
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000073e0 <.init>:
    73e0:	stp	x29, x30, [sp, #-16]!
    73e4:	mov	x29, sp
    73e8:	bl	8430 <*ABS*@plt+0x20>
    73ec:	ldp	x29, x30, [sp], #16
    73f0:	ret

Disassembly of section .plt:

0000000000007400 <mbrtowc@plt-0x20>:
    7400:	stp	x16, x30, [sp, #-16]!
    7404:	adrp	x16, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    7408:	ldr	x17, [x16, #4088]
    740c:	add	x16, x16, #0xff8
    7410:	br	x17
    7414:	nop
    7418:	nop
    741c:	nop

0000000000007420 <mbrtowc@plt>:
    7420:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16]
    7428:	add	x16, x16, #0x0
    742c:	br	x17

0000000000007430 <memcpy@plt>:
    7430:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #8]
    7438:	add	x16, x16, #0x8
    743c:	br	x17

0000000000007440 <getpwnam_r@plt>:
    7440:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #16]
    7448:	add	x16, x16, #0x10
    744c:	br	x17

0000000000007450 <memmove@plt>:
    7450:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #24]
    7458:	add	x16, x16, #0x18
    745c:	br	x17

0000000000007460 <scols_parse_version_string@plt>:
    7460:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #32]
    7468:	add	x16, x16, #0x20
    746c:	br	x17

0000000000007470 <scols_column_set_whint@plt>:
    7470:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #40]
    7478:	add	x16, x16, #0x28
    747c:	br	x17

0000000000007480 <getcwd@plt>:
    7480:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #48]
    7488:	add	x16, x16, #0x30
    748c:	br	x17

0000000000007490 <scols_symbols_set_branch@plt>:
    7490:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #56]
    7498:	add	x16, x16, #0x38
    749c:	br	x17

00000000000074a0 <setuid@plt>:
    74a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #64]
    74a8:	add	x16, x16, #0x40
    74ac:	br	x17

00000000000074b0 <strtok@plt>:
    74b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #72]
    74b8:	add	x16, x16, #0x48
    74bc:	br	x17

00000000000074c0 <scols_table_remove_line@plt>:
    74c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #80]
    74c8:	add	x16, x16, #0x50
    74cc:	br	x17

00000000000074d0 <scols_new_column@plt>:
    74d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #88]
    74d8:	add	x16, x16, #0x58
    74dc:	br	x17

00000000000074e0 <strtoul@plt>:
    74e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #96]
    74e8:	add	x16, x16, #0x60
    74ec:	br	x17

00000000000074f0 <strlen@plt>:
    74f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #104]
    74f8:	add	x16, x16, #0x68
    74fc:	br	x17

0000000000007500 <scols_column_is_strict_width@plt>:
    7500:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #112]
    7508:	add	x16, x16, #0x70
    750c:	br	x17

0000000000007510 <__sched_cpufree@plt>:
    7510:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #120]
    7518:	add	x16, x16, #0x78
    751c:	br	x17

0000000000007520 <fputs@plt>:
    7520:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #128]
    7528:	add	x16, x16, #0x80
    752c:	br	x17

0000000000007530 <mbstowcs@plt>:
    7530:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #136]
    7538:	add	x16, x16, #0x88
    753c:	br	x17

0000000000007540 <exit@plt>:
    7540:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #144]
    7548:	add	x16, x16, #0x90
    754c:	br	x17

0000000000007550 <scols_column_get_safechars@plt>:
    7550:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #152]
    7558:	add	x16, x16, #0x98
    755c:	br	x17

0000000000007560 <scols_unref_symbols@plt>:
    7560:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #160]
    7568:	add	x16, x16, #0xa0
    756c:	br	x17

0000000000007570 <raise@plt>:
    7570:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #168]
    7578:	add	x16, x16, #0xa8
    757c:	br	x17

0000000000007580 <scols_line_refer_data@plt>:
    7580:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #176]
    7588:	add	x16, x16, #0xb0
    758c:	br	x17

0000000000007590 <dup@plt>:
    7590:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #184]
    7598:	add	x16, x16, #0xb8
    759c:	br	x17

00000000000075a0 <__libc_current_sigrtmax@plt>:
    75a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #192]
    75a8:	add	x16, x16, #0xc0
    75ac:	br	x17

00000000000075b0 <execl@plt>:
    75b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #200]
    75b8:	add	x16, x16, #0xc8
    75bc:	br	x17

00000000000075c0 <scols_table_is_noheadings@plt>:
    75c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #208]
    75c8:	add	x16, x16, #0xd0
    75cc:	br	x17

00000000000075d0 <scols_table_is_tree@plt>:
    75d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #216]
    75d8:	add	x16, x16, #0xd8
    75dc:	br	x17

00000000000075e0 <strtoimax@plt>:
    75e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #224]
    75e8:	add	x16, x16, #0xe0
    75ec:	br	x17

00000000000075f0 <scols_reset_iter@plt>:
    75f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #232]
    75f8:	add	x16, x16, #0xe8
    75fc:	br	x17

0000000000007600 <getegid@plt>:
    7600:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #240]
    7608:	add	x16, x16, #0xf0
    760c:	br	x17

0000000000007610 <strtoll@plt>:
    7610:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #248]
    7618:	add	x16, x16, #0xf8
    761c:	br	x17

0000000000007620 <scols_table_add_column@plt>:
    7620:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #256]
    7628:	add	x16, x16, #0x100
    762c:	br	x17

0000000000007630 <strtod@plt>:
    7630:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #264]
    7638:	add	x16, x16, #0x108
    763c:	br	x17

0000000000007640 <geteuid@plt>:
    7640:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #272]
    7648:	add	x16, x16, #0x110
    764c:	br	x17

0000000000007650 <secure_getenv@plt>:
    7650:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #280]
    7658:	add	x16, x16, #0x118
    765c:	br	x17

0000000000007660 <scols_new_line@plt>:
    7660:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #288]
    7668:	add	x16, x16, #0x120
    766c:	br	x17

0000000000007670 <ttyname@plt>:
    7670:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #296]
    7678:	add	x16, x16, #0x128
    767c:	br	x17

0000000000007680 <localtime_r@plt>:
    7680:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #304]
    7688:	add	x16, x16, #0x130
    768c:	br	x17

0000000000007690 <setenv@plt>:
    7690:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #312]
    7698:	add	x16, x16, #0x138
    769c:	br	x17

00000000000076a0 <readlink@plt>:
    76a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #320]
    76a8:	add	x16, x16, #0x140
    76ac:	br	x17

00000000000076b0 <__cxa_finalize@plt>:
    76b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #328]
    76b8:	add	x16, x16, #0x148
    76bc:	br	x17

00000000000076c0 <sprintf@plt>:
    76c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #336]
    76c8:	add	x16, x16, #0x150
    76cc:	br	x17

00000000000076d0 <getuid@plt>:
    76d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #344]
    76d8:	add	x16, x16, #0x158
    76dc:	br	x17

00000000000076e0 <pipe@plt>:
    76e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #352]
    76e8:	add	x16, x16, #0x160
    76ec:	br	x17

00000000000076f0 <opendir@plt>:
    76f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #360]
    76f8:	add	x16, x16, #0x168
    76fc:	br	x17

0000000000007700 <strftime@plt>:
    7700:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #368]
    7708:	add	x16, x16, #0x170
    770c:	br	x17

0000000000007710 <__cxa_atexit@plt>:
    7710:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #376]
    7718:	add	x16, x16, #0x178
    771c:	br	x17

0000000000007720 <fputc@plt>:
    7720:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #384]
    7728:	add	x16, x16, #0x180
    772c:	br	x17

0000000000007730 <scols_cell_get_data@plt>:
    7730:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #392]
    7738:	add	x16, x16, #0x188
    773c:	br	x17

0000000000007740 <qsort@plt>:
    7740:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #400]
    7748:	add	x16, x16, #0x190
    774c:	br	x17

0000000000007750 <scols_cell_copy_content@plt>:
    7750:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #408]
    7758:	add	x16, x16, #0x198
    775c:	br	x17

0000000000007760 <asprintf@plt>:
    7760:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #416]
    7768:	add	x16, x16, #0x1a0
    776c:	br	x17

0000000000007770 <getpwuid_r@plt>:
    7770:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #424]
    7778:	add	x16, x16, #0x1a8
    777c:	br	x17

0000000000007780 <fork@plt>:
    7780:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #432]
    7788:	add	x16, x16, #0x1b0
    778c:	br	x17

0000000000007790 <strptime@plt>:
    7790:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #440]
    7798:	add	x16, x16, #0x1b8
    779c:	br	x17

00000000000077a0 <lseek@plt>:
    77a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #448]
    77a8:	add	x16, x16, #0x1c0
    77ac:	br	x17

00000000000077b0 <scols_column_set_flags@plt>:
    77b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #456]
    77b8:	add	x16, x16, #0x1c8
    77bc:	br	x17

00000000000077c0 <snprintf@plt>:
    77c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #464]
    77c8:	add	x16, x16, #0x1d0
    77cc:	br	x17

00000000000077d0 <gnu_dev_makedev@plt>:
    77d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #472]
    77d8:	add	x16, x16, #0x1d8
    77dc:	br	x17

00000000000077e0 <localeconv@plt>:
    77e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #480]
    77e8:	add	x16, x16, #0x1e0
    77ec:	br	x17

00000000000077f0 <stpcpy@plt>:
    77f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #488]
    77f8:	add	x16, x16, #0x1e8
    77fc:	br	x17

0000000000007800 <scols_table_get_stream@plt>:
    7800:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #496]
    7808:	add	x16, x16, #0x1f0
    780c:	br	x17

0000000000007810 <scols_table_set_termwidth@plt>:
    7810:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #504]
    7818:	add	x16, x16, #0x1f8
    781c:	br	x17

0000000000007820 <scols_line_alloc_cells@plt>:
    7820:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #512]
    7828:	add	x16, x16, #0x200
    782c:	br	x17

0000000000007830 <scols_symbols_set_group_horizontal@plt>:
    7830:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #520]
    7838:	add	x16, x16, #0x208
    783c:	br	x17

0000000000007840 <scols_table_is_ascii@plt>:
    7840:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #528]
    7848:	add	x16, x16, #0x210
    784c:	br	x17

0000000000007850 <fclose@plt>:
    7850:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #536]
    7858:	add	x16, x16, #0x218
    785c:	br	x17

0000000000007860 <scols_table_print_range@plt>:
    7860:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #544]
    7868:	add	x16, x16, #0x220
    786c:	br	x17

0000000000007870 <getpid@plt>:
    7870:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #552]
    7878:	add	x16, x16, #0x228
    787c:	br	x17

0000000000007880 <nl_langinfo@plt>:
    7880:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #560]
    7888:	add	x16, x16, #0x230
    788c:	br	x17

0000000000007890 <strtok_r@plt>:
    7890:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #568]
    7898:	add	x16, x16, #0x238
    789c:	br	x17

00000000000078a0 <fopen@plt>:
    78a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #576]
    78a8:	add	x16, x16, #0x240
    78ac:	br	x17

00000000000078b0 <time@plt>:
    78b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #584]
    78b8:	add	x16, x16, #0x248
    78bc:	br	x17

00000000000078c0 <scols_table_set_stream@plt>:
    78c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #592]
    78c8:	add	x16, x16, #0x250
    78cc:	br	x17

00000000000078d0 <scols_symbols_set_group_vertical@plt>:
    78d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #600]
    78d8:	add	x16, x16, #0x258
    78dc:	br	x17

00000000000078e0 <malloc@plt>:
    78e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #608]
    78e8:	add	x16, x16, #0x260
    78ec:	br	x17

00000000000078f0 <scols_ref_symbols@plt>:
    78f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #616]
    78f8:	add	x16, x16, #0x268
    78fc:	br	x17

0000000000007900 <toupper@plt>:
    7900:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #624]
    7908:	add	x16, x16, #0x270
    790c:	br	x17

0000000000007910 <setsockopt@plt>:
    7910:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #632]
    7918:	add	x16, x16, #0x278
    791c:	br	x17

0000000000007920 <wcwidth@plt>:
    7920:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #640]
    7928:	add	x16, x16, #0x280
    792c:	br	x17

0000000000007930 <scols_copy_line@plt>:
    7930:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #648]
    7938:	add	x16, x16, #0x288
    793c:	br	x17

0000000000007940 <scols_table_set_columns_iter@plt>:
    7940:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #656]
    7948:	add	x16, x16, #0x290
    794c:	br	x17

0000000000007950 <scols_line_get_parent@plt>:
    7950:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #664]
    7958:	add	x16, x16, #0x298
    795c:	br	x17

0000000000007960 <open@plt>:
    7960:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #672]
    7968:	add	x16, x16, #0x2a0
    796c:	br	x17

0000000000007970 <scols_table_get_line@plt>:
    7970:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #680]
    7978:	add	x16, x16, #0x2a8
    797c:	br	x17

0000000000007980 <poll@plt>:
    7980:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #688]
    7988:	add	x16, x16, #0x2b0
    798c:	br	x17

0000000000007990 <wcswidth@plt>:
    7990:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #696]
    7998:	add	x16, x16, #0x2b8
    799c:	br	x17

00000000000079a0 <__isoc99_fscanf@plt>:
    79a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #704]
    79a8:	add	x16, x16, #0x2c0
    79ac:	br	x17

00000000000079b0 <getppid@plt>:
    79b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #712]
    79b8:	add	x16, x16, #0x2c8
    79bc:	br	x17

00000000000079c0 <sigemptyset@plt>:
    79c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #720]
    79c8:	add	x16, x16, #0x2d0
    79cc:	br	x17

00000000000079d0 <strncmp@plt>:
    79d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #728]
    79d8:	add	x16, x16, #0x2d8
    79dc:	br	x17

00000000000079e0 <__libc_current_sigrtmin@plt>:
    79e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #736]
    79e8:	add	x16, x16, #0x2e0
    79ec:	br	x17

00000000000079f0 <scols_column_set_color@plt>:
    79f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #744]
    79f8:	add	x16, x16, #0x2e8
    79fc:	br	x17

0000000000007a00 <fgetc@plt>:
    7a00:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #752]
    7a08:	add	x16, x16, #0x2f0
    7a0c:	br	x17

0000000000007a10 <scols_column_is_customwrap@plt>:
    7a10:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #760]
    7a18:	add	x16, x16, #0x2f8
    7a1c:	br	x17

0000000000007a20 <scols_column_get_header@plt>:
    7a20:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #768]
    7a28:	add	x16, x16, #0x300
    7a2c:	br	x17

0000000000007a30 <memset@plt>:
    7a30:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #776]
    7a38:	add	x16, x16, #0x308
    7a3c:	br	x17

0000000000007a40 <fdopen@plt>:
    7a40:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #784]
    7a48:	add	x16, x16, #0x310
    7a4c:	br	x17

0000000000007a50 <gettimeofday@plt>:
    7a50:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #792]
    7a58:	add	x16, x16, #0x318
    7a5c:	br	x17

0000000000007a60 <gmtime_r@plt>:
    7a60:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #800]
    7a68:	add	x16, x16, #0x320
    7a6c:	br	x17

0000000000007a70 <scols_cell_refer_data@plt>:
    7a70:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #808]
    7a78:	add	x16, x16, #0x328
    7a7c:	br	x17

0000000000007a80 <random@plt>:
    7a80:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #816]
    7a88:	add	x16, x16, #0x330
    7a8c:	br	x17

0000000000007a90 <scols_cell_set_color@plt>:
    7a90:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #824]
    7a98:	add	x16, x16, #0x338
    7a9c:	br	x17

0000000000007aa0 <scols_column_is_wrap@plt>:
    7aa0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #832]
    7aa8:	add	x16, x16, #0x340
    7aac:	br	x17

0000000000007ab0 <calloc@plt>:
    7ab0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #840]
    7ab8:	add	x16, x16, #0x348
    7abc:	br	x17

0000000000007ac0 <scols_table_is_maxout@plt>:
    7ac0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #848]
    7ac8:	add	x16, x16, #0x350
    7acc:	br	x17

0000000000007ad0 <setmntent@plt>:
    7ad0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #856]
    7ad8:	add	x16, x16, #0x358
    7adc:	br	x17

0000000000007ae0 <scols_unref_line@plt>:
    7ae0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #864]
    7ae8:	add	x16, x16, #0x360
    7aec:	br	x17

0000000000007af0 <endmntent@plt>:
    7af0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #872]
    7af8:	add	x16, x16, #0x368
    7afc:	br	x17

0000000000007b00 <__xpg_basename@plt>:
    7b00:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #880]
    7b08:	add	x16, x16, #0x370
    7b0c:	br	x17

0000000000007b10 <bsearch@plt>:
    7b10:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #888]
    7b18:	add	x16, x16, #0x378
    7b1c:	br	x17

0000000000007b20 <strcasecmp@plt>:
    7b20:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #896]
    7b28:	add	x16, x16, #0x380
    7b2c:	br	x17

0000000000007b30 <readdir@plt>:
    7b30:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #904]
    7b38:	add	x16, x16, #0x388
    7b3c:	br	x17

0000000000007b40 <realloc@plt>:
    7b40:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #912]
    7b48:	add	x16, x16, #0x390
    7b4c:	br	x17

0000000000007b50 <scols_cell_set_data@plt>:
    7b50:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #920]
    7b58:	add	x16, x16, #0x398
    7b5c:	br	x17

0000000000007b60 <scols_new_table@plt>:
    7b60:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #928]
    7b68:	add	x16, x16, #0x3a0
    7b6c:	br	x17

0000000000007b70 <strdup@plt>:
    7b70:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #936]
    7b78:	add	x16, x16, #0x3a8
    7b7c:	br	x17

0000000000007b80 <closedir@plt>:
    7b80:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #944]
    7b88:	add	x16, x16, #0x3b0
    7b8c:	br	x17

0000000000007b90 <strerror@plt>:
    7b90:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #952]
    7b98:	add	x16, x16, #0x3b8
    7b9c:	br	x17

0000000000007ba0 <scols_symbols_set_group_middle_child@plt>:
    7ba0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #960]
    7ba8:	add	x16, x16, #0x3c0
    7bac:	br	x17

0000000000007bb0 <close@plt>:
    7bb0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #968]
    7bb8:	add	x16, x16, #0x3c8
    7bbc:	br	x17

0000000000007bc0 <sigaction@plt>:
    7bc0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #976]
    7bc8:	add	x16, x16, #0x3d0
    7bcc:	br	x17

0000000000007bd0 <__sched_cpualloc@plt>:
    7bd0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #984]
    7bd8:	add	x16, x16, #0x3d8
    7bdc:	br	x17

0000000000007be0 <strrchr@plt>:
    7be0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #992]
    7be8:	add	x16, x16, #0x3e0
    7bec:	br	x17

0000000000007bf0 <__gmon_start__@plt>:
    7bf0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1000]
    7bf8:	add	x16, x16, #0x3e8
    7bfc:	br	x17

0000000000007c00 <mktime@plt>:
    7c00:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1008]
    7c08:	add	x16, x16, #0x3f0
    7c0c:	br	x17

0000000000007c10 <fdopendir@plt>:
    7c10:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1016]
    7c18:	add	x16, x16, #0x3f8
    7c1c:	br	x17

0000000000007c20 <write@plt>:
    7c20:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1024]
    7c28:	add	x16, x16, #0x400
    7c2c:	br	x17

0000000000007c30 <strtoumax@plt>:
    7c30:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1032]
    7c38:	add	x16, x16, #0x408
    7c3c:	br	x17

0000000000007c40 <scols_symbols_set_group_middle_member@plt>:
    7c40:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1040]
    7c48:	add	x16, x16, #0x410
    7c4c:	br	x17

0000000000007c50 <abort@plt>:
    7c50:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1048]
    7c58:	add	x16, x16, #0x418
    7c5c:	br	x17

0000000000007c60 <mkostemp@plt>:
    7c60:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1056]
    7c68:	add	x16, x16, #0x420
    7c6c:	br	x17

0000000000007c70 <setgid@plt>:
    7c70:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1064]
    7c78:	add	x16, x16, #0x428
    7c7c:	br	x17

0000000000007c80 <access@plt>:
    7c80:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1072]
    7c88:	add	x16, x16, #0x430
    7c8c:	br	x17

0000000000007c90 <scols_table_set_symbols@plt>:
    7c90:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1080]
    7c98:	add	x16, x16, #0x438
    7c9c:	br	x17

0000000000007ca0 <scols_line_free_cells@plt>:
    7ca0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1088]
    7ca8:	add	x16, x16, #0x440
    7cac:	br	x17

0000000000007cb0 <gnu_dev_major@plt>:
    7cb0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1096]
    7cb8:	add	x16, x16, #0x448
    7cbc:	br	x17

0000000000007cc0 <scols_cell_get_alignment@plt>:
    7cc0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1104]
    7cc8:	add	x16, x16, #0x450
    7ccc:	br	x17

0000000000007cd0 <scols_table_remove_columns@plt>:
    7cd0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1112]
    7cd8:	add	x16, x16, #0x458
    7cdc:	br	x17

0000000000007ce0 <scols_line_set_data@plt>:
    7ce0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1120]
    7ce8:	add	x16, x16, #0x460
    7cec:	br	x17

0000000000007cf0 <memcmp@plt>:
    7cf0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1128]
    7cf8:	add	x16, x16, #0x468
    7cfc:	br	x17

0000000000007d00 <strsep@plt>:
    7d00:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1136]
    7d08:	add	x16, x16, #0x470
    7d0c:	br	x17

0000000000007d10 <execvp@plt>:
    7d10:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1144]
    7d18:	add	x16, x16, #0x478
    7d1c:	br	x17

0000000000007d20 <strcmp@plt>:
    7d20:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1152]
    7d28:	add	x16, x16, #0x480
    7d2c:	br	x17

0000000000007d30 <getpwuid@plt>:
    7d30:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1160]
    7d38:	add	x16, x16, #0x488
    7d3c:	br	x17

0000000000007d40 <warn@plt>:
    7d40:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1168]
    7d48:	add	x16, x16, #0x490
    7d4c:	br	x17

0000000000007d50 <__ctype_b_loc@plt>:
    7d50:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1176]
    7d58:	add	x16, x16, #0x498
    7d5c:	br	x17

0000000000007d60 <rewinddir@plt>:
    7d60:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1184]
    7d68:	add	x16, x16, #0x4a0
    7d6c:	br	x17

0000000000007d70 <strtol@plt>:
    7d70:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1192]
    7d78:	add	x16, x16, #0x4a8
    7d7c:	br	x17

0000000000007d80 <wctomb@plt>:
    7d80:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1200]
    7d88:	add	x16, x16, #0x4b0
    7d8c:	br	x17

0000000000007d90 <scols_column_is_right@plt>:
    7d90:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1208]
    7d98:	add	x16, x16, #0x4b8
    7d9c:	br	x17

0000000000007da0 <scols_cell_get_color@plt>:
    7da0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1216]
    7da8:	add	x16, x16, #0x4c0
    7dac:	br	x17

0000000000007db0 <scols_new_symbols@plt>:
    7db0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1224]
    7db8:	add	x16, x16, #0x4c8
    7dbc:	br	x17

0000000000007dc0 <free@plt>:
    7dc0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1232]
    7dc8:	add	x16, x16, #0x4d0
    7dcc:	br	x17

0000000000007dd0 <scols_get_library_version@plt>:
    7dd0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1240]
    7dd8:	add	x16, x16, #0x4d8
    7ddc:	br	x17

0000000000007de0 <__ctype_get_mb_cur_max@plt>:
    7de0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1248]
    7de8:	add	x16, x16, #0x4e0
    7dec:	br	x17

0000000000007df0 <getgid@plt>:
    7df0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1256]
    7df8:	add	x16, x16, #0x4e8
    7dfc:	br	x17

0000000000007e00 <mempcpy@plt>:
    7e00:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1264]
    7e08:	add	x16, x16, #0x4f0
    7e0c:	br	x17

0000000000007e10 <scols_symbols_set_title_padding@plt>:
    7e10:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1272]
    7e18:	add	x16, x16, #0x4f8
    7e1c:	br	x17

0000000000007e20 <strncasecmp@plt>:
    7e20:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1280]
    7e28:	add	x16, x16, #0x500
    7e2c:	br	x17

0000000000007e30 <scols_table_get_termwidth@plt>:
    7e30:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1288]
    7e38:	add	x16, x16, #0x508
    7e3c:	br	x17

0000000000007e40 <nanosleep@plt>:
    7e40:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1296]
    7e48:	add	x16, x16, #0x510
    7e4c:	br	x17

0000000000007e50 <vasprintf@plt>:
    7e50:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1304]
    7e58:	add	x16, x16, #0x518
    7e5c:	br	x17

0000000000007e60 <scols_symbols_set_group_last_member@plt>:
    7e60:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1312]
    7e68:	add	x16, x16, #0x520
    7e6c:	br	x17

0000000000007e70 <scols_reset_cell@plt>:
    7e70:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1320]
    7e78:	add	x16, x16, #0x528
    7e7c:	br	x17

0000000000007e80 <hasmntopt@plt>:
    7e80:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1328]
    7e88:	add	x16, x16, #0x530
    7e8c:	br	x17

0000000000007e90 <scols_ref_line@plt>:
    7e90:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1336]
    7e98:	add	x16, x16, #0x538
    7e9c:	br	x17

0000000000007ea0 <connect@plt>:
    7ea0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1344]
    7ea8:	add	x16, x16, #0x540
    7eac:	br	x17

0000000000007eb0 <strndup@plt>:
    7eb0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1352]
    7eb8:	add	x16, x16, #0x548
    7ebc:	br	x17

0000000000007ec0 <strspn@plt>:
    7ec0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1360]
    7ec8:	add	x16, x16, #0x550
    7ecc:	br	x17

0000000000007ed0 <strchr@plt>:
    7ed0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1368]
    7ed8:	add	x16, x16, #0x558
    7edc:	br	x17

0000000000007ee0 <scols_table_is_json@plt>:
    7ee0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1376]
    7ee8:	add	x16, x16, #0x560
    7eec:	br	x17

0000000000007ef0 <scols_table_is_minout@plt>:
    7ef0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1384]
    7ef8:	add	x16, x16, #0x568
    7efc:	br	x17

0000000000007f00 <__isoc99_vfscanf@plt>:
    7f00:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1392]
    7f08:	add	x16, x16, #0x570
    7f0c:	br	x17

0000000000007f10 <scols_line_remove_child@plt>:
    7f10:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1400]
    7f18:	add	x16, x16, #0x578
    7f1c:	br	x17

0000000000007f20 <fwrite@plt>:
    7f20:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1408]
    7f28:	add	x16, x16, #0x580
    7f2c:	br	x17

0000000000007f30 <fcntl@plt>:
    7f30:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1416]
    7f38:	add	x16, x16, #0x588
    7f3c:	br	x17

0000000000007f40 <socket@plt>:
    7f40:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1424]
    7f48:	add	x16, x16, #0x590
    7f4c:	br	x17

0000000000007f50 <fflush@plt>:
    7f50:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1432]
    7f58:	add	x16, x16, #0x598
    7f5c:	br	x17

0000000000007f60 <gnu_dev_minor@plt>:
    7f60:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1440]
    7f68:	add	x16, x16, #0x5a0
    7f6c:	br	x17

0000000000007f70 <strcpy@plt>:
    7f70:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1448]
    7f78:	add	x16, x16, #0x5a8
    7f7c:	br	x17

0000000000007f80 <dirfd@plt>:
    7f80:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1456]
    7f88:	add	x16, x16, #0x5b0
    7f8c:	br	x17

0000000000007f90 <scols_copy_column@plt>:
    7f90:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1464]
    7f98:	add	x16, x16, #0x5b8
    7f9c:	br	x17

0000000000007fa0 <scols_table_next_line@plt>:
    7fa0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1472]
    7fa8:	add	x16, x16, #0x5c0
    7fac:	br	x17

0000000000007fb0 <scols_unref_table@plt>:
    7fb0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1480]
    7fb8:	add	x16, x16, #0x5c8
    7fbc:	br	x17

0000000000007fc0 <scols_table_set_column_separator@plt>:
    7fc0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1488]
    7fc8:	add	x16, x16, #0x5d0
    7fcc:	br	x17

0000000000007fd0 <scols_column_is_tree@plt>:
    7fd0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1496]
    7fd8:	add	x16, x16, #0x5d8
    7fdc:	br	x17

0000000000007fe0 <warnx@plt>:
    7fe0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1504]
    7fe8:	add	x16, x16, #0x5e0
    7fec:	br	x17

0000000000007ff0 <read@plt>:
    7ff0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1512]
    7ff8:	add	x16, x16, #0x5e8
    7ffc:	br	x17

0000000000008000 <isatty@plt>:
    8000:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1520]
    8008:	add	x16, x16, #0x5f0
    800c:	br	x17

0000000000008010 <jrand48@plt>:
    8010:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1528]
    8018:	add	x16, x16, #0x5f8
    801c:	br	x17

0000000000008020 <wcstombs@plt>:
    8020:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1536]
    8028:	add	x16, x16, #0x600
    802c:	br	x17

0000000000008030 <scols_table_remove_lines@plt>:
    8030:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1544]
    8038:	add	x16, x16, #0x608
    803c:	br	x17

0000000000008040 <select@plt>:
    8040:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1552]
    8048:	add	x16, x16, #0x610
    804c:	br	x17

0000000000008050 <scols_symbols_set_right@plt>:
    8050:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1560]
    8058:	add	x16, x16, #0x618
    805c:	br	x17

0000000000008060 <scols_line_add_child@plt>:
    8060:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1568]
    8068:	add	x16, x16, #0x620
    806c:	br	x17

0000000000008070 <scols_symbols_set_group_last_child@plt>:
    8070:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1576]
    8078:	add	x16, x16, #0x628
    807c:	br	x17

0000000000008080 <__fxstat@plt>:
    8080:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1584]
    8088:	add	x16, x16, #0x630
    808c:	br	x17

0000000000008090 <strstr@plt>:
    8090:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1592]
    8098:	add	x16, x16, #0x638
    809c:	br	x17

00000000000080a0 <scols_column_is_noextremes@plt>:
    80a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1600]
    80a8:	add	x16, x16, #0x640
    80ac:	br	x17

00000000000080b0 <scols_symbols_set_cell_padding@plt>:
    80b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1608]
    80b8:	add	x16, x16, #0x648
    80bc:	br	x17

00000000000080c0 <srandom@plt>:
    80c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1616]
    80c8:	add	x16, x16, #0x650
    80cc:	br	x17

00000000000080d0 <realpath@plt>:
    80d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1624]
    80d8:	add	x16, x16, #0x658
    80dc:	br	x17

00000000000080e0 <scols_table_next_column@plt>:
    80e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1632]
    80e8:	add	x16, x16, #0x660
    80ec:	br	x17

00000000000080f0 <__isoc99_sscanf@plt>:
    80f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1640]
    80f8:	add	x16, x16, #0x668
    80fc:	br	x17

0000000000008100 <vsnprintf@plt>:
    8100:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1648]
    8108:	add	x16, x16, #0x670
    810c:	br	x17

0000000000008110 <scols_table_is_export@plt>:
    8110:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1656]
    8118:	add	x16, x16, #0x678
    811c:	br	x17

0000000000008120 <scols_table_set_default_symbols@plt>:
    8120:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1664]
    8128:	add	x16, x16, #0x680
    812c:	br	x17

0000000000008130 <scols_table_set_line_separator@plt>:
    8130:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1672]
    8138:	add	x16, x16, #0x688
    813c:	br	x17

0000000000008140 <getmntent@plt>:
    8140:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1680]
    8148:	add	x16, x16, #0x690
    814c:	br	x17

0000000000008150 <scols_column_is_trunc@plt>:
    8150:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1688]
    8158:	add	x16, x16, #0x698
    815c:	br	x17

0000000000008160 <dup2@plt>:
    8160:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1696]
    8168:	add	x16, x16, #0x6a0
    816c:	br	x17

0000000000008170 <scols_line_set_color@plt>:
    8170:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1704]
    8178:	add	x16, x16, #0x6a8
    817c:	br	x17

0000000000008180 <strncpy@plt>:
    8180:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1712]
    8188:	add	x16, x16, #0x6b0
    818c:	br	x17

0000000000008190 <errx@plt>:
    8190:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1720]
    8198:	add	x16, x16, #0x6b8
    819c:	br	x17

00000000000081a0 <scols_column_is_hidden@plt>:
    81a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1728]
    81a8:	add	x16, x16, #0x6c0
    81ac:	br	x17

00000000000081b0 <getrandom@plt>:
    81b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1736]
    81b8:	add	x16, x16, #0x6c8
    81bc:	br	x17

00000000000081c0 <iswprint@plt>:
    81c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1744]
    81c8:	add	x16, x16, #0x6d0
    81cc:	br	x17

00000000000081d0 <scols_table_add_line@plt>:
    81d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1752]
    81d8:	add	x16, x16, #0x6d8
    81dc:	br	x17

00000000000081e0 <umask@plt>:
    81e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1760]
    81e8:	add	x16, x16, #0x6e0
    81ec:	br	x17

00000000000081f0 <strcspn@plt>:
    81f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1768]
    81f8:	add	x16, x16, #0x6e8
    81fc:	br	x17

0000000000008200 <faccessat@plt>:
    8200:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8204:	ldr	x17, [x16, #1776]
    8208:	add	x16, x16, #0x6f0
    820c:	br	x17

0000000000008210 <vfprintf@plt>:
    8210:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8214:	ldr	x17, [x16, #1784]
    8218:	add	x16, x16, #0x6f8
    821c:	br	x17

0000000000008220 <openat@plt>:
    8220:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8224:	ldr	x17, [x16, #1792]
    8228:	add	x16, x16, #0x700
    822c:	br	x17

0000000000008230 <__assert_fail@plt>:
    8230:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8234:	ldr	x17, [x16, #1800]
    8238:	add	x16, x16, #0x708
    823c:	br	x17

0000000000008240 <__errno_location@plt>:
    8240:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8244:	ldr	x17, [x16, #1808]
    8248:	add	x16, x16, #0x710
    824c:	br	x17

0000000000008250 <tolower@plt>:
    8250:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8254:	ldr	x17, [x16, #1816]
    8258:	add	x16, x16, #0x718
    825c:	br	x17

0000000000008260 <uname@plt>:
    8260:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8264:	ldr	x17, [x16, #1824]
    8268:	add	x16, x16, #0x720
    826c:	br	x17

0000000000008270 <getenv@plt>:
    8270:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8274:	ldr	x17, [x16, #1832]
    8278:	add	x16, x16, #0x728
    827c:	br	x17

0000000000008280 <scols_symbols_set_group_first_member@plt>:
    8280:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8284:	ldr	x17, [x16, #1840]
    8288:	add	x16, x16, #0x730
    828c:	br	x17

0000000000008290 <__xstat@plt>:
    8290:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8294:	ldr	x17, [x16, #1848]
    8298:	add	x16, x16, #0x738
    829c:	br	x17

00000000000082a0 <prctl@plt>:
    82a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    82a4:	ldr	x17, [x16, #1856]
    82a8:	add	x16, x16, #0x740
    82ac:	br	x17

00000000000082b0 <open_memstream@plt>:
    82b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    82b4:	ldr	x17, [x16, #1864]
    82b8:	add	x16, x16, #0x748
    82bc:	br	x17

00000000000082c0 <getgrgid@plt>:
    82c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    82c4:	ldr	x17, [x16, #1872]
    82c8:	add	x16, x16, #0x750
    82cc:	br	x17

00000000000082d0 <scols_ref_column@plt>:
    82d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    82d4:	ldr	x17, [x16, #1880]
    82d8:	add	x16, x16, #0x758
    82dc:	br	x17

00000000000082e0 <scols_symbols_set_vertical@plt>:
    82e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    82e4:	ldr	x17, [x16, #1888]
    82e8:	add	x16, x16, #0x760
    82ec:	br	x17

00000000000082f0 <scols_unref_column@plt>:
    82f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    82f4:	ldr	x17, [x16, #1896]
    82f8:	add	x16, x16, #0x768
    82fc:	br	x17

0000000000008300 <syscall@plt>:
    8300:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8304:	ldr	x17, [x16, #1904]
    8308:	add	x16, x16, #0x770
    830c:	br	x17

0000000000008310 <waitpid@plt>:
    8310:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8314:	ldr	x17, [x16, #1912]
    8318:	add	x16, x16, #0x778
    831c:	br	x17

0000000000008320 <unlink@plt>:
    8320:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8324:	ldr	x17, [x16, #1920]
    8328:	add	x16, x16, #0x780
    832c:	br	x17

0000000000008330 <gettext@plt>:
    8330:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8334:	ldr	x17, [x16, #1928]
    8338:	add	x16, x16, #0x788
    833c:	br	x17

0000000000008340 <getdtablesize@plt>:
    8340:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8344:	ldr	x17, [x16, #1936]
    8348:	add	x16, x16, #0x790
    834c:	br	x17

0000000000008350 <getlogin@plt>:
    8350:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8354:	ldr	x17, [x16, #1944]
    8358:	add	x16, x16, #0x798
    835c:	br	x17

0000000000008360 <mkdir@plt>:
    8360:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8364:	ldr	x17, [x16, #1952]
    8368:	add	x16, x16, #0x7a0
    836c:	br	x17

0000000000008370 <scols_line_get_cell@plt>:
    8370:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8374:	ldr	x17, [x16, #1960]
    8378:	add	x16, x16, #0x7a8
    837c:	br	x17

0000000000008380 <fprintf@plt>:
    8380:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8384:	ldr	x17, [x16, #1968]
    8388:	add	x16, x16, #0x7b0
    838c:	br	x17

0000000000008390 <fgets@plt>:
    8390:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8394:	ldr	x17, [x16, #1976]
    8398:	add	x16, x16, #0x7b8
    839c:	br	x17

00000000000083a0 <scols_table_get_column@plt>:
    83a0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    83a4:	ldr	x17, [x16, #1984]
    83a8:	add	x16, x16, #0x7c0
    83ac:	br	x17

00000000000083b0 <err@plt>:
    83b0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    83b4:	ldr	x17, [x16, #1992]
    83b8:	add	x16, x16, #0x7c8
    83bc:	br	x17

00000000000083c0 <ioctl@plt>:
    83c0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    83c4:	ldr	x17, [x16, #2000]
    83c8:	add	x16, x16, #0x7d0
    83cc:	br	x17

00000000000083d0 <scols_line_next_child@plt>:
    83d0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    83d4:	ldr	x17, [x16, #2008]
    83d8:	add	x16, x16, #0x7d8
    83dc:	br	x17

00000000000083e0 <__fxstatat@plt>:
    83e0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    83e4:	ldr	x17, [x16, #2016]
    83e8:	add	x16, x16, #0x7e0
    83ec:	br	x17

00000000000083f0 <scols_table_remove_column@plt>:
    83f0:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    83f4:	ldr	x17, [x16, #2024]
    83f8:	add	x16, x16, #0x7e8
    83fc:	br	x17

0000000000008400 <readlinkat@plt>:
    8400:	adrp	x16, 51000 <mbrtowc@GLIBC_2.17>
    8404:	ldr	x17, [x16, #2032]
    8408:	add	x16, x16, #0x7f0
    840c:	br	x17

0000000000008410 <*ABS*@plt>:
    8410:	stp	x2, x3, [sp, #-16]!
    8414:	adrp	x2, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8418:	adrp	x3, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    841c:	ldr	x2, [x2, #4064]
    8420:	add	x3, x3, #0xfe8
    8424:	br	x2
    8428:	nop
    842c:	nop

Disassembly of section .text:

0000000000008430 <scols_new_iter@@SMARTCOLS_2.25-0x190>:
    8430:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8434:	ldr	x0, [x0, #4040]
    8438:	cbz	x0, 8440 <*ABS*@plt+0x30>
    843c:	b	7bf0 <__gmon_start__@plt>
    8440:	ret
    8444:	stp	x29, x30, [sp, #-32]!
    8448:	mov	x29, sp
    844c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    8450:	add	x0, x0, #0x898
    8454:	str	x0, [sp, #24]
    8458:	ldr	x0, [sp, #24]
    845c:	str	x0, [sp, #24]
    8460:	ldr	x1, [sp, #24]
    8464:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    8468:	add	x0, x0, #0x898
    846c:	cmp	x1, x0
    8470:	b.eq	84a8 <*ABS*@plt+0x98>  // b.none
    8474:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8478:	ldr	x0, [x0, #4000]
    847c:	str	x0, [sp, #16]
    8480:	ldr	x0, [sp, #16]
    8484:	str	x0, [sp, #16]
    8488:	ldr	x0, [sp, #16]
    848c:	cmp	x0, #0x0
    8490:	b.eq	84ac <*ABS*@plt+0x9c>  // b.none
    8494:	ldr	x1, [sp, #16]
    8498:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    849c:	add	x0, x0, #0x898
    84a0:	blr	x1
    84a4:	b	84ac <*ABS*@plt+0x9c>
    84a8:	nop
    84ac:	ldp	x29, x30, [sp], #32
    84b0:	ret
    84b4:	stp	x29, x30, [sp, #-48]!
    84b8:	mov	x29, sp
    84bc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    84c0:	add	x0, x0, #0x898
    84c4:	str	x0, [sp, #40]
    84c8:	ldr	x0, [sp, #40]
    84cc:	str	x0, [sp, #40]
    84d0:	ldr	x1, [sp, #40]
    84d4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    84d8:	add	x0, x0, #0x898
    84dc:	sub	x0, x1, x0
    84e0:	asr	x0, x0, #3
    84e4:	lsr	x1, x0, #63
    84e8:	add	x0, x1, x0
    84ec:	asr	x0, x0, #1
    84f0:	str	x0, [sp, #32]
    84f4:	ldr	x0, [sp, #32]
    84f8:	cmp	x0, #0x0
    84fc:	b.eq	8538 <*ABS*@plt+0x128>  // b.none
    8500:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8504:	ldr	x0, [x0, #4056]
    8508:	str	x0, [sp, #24]
    850c:	ldr	x0, [sp, #24]
    8510:	str	x0, [sp, #24]
    8514:	ldr	x0, [sp, #24]
    8518:	cmp	x0, #0x0
    851c:	b.eq	853c <*ABS*@plt+0x12c>  // b.none
    8520:	ldr	x2, [sp, #24]
    8524:	ldr	x1, [sp, #32]
    8528:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    852c:	add	x0, x0, #0x898
    8530:	blr	x2
    8534:	b	853c <*ABS*@plt+0x12c>
    8538:	nop
    853c:	ldp	x29, x30, [sp], #48
    8540:	ret
    8544:	stp	x29, x30, [sp, #-16]!
    8548:	mov	x29, sp
    854c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    8550:	add	x0, x0, #0x898
    8554:	ldrb	w0, [x0]
    8558:	and	x0, x0, #0xff
    855c:	cmp	x0, #0x0
    8560:	b.ne	859c <*ABS*@plt+0x18c>  // b.any
    8564:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8568:	ldr	x0, [x0, #4008]
    856c:	cmp	x0, #0x0
    8570:	b.eq	8584 <*ABS*@plt+0x174>  // b.none
    8574:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    8578:	add	x0, x0, #0x808
    857c:	ldr	x0, [x0]
    8580:	bl	76b0 <__cxa_finalize@plt>
    8584:	bl	8444 <*ABS*@plt+0x34>
    8588:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
    858c:	add	x0, x0, #0x898
    8590:	mov	w1, #0x1                   	// #1
    8594:	strb	w1, [x0]
    8598:	b	85a0 <*ABS*@plt+0x190>
    859c:	nop
    85a0:	ldp	x29, x30, [sp], #16
    85a4:	ret
    85a8:	stp	x29, x30, [sp, #-16]!
    85ac:	mov	x29, sp
    85b0:	bl	84b4 <*ABS*@plt+0xa4>
    85b4:	nop
    85b8:	ldp	x29, x30, [sp], #16
    85bc:	ret

00000000000085c0 <scols_new_iter@@SMARTCOLS_2.25>:
    85c0:	stp	x29, x30, [sp, #-48]!
    85c4:	mov	x29, sp
    85c8:	str	w0, [sp, #28]
    85cc:	mov	x1, #0x18                  	// #24
    85d0:	mov	x0, #0x1                   	// #1
    85d4:	bl	7ab0 <calloc@plt>
    85d8:	str	x0, [sp, #40]
    85dc:	ldr	x0, [sp, #40]
    85e0:	cmp	x0, #0x0
    85e4:	b.ne	85f0 <scols_new_iter@@SMARTCOLS_2.25+0x30>  // b.any
    85e8:	mov	x0, #0x0                   	// #0
    85ec:	b	8600 <scols_new_iter@@SMARTCOLS_2.25+0x40>
    85f0:	ldr	x0, [sp, #40]
    85f4:	ldr	w1, [sp, #28]
    85f8:	str	w1, [x0, #16]
    85fc:	ldr	x0, [sp, #40]
    8600:	ldp	x29, x30, [sp], #48
    8604:	ret

0000000000008608 <scols_free_iter@@SMARTCOLS_2.25>:
    8608:	stp	x29, x30, [sp, #-32]!
    860c:	mov	x29, sp
    8610:	str	x0, [sp, #24]
    8614:	ldr	x0, [sp, #24]
    8618:	bl	7dc0 <free@plt>
    861c:	nop
    8620:	ldp	x29, x30, [sp], #32
    8624:	ret

0000000000008628 <scols_reset_iter@@SMARTCOLS_2.25>:
    8628:	stp	x29, x30, [sp, #-32]!
    862c:	mov	x29, sp
    8630:	str	x0, [sp, #24]
    8634:	str	w1, [sp, #20]
    8638:	ldr	w0, [sp, #20]
    863c:	cmn	w0, #0x1
    8640:	b.ne	8650 <scols_reset_iter@@SMARTCOLS_2.25+0x28>  // b.any
    8644:	ldr	x0, [sp, #24]
    8648:	ldr	w0, [x0, #16]
    864c:	str	w0, [sp, #20]
    8650:	mov	x2, #0x18                  	// #24
    8654:	mov	w1, #0x0                   	// #0
    8658:	ldr	x0, [sp, #24]
    865c:	bl	7a30 <memset@plt>
    8660:	ldr	x0, [sp, #24]
    8664:	ldr	w1, [sp, #20]
    8668:	str	w1, [x0, #16]
    866c:	nop
    8670:	ldp	x29, x30, [sp], #32
    8674:	ret

0000000000008678 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    8678:	sub	sp, sp, #0x10
    867c:	str	x0, [sp, #8]
    8680:	ldr	x0, [sp, #8]
    8684:	ldr	w0, [x0, #16]
    8688:	add	sp, sp, #0x10
    868c:	ret
    8690:	stp	x29, x30, [sp, #-64]!
    8694:	mov	x29, sp
    8698:	str	x0, [sp, #40]
    869c:	str	x1, [sp, #32]
    86a0:	str	x2, [sp, #24]
    86a4:	str	xzr, [sp, #56]
    86a8:	ldr	x0, [sp, #40]
    86ac:	cmp	x0, #0x0
    86b0:	b.ne	86bc <scols_iter_get_direction@@SMARTCOLS_2.25+0x44>  // b.any
    86b4:	mov	w0, #0xffffffea            	// #-22
    86b8:	b	8714 <scols_iter_get_direction@@SMARTCOLS_2.25+0x9c>
    86bc:	ldr	x1, [sp, #40]
    86c0:	ldr	x0, [sp, #32]
    86c4:	add	x0, x1, x0
    86c8:	str	x0, [sp, #48]
    86cc:	ldr	x0, [sp, #24]
    86d0:	cmp	x0, #0x0
    86d4:	b.eq	86f8 <scols_iter_get_direction@@SMARTCOLS_2.25+0x80>  // b.none
    86d8:	ldr	x0, [sp, #24]
    86dc:	bl	7b70 <strdup@plt>
    86e0:	str	x0, [sp, #56]
    86e4:	ldr	x0, [sp, #56]
    86e8:	cmp	x0, #0x0
    86ec:	b.ne	86f8 <scols_iter_get_direction@@SMARTCOLS_2.25+0x80>  // b.any
    86f0:	mov	w0, #0xfffffff4            	// #-12
    86f4:	b	8714 <scols_iter_get_direction@@SMARTCOLS_2.25+0x9c>
    86f8:	ldr	x0, [sp, #48]
    86fc:	ldr	x0, [x0]
    8700:	bl	7dc0 <free@plt>
    8704:	ldr	x0, [sp, #48]
    8708:	ldr	x1, [sp, #56]
    870c:	str	x1, [x0]
    8710:	mov	w0, #0x0                   	// #0
    8714:	ldp	x29, x30, [sp], #64
    8718:	ret

000000000000871c <scols_new_symbols@@SMARTCOLS_2.25>:
    871c:	stp	x29, x30, [sp, #-32]!
    8720:	mov	x29, sp
    8724:	mov	x1, #0x68                  	// #104
    8728:	mov	x0, #0x1                   	// #1
    872c:	bl	7ab0 <calloc@plt>
    8730:	str	x0, [sp, #24]
    8734:	ldr	x0, [sp, #24]
    8738:	cmp	x0, #0x0
    873c:	b.ne	8748 <scols_new_symbols@@SMARTCOLS_2.25+0x2c>  // b.any
    8740:	mov	x0, #0x0                   	// #0
    8744:	b	8758 <scols_new_symbols@@SMARTCOLS_2.25+0x3c>
    8748:	ldr	x0, [sp, #24]
    874c:	mov	w1, #0x1                   	// #1
    8750:	str	w1, [x0]
    8754:	ldr	x0, [sp, #24]
    8758:	ldp	x29, x30, [sp], #32
    875c:	ret

0000000000008760 <scols_ref_symbols@@SMARTCOLS_2.25>:
    8760:	sub	sp, sp, #0x10
    8764:	str	x0, [sp, #8]
    8768:	ldr	x0, [sp, #8]
    876c:	cmp	x0, #0x0
    8770:	b.eq	8788 <scols_ref_symbols@@SMARTCOLS_2.25+0x28>  // b.none
    8774:	ldr	x0, [sp, #8]
    8778:	ldr	w0, [x0]
    877c:	add	w1, w0, #0x1
    8780:	ldr	x0, [sp, #8]
    8784:	str	w1, [x0]
    8788:	nop
    878c:	add	sp, sp, #0x10
    8790:	ret

0000000000008794 <scols_unref_symbols@@SMARTCOLS_2.25>:
    8794:	stp	x29, x30, [sp, #-32]!
    8798:	mov	x29, sp
    879c:	str	x0, [sp, #24]
    87a0:	ldr	x0, [sp, #24]
    87a4:	cmp	x0, #0x0
    87a8:	b.eq	8868 <scols_unref_symbols@@SMARTCOLS_2.25+0xd4>  // b.none
    87ac:	ldr	x0, [sp, #24]
    87b0:	ldr	w0, [x0]
    87b4:	sub	w1, w0, #0x1
    87b8:	ldr	x0, [sp, #24]
    87bc:	str	w1, [x0]
    87c0:	ldr	x0, [sp, #24]
    87c4:	ldr	w0, [x0]
    87c8:	cmp	w0, #0x0
    87cc:	b.gt	8868 <scols_unref_symbols@@SMARTCOLS_2.25+0xd4>
    87d0:	ldr	x0, [sp, #24]
    87d4:	ldr	x0, [x0, #8]
    87d8:	bl	7dc0 <free@plt>
    87dc:	ldr	x0, [sp, #24]
    87e0:	ldr	x0, [x0, #16]
    87e4:	bl	7dc0 <free@plt>
    87e8:	ldr	x0, [sp, #24]
    87ec:	ldr	x0, [x0, #24]
    87f0:	bl	7dc0 <free@plt>
    87f4:	ldr	x0, [sp, #24]
    87f8:	ldr	x0, [x0, #56]
    87fc:	bl	7dc0 <free@plt>
    8800:	ldr	x0, [sp, #24]
    8804:	ldr	x0, [x0, #64]
    8808:	bl	7dc0 <free@plt>
    880c:	ldr	x0, [sp, #24]
    8810:	ldr	x0, [x0, #48]
    8814:	bl	7dc0 <free@plt>
    8818:	ldr	x0, [sp, #24]
    881c:	ldr	x0, [x0, #32]
    8820:	bl	7dc0 <free@plt>
    8824:	ldr	x0, [sp, #24]
    8828:	ldr	x0, [x0, #40]
    882c:	bl	7dc0 <free@plt>
    8830:	ldr	x0, [sp, #24]
    8834:	ldr	x0, [x0, #72]
    8838:	bl	7dc0 <free@plt>
    883c:	ldr	x0, [sp, #24]
    8840:	ldr	x0, [x0, #80]
    8844:	bl	7dc0 <free@plt>
    8848:	ldr	x0, [sp, #24]
    884c:	ldr	x0, [x0, #88]
    8850:	bl	7dc0 <free@plt>
    8854:	ldr	x0, [sp, #24]
    8858:	ldr	x0, [x0, #96]
    885c:	bl	7dc0 <free@plt>
    8860:	ldr	x0, [sp, #24]
    8864:	bl	7dc0 <free@plt>
    8868:	nop
    886c:	ldp	x29, x30, [sp], #32
    8870:	ret

0000000000008874 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    8874:	stp	x29, x30, [sp, #-32]!
    8878:	mov	x29, sp
    887c:	str	x0, [sp, #24]
    8880:	str	x1, [sp, #16]
    8884:	ldr	x2, [sp, #16]
    8888:	mov	x1, #0x8                   	// #8
    888c:	ldr	x0, [sp, #24]
    8890:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    8894:	ldp	x29, x30, [sp], #32
    8898:	ret

000000000000889c <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    889c:	stp	x29, x30, [sp, #-32]!
    88a0:	mov	x29, sp
    88a4:	str	x0, [sp, #24]
    88a8:	str	x1, [sp, #16]
    88ac:	ldr	x2, [sp, #16]
    88b0:	mov	x1, #0x10                  	// #16
    88b4:	ldr	x0, [sp, #24]
    88b8:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    88bc:	ldp	x29, x30, [sp], #32
    88c0:	ret

00000000000088c4 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    88c4:	stp	x29, x30, [sp, #-32]!
    88c8:	mov	x29, sp
    88cc:	str	x0, [sp, #24]
    88d0:	str	x1, [sp, #16]
    88d4:	ldr	x2, [sp, #16]
    88d8:	mov	x1, #0x18                  	// #24
    88dc:	ldr	x0, [sp, #24]
    88e0:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    88e4:	ldp	x29, x30, [sp], #32
    88e8:	ret

00000000000088ec <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    88ec:	stp	x29, x30, [sp, #-32]!
    88f0:	mov	x29, sp
    88f4:	str	x0, [sp, #24]
    88f8:	str	x1, [sp, #16]
    88fc:	ldr	x2, [sp, #16]
    8900:	mov	x1, #0x58                  	// #88
    8904:	ldr	x0, [sp, #24]
    8908:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    890c:	ldp	x29, x30, [sp], #32
    8910:	ret

0000000000008914 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    8914:	stp	x29, x30, [sp, #-32]!
    8918:	mov	x29, sp
    891c:	str	x0, [sp, #24]
    8920:	str	x1, [sp, #16]
    8924:	ldr	x2, [sp, #16]
    8928:	mov	x1, #0x60                  	// #96
    892c:	ldr	x0, [sp, #24]
    8930:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    8934:	ldp	x29, x30, [sp], #32
    8938:	ret

000000000000893c <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    893c:	stp	x29, x30, [sp, #-32]!
    8940:	mov	x29, sp
    8944:	str	x0, [sp, #24]
    8948:	str	x1, [sp, #16]
    894c:	ldr	x2, [sp, #16]
    8950:	mov	x1, #0x20                  	// #32
    8954:	ldr	x0, [sp, #24]
    8958:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    895c:	ldp	x29, x30, [sp], #32
    8960:	ret

0000000000008964 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    8964:	stp	x29, x30, [sp, #-32]!
    8968:	mov	x29, sp
    896c:	str	x0, [sp, #24]
    8970:	str	x1, [sp, #16]
    8974:	ldr	x2, [sp, #16]
    8978:	mov	x1, #0x28                  	// #40
    897c:	ldr	x0, [sp, #24]
    8980:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    8984:	ldp	x29, x30, [sp], #32
    8988:	ret

000000000000898c <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    898c:	stp	x29, x30, [sp, #-32]!
    8990:	mov	x29, sp
    8994:	str	x0, [sp, #24]
    8998:	str	x1, [sp, #16]
    899c:	ldr	x2, [sp, #16]
    89a0:	mov	x1, #0x30                  	// #48
    89a4:	ldr	x0, [sp, #24]
    89a8:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    89ac:	ldp	x29, x30, [sp], #32
    89b0:	ret

00000000000089b4 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    89b4:	stp	x29, x30, [sp, #-32]!
    89b8:	mov	x29, sp
    89bc:	str	x0, [sp, #24]
    89c0:	str	x1, [sp, #16]
    89c4:	ldr	x2, [sp, #16]
    89c8:	mov	x1, #0x38                  	// #56
    89cc:	ldr	x0, [sp, #24]
    89d0:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    89d4:	ldp	x29, x30, [sp], #32
    89d8:	ret

00000000000089dc <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    89dc:	stp	x29, x30, [sp, #-32]!
    89e0:	mov	x29, sp
    89e4:	str	x0, [sp, #24]
    89e8:	str	x1, [sp, #16]
    89ec:	ldr	x2, [sp, #16]
    89f0:	mov	x1, #0x40                  	// #64
    89f4:	ldr	x0, [sp, #24]
    89f8:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    89fc:	ldp	x29, x30, [sp], #32
    8a00:	ret

0000000000008a04 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    8a04:	stp	x29, x30, [sp, #-32]!
    8a08:	mov	x29, sp
    8a0c:	str	x0, [sp, #24]
    8a10:	str	x1, [sp, #16]
    8a14:	ldr	x2, [sp, #16]
    8a18:	mov	x1, #0x48                  	// #72
    8a1c:	ldr	x0, [sp, #24]
    8a20:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    8a24:	ldp	x29, x30, [sp], #32
    8a28:	ret

0000000000008a2c <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    8a2c:	stp	x29, x30, [sp, #-32]!
    8a30:	mov	x29, sp
    8a34:	str	x0, [sp, #24]
    8a38:	str	x1, [sp, #16]
    8a3c:	ldr	x2, [sp, #16]
    8a40:	mov	x1, #0x50                  	// #80
    8a44:	ldr	x0, [sp, #24]
    8a48:	bl	8690 <scols_iter_get_direction@@SMARTCOLS_2.25+0x18>
    8a4c:	ldp	x29, x30, [sp], #32
    8a50:	ret

0000000000008a54 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8a54:	stp	x29, x30, [sp, #-48]!
    8a58:	mov	x29, sp
    8a5c:	str	x0, [sp, #24]
    8a60:	ldr	x0, [sp, #24]
    8a64:	cmp	x0, #0x0
    8a68:	b.ne	8a8c <scols_copy_symbols@@SMARTCOLS_2.25+0x38>  // b.any
    8a6c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    8a70:	add	x3, x0, #0x3d0
    8a74:	mov	w2, #0x101                 	// #257
    8a78:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    8a7c:	add	x1, x0, #0x3a8
    8a80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    8a84:	add	x0, x0, #0x3c8
    8a88:	bl	8230 <__assert_fail@plt>
    8a8c:	ldr	x0, [sp, #24]
    8a90:	cmp	x0, #0x0
    8a94:	b.ne	8aa0 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>  // b.any
    8a98:	mov	x0, #0x0                   	// #0
    8a9c:	b	8c80 <scols_copy_symbols@@SMARTCOLS_2.25+0x22c>
    8aa0:	bl	7db0 <scols_new_symbols@plt>
    8aa4:	str	x0, [sp, #32]
    8aa8:	ldr	x0, [sp, #32]
    8aac:	cmp	x0, #0x0
    8ab0:	b.ne	8abc <scols_copy_symbols@@SMARTCOLS_2.25+0x68>  // b.any
    8ab4:	mov	x0, #0x0                   	// #0
    8ab8:	b	8c80 <scols_copy_symbols@@SMARTCOLS_2.25+0x22c>
    8abc:	ldr	x0, [sp, #24]
    8ac0:	ldr	x0, [x0, #8]
    8ac4:	mov	x1, x0
    8ac8:	ldr	x0, [sp, #32]
    8acc:	bl	7490 <scols_symbols_set_branch@plt>
    8ad0:	str	w0, [sp, #44]
    8ad4:	ldr	w0, [sp, #44]
    8ad8:	cmp	w0, #0x0
    8adc:	b.ne	8af8 <scols_copy_symbols@@SMARTCOLS_2.25+0xa4>  // b.any
    8ae0:	ldr	x0, [sp, #24]
    8ae4:	ldr	x0, [x0, #16]
    8ae8:	mov	x1, x0
    8aec:	ldr	x0, [sp, #32]
    8af0:	bl	82e0 <scols_symbols_set_vertical@plt>
    8af4:	str	w0, [sp, #44]
    8af8:	ldr	w0, [sp, #44]
    8afc:	cmp	w0, #0x0
    8b00:	b.ne	8b1c <scols_copy_symbols@@SMARTCOLS_2.25+0xc8>  // b.any
    8b04:	ldr	x0, [sp, #24]
    8b08:	ldr	x0, [x0, #24]
    8b0c:	mov	x1, x0
    8b10:	ldr	x0, [sp, #32]
    8b14:	bl	8050 <scols_symbols_set_right@plt>
    8b18:	str	w0, [sp, #44]
    8b1c:	ldr	w0, [sp, #44]
    8b20:	cmp	w0, #0x0
    8b24:	b.ne	8b40 <scols_copy_symbols@@SMARTCOLS_2.25+0xec>  // b.any
    8b28:	ldr	x0, [sp, #24]
    8b2c:	ldr	x0, [x0, #32]
    8b30:	mov	x1, x0
    8b34:	ldr	x0, [sp, #32]
    8b38:	bl	78d0 <scols_symbols_set_group_vertical@plt>
    8b3c:	str	w0, [sp, #44]
    8b40:	ldr	w0, [sp, #44]
    8b44:	cmp	w0, #0x0
    8b48:	b.ne	8b64 <scols_copy_symbols@@SMARTCOLS_2.25+0x110>  // b.any
    8b4c:	ldr	x0, [sp, #24]
    8b50:	ldr	x0, [x0, #40]
    8b54:	mov	x1, x0
    8b58:	ldr	x0, [sp, #32]
    8b5c:	bl	7830 <scols_symbols_set_group_horizontal@plt>
    8b60:	str	w0, [sp, #44]
    8b64:	ldr	w0, [sp, #44]
    8b68:	cmp	w0, #0x0
    8b6c:	b.ne	8b88 <scols_copy_symbols@@SMARTCOLS_2.25+0x134>  // b.any
    8b70:	ldr	x0, [sp, #24]
    8b74:	ldr	x0, [x0, #48]
    8b78:	mov	x1, x0
    8b7c:	ldr	x0, [sp, #32]
    8b80:	bl	8280 <scols_symbols_set_group_first_member@plt>
    8b84:	str	w0, [sp, #44]
    8b88:	ldr	w0, [sp, #44]
    8b8c:	cmp	w0, #0x0
    8b90:	b.ne	8bac <scols_copy_symbols@@SMARTCOLS_2.25+0x158>  // b.any
    8b94:	ldr	x0, [sp, #24]
    8b98:	ldr	x0, [x0, #56]
    8b9c:	mov	x1, x0
    8ba0:	ldr	x0, [sp, #32]
    8ba4:	bl	7e60 <scols_symbols_set_group_last_member@plt>
    8ba8:	str	w0, [sp, #44]
    8bac:	ldr	w0, [sp, #44]
    8bb0:	cmp	w0, #0x0
    8bb4:	b.ne	8bd0 <scols_copy_symbols@@SMARTCOLS_2.25+0x17c>  // b.any
    8bb8:	ldr	x0, [sp, #24]
    8bbc:	ldr	x0, [x0, #64]
    8bc0:	mov	x1, x0
    8bc4:	ldr	x0, [sp, #32]
    8bc8:	bl	7c40 <scols_symbols_set_group_middle_member@plt>
    8bcc:	str	w0, [sp, #44]
    8bd0:	ldr	w0, [sp, #44]
    8bd4:	cmp	w0, #0x0
    8bd8:	b.ne	8bf4 <scols_copy_symbols@@SMARTCOLS_2.25+0x1a0>  // b.any
    8bdc:	ldr	x0, [sp, #24]
    8be0:	ldr	x0, [x0, #80]
    8be4:	mov	x1, x0
    8be8:	ldr	x0, [sp, #32]
    8bec:	bl	7ba0 <scols_symbols_set_group_middle_child@plt>
    8bf0:	str	w0, [sp, #44]
    8bf4:	ldr	w0, [sp, #44]
    8bf8:	cmp	w0, #0x0
    8bfc:	b.ne	8c18 <scols_copy_symbols@@SMARTCOLS_2.25+0x1c4>  // b.any
    8c00:	ldr	x0, [sp, #24]
    8c04:	ldr	x0, [x0, #72]
    8c08:	mov	x1, x0
    8c0c:	ldr	x0, [sp, #32]
    8c10:	bl	8070 <scols_symbols_set_group_last_child@plt>
    8c14:	str	w0, [sp, #44]
    8c18:	ldr	w0, [sp, #44]
    8c1c:	cmp	w0, #0x0
    8c20:	b.ne	8c3c <scols_copy_symbols@@SMARTCOLS_2.25+0x1e8>  // b.any
    8c24:	ldr	x0, [sp, #24]
    8c28:	ldr	x0, [x0, #88]
    8c2c:	mov	x1, x0
    8c30:	ldr	x0, [sp, #32]
    8c34:	bl	7e10 <scols_symbols_set_title_padding@plt>
    8c38:	str	w0, [sp, #44]
    8c3c:	ldr	w0, [sp, #44]
    8c40:	cmp	w0, #0x0
    8c44:	b.ne	8c60 <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>  // b.any
    8c48:	ldr	x0, [sp, #24]
    8c4c:	ldr	x0, [x0, #96]
    8c50:	mov	x1, x0
    8c54:	ldr	x0, [sp, #32]
    8c58:	bl	80b0 <scols_symbols_set_cell_padding@plt>
    8c5c:	str	w0, [sp, #44]
    8c60:	ldr	w0, [sp, #44]
    8c64:	cmp	w0, #0x0
    8c68:	b.ne	8c74 <scols_copy_symbols@@SMARTCOLS_2.25+0x220>  // b.any
    8c6c:	ldr	x0, [sp, #32]
    8c70:	b	8c80 <scols_copy_symbols@@SMARTCOLS_2.25+0x22c>
    8c74:	ldr	x0, [sp, #32]
    8c78:	bl	7560 <scols_unref_symbols@plt>
    8c7c:	mov	x0, #0x0                   	// #0
    8c80:	ldp	x29, x30, [sp], #48
    8c84:	ret
    8c88:	stp	x29, x30, [sp, #-64]!
    8c8c:	mov	x29, sp
    8c90:	str	x0, [sp, #40]
    8c94:	str	x1, [sp, #32]
    8c98:	str	x2, [sp, #24]
    8c9c:	str	xzr, [sp, #56]
    8ca0:	ldr	x0, [sp, #40]
    8ca4:	cmp	x0, #0x0
    8ca8:	b.ne	8cb4 <scols_copy_symbols@@SMARTCOLS_2.25+0x260>  // b.any
    8cac:	mov	w0, #0xffffffea            	// #-22
    8cb0:	b	8d0c <scols_copy_symbols@@SMARTCOLS_2.25+0x2b8>
    8cb4:	ldr	x1, [sp, #40]
    8cb8:	ldr	x0, [sp, #32]
    8cbc:	add	x0, x1, x0
    8cc0:	str	x0, [sp, #48]
    8cc4:	ldr	x0, [sp, #24]
    8cc8:	cmp	x0, #0x0
    8ccc:	b.eq	8cf0 <scols_copy_symbols@@SMARTCOLS_2.25+0x29c>  // b.none
    8cd0:	ldr	x0, [sp, #24]
    8cd4:	bl	7b70 <strdup@plt>
    8cd8:	str	x0, [sp, #56]
    8cdc:	ldr	x0, [sp, #56]
    8ce0:	cmp	x0, #0x0
    8ce4:	b.ne	8cf0 <scols_copy_symbols@@SMARTCOLS_2.25+0x29c>  // b.any
    8ce8:	mov	w0, #0xfffffff4            	// #-12
    8cec:	b	8d0c <scols_copy_symbols@@SMARTCOLS_2.25+0x2b8>
    8cf0:	ldr	x0, [sp, #48]
    8cf4:	ldr	x0, [x0]
    8cf8:	bl	7dc0 <free@plt>
    8cfc:	ldr	x0, [sp, #48]
    8d00:	ldr	x1, [sp, #56]
    8d04:	str	x1, [x0]
    8d08:	mov	w0, #0x0                   	// #0
    8d0c:	ldp	x29, x30, [sp], #64
    8d10:	ret
    8d14:	stp	x29, x30, [sp, #-272]!
    8d18:	mov	x29, sp
    8d1c:	str	x0, [sp, #56]
    8d20:	str	x1, [sp, #48]
    8d24:	str	x2, [sp, #224]
    8d28:	str	x3, [sp, #232]
    8d2c:	str	x4, [sp, #240]
    8d30:	str	x5, [sp, #248]
    8d34:	str	x6, [sp, #256]
    8d38:	str	x7, [sp, #264]
    8d3c:	str	q0, [sp, #96]
    8d40:	str	q1, [sp, #112]
    8d44:	str	q2, [sp, #128]
    8d48:	str	q3, [sp, #144]
    8d4c:	str	q4, [sp, #160]
    8d50:	str	q5, [sp, #176]
    8d54:	str	q6, [sp, #192]
    8d58:	str	q7, [sp, #208]
    8d5c:	ldr	x0, [sp, #56]
    8d60:	cmp	x0, #0x0
    8d64:	b.eq	8da0 <scols_copy_symbols@@SMARTCOLS_2.25+0x34c>  // b.none
    8d68:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8d6c:	ldr	x0, [x0, #4024]
    8d70:	ldr	w0, [x0]
    8d74:	and	w0, w0, #0x1000000
    8d78:	cmp	w0, #0x0
    8d7c:	b.ne	8da0 <scols_copy_symbols@@SMARTCOLS_2.25+0x34c>  // b.any
    8d80:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8d84:	ldr	x0, [x0, #4016]
    8d88:	ldr	x3, [x0]
    8d8c:	ldr	x2, [sp, #56]
    8d90:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    8d94:	add	x1, x0, #0x3e8
    8d98:	mov	x0, x3
    8d9c:	bl	8380 <fprintf@plt>
    8da0:	add	x0, sp, #0x110
    8da4:	str	x0, [sp, #64]
    8da8:	add	x0, sp, #0x110
    8dac:	str	x0, [sp, #72]
    8db0:	add	x0, sp, #0xe0
    8db4:	str	x0, [sp, #80]
    8db8:	mov	w0, #0xffffffd0            	// #-48
    8dbc:	str	w0, [sp, #88]
    8dc0:	mov	w0, #0xffffff80            	// #-128
    8dc4:	str	w0, [sp, #92]
    8dc8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8dcc:	ldr	x0, [x0, #4016]
    8dd0:	ldr	x4, [x0]
    8dd4:	add	x2, sp, #0x10
    8dd8:	add	x3, sp, #0x40
    8ddc:	ldp	x0, x1, [x3]
    8de0:	stp	x0, x1, [x2]
    8de4:	ldp	x0, x1, [x3, #16]
    8de8:	stp	x0, x1, [x2, #16]
    8dec:	add	x0, sp, #0x10
    8df0:	mov	x2, x0
    8df4:	ldr	x1, [sp, #48]
    8df8:	mov	x0, x4
    8dfc:	bl	8210 <vfprintf@plt>
    8e00:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    8e04:	ldr	x0, [x0, #4016]
    8e08:	ldr	x0, [x0]
    8e0c:	mov	x1, x0
    8e10:	mov	w0, #0xa                   	// #10
    8e14:	bl	7720 <fputc@plt>
    8e18:	nop
    8e1c:	ldp	x29, x30, [sp], #272
    8e20:	ret

0000000000008e24 <scols_reset_cell@@SMARTCOLS_2.25>:
    8e24:	stp	x29, x30, [sp, #-32]!
    8e28:	mov	x29, sp
    8e2c:	str	x0, [sp, #24]
    8e30:	ldr	x0, [sp, #24]
    8e34:	cmp	x0, #0x0
    8e38:	b.ne	8e44 <scols_reset_cell@@SMARTCOLS_2.25+0x20>  // b.any
    8e3c:	mov	w0, #0xffffffea            	// #-22
    8e40:	b	8e70 <scols_reset_cell@@SMARTCOLS_2.25+0x4c>
    8e44:	ldr	x0, [sp, #24]
    8e48:	ldr	x0, [x0]
    8e4c:	bl	7dc0 <free@plt>
    8e50:	ldr	x0, [sp, #24]
    8e54:	ldr	x0, [x0, #8]
    8e58:	bl	7dc0 <free@plt>
    8e5c:	mov	x2, #0x20                  	// #32
    8e60:	mov	w1, #0x0                   	// #0
    8e64:	ldr	x0, [sp, #24]
    8e68:	bl	7a30 <memset@plt>
    8e6c:	mov	w0, #0x0                   	// #0
    8e70:	ldp	x29, x30, [sp], #32
    8e74:	ret

0000000000008e78 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8e78:	stp	x29, x30, [sp, #-32]!
    8e7c:	mov	x29, sp
    8e80:	str	x0, [sp, #24]
    8e84:	str	x1, [sp, #16]
    8e88:	ldr	x2, [sp, #16]
    8e8c:	mov	x1, #0x0                   	// #0
    8e90:	ldr	x0, [sp, #24]
    8e94:	bl	8c88 <scols_copy_symbols@@SMARTCOLS_2.25+0x234>
    8e98:	ldp	x29, x30, [sp], #32
    8e9c:	ret

0000000000008ea0 <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8ea0:	stp	x29, x30, [sp, #-32]!
    8ea4:	mov	x29, sp
    8ea8:	str	x0, [sp, #24]
    8eac:	str	x1, [sp, #16]
    8eb0:	ldr	x0, [sp, #24]
    8eb4:	cmp	x0, #0x0
    8eb8:	b.ne	8ec4 <scols_cell_refer_data@@SMARTCOLS_2.25+0x24>  // b.any
    8ebc:	mov	w0, #0xffffffea            	// #-22
    8ec0:	b	8ee0 <scols_cell_refer_data@@SMARTCOLS_2.25+0x40>
    8ec4:	ldr	x0, [sp, #24]
    8ec8:	ldr	x0, [x0]
    8ecc:	bl	7dc0 <free@plt>
    8ed0:	ldr	x0, [sp, #24]
    8ed4:	ldr	x1, [sp, #16]
    8ed8:	str	x1, [x0]
    8edc:	mov	w0, #0x0                   	// #0
    8ee0:	ldp	x29, x30, [sp], #32
    8ee4:	ret

0000000000008ee8 <scols_cell_get_data@@SMARTCOLS_2.25>:
    8ee8:	sub	sp, sp, #0x10
    8eec:	str	x0, [sp, #8]
    8ef0:	ldr	x0, [sp, #8]
    8ef4:	cmp	x0, #0x0
    8ef8:	b.eq	8f08 <scols_cell_get_data@@SMARTCOLS_2.25+0x20>  // b.none
    8efc:	ldr	x0, [sp, #8]
    8f00:	ldr	x0, [x0]
    8f04:	b	8f0c <scols_cell_get_data@@SMARTCOLS_2.25+0x24>
    8f08:	mov	x0, #0x0                   	// #0
    8f0c:	add	sp, sp, #0x10
    8f10:	ret

0000000000008f14 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8f14:	sub	sp, sp, #0x10
    8f18:	str	x0, [sp, #8]
    8f1c:	str	x1, [sp]
    8f20:	ldr	x0, [sp, #8]
    8f24:	cmp	x0, #0x0
    8f28:	b.ne	8f34 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x20>  // b.any
    8f2c:	mov	w0, #0xffffffea            	// #-22
    8f30:	b	8f44 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x30>
    8f34:	ldr	x0, [sp, #8]
    8f38:	ldr	x1, [sp]
    8f3c:	str	x1, [x0, #16]
    8f40:	mov	w0, #0x0                   	// #0
    8f44:	add	sp, sp, #0x10
    8f48:	ret

0000000000008f4c <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8f4c:	sub	sp, sp, #0x10
    8f50:	str	x0, [sp, #8]
    8f54:	ldr	x0, [sp, #8]
    8f58:	ldr	x0, [x0, #16]
    8f5c:	add	sp, sp, #0x10
    8f60:	ret

0000000000008f64 <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8f64:	stp	x29, x30, [sp, #-64]!
    8f68:	mov	x29, sp
    8f6c:	str	x0, [sp, #40]
    8f70:	str	x1, [sp, #32]
    8f74:	str	x2, [sp, #24]
    8f78:	ldr	x1, [sp, #40]
    8f7c:	ldr	x0, [sp, #32]
    8f80:	cmp	x1, x0
    8f84:	b.ne	8f90 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x2c>  // b.any
    8f88:	mov	w0, #0x0                   	// #0
    8f8c:	b	8ffc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8f90:	ldr	x0, [sp, #40]
    8f94:	bl	7730 <scols_cell_get_data@plt>
    8f98:	str	x0, [sp, #56]
    8f9c:	ldr	x0, [sp, #32]
    8fa0:	bl	7730 <scols_cell_get_data@plt>
    8fa4:	str	x0, [sp, #48]
    8fa8:	ldr	x0, [sp, #56]
    8fac:	cmp	x0, #0x0
    8fb0:	b.ne	8fc8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x64>  // b.any
    8fb4:	ldr	x0, [sp, #48]
    8fb8:	cmp	x0, #0x0
    8fbc:	b.ne	8fc8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x64>  // b.any
    8fc0:	mov	w0, #0x0                   	// #0
    8fc4:	b	8ffc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8fc8:	ldr	x0, [sp, #56]
    8fcc:	cmp	x0, #0x0
    8fd0:	b.ne	8fdc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x78>  // b.any
    8fd4:	mov	w0, #0xffffffff            	// #-1
    8fd8:	b	8ffc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8fdc:	ldr	x0, [sp, #48]
    8fe0:	cmp	x0, #0x0
    8fe4:	b.ne	8ff0 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x8c>  // b.any
    8fe8:	mov	w0, #0x1                   	// #1
    8fec:	b	8ffc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8ff0:	ldr	x1, [sp, #48]
    8ff4:	ldr	x0, [sp, #56]
    8ff8:	bl	7d20 <strcmp@plt>
    8ffc:	ldp	x29, x30, [sp], #64
    9000:	ret

0000000000009004 <scols_cell_set_color@@SMARTCOLS_2.25>:
    9004:	stp	x29, x30, [sp, #-32]!
    9008:	mov	x29, sp
    900c:	str	x0, [sp, #24]
    9010:	str	x1, [sp, #16]
    9014:	ldr	x0, [sp, #16]
    9018:	cmp	x0, #0x0
    901c:	b.eq	906c <scols_cell_set_color@@SMARTCOLS_2.25+0x68>  // b.none
    9020:	bl	7d50 <__ctype_b_loc@plt>
    9024:	ldr	x1, [x0]
    9028:	ldr	x0, [sp, #16]
    902c:	ldrsb	w0, [x0]
    9030:	sxtb	x0, w0
    9034:	lsl	x0, x0, #1
    9038:	add	x0, x1, x0
    903c:	ldrh	w0, [x0]
    9040:	and	w0, w0, #0x400
    9044:	cmp	w0, #0x0
    9048:	b.eq	906c <scols_cell_set_color@@SMARTCOLS_2.25+0x68>  // b.none
    904c:	ldr	x0, [sp, #16]
    9050:	bl	1b4b0 <scols_init_debug@@SMARTCOLS_2.25+0x2a68>
    9054:	str	x0, [sp, #16]
    9058:	ldr	x0, [sp, #16]
    905c:	cmp	x0, #0x0
    9060:	b.ne	906c <scols_cell_set_color@@SMARTCOLS_2.25+0x68>  // b.any
    9064:	mov	w0, #0xffffffea            	// #-22
    9068:	b	907c <scols_cell_set_color@@SMARTCOLS_2.25+0x78>
    906c:	ldr	x2, [sp, #16]
    9070:	mov	x1, #0x8                   	// #8
    9074:	ldr	x0, [sp, #24]
    9078:	bl	8c88 <scols_copy_symbols@@SMARTCOLS_2.25+0x234>
    907c:	ldp	x29, x30, [sp], #32
    9080:	ret

0000000000009084 <scols_cell_get_color@@SMARTCOLS_2.25>:
    9084:	sub	sp, sp, #0x10
    9088:	str	x0, [sp, #8]
    908c:	ldr	x0, [sp, #8]
    9090:	ldr	x0, [x0, #8]
    9094:	add	sp, sp, #0x10
    9098:	ret

000000000000909c <scols_cell_set_flags@@SMARTCOLS_2.28>:
    909c:	sub	sp, sp, #0x10
    90a0:	str	x0, [sp, #8]
    90a4:	str	w1, [sp, #4]
    90a8:	ldr	x0, [sp, #8]
    90ac:	cmp	x0, #0x0
    90b0:	b.ne	90bc <scols_cell_set_flags@@SMARTCOLS_2.28+0x20>  // b.any
    90b4:	mov	w0, #0xffffffea            	// #-22
    90b8:	b	90cc <scols_cell_set_flags@@SMARTCOLS_2.28+0x30>
    90bc:	ldr	x0, [sp, #8]
    90c0:	ldr	w1, [sp, #4]
    90c4:	str	w1, [x0, #24]
    90c8:	mov	w0, #0x0                   	// #0
    90cc:	add	sp, sp, #0x10
    90d0:	ret

00000000000090d4 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    90d4:	sub	sp, sp, #0x10
    90d8:	str	x0, [sp, #8]
    90dc:	ldr	x0, [sp, #8]
    90e0:	ldr	w0, [x0, #24]
    90e4:	add	sp, sp, #0x10
    90e8:	ret

00000000000090ec <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    90ec:	sub	sp, sp, #0x10
    90f0:	str	x0, [sp, #8]
    90f4:	ldr	x0, [sp, #8]
    90f8:	ldr	w0, [x0, #24]
    90fc:	and	w0, w0, #0x2
    9100:	cmp	w0, #0x0
    9104:	b.eq	9110 <scols_cell_get_alignment@@SMARTCOLS_2.30+0x24>  // b.none
    9108:	mov	w0, #0x2                   	// #2
    910c:	b	9130 <scols_cell_get_alignment@@SMARTCOLS_2.30+0x44>
    9110:	ldr	x0, [sp, #8]
    9114:	ldr	w0, [x0, #24]
    9118:	and	w0, w0, #0x1
    911c:	cmp	w0, #0x0
    9120:	b.eq	912c <scols_cell_get_alignment@@SMARTCOLS_2.30+0x40>  // b.none
    9124:	mov	w0, #0x1                   	// #1
    9128:	b	9130 <scols_cell_get_alignment@@SMARTCOLS_2.30+0x44>
    912c:	mov	w0, #0x0                   	// #0
    9130:	add	sp, sp, #0x10
    9134:	ret

0000000000009138 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    9138:	stp	x29, x30, [sp, #-64]!
    913c:	mov	x29, sp
    9140:	str	x19, [sp, #16]
    9144:	str	x0, [sp, #40]
    9148:	str	x1, [sp, #32]
    914c:	ldr	x0, [sp, #32]
    9150:	bl	7730 <scols_cell_get_data@plt>
    9154:	mov	x1, x0
    9158:	ldr	x0, [sp, #40]
    915c:	bl	7b50 <scols_cell_set_data@plt>
    9160:	str	w0, [sp, #60]
    9164:	ldr	w0, [sp, #60]
    9168:	cmp	w0, #0x0
    916c:	b.ne	9188 <scols_cell_copy_content@@SMARTCOLS_2.25+0x50>  // b.any
    9170:	ldr	x0, [sp, #32]
    9174:	bl	7da0 <scols_cell_get_color@plt>
    9178:	mov	x1, x0
    917c:	ldr	x0, [sp, #40]
    9180:	bl	7a90 <scols_cell_set_color@plt>
    9184:	str	w0, [sp, #60]
    9188:	ldr	w0, [sp, #60]
    918c:	cmp	w0, #0x0
    9190:	b.ne	91a4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x6c>  // b.any
    9194:	ldr	x0, [sp, #32]
    9198:	ldr	x1, [x0, #16]
    919c:	ldr	x0, [sp, #40]
    91a0:	str	x1, [x0, #16]
    91a4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    91a8:	ldr	x0, [x0, #4024]
    91ac:	ldr	w0, [x0]
    91b0:	and	w0, w0, #0x4
    91b4:	cmp	w0, #0x0
    91b8:	b.eq	9204 <scols_cell_copy_content@@SMARTCOLS_2.25+0xcc>  // b.none
    91bc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    91c0:	ldr	x0, [x0, #4016]
    91c4:	ldr	x19, [x0]
    91c8:	bl	7870 <getpid@plt>
    91cc:	mov	w1, w0
    91d0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    91d4:	add	x4, x0, #0x3f0
    91d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    91dc:	add	x3, x0, #0x3f8
    91e0:	mov	w2, w1
    91e4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    91e8:	add	x1, x0, #0x408
    91ec:	mov	x0, x19
    91f0:	bl	8380 <fprintf@plt>
    91f4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    91f8:	add	x1, x0, #0x418
    91fc:	ldr	x0, [sp, #32]
    9200:	bl	8d14 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c0>
    9204:	ldr	w0, [sp, #60]
    9208:	ldr	x19, [sp, #16]
    920c:	ldp	x29, x30, [sp], #64
    9210:	ret
    9214:	sub	sp, sp, #0x10
    9218:	str	x0, [sp, #8]
    921c:	str	x1, [sp]
    9220:	ldr	x0, [sp]
    9224:	ldr	x1, [sp, #8]
    9228:	str	x1, [x0, #8]
    922c:	ldr	x0, [sp, #8]
    9230:	ldr	x1, [sp]
    9234:	str	x1, [x0]
    9238:	nop
    923c:	add	sp, sp, #0x10
    9240:	ret
    9244:	stp	x29, x30, [sp, #-32]!
    9248:	mov	x29, sp
    924c:	str	x0, [sp, #24]
    9250:	ldr	x0, [sp, #24]
    9254:	ldr	x2, [x0, #8]
    9258:	ldr	x0, [sp, #24]
    925c:	ldr	x0, [x0]
    9260:	mov	x1, x0
    9264:	mov	x0, x2
    9268:	bl	9214 <scols_cell_copy_content@@SMARTCOLS_2.25+0xdc>
    926c:	nop
    9270:	ldp	x29, x30, [sp], #32
    9274:	ret
    9278:	stp	x29, x30, [sp, #-64]!
    927c:	mov	x29, sp
    9280:	str	x0, [sp, #40]
    9284:	str	x1, [sp, #32]
    9288:	str	x2, [sp, #24]
    928c:	str	xzr, [sp, #56]
    9290:	ldr	x0, [sp, #40]
    9294:	cmp	x0, #0x0
    9298:	b.ne	92a4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x16c>  // b.any
    929c:	mov	w0, #0xffffffea            	// #-22
    92a0:	b	92fc <scols_cell_copy_content@@SMARTCOLS_2.25+0x1c4>
    92a4:	ldr	x1, [sp, #40]
    92a8:	ldr	x0, [sp, #32]
    92ac:	add	x0, x1, x0
    92b0:	str	x0, [sp, #48]
    92b4:	ldr	x0, [sp, #24]
    92b8:	cmp	x0, #0x0
    92bc:	b.eq	92e0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1a8>  // b.none
    92c0:	ldr	x0, [sp, #24]
    92c4:	bl	7b70 <strdup@plt>
    92c8:	str	x0, [sp, #56]
    92cc:	ldr	x0, [sp, #56]
    92d0:	cmp	x0, #0x0
    92d4:	b.ne	92e0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1a8>  // b.any
    92d8:	mov	w0, #0xfffffff4            	// #-12
    92dc:	b	92fc <scols_cell_copy_content@@SMARTCOLS_2.25+0x1c4>
    92e0:	ldr	x0, [sp, #48]
    92e4:	ldr	x0, [x0]
    92e8:	bl	7dc0 <free@plt>
    92ec:	ldr	x0, [sp, #48]
    92f0:	ldr	x1, [sp, #56]
    92f4:	str	x1, [x0]
    92f8:	mov	w0, #0x0                   	// #0
    92fc:	ldp	x29, x30, [sp], #64
    9300:	ret
    9304:	stp	x29, x30, [sp, #-272]!
    9308:	mov	x29, sp
    930c:	str	x0, [sp, #56]
    9310:	str	x1, [sp, #48]
    9314:	str	x2, [sp, #224]
    9318:	str	x3, [sp, #232]
    931c:	str	x4, [sp, #240]
    9320:	str	x5, [sp, #248]
    9324:	str	x6, [sp, #256]
    9328:	str	x7, [sp, #264]
    932c:	str	q0, [sp, #96]
    9330:	str	q1, [sp, #112]
    9334:	str	q2, [sp, #128]
    9338:	str	q3, [sp, #144]
    933c:	str	q4, [sp, #160]
    9340:	str	q5, [sp, #176]
    9344:	str	q6, [sp, #192]
    9348:	str	q7, [sp, #208]
    934c:	ldr	x0, [sp, #56]
    9350:	cmp	x0, #0x0
    9354:	b.eq	9390 <scols_cell_copy_content@@SMARTCOLS_2.25+0x258>  // b.none
    9358:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    935c:	ldr	x0, [x0, #4024]
    9360:	ldr	w0, [x0]
    9364:	and	w0, w0, #0x1000000
    9368:	cmp	w0, #0x0
    936c:	b.ne	9390 <scols_cell_copy_content@@SMARTCOLS_2.25+0x258>  // b.any
    9370:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    9374:	ldr	x0, [x0, #4016]
    9378:	ldr	x3, [x0]
    937c:	ldr	x2, [sp, #56]
    9380:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9384:	add	x1, x0, #0x420
    9388:	mov	x0, x3
    938c:	bl	8380 <fprintf@plt>
    9390:	add	x0, sp, #0x110
    9394:	str	x0, [sp, #64]
    9398:	add	x0, sp, #0x110
    939c:	str	x0, [sp, #72]
    93a0:	add	x0, sp, #0xe0
    93a4:	str	x0, [sp, #80]
    93a8:	mov	w0, #0xffffffd0            	// #-48
    93ac:	str	w0, [sp, #88]
    93b0:	mov	w0, #0xffffff80            	// #-128
    93b4:	str	w0, [sp, #92]
    93b8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    93bc:	ldr	x0, [x0, #4016]
    93c0:	ldr	x4, [x0]
    93c4:	add	x2, sp, #0x10
    93c8:	add	x3, sp, #0x40
    93cc:	ldp	x0, x1, [x3]
    93d0:	stp	x0, x1, [x2]
    93d4:	ldp	x0, x1, [x3, #16]
    93d8:	stp	x0, x1, [x2, #16]
    93dc:	add	x0, sp, #0x10
    93e0:	mov	x2, x0
    93e4:	ldr	x1, [sp, #48]
    93e8:	mov	x0, x4
    93ec:	bl	8210 <vfprintf@plt>
    93f0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    93f4:	ldr	x0, [x0, #4016]
    93f8:	ldr	x0, [x0]
    93fc:	mov	x1, x0
    9400:	mov	w0, #0xa                   	// #10
    9404:	bl	7720 <fputc@plt>
    9408:	nop
    940c:	ldp	x29, x30, [sp], #272
    9410:	ret

0000000000009414 <scols_new_column@@SMARTCOLS_2.25>:
    9414:	stp	x29, x30, [sp, #-48]!
    9418:	mov	x29, sp
    941c:	str	x19, [sp, #16]
    9420:	mov	x1, #0xe8                  	// #232
    9424:	mov	x0, #0x1                   	// #1
    9428:	bl	7ab0 <calloc@plt>
    942c:	str	x0, [sp, #40]
    9430:	ldr	x0, [sp, #40]
    9434:	cmp	x0, #0x0
    9438:	b.ne	9444 <scols_new_column@@SMARTCOLS_2.25+0x30>  // b.any
    943c:	mov	x0, #0x0                   	// #0
    9440:	b	94d4 <scols_new_column@@SMARTCOLS_2.25+0xc0>
    9444:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    9448:	ldr	x0, [x0, #4024]
    944c:	ldr	w0, [x0]
    9450:	and	w0, w0, #0x20
    9454:	cmp	w0, #0x0
    9458:	b.eq	94a4 <scols_new_column@@SMARTCOLS_2.25+0x90>  // b.none
    945c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    9460:	ldr	x0, [x0, #4016]
    9464:	ldr	x19, [x0]
    9468:	bl	7870 <getpid@plt>
    946c:	mov	w1, w0
    9470:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9474:	add	x4, x0, #0x428
    9478:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    947c:	add	x3, x0, #0x430
    9480:	mov	w2, w1
    9484:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9488:	add	x1, x0, #0x440
    948c:	mov	x0, x19
    9490:	bl	8380 <fprintf@plt>
    9494:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9498:	add	x1, x0, #0x450
    949c:	ldr	x0, [sp, #40]
    94a0:	bl	9304 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1cc>
    94a4:	ldr	x0, [sp, #40]
    94a8:	mov	w1, #0x1                   	// #1
    94ac:	str	w1, [x0]
    94b0:	ldr	x0, [sp, #40]
    94b4:	add	x1, x0, #0xc8
    94b8:	ldr	x0, [sp, #40]
    94bc:	str	x1, [x0, #200]
    94c0:	ldr	x0, [sp, #40]
    94c4:	add	x1, x0, #0xc8
    94c8:	ldr	x0, [sp, #40]
    94cc:	str	x1, [x0, #208]
    94d0:	ldr	x0, [sp, #40]
    94d4:	ldr	x19, [sp, #16]
    94d8:	ldp	x29, x30, [sp], #48
    94dc:	ret

00000000000094e0 <scols_ref_column@@SMARTCOLS_2.25>:
    94e0:	sub	sp, sp, #0x10
    94e4:	str	x0, [sp, #8]
    94e8:	ldr	x0, [sp, #8]
    94ec:	cmp	x0, #0x0
    94f0:	b.eq	9508 <scols_ref_column@@SMARTCOLS_2.25+0x28>  // b.none
    94f4:	ldr	x0, [sp, #8]
    94f8:	ldr	w0, [x0]
    94fc:	add	w1, w0, #0x1
    9500:	ldr	x0, [sp, #8]
    9504:	str	w1, [x0]
    9508:	nop
    950c:	add	sp, sp, #0x10
    9510:	ret

0000000000009514 <scols_unref_column@@SMARTCOLS_2.25>:
    9514:	stp	x29, x30, [sp, #-48]!
    9518:	mov	x29, sp
    951c:	str	x19, [sp, #16]
    9520:	str	x0, [sp, #40]
    9524:	ldr	x0, [sp, #40]
    9528:	cmp	x0, #0x0
    952c:	b.eq	95f8 <scols_unref_column@@SMARTCOLS_2.25+0xe4>  // b.none
    9530:	ldr	x0, [sp, #40]
    9534:	ldr	w0, [x0]
    9538:	sub	w1, w0, #0x1
    953c:	ldr	x0, [sp, #40]
    9540:	str	w1, [x0]
    9544:	ldr	x0, [sp, #40]
    9548:	ldr	w0, [x0]
    954c:	cmp	w0, #0x0
    9550:	b.gt	95f8 <scols_unref_column@@SMARTCOLS_2.25+0xe4>
    9554:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    9558:	ldr	x0, [x0, #4024]
    955c:	ldr	w0, [x0]
    9560:	and	w0, w0, #0x20
    9564:	cmp	w0, #0x0
    9568:	b.eq	95b4 <scols_unref_column@@SMARTCOLS_2.25+0xa0>  // b.none
    956c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    9570:	ldr	x0, [x0, #4016]
    9574:	ldr	x19, [x0]
    9578:	bl	7870 <getpid@plt>
    957c:	mov	w1, w0
    9580:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9584:	add	x4, x0, #0x428
    9588:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    958c:	add	x3, x0, #0x430
    9590:	mov	w2, w1
    9594:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9598:	add	x1, x0, #0x440
    959c:	mov	x0, x19
    95a0:	bl	8380 <fprintf@plt>
    95a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    95a8:	add	x1, x0, #0x458
    95ac:	ldr	x0, [sp, #40]
    95b0:	bl	9304 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1cc>
    95b4:	ldr	x0, [sp, #40]
    95b8:	add	x0, x0, #0xc8
    95bc:	bl	9244 <scols_cell_copy_content@@SMARTCOLS_2.25+0x10c>
    95c0:	ldr	x0, [sp, #40]
    95c4:	add	x0, x0, #0xa8
    95c8:	bl	7e70 <scols_reset_cell@plt>
    95cc:	ldr	x0, [sp, #40]
    95d0:	ldr	x0, [x0, #88]
    95d4:	bl	7dc0 <free@plt>
    95d8:	ldr	x0, [sp, #40]
    95dc:	ldr	x0, [x0, #96]
    95e0:	bl	7dc0 <free@plt>
    95e4:	ldr	x0, [sp, #40]
    95e8:	ldr	x0, [x0, #120]
    95ec:	bl	7dc0 <free@plt>
    95f0:	ldr	x0, [sp, #40]
    95f4:	bl	7dc0 <free@plt>
    95f8:	nop
    95fc:	ldr	x19, [sp, #16]
    9600:	ldp	x29, x30, [sp], #48
    9604:	ret

0000000000009608 <scols_copy_column@@SMARTCOLS_2.25>:
    9608:	stp	x29, x30, [sp, #-64]!
    960c:	mov	x29, sp
    9610:	str	x19, [sp, #16]
    9614:	str	x0, [sp, #40]
    9618:	ldr	x0, [sp, #40]
    961c:	cmp	x0, #0x0
    9620:	b.ne	962c <scols_copy_column@@SMARTCOLS_2.25+0x24>  // b.any
    9624:	mov	x0, #0x0                   	// #0
    9628:	b	97a8 <scols_copy_column@@SMARTCOLS_2.25+0x1a0>
    962c:	bl	74d0 <scols_new_column@plt>
    9630:	str	x0, [sp, #56]
    9634:	ldr	x0, [sp, #56]
    9638:	cmp	x0, #0x0
    963c:	b.ne	9648 <scols_copy_column@@SMARTCOLS_2.25+0x40>  // b.any
    9640:	mov	x0, #0x0                   	// #0
    9644:	b	97a8 <scols_copy_column@@SMARTCOLS_2.25+0x1a0>
    9648:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    964c:	ldr	x0, [x0, #4024]
    9650:	ldr	w0, [x0]
    9654:	and	w0, w0, #0x20
    9658:	cmp	w0, #0x0
    965c:	b.eq	96a8 <scols_copy_column@@SMARTCOLS_2.25+0xa0>  // b.none
    9660:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    9664:	ldr	x0, [x0, #4016]
    9668:	ldr	x19, [x0]
    966c:	bl	7870 <getpid@plt>
    9670:	mov	w1, w0
    9674:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9678:	add	x4, x0, #0x428
    967c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9680:	add	x3, x0, #0x430
    9684:	mov	w2, w1
    9688:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    968c:	add	x1, x0, #0x440
    9690:	mov	x0, x19
    9694:	bl	8380 <fprintf@plt>
    9698:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    969c:	add	x1, x0, #0x460
    96a0:	ldr	x0, [sp, #40]
    96a4:	bl	9304 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1cc>
    96a8:	ldr	x0, [sp, #40]
    96ac:	ldr	x0, [x0, #88]
    96b0:	mov	x1, x0
    96b4:	ldr	x0, [sp, #56]
    96b8:	bl	79f0 <scols_column_set_color@plt>
    96bc:	cmp	w0, #0x0
    96c0:	b.ne	9790 <scols_copy_column@@SMARTCOLS_2.25+0x188>  // b.any
    96c4:	ldr	x0, [sp, #56]
    96c8:	add	x2, x0, #0xa8
    96cc:	ldr	x0, [sp, #40]
    96d0:	add	x0, x0, #0xa8
    96d4:	mov	x1, x0
    96d8:	mov	x0, x2
    96dc:	bl	7750 <scols_cell_copy_content@plt>
    96e0:	cmp	w0, #0x0
    96e4:	b.ne	9798 <scols_copy_column@@SMARTCOLS_2.25+0x190>  // b.any
    96e8:	ldr	x0, [sp, #40]
    96ec:	ldr	x1, [x0, #16]
    96f0:	ldr	x0, [sp, #56]
    96f4:	str	x1, [x0, #16]
    96f8:	ldr	x0, [sp, #40]
    96fc:	ldr	x1, [x0, #24]
    9700:	ldr	x0, [sp, #56]
    9704:	str	x1, [x0, #24]
    9708:	ldr	x0, [sp, #40]
    970c:	ldr	x1, [x0, #32]
    9710:	ldr	x0, [sp, #56]
    9714:	str	x1, [x0, #32]
    9718:	ldr	x0, [sp, #40]
    971c:	ldr	x1, [x0, #40]
    9720:	ldr	x0, [sp, #56]
    9724:	str	x1, [x0, #40]
    9728:	ldr	x0, [sp, #40]
    972c:	ldr	d0, [x0, #56]
    9730:	ldr	x0, [sp, #56]
    9734:	str	d0, [x0, #56]
    9738:	ldr	x0, [sp, #40]
    973c:	ldr	w1, [x0, #80]
    9740:	ldr	x0, [sp, #56]
    9744:	str	w1, [x0, #80]
    9748:	ldr	x0, [sp, #40]
    974c:	ldrb	w0, [x0, #224]
    9750:	ubfx	x0, x0, #0, #1
    9754:	and	w2, w0, #0xff
    9758:	ldr	x1, [sp, #56]
    975c:	ldrb	w0, [x1, #224]
    9760:	bfxil	w0, w2, #0, #1
    9764:	strb	w0, [x1, #224]
    9768:	ldr	x0, [sp, #40]
    976c:	ldrb	w0, [x0, #224]
    9770:	ubfx	x0, x0, #1, #1
    9774:	and	w2, w0, #0xff
    9778:	ldr	x1, [sp, #56]
    977c:	ldrb	w0, [x1, #224]
    9780:	bfi	w0, w2, #1, #1
    9784:	strb	w0, [x1, #224]
    9788:	ldr	x0, [sp, #56]
    978c:	b	97a8 <scols_copy_column@@SMARTCOLS_2.25+0x1a0>
    9790:	nop
    9794:	b	979c <scols_copy_column@@SMARTCOLS_2.25+0x194>
    9798:	nop
    979c:	ldr	x0, [sp, #56]
    97a0:	bl	82f0 <scols_unref_column@plt>
    97a4:	mov	x0, #0x0                   	// #0
    97a8:	ldr	x19, [sp, #16]
    97ac:	ldp	x29, x30, [sp], #64
    97b0:	ret

00000000000097b4 <scols_column_set_whint@@SMARTCOLS_2.25>:
    97b4:	sub	sp, sp, #0x10
    97b8:	str	x0, [sp, #8]
    97bc:	str	d0, [sp]
    97c0:	ldr	x0, [sp, #8]
    97c4:	cmp	x0, #0x0
    97c8:	b.ne	97d4 <scols_column_set_whint@@SMARTCOLS_2.25+0x20>  // b.any
    97cc:	mov	w0, #0xffffffea            	// #-22
    97d0:	b	97e4 <scols_column_set_whint@@SMARTCOLS_2.25+0x30>
    97d4:	ldr	x0, [sp, #8]
    97d8:	ldr	d0, [sp]
    97dc:	str	d0, [x0, #56]
    97e0:	mov	w0, #0x0                   	// #0
    97e4:	add	sp, sp, #0x10
    97e8:	ret

00000000000097ec <scols_column_get_whint@@SMARTCOLS_2.25>:
    97ec:	sub	sp, sp, #0x10
    97f0:	str	x0, [sp, #8]
    97f4:	ldr	x0, [sp, #8]
    97f8:	ldr	d0, [x0, #56]
    97fc:	add	sp, sp, #0x10
    9800:	ret

0000000000009804 <scols_column_set_flags@@SMARTCOLS_2.25>:
    9804:	stp	x29, x30, [sp, #-48]!
    9808:	mov	x29, sp
    980c:	str	x19, [sp, #16]
    9810:	str	x0, [sp, #40]
    9814:	str	w1, [sp, #36]
    9818:	ldr	x0, [sp, #40]
    981c:	cmp	x0, #0x0
    9820:	b.ne	982c <scols_column_set_flags@@SMARTCOLS_2.25+0x28>  // b.any
    9824:	mov	w0, #0xffffffea            	// #-22
    9828:	b	9930 <scols_column_set_flags@@SMARTCOLS_2.25+0x12c>
    982c:	ldr	x0, [sp, #40]
    9830:	ldr	x0, [x0, #216]
    9834:	cmp	x0, #0x0
    9838:	b.eq	98b0 <scols_column_set_flags@@SMARTCOLS_2.25+0xac>  // b.none
    983c:	ldr	x0, [sp, #40]
    9840:	ldr	w0, [x0, #80]
    9844:	and	w0, w0, #0x2
    9848:	cmp	w0, #0x0
    984c:	b.ne	9878 <scols_column_set_flags@@SMARTCOLS_2.25+0x74>  // b.any
    9850:	ldr	w0, [sp, #36]
    9854:	and	w0, w0, #0x2
    9858:	cmp	w0, #0x0
    985c:	b.eq	9878 <scols_column_set_flags@@SMARTCOLS_2.25+0x74>  // b.none
    9860:	ldr	x0, [sp, #40]
    9864:	ldr	x0, [x0, #216]
    9868:	ldr	x1, [x0, #24]
    986c:	add	x1, x1, #0x1
    9870:	str	x1, [x0, #24]
    9874:	b	98b0 <scols_column_set_flags@@SMARTCOLS_2.25+0xac>
    9878:	ldr	x0, [sp, #40]
    987c:	ldr	w0, [x0, #80]
    9880:	and	w0, w0, #0x2
    9884:	cmp	w0, #0x0
    9888:	b.eq	98b0 <scols_column_set_flags@@SMARTCOLS_2.25+0xac>  // b.none
    988c:	ldr	w0, [sp, #36]
    9890:	and	w0, w0, #0x2
    9894:	cmp	w0, #0x0
    9898:	b.ne	98b0 <scols_column_set_flags@@SMARTCOLS_2.25+0xac>  // b.any
    989c:	ldr	x0, [sp, #40]
    98a0:	ldr	x0, [x0, #216]
    98a4:	ldr	x1, [x0, #24]
    98a8:	sub	x1, x1, #0x1
    98ac:	str	x1, [x0, #24]
    98b0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    98b4:	ldr	x0, [x0, #4024]
    98b8:	ldr	w0, [x0]
    98bc:	and	w0, w0, #0x20
    98c0:	cmp	w0, #0x0
    98c4:	b.eq	9920 <scols_column_set_flags@@SMARTCOLS_2.25+0x11c>  // b.none
    98c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    98cc:	ldr	x0, [x0, #4016]
    98d0:	ldr	x19, [x0]
    98d4:	bl	7870 <getpid@plt>
    98d8:	mov	w1, w0
    98dc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    98e0:	add	x4, x0, #0x428
    98e4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    98e8:	add	x3, x0, #0x430
    98ec:	mov	w2, w1
    98f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    98f4:	add	x1, x0, #0x440
    98f8:	mov	x0, x19
    98fc:	bl	8380 <fprintf@plt>
    9900:	ldr	x0, [sp, #40]
    9904:	ldr	w0, [x0, #80]
    9908:	ldr	w3, [sp, #36]
    990c:	mov	w2, w0
    9910:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    9914:	add	x1, x0, #0x468
    9918:	ldr	x0, [sp, #40]
    991c:	bl	9304 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1cc>
    9920:	ldr	x0, [sp, #40]
    9924:	ldr	w1, [sp, #36]
    9928:	str	w1, [x0, #80]
    992c:	mov	w0, #0x0                   	// #0
    9930:	ldr	x19, [sp, #16]
    9934:	ldp	x29, x30, [sp], #48
    9938:	ret

000000000000993c <scols_column_set_json_type@@SMARTCOLS_2.33>:
    993c:	sub	sp, sp, #0x10
    9940:	str	x0, [sp, #8]
    9944:	str	w1, [sp, #4]
    9948:	ldr	x0, [sp, #8]
    994c:	cmp	x0, #0x0
    9950:	b.ne	995c <scols_column_set_json_type@@SMARTCOLS_2.33+0x20>  // b.any
    9954:	mov	w0, #0xffffffea            	// #-22
    9958:	b	996c <scols_column_set_json_type@@SMARTCOLS_2.33+0x30>
    995c:	ldr	x0, [sp, #8]
    9960:	ldr	w1, [sp, #4]
    9964:	str	w1, [x0, #76]
    9968:	mov	w0, #0x0                   	// #0
    996c:	add	sp, sp, #0x10
    9970:	ret

0000000000009974 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    9974:	sub	sp, sp, #0x10
    9978:	str	x0, [sp, #8]
    997c:	ldr	x0, [sp, #8]
    9980:	cmp	x0, #0x0
    9984:	b.eq	9994 <scols_column_get_json_type@@SMARTCOLS_2.33+0x20>  // b.none
    9988:	ldr	x0, [sp, #8]
    998c:	ldr	w0, [x0, #76]
    9990:	b	9998 <scols_column_get_json_type@@SMARTCOLS_2.33+0x24>
    9994:	mov	w0, #0xffffffea            	// #-22
    9998:	add	sp, sp, #0x10
    999c:	ret

00000000000099a0 <scols_column_get_table@@SMARTCOLS_2.29>:
    99a0:	sub	sp, sp, #0x10
    99a4:	str	x0, [sp, #8]
    99a8:	ldr	x0, [sp, #8]
    99ac:	ldr	x0, [x0, #216]
    99b0:	add	sp, sp, #0x10
    99b4:	ret

00000000000099b8 <scols_column_get_flags@@SMARTCOLS_2.25>:
    99b8:	sub	sp, sp, #0x10
    99bc:	str	x0, [sp, #8]
    99c0:	ldr	x0, [sp, #8]
    99c4:	ldr	w0, [x0, #80]
    99c8:	add	sp, sp, #0x10
    99cc:	ret

00000000000099d0 <scols_column_get_header@@SMARTCOLS_2.25>:
    99d0:	sub	sp, sp, #0x10
    99d4:	str	x0, [sp, #8]
    99d8:	ldr	x0, [sp, #8]
    99dc:	add	x0, x0, #0xa8
    99e0:	add	sp, sp, #0x10
    99e4:	ret

00000000000099e8 <scols_column_set_color@@SMARTCOLS_2.25>:
    99e8:	stp	x29, x30, [sp, #-32]!
    99ec:	mov	x29, sp
    99f0:	str	x0, [sp, #24]
    99f4:	str	x1, [sp, #16]
    99f8:	ldr	x0, [sp, #16]
    99fc:	cmp	x0, #0x0
    9a00:	b.eq	9a50 <scols_column_set_color@@SMARTCOLS_2.25+0x68>  // b.none
    9a04:	bl	7d50 <__ctype_b_loc@plt>
    9a08:	ldr	x1, [x0]
    9a0c:	ldr	x0, [sp, #16]
    9a10:	ldrsb	w0, [x0]
    9a14:	sxtb	x0, w0
    9a18:	lsl	x0, x0, #1
    9a1c:	add	x0, x1, x0
    9a20:	ldrh	w0, [x0]
    9a24:	and	w0, w0, #0x400
    9a28:	cmp	w0, #0x0
    9a2c:	b.eq	9a50 <scols_column_set_color@@SMARTCOLS_2.25+0x68>  // b.none
    9a30:	ldr	x0, [sp, #16]
    9a34:	bl	1b4b0 <scols_init_debug@@SMARTCOLS_2.25+0x2a68>
    9a38:	str	x0, [sp, #16]
    9a3c:	ldr	x0, [sp, #16]
    9a40:	cmp	x0, #0x0
    9a44:	b.ne	9a50 <scols_column_set_color@@SMARTCOLS_2.25+0x68>  // b.any
    9a48:	mov	w0, #0xffffffea            	// #-22
    9a4c:	b	9a60 <scols_column_set_color@@SMARTCOLS_2.25+0x78>
    9a50:	ldr	x2, [sp, #16]
    9a54:	mov	x1, #0x58                  	// #88
    9a58:	ldr	x0, [sp, #24]
    9a5c:	bl	9278 <scols_cell_copy_content@@SMARTCOLS_2.25+0x140>
    9a60:	ldp	x29, x30, [sp], #32
    9a64:	ret

0000000000009a68 <scols_column_get_color@@SMARTCOLS_2.25>:
    9a68:	sub	sp, sp, #0x10
    9a6c:	str	x0, [sp, #8]
    9a70:	ldr	x0, [sp, #8]
    9a74:	ldr	x0, [x0, #88]
    9a78:	add	sp, sp, #0x10
    9a7c:	ret

0000000000009a80 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9a80:	stp	x29, x30, [sp, #-64]!
    9a84:	mov	x29, sp
    9a88:	str	x0, [sp, #40]
    9a8c:	str	x1, [sp, #32]
    9a90:	str	x2, [sp, #24]
    9a94:	ldr	x0, [sp, #32]
    9a98:	cmp	x0, #0x0
    9a9c:	b.eq	9ab0 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x30>  // b.none
    9aa0:	mov	w1, #0xa                   	// #10
    9aa4:	ldr	x0, [sp, #32]
    9aa8:	bl	7ed0 <strchr@plt>
    9aac:	b	9ab4 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x34>
    9ab0:	mov	x0, #0x0                   	// #0
    9ab4:	str	x0, [sp, #56]
    9ab8:	ldr	x0, [sp, #56]
    9abc:	cmp	x0, #0x0
    9ac0:	b.eq	9ad8 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x58>  // b.none
    9ac4:	ldr	x0, [sp, #56]
    9ac8:	strb	wzr, [x0]
    9acc:	ldr	x0, [sp, #56]
    9ad0:	add	x0, x0, #0x1
    9ad4:	b	9adc <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x5c>
    9ad8:	mov	x0, #0x0                   	// #0
    9adc:	ldp	x29, x30, [sp], #64
    9ae0:	ret

0000000000009ae4 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    9ae4:	stp	x29, x30, [sp, #-96]!
    9ae8:	mov	x29, sp
    9aec:	str	x0, [sp, #40]
    9af0:	str	x1, [sp, #32]
    9af4:	str	x2, [sp, #24]
    9af8:	str	xzr, [sp, #88]
    9afc:	b	9b84 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0xa0>
    9b00:	mov	w1, #0xa                   	// #10
    9b04:	ldr	x0, [sp, #32]
    9b08:	bl	7ed0 <strchr@plt>
    9b0c:	str	x0, [sp, #80]
    9b10:	ldr	x0, [sp, #80]
    9b14:	cmp	x0, #0x0
    9b18:	b.eq	9b4c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x68>  // b.none
    9b1c:	ldr	x1, [sp, #80]
    9b20:	ldr	x0, [sp, #32]
    9b24:	sub	x0, x1, x0
    9b28:	mov	x2, #0x0                   	// #0
    9b2c:	mov	x1, x0
    9b30:	ldr	x0, [sp, #32]
    9b34:	bl	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x32f8>
    9b38:	str	x0, [sp, #72]
    9b3c:	ldr	x0, [sp, #80]
    9b40:	add	x0, x0, #0x1
    9b44:	str	x0, [sp, #80]
    9b48:	b	9b58 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x74>
    9b4c:	ldr	x0, [sp, #32]
    9b50:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
    9b54:	str	x0, [sp, #72]
    9b58:	ldr	x0, [sp, #88]
    9b5c:	str	x0, [sp, #64]
    9b60:	ldr	x0, [sp, #72]
    9b64:	str	x0, [sp, #56]
    9b68:	ldr	x1, [sp, #56]
    9b6c:	ldr	x0, [sp, #64]
    9b70:	cmp	x1, x0
    9b74:	csel	x0, x1, x0, cs  // cs = hs, nlast
    9b78:	str	x0, [sp, #88]
    9b7c:	ldr	x0, [sp, #80]
    9b80:	str	x0, [sp, #32]
    9b84:	ldr	x0, [sp, #32]
    9b88:	cmp	x0, #0x0
    9b8c:	b.eq	9ba0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0xbc>  // b.none
    9b90:	ldr	x0, [sp, #32]
    9b94:	ldrsb	w0, [x0]
    9b98:	cmp	w0, #0x0
    9b9c:	b.ne	9b00 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x1c>  // b.any
    9ba0:	ldr	x0, [sp, #88]
    9ba4:	ldp	x29, x30, [sp], #96
    9ba8:	ret

0000000000009bac <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    9bac:	sub	sp, sp, #0x20
    9bb0:	str	x0, [sp, #24]
    9bb4:	str	x1, [sp, #16]
    9bb8:	str	x2, [sp, #8]
    9bbc:	ldr	x0, [sp, #24]
    9bc0:	cmp	x0, #0x0
    9bc4:	b.ne	9bd0 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x24>  // b.any
    9bc8:	mov	w0, #0xffffffea            	// #-22
    9bcc:	b	9bec <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x40>
    9bd0:	ldr	x0, [sp, #24]
    9bd4:	ldr	x1, [sp, #16]
    9bd8:	str	x1, [x0, #128]
    9bdc:	ldr	x0, [sp, #24]
    9be0:	ldr	x1, [sp, #8]
    9be4:	str	x1, [x0, #136]
    9be8:	mov	w0, #0x0                   	// #0
    9bec:	add	sp, sp, #0x20
    9bf0:	ret

0000000000009bf4 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    9bf4:	sub	sp, sp, #0x20
    9bf8:	str	x0, [sp, #24]
    9bfc:	str	x1, [sp, #16]
    9c00:	str	x2, [sp, #8]
    9c04:	str	x3, [sp]
    9c08:	ldr	x0, [sp, #24]
    9c0c:	cmp	x0, #0x0
    9c10:	b.ne	9c1c <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x28>  // b.any
    9c14:	mov	w0, #0xffffffea            	// #-22
    9c18:	b	9c44 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x50>
    9c1c:	ldr	x0, [sp, #24]
    9c20:	ldr	x1, [sp, #8]
    9c24:	str	x1, [x0, #152]
    9c28:	ldr	x0, [sp, #24]
    9c2c:	ldr	x1, [sp, #16]
    9c30:	str	x1, [x0, #144]
    9c34:	ldr	x0, [sp, #24]
    9c38:	ldr	x1, [sp]
    9c3c:	str	x1, [x0, #160]
    9c40:	mov	w0, #0x0                   	// #0
    9c44:	add	sp, sp, #0x20
    9c48:	ret

0000000000009c4c <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9c4c:	stp	x29, x30, [sp, #-32]!
    9c50:	mov	x29, sp
    9c54:	str	x0, [sp, #24]
    9c58:	str	x1, [sp, #16]
    9c5c:	ldr	x2, [sp, #16]
    9c60:	mov	x1, #0x60                  	// #96
    9c64:	ldr	x0, [sp, #24]
    9c68:	bl	9278 <scols_cell_copy_content@@SMARTCOLS_2.25+0x140>
    9c6c:	ldp	x29, x30, [sp], #32
    9c70:	ret

0000000000009c74 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9c74:	sub	sp, sp, #0x10
    9c78:	str	x0, [sp, #8]
    9c7c:	ldr	x0, [sp, #8]
    9c80:	ldr	x0, [x0, #96]
    9c84:	add	sp, sp, #0x10
    9c88:	ret

0000000000009c8c <scols_column_get_width@@SMARTCOLS_2.29>:
    9c8c:	sub	sp, sp, #0x10
    9c90:	str	x0, [sp, #8]
    9c94:	ldr	x0, [sp, #8]
    9c98:	ldr	x0, [x0, #16]
    9c9c:	add	sp, sp, #0x10
    9ca0:	ret

0000000000009ca4 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9ca4:	sub	sp, sp, #0x10
    9ca8:	str	x0, [sp, #8]
    9cac:	ldr	x0, [sp, #8]
    9cb0:	ldr	w0, [x0, #80]
    9cb4:	asr	w0, w0, #5
    9cb8:	and	w0, w0, #0x1
    9cbc:	add	sp, sp, #0x10
    9cc0:	ret

0000000000009cc4 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    9cc4:	sub	sp, sp, #0x10
    9cc8:	str	x0, [sp, #8]
    9ccc:	ldr	x0, [sp, #8]
    9cd0:	ldr	w0, [x0, #80]
    9cd4:	and	w0, w0, #0x1
    9cd8:	add	sp, sp, #0x10
    9cdc:	ret

0000000000009ce0 <scols_column_is_tree@@SMARTCOLS_2.25>:
    9ce0:	sub	sp, sp, #0x10
    9ce4:	str	x0, [sp, #8]
    9ce8:	ldr	x0, [sp, #8]
    9cec:	ldr	w0, [x0, #80]
    9cf0:	asr	w0, w0, #1
    9cf4:	and	w0, w0, #0x1
    9cf8:	add	sp, sp, #0x10
    9cfc:	ret

0000000000009d00 <scols_column_is_right@@SMARTCOLS_2.25>:
    9d00:	sub	sp, sp, #0x10
    9d04:	str	x0, [sp, #8]
    9d08:	ldr	x0, [sp, #8]
    9d0c:	ldr	w0, [x0, #80]
    9d10:	asr	w0, w0, #2
    9d14:	and	w0, w0, #0x1
    9d18:	add	sp, sp, #0x10
    9d1c:	ret

0000000000009d20 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    9d20:	sub	sp, sp, #0x10
    9d24:	str	x0, [sp, #8]
    9d28:	ldr	x0, [sp, #8]
    9d2c:	ldr	w0, [x0, #80]
    9d30:	asr	w0, w0, #3
    9d34:	and	w0, w0, #0x1
    9d38:	add	sp, sp, #0x10
    9d3c:	ret

0000000000009d40 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    9d40:	sub	sp, sp, #0x10
    9d44:	str	x0, [sp, #8]
    9d48:	ldr	x0, [sp, #8]
    9d4c:	ldr	w0, [x0, #80]
    9d50:	asr	w0, w0, #4
    9d54:	and	w0, w0, #0x1
    9d58:	add	sp, sp, #0x10
    9d5c:	ret

0000000000009d60 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    9d60:	sub	sp, sp, #0x10
    9d64:	str	x0, [sp, #8]
    9d68:	ldr	x0, [sp, #8]
    9d6c:	ldr	w0, [x0, #80]
    9d70:	asr	w0, w0, #6
    9d74:	and	w0, w0, #0x1
    9d78:	add	sp, sp, #0x10
    9d7c:	ret

0000000000009d80 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    9d80:	sub	sp, sp, #0x10
    9d84:	str	x0, [sp, #8]
    9d88:	ldr	x0, [sp, #8]
    9d8c:	ldr	w0, [x0, #80]
    9d90:	and	w0, w0, #0x40
    9d94:	cmp	w0, #0x0
    9d98:	b.eq	9dc4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x44>  // b.none
    9d9c:	ldr	x0, [sp, #8]
    9da0:	ldr	x0, [x0, #144]
    9da4:	cmp	x0, #0x0
    9da8:	b.eq	9dc4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x44>  // b.none
    9dac:	ldr	x0, [sp, #8]
    9db0:	ldr	x0, [x0, #152]
    9db4:	cmp	x0, #0x0
    9db8:	b.eq	9dc4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x44>  // b.none
    9dbc:	mov	w0, #0x1                   	// #1
    9dc0:	b	9dc8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x48>
    9dc4:	mov	w0, #0x0                   	// #0
    9dc8:	add	sp, sp, #0x10
    9dcc:	ret
    9dd0:	sub	sp, sp, #0x20
    9dd4:	str	x0, [sp, #24]
    9dd8:	str	x1, [sp, #16]
    9ddc:	str	x2, [sp, #8]
    9de0:	ldr	x0, [sp, #8]
    9de4:	ldr	x1, [sp, #24]
    9de8:	str	x1, [x0, #8]
    9dec:	ldr	x0, [sp, #24]
    9df0:	ldr	x1, [sp, #8]
    9df4:	str	x1, [x0]
    9df8:	ldr	x0, [sp, #24]
    9dfc:	ldr	x1, [sp, #16]
    9e00:	str	x1, [x0, #8]
    9e04:	ldr	x0, [sp, #16]
    9e08:	ldr	x1, [sp, #24]
    9e0c:	str	x1, [x0]
    9e10:	nop
    9e14:	add	sp, sp, #0x20
    9e18:	ret
    9e1c:	stp	x29, x30, [sp, #-32]!
    9e20:	mov	x29, sp
    9e24:	str	x0, [sp, #24]
    9e28:	str	x1, [sp, #16]
    9e2c:	ldr	x0, [sp, #16]
    9e30:	ldr	x0, [x0, #8]
    9e34:	ldr	x2, [sp, #16]
    9e38:	mov	x1, x0
    9e3c:	ldr	x0, [sp, #24]
    9e40:	bl	9dd0 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x50>
    9e44:	nop
    9e48:	ldp	x29, x30, [sp], #32
    9e4c:	ret
    9e50:	sub	sp, sp, #0x10
    9e54:	str	x0, [sp, #8]
    9e58:	str	x1, [sp]
    9e5c:	ldr	x0, [sp]
    9e60:	ldr	x1, [sp, #8]
    9e64:	str	x1, [x0, #8]
    9e68:	ldr	x0, [sp, #8]
    9e6c:	ldr	x1, [sp]
    9e70:	str	x1, [x0]
    9e74:	nop
    9e78:	add	sp, sp, #0x10
    9e7c:	ret
    9e80:	stp	x29, x30, [sp, #-32]!
    9e84:	mov	x29, sp
    9e88:	str	x0, [sp, #24]
    9e8c:	ldr	x0, [sp, #24]
    9e90:	ldr	x2, [x0, #8]
    9e94:	ldr	x0, [sp, #24]
    9e98:	ldr	x0, [x0]
    9e9c:	mov	x1, x0
    9ea0:	mov	x0, x2
    9ea4:	bl	9e50 <scols_column_is_customwrap@@SMARTCOLS_2.29+0xd0>
    9ea8:	nop
    9eac:	ldp	x29, x30, [sp], #32
    9eb0:	ret
    9eb4:	stp	x29, x30, [sp, #-32]!
    9eb8:	mov	x29, sp
    9ebc:	str	x0, [sp, #24]
    9ec0:	ldr	x0, [sp, #24]
    9ec4:	ldr	x2, [x0, #8]
    9ec8:	ldr	x0, [sp, #24]
    9ecc:	ldr	x0, [x0]
    9ed0:	mov	x1, x0
    9ed4:	mov	x0, x2
    9ed8:	bl	9e50 <scols_column_is_customwrap@@SMARTCOLS_2.29+0xd0>
    9edc:	ldr	x0, [sp, #24]
    9ee0:	ldr	x1, [sp, #24]
    9ee4:	str	x1, [x0]
    9ee8:	ldr	x0, [sp, #24]
    9eec:	ldr	x1, [sp, #24]
    9ef0:	str	x1, [x0, #8]
    9ef4:	nop
    9ef8:	ldp	x29, x30, [sp], #32
    9efc:	ret
    9f00:	sub	sp, sp, #0x10
    9f04:	str	x0, [sp, #8]
    9f08:	ldr	x0, [sp, #8]
    9f0c:	ldr	x0, [x0]
    9f10:	ldr	x1, [sp, #8]
    9f14:	cmp	x1, x0
    9f18:	cset	w0, eq  // eq = none
    9f1c:	and	w0, w0, #0xff
    9f20:	add	sp, sp, #0x10
    9f24:	ret
    9f28:	stp	x29, x30, [sp, #-64]!
    9f2c:	mov	x29, sp
    9f30:	str	x0, [sp, #40]
    9f34:	str	x1, [sp, #32]
    9f38:	str	x2, [sp, #24]
    9f3c:	str	xzr, [sp, #56]
    9f40:	ldr	x0, [sp, #40]
    9f44:	cmp	x0, #0x0
    9f48:	b.ne	9f54 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x1d4>  // b.any
    9f4c:	mov	w0, #0xffffffea            	// #-22
    9f50:	b	9fac <scols_column_is_customwrap@@SMARTCOLS_2.29+0x22c>
    9f54:	ldr	x1, [sp, #40]
    9f58:	ldr	x0, [sp, #32]
    9f5c:	add	x0, x1, x0
    9f60:	str	x0, [sp, #48]
    9f64:	ldr	x0, [sp, #24]
    9f68:	cmp	x0, #0x0
    9f6c:	b.eq	9f90 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x210>  // b.none
    9f70:	ldr	x0, [sp, #24]
    9f74:	bl	7b70 <strdup@plt>
    9f78:	str	x0, [sp, #56]
    9f7c:	ldr	x0, [sp, #56]
    9f80:	cmp	x0, #0x0
    9f84:	b.ne	9f90 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x210>  // b.any
    9f88:	mov	w0, #0xfffffff4            	// #-12
    9f8c:	b	9fac <scols_column_is_customwrap@@SMARTCOLS_2.29+0x22c>
    9f90:	ldr	x0, [sp, #48]
    9f94:	ldr	x0, [x0]
    9f98:	bl	7dc0 <free@plt>
    9f9c:	ldr	x0, [sp, #48]
    9fa0:	ldr	x1, [sp, #56]
    9fa4:	str	x1, [x0]
    9fa8:	mov	w0, #0x0                   	// #0
    9fac:	ldp	x29, x30, [sp], #64
    9fb0:	ret
    9fb4:	stp	x29, x30, [sp, #-272]!
    9fb8:	mov	x29, sp
    9fbc:	str	x0, [sp, #56]
    9fc0:	str	x1, [sp, #48]
    9fc4:	str	x2, [sp, #224]
    9fc8:	str	x3, [sp, #232]
    9fcc:	str	x4, [sp, #240]
    9fd0:	str	x5, [sp, #248]
    9fd4:	str	x6, [sp, #256]
    9fd8:	str	x7, [sp, #264]
    9fdc:	str	q0, [sp, #96]
    9fe0:	str	q1, [sp, #112]
    9fe4:	str	q2, [sp, #128]
    9fe8:	str	q3, [sp, #144]
    9fec:	str	q4, [sp, #160]
    9ff0:	str	q5, [sp, #176]
    9ff4:	str	q6, [sp, #192]
    9ff8:	str	q7, [sp, #208]
    9ffc:	ldr	x0, [sp, #56]
    a000:	cmp	x0, #0x0
    a004:	b.eq	a040 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c0>  // b.none
    a008:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a00c:	ldr	x0, [x0, #4024]
    a010:	ldr	w0, [x0]
    a014:	and	w0, w0, #0x1000000
    a018:	cmp	w0, #0x0
    a01c:	b.ne	a040 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c0>  // b.any
    a020:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a024:	ldr	x0, [x0, #4016]
    a028:	ldr	x3, [x0]
    a02c:	ldr	x2, [sp, #56]
    a030:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a034:	add	x1, x0, #0x488
    a038:	mov	x0, x3
    a03c:	bl	8380 <fprintf@plt>
    a040:	add	x0, sp, #0x110
    a044:	str	x0, [sp, #64]
    a048:	add	x0, sp, #0x110
    a04c:	str	x0, [sp, #72]
    a050:	add	x0, sp, #0xe0
    a054:	str	x0, [sp, #80]
    a058:	mov	w0, #0xffffffd0            	// #-48
    a05c:	str	w0, [sp, #88]
    a060:	mov	w0, #0xffffff80            	// #-128
    a064:	str	w0, [sp, #92]
    a068:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a06c:	ldr	x0, [x0, #4016]
    a070:	ldr	x4, [x0]
    a074:	add	x2, sp, #0x10
    a078:	add	x3, sp, #0x40
    a07c:	ldp	x0, x1, [x3]
    a080:	stp	x0, x1, [x2]
    a084:	ldp	x0, x1, [x3, #16]
    a088:	stp	x0, x1, [x2, #16]
    a08c:	add	x0, sp, #0x10
    a090:	mov	x2, x0
    a094:	ldr	x1, [sp, #48]
    a098:	mov	x0, x4
    a09c:	bl	8210 <vfprintf@plt>
    a0a0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a0a4:	ldr	x0, [x0, #4016]
    a0a8:	ldr	x0, [x0]
    a0ac:	mov	x1, x0
    a0b0:	mov	w0, #0xa                   	// #10
    a0b4:	bl	7720 <fputc@plt>
    a0b8:	nop
    a0bc:	ldp	x29, x30, [sp], #272
    a0c0:	ret

000000000000a0c4 <scols_new_line@@SMARTCOLS_2.25>:
    a0c4:	stp	x29, x30, [sp, #-48]!
    a0c8:	mov	x29, sp
    a0cc:	str	x19, [sp, #16]
    a0d0:	mov	x1, #0x88                  	// #136
    a0d4:	mov	x0, #0x1                   	// #1
    a0d8:	bl	7ab0 <calloc@plt>
    a0dc:	str	x0, [sp, #40]
    a0e0:	ldr	x0, [sp, #40]
    a0e4:	cmp	x0, #0x0
    a0e8:	b.ne	a0f4 <scols_new_line@@SMARTCOLS_2.25+0x30>  // b.any
    a0ec:	mov	x0, #0x0                   	// #0
    a0f0:	b	a1e4 <scols_new_line@@SMARTCOLS_2.25+0x120>
    a0f4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a0f8:	ldr	x0, [x0, #4024]
    a0fc:	ldr	w0, [x0]
    a100:	and	w0, w0, #0x8
    a104:	cmp	w0, #0x0
    a108:	b.eq	a154 <scols_new_line@@SMARTCOLS_2.25+0x90>  // b.none
    a10c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a110:	ldr	x0, [x0, #4016]
    a114:	ldr	x19, [x0]
    a118:	bl	7870 <getpid@plt>
    a11c:	mov	w1, w0
    a120:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a124:	add	x4, x0, #0x490
    a128:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a12c:	add	x3, x0, #0x498
    a130:	mov	w2, w1
    a134:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a138:	add	x1, x0, #0x4a8
    a13c:	mov	x0, x19
    a140:	bl	8380 <fprintf@plt>
    a144:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a148:	add	x1, x0, #0x4b8
    a14c:	ldr	x0, [sp, #40]
    a150:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a154:	ldr	x0, [sp, #40]
    a158:	mov	w1, #0x1                   	// #1
    a15c:	str	w1, [x0]
    a160:	ldr	x0, [sp, #40]
    a164:	add	x1, x0, #0x30
    a168:	ldr	x0, [sp, #40]
    a16c:	str	x1, [x0, #48]
    a170:	ldr	x0, [sp, #40]
    a174:	add	x1, x0, #0x30
    a178:	ldr	x0, [sp, #40]
    a17c:	str	x1, [x0, #56]
    a180:	ldr	x0, [sp, #40]
    a184:	add	x1, x0, #0x50
    a188:	ldr	x0, [sp, #40]
    a18c:	str	x1, [x0, #80]
    a190:	ldr	x0, [sp, #40]
    a194:	add	x1, x0, #0x50
    a198:	ldr	x0, [sp, #40]
    a19c:	str	x1, [x0, #88]
    a1a0:	ldr	x0, [sp, #40]
    a1a4:	add	x1, x0, #0x40
    a1a8:	ldr	x0, [sp, #40]
    a1ac:	str	x1, [x0, #64]
    a1b0:	ldr	x0, [sp, #40]
    a1b4:	add	x1, x0, #0x40
    a1b8:	ldr	x0, [sp, #40]
    a1bc:	str	x1, [x0, #72]
    a1c0:	ldr	x0, [sp, #40]
    a1c4:	add	x1, x0, #0x60
    a1c8:	ldr	x0, [sp, #40]
    a1cc:	str	x1, [x0, #96]
    a1d0:	ldr	x0, [sp, #40]
    a1d4:	add	x1, x0, #0x60
    a1d8:	ldr	x0, [sp, #40]
    a1dc:	str	x1, [x0, #104]
    a1e0:	ldr	x0, [sp, #40]
    a1e4:	ldr	x19, [sp, #16]
    a1e8:	ldp	x29, x30, [sp], #48
    a1ec:	ret

000000000000a1f0 <scols_ref_line@@SMARTCOLS_2.25>:
    a1f0:	sub	sp, sp, #0x10
    a1f4:	str	x0, [sp, #8]
    a1f8:	ldr	x0, [sp, #8]
    a1fc:	cmp	x0, #0x0
    a200:	b.eq	a218 <scols_ref_line@@SMARTCOLS_2.25+0x28>  // b.none
    a204:	ldr	x0, [sp, #8]
    a208:	ldr	w0, [x0]
    a20c:	add	w1, w0, #0x1
    a210:	ldr	x0, [sp, #8]
    a214:	str	w1, [x0]
    a218:	nop
    a21c:	add	sp, sp, #0x10
    a220:	ret

000000000000a224 <scols_unref_line@@SMARTCOLS_2.25>:
    a224:	stp	x29, x30, [sp, #-48]!
    a228:	mov	x29, sp
    a22c:	str	x19, [sp, #16]
    a230:	str	x0, [sp, #40]
    a234:	ldr	x0, [sp, #40]
    a238:	cmp	x0, #0x0
    a23c:	b.eq	a314 <scols_unref_line@@SMARTCOLS_2.25+0xf0>  // b.none
    a240:	ldr	x0, [sp, #40]
    a244:	ldr	w0, [x0]
    a248:	sub	w1, w0, #0x1
    a24c:	ldr	x0, [sp, #40]
    a250:	str	w1, [x0]
    a254:	ldr	x0, [sp, #40]
    a258:	ldr	w0, [x0]
    a25c:	cmp	w0, #0x0
    a260:	b.gt	a314 <scols_unref_line@@SMARTCOLS_2.25+0xf0>
    a264:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a268:	ldr	x0, [x0, #4024]
    a26c:	ldr	w0, [x0]
    a270:	and	w0, w0, #0x4
    a274:	cmp	w0, #0x0
    a278:	b.eq	a2c4 <scols_unref_line@@SMARTCOLS_2.25+0xa0>  // b.none
    a27c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a280:	ldr	x0, [x0, #4016]
    a284:	ldr	x19, [x0]
    a288:	bl	7870 <getpid@plt>
    a28c:	mov	w1, w0
    a290:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a294:	add	x4, x0, #0x4c0
    a298:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a29c:	add	x3, x0, #0x498
    a2a0:	mov	w2, w1
    a2a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a2a8:	add	x1, x0, #0x4a8
    a2ac:	mov	x0, x19
    a2b0:	bl	8380 <fprintf@plt>
    a2b4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a2b8:	add	x1, x0, #0x4c8
    a2bc:	ldr	x0, [sp, #40]
    a2c0:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a2c4:	ldr	x0, [sp, #40]
    a2c8:	add	x0, x0, #0x30
    a2cc:	bl	9e80 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x100>
    a2d0:	ldr	x0, [sp, #40]
    a2d4:	add	x0, x0, #0x50
    a2d8:	bl	9e80 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x100>
    a2dc:	ldr	x0, [sp, #40]
    a2e0:	add	x0, x0, #0x60
    a2e4:	bl	9e80 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x100>
    a2e8:	ldr	x0, [sp, #40]
    a2ec:	ldr	x0, [x0, #128]
    a2f0:	bl	160a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2828>
    a2f4:	ldr	x0, [sp, #40]
    a2f8:	bl	7ca0 <scols_line_free_cells@plt>
    a2fc:	ldr	x0, [sp, #40]
    a300:	ldr	x0, [x0, #24]
    a304:	bl	7dc0 <free@plt>
    a308:	ldr	x0, [sp, #40]
    a30c:	bl	7dc0 <free@plt>
    a310:	nop
    a314:	ldr	x19, [sp, #16]
    a318:	ldp	x29, x30, [sp], #48
    a31c:	ret

000000000000a320 <scols_line_free_cells@@SMARTCOLS_2.25>:
    a320:	stp	x29, x30, [sp, #-64]!
    a324:	mov	x29, sp
    a328:	str	x19, [sp, #16]
    a32c:	str	x0, [sp, #40]
    a330:	ldr	x0, [sp, #40]
    a334:	cmp	x0, #0x0
    a338:	b.eq	a40c <scols_line_free_cells@@SMARTCOLS_2.25+0xec>  // b.none
    a33c:	ldr	x0, [sp, #40]
    a340:	ldr	x0, [x0, #32]
    a344:	cmp	x0, #0x0
    a348:	b.eq	a40c <scols_line_free_cells@@SMARTCOLS_2.25+0xec>  // b.none
    a34c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a350:	ldr	x0, [x0, #4024]
    a354:	ldr	w0, [x0]
    a358:	and	w0, w0, #0x8
    a35c:	cmp	w0, #0x0
    a360:	b.eq	a3ac <scols_line_free_cells@@SMARTCOLS_2.25+0x8c>  // b.none
    a364:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a368:	ldr	x0, [x0, #4016]
    a36c:	ldr	x19, [x0]
    a370:	bl	7870 <getpid@plt>
    a374:	mov	w1, w0
    a378:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a37c:	add	x4, x0, #0x490
    a380:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a384:	add	x3, x0, #0x498
    a388:	mov	w2, w1
    a38c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a390:	add	x1, x0, #0x4a8
    a394:	mov	x0, x19
    a398:	bl	8380 <fprintf@plt>
    a39c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a3a0:	add	x1, x0, #0x4d0
    a3a4:	ldr	x0, [sp, #40]
    a3a8:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a3ac:	str	xzr, [sp, #56]
    a3b0:	b	a3d8 <scols_line_free_cells@@SMARTCOLS_2.25+0xb8>
    a3b4:	ldr	x0, [sp, #40]
    a3b8:	ldr	x1, [x0, #32]
    a3bc:	ldr	x0, [sp, #56]
    a3c0:	lsl	x0, x0, #5
    a3c4:	add	x0, x1, x0
    a3c8:	bl	7e70 <scols_reset_cell@plt>
    a3cc:	ldr	x0, [sp, #56]
    a3d0:	add	x0, x0, #0x1
    a3d4:	str	x0, [sp, #56]
    a3d8:	ldr	x0, [sp, #40]
    a3dc:	ldr	x0, [x0, #40]
    a3e0:	ldr	x1, [sp, #56]
    a3e4:	cmp	x1, x0
    a3e8:	b.cc	a3b4 <scols_line_free_cells@@SMARTCOLS_2.25+0x94>  // b.lo, b.ul, b.last
    a3ec:	ldr	x0, [sp, #40]
    a3f0:	ldr	x0, [x0, #32]
    a3f4:	bl	7dc0 <free@plt>
    a3f8:	ldr	x0, [sp, #40]
    a3fc:	str	xzr, [x0, #40]
    a400:	ldr	x0, [sp, #40]
    a404:	str	xzr, [x0, #32]
    a408:	b	a410 <scols_line_free_cells@@SMARTCOLS_2.25+0xf0>
    a40c:	nop
    a410:	ldr	x19, [sp, #16]
    a414:	ldp	x29, x30, [sp], #64
    a418:	ret

000000000000a41c <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    a41c:	stp	x29, x30, [sp, #-64]!
    a420:	mov	x29, sp
    a424:	str	x19, [sp, #16]
    a428:	str	x0, [sp, #40]
    a42c:	str	x1, [sp, #32]
    a430:	ldr	x0, [sp, #40]
    a434:	cmp	x0, #0x0
    a438:	b.ne	a444 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x28>  // b.any
    a43c:	mov	w0, #0xffffffea            	// #-22
    a440:	b	a584 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x168>
    a444:	ldr	x0, [sp, #40]
    a448:	ldr	x0, [x0, #40]
    a44c:	ldr	x1, [sp, #32]
    a450:	cmp	x1, x0
    a454:	b.ne	a460 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x44>  // b.any
    a458:	mov	w0, #0x0                   	// #0
    a45c:	b	a584 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x168>
    a460:	ldr	x0, [sp, #32]
    a464:	cmp	x0, #0x0
    a468:	b.ne	a47c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x60>  // b.any
    a46c:	ldr	x0, [sp, #40]
    a470:	bl	7ca0 <scols_line_free_cells@plt>
    a474:	mov	w0, #0x0                   	// #0
    a478:	b	a584 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x168>
    a47c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a480:	ldr	x0, [x0, #4024]
    a484:	ldr	w0, [x0]
    a488:	and	w0, w0, #0x8
    a48c:	cmp	w0, #0x0
    a490:	b.eq	a4e0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xc4>  // b.none
    a494:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a498:	ldr	x0, [x0, #4016]
    a49c:	ldr	x19, [x0]
    a4a0:	bl	7870 <getpid@plt>
    a4a4:	mov	w1, w0
    a4a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a4ac:	add	x4, x0, #0x490
    a4b0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a4b4:	add	x3, x0, #0x498
    a4b8:	mov	w2, w1
    a4bc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a4c0:	add	x1, x0, #0x4a8
    a4c4:	mov	x0, x19
    a4c8:	bl	8380 <fprintf@plt>
    a4cc:	ldr	x2, [sp, #32]
    a4d0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a4d4:	add	x1, x0, #0x4e0
    a4d8:	ldr	x0, [sp, #40]
    a4dc:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a4e0:	ldr	x0, [sp, #40]
    a4e4:	ldr	x2, [x0, #32]
    a4e8:	ldr	x0, [sp, #32]
    a4ec:	lsl	x0, x0, #5
    a4f0:	mov	x1, x0
    a4f4:	mov	x0, x2
    a4f8:	bl	7b40 <realloc@plt>
    a4fc:	str	x0, [sp, #56]
    a500:	ldr	x0, [sp, #56]
    a504:	cmp	x0, #0x0
    a508:	b.ne	a51c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x100>  // b.any
    a50c:	bl	8240 <__errno_location@plt>
    a510:	ldr	w0, [x0]
    a514:	neg	w0, w0
    a518:	b	a584 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x168>
    a51c:	ldr	x0, [sp, #40]
    a520:	ldr	x0, [x0, #40]
    a524:	ldr	x1, [sp, #32]
    a528:	cmp	x1, x0
    a52c:	b.ls	a568 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x14c>  // b.plast
    a530:	ldr	x0, [sp, #40]
    a534:	ldr	x0, [x0, #40]
    a538:	lsl	x0, x0, #5
    a53c:	ldr	x1, [sp, #56]
    a540:	add	x3, x1, x0
    a544:	ldr	x0, [sp, #40]
    a548:	ldr	x0, [x0, #40]
    a54c:	ldr	x1, [sp, #32]
    a550:	sub	x0, x1, x0
    a554:	lsl	x0, x0, #5
    a558:	mov	x2, x0
    a55c:	mov	w1, #0x0                   	// #0
    a560:	mov	x0, x3
    a564:	bl	7a30 <memset@plt>
    a568:	ldr	x0, [sp, #40]
    a56c:	ldr	x1, [sp, #56]
    a570:	str	x1, [x0, #32]
    a574:	ldr	x0, [sp, #40]
    a578:	ldr	x1, [sp, #32]
    a57c:	str	x1, [x0, #40]
    a580:	mov	w0, #0x0                   	// #0
    a584:	ldr	x19, [sp, #16]
    a588:	ldp	x29, x30, [sp], #64
    a58c:	ret
    a590:	stp	x29, x30, [sp, #-96]!
    a594:	mov	x29, sp
    a598:	str	x19, [sp, #16]
    a59c:	str	x0, [sp, #56]
    a5a0:	str	x1, [sp, #48]
    a5a4:	str	x2, [sp, #40]
    a5a8:	ldr	x0, [sp, #56]
    a5ac:	cmp	x0, #0x0
    a5b0:	b.eq	a5dc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c0>  // b.none
    a5b4:	ldr	x0, [sp, #56]
    a5b8:	ldr	x0, [x0, #40]
    a5bc:	ldr	x1, [sp, #48]
    a5c0:	cmp	x1, x0
    a5c4:	b.cs	a5dc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c0>  // b.hs, b.nlast
    a5c8:	ldr	x0, [sp, #56]
    a5cc:	ldr	x0, [x0, #40]
    a5d0:	ldr	x1, [sp, #40]
    a5d4:	cmp	x1, x0
    a5d8:	b.cc	a5e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c8>  // b.lo, b.ul, b.last
    a5dc:	mov	w0, #0xffffffea            	// #-22
    a5e0:	b	a780 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x364>
    a5e4:	ldr	x1, [sp, #40]
    a5e8:	ldr	x0, [sp, #48]
    a5ec:	cmp	x1, x0
    a5f0:	b.ne	a5fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1e0>  // b.any
    a5f4:	mov	w0, #0x0                   	// #0
    a5f8:	b	a780 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x364>
    a5fc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a600:	ldr	x0, [x0, #4024]
    a604:	ldr	w0, [x0]
    a608:	and	w0, w0, #0x8
    a60c:	cmp	w0, #0x0
    a610:	b.eq	a664 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x248>  // b.none
    a614:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a618:	ldr	x0, [x0, #4016]
    a61c:	ldr	x19, [x0]
    a620:	bl	7870 <getpid@plt>
    a624:	mov	w1, w0
    a628:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a62c:	add	x4, x0, #0x490
    a630:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a634:	add	x3, x0, #0x498
    a638:	mov	w2, w1
    a63c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a640:	add	x1, x0, #0x4a8
    a644:	mov	x0, x19
    a648:	bl	8380 <fprintf@plt>
    a64c:	ldr	x3, [sp, #48]
    a650:	ldr	x2, [sp, #40]
    a654:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a658:	add	x1, x0, #0x4f0
    a65c:	ldr	x0, [sp, #56]
    a660:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a664:	ldr	x0, [sp, #56]
    a668:	ldr	x1, [x0, #32]
    a66c:	ldr	x0, [sp, #40]
    a670:	lsl	x0, x0, #5
    a674:	add	x1, x1, x0
    a678:	add	x0, sp, #0x40
    a67c:	mov	x2, #0x20                  	// #32
    a680:	bl	7430 <memcpy@plt>
    a684:	ldr	x0, [sp, #40]
    a688:	add	x1, x0, #0x1
    a68c:	ldr	x0, [sp, #56]
    a690:	ldr	x0, [x0, #40]
    a694:	cmp	x1, x0
    a698:	b.cs	a6f0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x2d4>  // b.hs, b.nlast
    a69c:	ldr	x0, [sp, #56]
    a6a0:	ldr	x1, [x0, #32]
    a6a4:	ldr	x0, [sp, #40]
    a6a8:	lsl	x0, x0, #5
    a6ac:	add	x3, x1, x0
    a6b0:	ldr	x0, [sp, #56]
    a6b4:	ldr	x1, [x0, #32]
    a6b8:	ldr	x0, [sp, #40]
    a6bc:	add	x0, x0, #0x1
    a6c0:	lsl	x0, x0, #5
    a6c4:	add	x4, x1, x0
    a6c8:	ldr	x0, [sp, #56]
    a6cc:	ldr	x1, [x0, #40]
    a6d0:	ldr	x0, [sp, #40]
    a6d4:	sub	x0, x1, x0
    a6d8:	sub	x0, x0, #0x1
    a6dc:	lsl	x0, x0, #5
    a6e0:	mov	x2, x0
    a6e4:	mov	x1, x4
    a6e8:	mov	x0, x3
    a6ec:	bl	7450 <memmove@plt>
    a6f0:	ldr	x0, [sp, #48]
    a6f4:	add	x1, x0, #0x1
    a6f8:	ldr	x0, [sp, #56]
    a6fc:	ldr	x0, [x0, #40]
    a700:	cmp	x1, x0
    a704:	b.cs	a75c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x340>  // b.hs, b.nlast
    a708:	ldr	x0, [sp, #56]
    a70c:	ldr	x1, [x0, #32]
    a710:	ldr	x0, [sp, #48]
    a714:	add	x0, x0, #0x1
    a718:	lsl	x0, x0, #5
    a71c:	add	x3, x1, x0
    a720:	ldr	x0, [sp, #56]
    a724:	ldr	x1, [x0, #32]
    a728:	ldr	x0, [sp, #48]
    a72c:	lsl	x0, x0, #5
    a730:	add	x4, x1, x0
    a734:	ldr	x0, [sp, #56]
    a738:	ldr	x1, [x0, #40]
    a73c:	ldr	x0, [sp, #48]
    a740:	sub	x0, x1, x0
    a744:	sub	x0, x0, #0x1
    a748:	lsl	x0, x0, #5
    a74c:	mov	x2, x0
    a750:	mov	x1, x4
    a754:	mov	x0, x3
    a758:	bl	7450 <memmove@plt>
    a75c:	ldr	x0, [sp, #56]
    a760:	ldr	x1, [x0, #32]
    a764:	ldr	x0, [sp, #48]
    a768:	lsl	x0, x0, #5
    a76c:	add	x0, x1, x0
    a770:	add	x1, sp, #0x40
    a774:	mov	x2, #0x20                  	// #32
    a778:	bl	7430 <memcpy@plt>
    a77c:	mov	w0, #0x0                   	// #0
    a780:	ldr	x19, [sp, #16]
    a784:	ldp	x29, x30, [sp], #96
    a788:	ret

000000000000a78c <scols_line_set_userdata@@SMARTCOLS_2.25>:
    a78c:	sub	sp, sp, #0x10
    a790:	str	x0, [sp, #8]
    a794:	str	x1, [sp]
    a798:	ldr	x0, [sp, #8]
    a79c:	cmp	x0, #0x0
    a7a0:	b.ne	a7ac <scols_line_set_userdata@@SMARTCOLS_2.25+0x20>  // b.any
    a7a4:	mov	w0, #0xffffffea            	// #-22
    a7a8:	b	a7bc <scols_line_set_userdata@@SMARTCOLS_2.25+0x30>
    a7ac:	ldr	x0, [sp, #8]
    a7b0:	ldr	x1, [sp]
    a7b4:	str	x1, [x0, #16]
    a7b8:	mov	w0, #0x0                   	// #0
    a7bc:	add	sp, sp, #0x10
    a7c0:	ret

000000000000a7c4 <scols_line_get_userdata@@SMARTCOLS_2.25>:
    a7c4:	sub	sp, sp, #0x10
    a7c8:	str	x0, [sp, #8]
    a7cc:	ldr	x0, [sp, #8]
    a7d0:	ldr	x0, [x0, #16]
    a7d4:	add	sp, sp, #0x10
    a7d8:	ret

000000000000a7dc <scols_line_remove_child@@SMARTCOLS_2.25>:
    a7dc:	stp	x29, x30, [sp, #-48]!
    a7e0:	mov	x29, sp
    a7e4:	str	x19, [sp, #16]
    a7e8:	str	x0, [sp, #40]
    a7ec:	str	x1, [sp, #32]
    a7f0:	ldr	x0, [sp, #40]
    a7f4:	cmp	x0, #0x0
    a7f8:	b.eq	a808 <scols_line_remove_child@@SMARTCOLS_2.25+0x2c>  // b.none
    a7fc:	ldr	x0, [sp, #32]
    a800:	cmp	x0, #0x0
    a804:	b.ne	a810 <scols_line_remove_child@@SMARTCOLS_2.25+0x34>  // b.any
    a808:	mov	w0, #0xffffffea            	// #-22
    a80c:	b	a898 <scols_line_remove_child@@SMARTCOLS_2.25+0xbc>
    a810:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a814:	ldr	x0, [x0, #4024]
    a818:	ldr	w0, [x0]
    a81c:	and	w0, w0, #0x8
    a820:	cmp	w0, #0x0
    a824:	b.eq	a870 <scols_line_remove_child@@SMARTCOLS_2.25+0x94>  // b.none
    a828:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a82c:	ldr	x0, [x0, #4016]
    a830:	ldr	x19, [x0]
    a834:	bl	7870 <getpid@plt>
    a838:	mov	w1, w0
    a83c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a840:	add	x4, x0, #0x490
    a844:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a848:	add	x3, x0, #0x498
    a84c:	mov	w2, w1
    a850:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a854:	add	x1, x0, #0x4a8
    a858:	mov	x0, x19
    a85c:	bl	8380 <fprintf@plt>
    a860:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a864:	add	x1, x0, #0x510
    a868:	ldr	x0, [sp, #40]
    a86c:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a870:	ldr	x0, [sp, #32]
    a874:	add	x0, x0, #0x50
    a878:	bl	9eb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x134>
    a87c:	ldr	x0, [sp, #32]
    a880:	str	xzr, [x0, #112]
    a884:	ldr	x0, [sp, #32]
    a888:	bl	7ae0 <scols_unref_line@plt>
    a88c:	ldr	x0, [sp, #40]
    a890:	bl	7ae0 <scols_unref_line@plt>
    a894:	mov	w0, #0x0                   	// #0
    a898:	ldr	x19, [sp, #16]
    a89c:	ldp	x29, x30, [sp], #48
    a8a0:	ret

000000000000a8a4 <scols_line_add_child@@SMARTCOLS_2.25>:
    a8a4:	stp	x29, x30, [sp, #-48]!
    a8a8:	mov	x29, sp
    a8ac:	str	x19, [sp, #16]
    a8b0:	str	x0, [sp, #40]
    a8b4:	str	x1, [sp, #32]
    a8b8:	ldr	x0, [sp, #40]
    a8bc:	cmp	x0, #0x0
    a8c0:	b.eq	a8d0 <scols_line_add_child@@SMARTCOLS_2.25+0x2c>  // b.none
    a8c4:	ldr	x0, [sp, #32]
    a8c8:	cmp	x0, #0x0
    a8cc:	b.ne	a8d8 <scols_line_add_child@@SMARTCOLS_2.25+0x34>  // b.any
    a8d0:	mov	w0, #0xffffffea            	// #-22
    a8d4:	b	a994 <scols_line_add_child@@SMARTCOLS_2.25+0xf0>
    a8d8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a8dc:	ldr	x0, [x0, #4024]
    a8e0:	ldr	w0, [x0]
    a8e4:	and	w0, w0, #0x8
    a8e8:	cmp	w0, #0x0
    a8ec:	b.eq	a938 <scols_line_add_child@@SMARTCOLS_2.25+0x94>  // b.none
    a8f0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    a8f4:	ldr	x0, [x0, #4016]
    a8f8:	ldr	x19, [x0]
    a8fc:	bl	7870 <getpid@plt>
    a900:	mov	w1, w0
    a904:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a908:	add	x4, x0, #0x490
    a90c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a910:	add	x3, x0, #0x498
    a914:	mov	w2, w1
    a918:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a91c:	add	x1, x0, #0x4a8
    a920:	mov	x0, x19
    a924:	bl	8380 <fprintf@plt>
    a928:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    a92c:	add	x1, x0, #0x520
    a930:	ldr	x0, [sp, #40]
    a934:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    a938:	ldr	x0, [sp, #32]
    a93c:	bl	7e90 <scols_ref_line@plt>
    a940:	ldr	x0, [sp, #40]
    a944:	bl	7e90 <scols_ref_line@plt>
    a948:	ldr	x0, [sp, #32]
    a94c:	ldr	x0, [x0, #112]
    a950:	cmp	x0, #0x0
    a954:	b.eq	a968 <scols_line_add_child@@SMARTCOLS_2.25+0xc4>  // b.none
    a958:	ldr	x0, [sp, #32]
    a95c:	ldr	x0, [x0, #112]
    a960:	ldr	x1, [sp, #32]
    a964:	bl	7f10 <scols_line_remove_child@plt>
    a968:	ldr	x0, [sp, #32]
    a96c:	add	x2, x0, #0x50
    a970:	ldr	x0, [sp, #40]
    a974:	add	x0, x0, #0x40
    a978:	mov	x1, x0
    a97c:	mov	x0, x2
    a980:	bl	9e1c <scols_column_is_customwrap@@SMARTCOLS_2.29+0x9c>
    a984:	ldr	x0, [sp, #32]
    a988:	ldr	x1, [sp, #40]
    a98c:	str	x1, [x0, #112]
    a990:	mov	w0, #0x0                   	// #0
    a994:	ldr	x19, [sp, #16]
    a998:	ldp	x29, x30, [sp], #48
    a99c:	ret

000000000000a9a0 <scols_line_get_parent@@SMARTCOLS_2.25>:
    a9a0:	sub	sp, sp, #0x10
    a9a4:	str	x0, [sp, #8]
    a9a8:	ldr	x0, [sp, #8]
    a9ac:	cmp	x0, #0x0
    a9b0:	b.eq	a9c0 <scols_line_get_parent@@SMARTCOLS_2.25+0x20>  // b.none
    a9b4:	ldr	x0, [sp, #8]
    a9b8:	ldr	x0, [x0, #112]
    a9bc:	b	a9c4 <scols_line_get_parent@@SMARTCOLS_2.25+0x24>
    a9c0:	mov	x0, #0x0                   	// #0
    a9c4:	add	sp, sp, #0x10
    a9c8:	ret

000000000000a9cc <scols_line_has_children@@SMARTCOLS_2.25>:
    a9cc:	stp	x29, x30, [sp, #-32]!
    a9d0:	mov	x29, sp
    a9d4:	str	x0, [sp, #24]
    a9d8:	ldr	x0, [sp, #24]
    a9dc:	cmp	x0, #0x0
    a9e0:	b.eq	aa00 <scols_line_has_children@@SMARTCOLS_2.25+0x34>  // b.none
    a9e4:	ldr	x0, [sp, #24]
    a9e8:	add	x0, x0, #0x40
    a9ec:	bl	9f00 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x180>
    a9f0:	cmp	w0, #0x0
    a9f4:	b.ne	aa00 <scols_line_has_children@@SMARTCOLS_2.25+0x34>  // b.any
    a9f8:	mov	w0, #0x1                   	// #1
    a9fc:	b	aa04 <scols_line_has_children@@SMARTCOLS_2.25+0x38>
    aa00:	mov	w0, #0x0                   	// #0
    aa04:	ldp	x29, x30, [sp], #32
    aa08:	ret

000000000000aa0c <scols_line_next_child@@SMARTCOLS_2.25>:
    aa0c:	sub	sp, sp, #0x30
    aa10:	str	x0, [sp, #24]
    aa14:	str	x1, [sp, #16]
    aa18:	str	x2, [sp, #8]
    aa1c:	mov	w0, #0x1                   	// #1
    aa20:	str	w0, [sp, #44]
    aa24:	ldr	x0, [sp, #24]
    aa28:	cmp	x0, #0x0
    aa2c:	b.eq	aa48 <scols_line_next_child@@SMARTCOLS_2.25+0x3c>  // b.none
    aa30:	ldr	x0, [sp, #16]
    aa34:	cmp	x0, #0x0
    aa38:	b.eq	aa48 <scols_line_next_child@@SMARTCOLS_2.25+0x3c>  // b.none
    aa3c:	ldr	x0, [sp, #8]
    aa40:	cmp	x0, #0x0
    aa44:	b.ne	aa50 <scols_line_next_child@@SMARTCOLS_2.25+0x44>  // b.any
    aa48:	mov	w0, #0xffffffea            	// #-22
    aa4c:	b	ab14 <scols_line_next_child@@SMARTCOLS_2.25+0x108>
    aa50:	ldr	x0, [sp, #8]
    aa54:	str	xzr, [x0]
    aa58:	ldr	x0, [sp, #16]
    aa5c:	ldr	x0, [x0, #8]
    aa60:	cmp	x0, #0x0
    aa64:	b.ne	aaa4 <scols_line_next_child@@SMARTCOLS_2.25+0x98>  // b.any
    aa68:	ldr	x0, [sp, #16]
    aa6c:	ldr	w0, [x0, #16]
    aa70:	cmp	w0, #0x0
    aa74:	b.ne	aa84 <scols_line_next_child@@SMARTCOLS_2.25+0x78>  // b.any
    aa78:	ldr	x0, [sp, #24]
    aa7c:	ldr	x0, [x0, #64]
    aa80:	b	aa8c <scols_line_next_child@@SMARTCOLS_2.25+0x80>
    aa84:	ldr	x0, [sp, #24]
    aa88:	ldr	x0, [x0, #72]
    aa8c:	ldr	x1, [sp, #16]
    aa90:	str	x0, [x1]
    aa94:	ldr	x0, [sp, #24]
    aa98:	add	x1, x0, #0x40
    aa9c:	ldr	x0, [sp, #16]
    aaa0:	str	x1, [x0, #8]
    aaa4:	ldr	x0, [sp, #16]
    aaa8:	ldr	x1, [x0]
    aaac:	ldr	x0, [sp, #16]
    aab0:	ldr	x0, [x0, #8]
    aab4:	cmp	x1, x0
    aab8:	b.eq	ab10 <scols_line_next_child@@SMARTCOLS_2.25+0x104>  // b.none
    aabc:	ldr	x0, [sp, #16]
    aac0:	ldr	x0, [x0]
    aac4:	str	x0, [sp, #32]
    aac8:	ldr	x0, [sp, #32]
    aacc:	sub	x1, x0, #0x50
    aad0:	ldr	x0, [sp, #8]
    aad4:	str	x1, [x0]
    aad8:	ldr	x0, [sp, #16]
    aadc:	ldr	w0, [x0, #16]
    aae0:	cmp	w0, #0x0
    aae4:	b.ne	aaf8 <scols_line_next_child@@SMARTCOLS_2.25+0xec>  // b.any
    aae8:	ldr	x0, [sp, #16]
    aaec:	ldr	x0, [x0]
    aaf0:	ldr	x0, [x0]
    aaf4:	b	ab04 <scols_line_next_child@@SMARTCOLS_2.25+0xf8>
    aaf8:	ldr	x0, [sp, #16]
    aafc:	ldr	x0, [x0]
    ab00:	ldr	x0, [x0, #8]
    ab04:	ldr	x1, [sp, #16]
    ab08:	str	x0, [x1]
    ab0c:	str	wzr, [sp, #44]
    ab10:	ldr	w0, [sp, #44]
    ab14:	add	sp, sp, #0x30
    ab18:	ret
    ab1c:	sub	sp, sp, #0x30
    ab20:	str	x0, [sp, #24]
    ab24:	str	x1, [sp, #16]
    ab28:	str	x2, [sp, #8]
    ab2c:	mov	w0, #0x1                   	// #1
    ab30:	str	w0, [sp, #44]
    ab34:	ldr	x0, [sp, #24]
    ab38:	cmp	x0, #0x0
    ab3c:	b.eq	ab68 <scols_line_next_child@@SMARTCOLS_2.25+0x15c>  // b.none
    ab40:	ldr	x0, [sp, #16]
    ab44:	cmp	x0, #0x0
    ab48:	b.eq	ab68 <scols_line_next_child@@SMARTCOLS_2.25+0x15c>  // b.none
    ab4c:	ldr	x0, [sp, #8]
    ab50:	cmp	x0, #0x0
    ab54:	b.eq	ab68 <scols_line_next_child@@SMARTCOLS_2.25+0x15c>  // b.none
    ab58:	ldr	x0, [sp, #24]
    ab5c:	ldr	x0, [x0, #128]
    ab60:	cmp	x0, #0x0
    ab64:	b.ne	ab70 <scols_line_next_child@@SMARTCOLS_2.25+0x164>  // b.any
    ab68:	mov	w0, #0xffffffea            	// #-22
    ab6c:	b	ac40 <scols_line_next_child@@SMARTCOLS_2.25+0x234>
    ab70:	ldr	x0, [sp, #8]
    ab74:	str	xzr, [x0]
    ab78:	ldr	x0, [sp, #16]
    ab7c:	ldr	x0, [x0, #8]
    ab80:	cmp	x0, #0x0
    ab84:	b.ne	abd0 <scols_line_next_child@@SMARTCOLS_2.25+0x1c4>  // b.any
    ab88:	ldr	x0, [sp, #16]
    ab8c:	ldr	w0, [x0, #16]
    ab90:	cmp	w0, #0x0
    ab94:	b.ne	aba8 <scols_line_next_child@@SMARTCOLS_2.25+0x19c>  // b.any
    ab98:	ldr	x0, [sp, #24]
    ab9c:	ldr	x0, [x0, #128]
    aba0:	ldr	x0, [x0, #32]
    aba4:	b	abb4 <scols_line_next_child@@SMARTCOLS_2.25+0x1a8>
    aba8:	ldr	x0, [sp, #24]
    abac:	ldr	x0, [x0, #128]
    abb0:	ldr	x0, [x0, #40]
    abb4:	ldr	x1, [sp, #16]
    abb8:	str	x0, [x1]
    abbc:	ldr	x0, [sp, #24]
    abc0:	ldr	x0, [x0, #128]
    abc4:	add	x1, x0, #0x20
    abc8:	ldr	x0, [sp, #16]
    abcc:	str	x1, [x0, #8]
    abd0:	ldr	x0, [sp, #16]
    abd4:	ldr	x1, [x0]
    abd8:	ldr	x0, [sp, #16]
    abdc:	ldr	x0, [x0, #8]
    abe0:	cmp	x1, x0
    abe4:	b.eq	ac3c <scols_line_next_child@@SMARTCOLS_2.25+0x230>  // b.none
    abe8:	ldr	x0, [sp, #16]
    abec:	ldr	x0, [x0]
    abf0:	str	x0, [sp, #32]
    abf4:	ldr	x0, [sp, #32]
    abf8:	sub	x1, x0, #0x50
    abfc:	ldr	x0, [sp, #8]
    ac00:	str	x1, [x0]
    ac04:	ldr	x0, [sp, #16]
    ac08:	ldr	w0, [x0, #16]
    ac0c:	cmp	w0, #0x0
    ac10:	b.ne	ac24 <scols_line_next_child@@SMARTCOLS_2.25+0x218>  // b.any
    ac14:	ldr	x0, [sp, #16]
    ac18:	ldr	x0, [x0]
    ac1c:	ldr	x0, [x0]
    ac20:	b	ac30 <scols_line_next_child@@SMARTCOLS_2.25+0x224>
    ac24:	ldr	x0, [sp, #16]
    ac28:	ldr	x0, [x0]
    ac2c:	ldr	x0, [x0, #8]
    ac30:	ldr	x1, [sp, #16]
    ac34:	str	x0, [x1]
    ac38:	str	wzr, [sp, #44]
    ac3c:	ldr	w0, [sp, #44]
    ac40:	add	sp, sp, #0x30
    ac44:	ret

000000000000ac48 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    ac48:	stp	x29, x30, [sp, #-32]!
    ac4c:	mov	x29, sp
    ac50:	str	x0, [sp, #24]
    ac54:	str	x1, [sp, #16]
    ac58:	b	ac80 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x38>
    ac5c:	ldr	x1, [sp, #16]
    ac60:	ldr	x0, [sp, #24]
    ac64:	cmp	x1, x0
    ac68:	b.ne	ac74 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x2c>  // b.any
    ac6c:	mov	w0, #0x1                   	// #1
    ac70:	b	ac90 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x48>
    ac74:	ldr	x0, [sp, #16]
    ac78:	bl	7950 <scols_line_get_parent@plt>
    ac7c:	str	x0, [sp, #16]
    ac80:	ldr	x0, [sp, #16]
    ac84:	cmp	x0, #0x0
    ac88:	b.ne	ac5c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>  // b.any
    ac8c:	mov	w0, #0x0                   	// #0
    ac90:	ldp	x29, x30, [sp], #32
    ac94:	ret

000000000000ac98 <scols_line_set_color@@SMARTCOLS_2.25>:
    ac98:	stp	x29, x30, [sp, #-32]!
    ac9c:	mov	x29, sp
    aca0:	str	x0, [sp, #24]
    aca4:	str	x1, [sp, #16]
    aca8:	ldr	x0, [sp, #16]
    acac:	cmp	x0, #0x0
    acb0:	b.eq	ad00 <scols_line_set_color@@SMARTCOLS_2.25+0x68>  // b.none
    acb4:	bl	7d50 <__ctype_b_loc@plt>
    acb8:	ldr	x1, [x0]
    acbc:	ldr	x0, [sp, #16]
    acc0:	ldrsb	w0, [x0]
    acc4:	sxtb	x0, w0
    acc8:	lsl	x0, x0, #1
    accc:	add	x0, x1, x0
    acd0:	ldrh	w0, [x0]
    acd4:	and	w0, w0, #0x8
    acd8:	cmp	w0, #0x0
    acdc:	b.eq	ad00 <scols_line_set_color@@SMARTCOLS_2.25+0x68>  // b.none
    ace0:	ldr	x0, [sp, #16]
    ace4:	bl	1b4b0 <scols_init_debug@@SMARTCOLS_2.25+0x2a68>
    ace8:	str	x0, [sp, #16]
    acec:	ldr	x0, [sp, #16]
    acf0:	cmp	x0, #0x0
    acf4:	b.ne	ad00 <scols_line_set_color@@SMARTCOLS_2.25+0x68>  // b.any
    acf8:	mov	w0, #0xffffffea            	// #-22
    acfc:	b	ad10 <scols_line_set_color@@SMARTCOLS_2.25+0x78>
    ad00:	ldr	x2, [sp, #16]
    ad04:	mov	x1, #0x18                  	// #24
    ad08:	ldr	x0, [sp, #24]
    ad0c:	bl	9f28 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x1a8>
    ad10:	ldp	x29, x30, [sp], #32
    ad14:	ret

000000000000ad18 <scols_line_get_color@@SMARTCOLS_2.25>:
    ad18:	sub	sp, sp, #0x10
    ad1c:	str	x0, [sp, #8]
    ad20:	ldr	x0, [sp, #8]
    ad24:	ldr	x0, [x0, #24]
    ad28:	add	sp, sp, #0x10
    ad2c:	ret

000000000000ad30 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    ad30:	sub	sp, sp, #0x10
    ad34:	str	x0, [sp, #8]
    ad38:	ldr	x0, [sp, #8]
    ad3c:	ldr	x0, [x0, #40]
    ad40:	add	sp, sp, #0x10
    ad44:	ret

000000000000ad48 <scols_line_get_cell@@SMARTCOLS_2.25>:
    ad48:	sub	sp, sp, #0x10
    ad4c:	str	x0, [sp, #8]
    ad50:	str	x1, [sp]
    ad54:	ldr	x0, [sp, #8]
    ad58:	cmp	x0, #0x0
    ad5c:	b.eq	ad74 <scols_line_get_cell@@SMARTCOLS_2.25+0x2c>  // b.none
    ad60:	ldr	x0, [sp, #8]
    ad64:	ldr	x0, [x0, #40]
    ad68:	ldr	x1, [sp]
    ad6c:	cmp	x1, x0
    ad70:	b.cc	ad7c <scols_line_get_cell@@SMARTCOLS_2.25+0x34>  // b.lo, b.ul, b.last
    ad74:	mov	x0, #0x0                   	// #0
    ad78:	b	ad90 <scols_line_get_cell@@SMARTCOLS_2.25+0x48>
    ad7c:	ldr	x0, [sp, #8]
    ad80:	ldr	x1, [x0, #32]
    ad84:	ldr	x0, [sp]
    ad88:	lsl	x0, x0, #5
    ad8c:	add	x0, x1, x0
    ad90:	add	sp, sp, #0x10
    ad94:	ret

000000000000ad98 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    ad98:	stp	x29, x30, [sp, #-32]!
    ad9c:	mov	x29, sp
    ada0:	str	x0, [sp, #24]
    ada4:	str	x1, [sp, #16]
    ada8:	ldr	x0, [sp, #24]
    adac:	cmp	x0, #0x0
    adb0:	b.eq	adc0 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>  // b.none
    adb4:	ldr	x0, [sp, #16]
    adb8:	cmp	x0, #0x0
    adbc:	b.ne	adc8 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x30>  // b.any
    adc0:	mov	x0, #0x0                   	// #0
    adc4:	b	addc <scols_line_get_column_cell@@SMARTCOLS_2.25+0x44>
    adc8:	ldr	x0, [sp, #16]
    adcc:	ldr	x0, [x0, #8]
    add0:	mov	x1, x0
    add4:	ldr	x0, [sp, #24]
    add8:	bl	8370 <scols_line_get_cell@plt>
    addc:	ldp	x29, x30, [sp], #32
    ade0:	ret

000000000000ade4 <scols_line_set_data@@SMARTCOLS_2.25>:
    ade4:	stp	x29, x30, [sp, #-64]!
    ade8:	mov	x29, sp
    adec:	str	x0, [sp, #40]
    adf0:	str	x1, [sp, #32]
    adf4:	str	x2, [sp, #24]
    adf8:	ldr	x1, [sp, #32]
    adfc:	ldr	x0, [sp, #40]
    ae00:	bl	8370 <scols_line_get_cell@plt>
    ae04:	str	x0, [sp, #56]
    ae08:	ldr	x0, [sp, #56]
    ae0c:	cmp	x0, #0x0
    ae10:	b.ne	ae1c <scols_line_set_data@@SMARTCOLS_2.25+0x38>  // b.any
    ae14:	mov	w0, #0xffffffea            	// #-22
    ae18:	b	ae28 <scols_line_set_data@@SMARTCOLS_2.25+0x44>
    ae1c:	ldr	x1, [sp, #24]
    ae20:	ldr	x0, [sp, #56]
    ae24:	bl	7b50 <scols_cell_set_data@plt>
    ae28:	ldp	x29, x30, [sp], #64
    ae2c:	ret

000000000000ae30 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    ae30:	stp	x29, x30, [sp, #-48]!
    ae34:	mov	x29, sp
    ae38:	str	x0, [sp, #40]
    ae3c:	str	x1, [sp, #32]
    ae40:	str	x2, [sp, #24]
    ae44:	ldr	x0, [sp, #32]
    ae48:	ldr	x0, [x0, #8]
    ae4c:	ldr	x2, [sp, #24]
    ae50:	mov	x1, x0
    ae54:	ldr	x0, [sp, #40]
    ae58:	bl	7ce0 <scols_line_set_data@plt>
    ae5c:	ldp	x29, x30, [sp], #48
    ae60:	ret

000000000000ae64 <scols_line_refer_data@@SMARTCOLS_2.25>:
    ae64:	stp	x29, x30, [sp, #-64]!
    ae68:	mov	x29, sp
    ae6c:	str	x0, [sp, #40]
    ae70:	str	x1, [sp, #32]
    ae74:	str	x2, [sp, #24]
    ae78:	ldr	x1, [sp, #32]
    ae7c:	ldr	x0, [sp, #40]
    ae80:	bl	8370 <scols_line_get_cell@plt>
    ae84:	str	x0, [sp, #56]
    ae88:	ldr	x0, [sp, #56]
    ae8c:	cmp	x0, #0x0
    ae90:	b.ne	ae9c <scols_line_refer_data@@SMARTCOLS_2.25+0x38>  // b.any
    ae94:	mov	w0, #0xffffffea            	// #-22
    ae98:	b	aea8 <scols_line_refer_data@@SMARTCOLS_2.25+0x44>
    ae9c:	ldr	x1, [sp, #24]
    aea0:	ldr	x0, [sp, #56]
    aea4:	bl	7a70 <scols_cell_refer_data@plt>
    aea8:	ldp	x29, x30, [sp], #64
    aeac:	ret

000000000000aeb0 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    aeb0:	stp	x29, x30, [sp, #-48]!
    aeb4:	mov	x29, sp
    aeb8:	str	x0, [sp, #40]
    aebc:	str	x1, [sp, #32]
    aec0:	str	x2, [sp, #24]
    aec4:	ldr	x0, [sp, #32]
    aec8:	ldr	x0, [x0, #8]
    aecc:	ldr	x2, [sp, #24]
    aed0:	mov	x1, x0
    aed4:	ldr	x0, [sp, #40]
    aed8:	bl	7580 <scols_line_refer_data@plt>
    aedc:	ldp	x29, x30, [sp], #48
    aee0:	ret

000000000000aee4 <scols_copy_line@@SMARTCOLS_2.25>:
    aee4:	stp	x29, x30, [sp, #-64]!
    aee8:	mov	x29, sp
    aeec:	str	x19, [sp, #16]
    aef0:	str	x0, [sp, #40]
    aef4:	ldr	x0, [sp, #40]
    aef8:	cmp	x0, #0x0
    aefc:	b.ne	af08 <scols_copy_line@@SMARTCOLS_2.25+0x24>  // b.any
    af00:	mov	x0, #0x0                   	// #0
    af04:	b	b078 <scols_copy_line@@SMARTCOLS_2.25+0x194>
    af08:	bl	7660 <scols_new_line@plt>
    af0c:	str	x0, [sp, #48]
    af10:	ldr	x0, [sp, #48]
    af14:	cmp	x0, #0x0
    af18:	b.ne	af24 <scols_copy_line@@SMARTCOLS_2.25+0x40>  // b.any
    af1c:	mov	x0, #0x0                   	// #0
    af20:	b	b078 <scols_copy_line@@SMARTCOLS_2.25+0x194>
    af24:	ldr	x0, [sp, #40]
    af28:	ldr	x0, [x0, #24]
    af2c:	mov	x1, x0
    af30:	ldr	x0, [sp, #48]
    af34:	bl	8170 <scols_line_set_color@plt>
    af38:	cmp	w0, #0x0
    af3c:	b.ne	b058 <scols_copy_line@@SMARTCOLS_2.25+0x174>  // b.any
    af40:	ldr	x0, [sp, #40]
    af44:	ldr	x0, [x0, #40]
    af48:	mov	x1, x0
    af4c:	ldr	x0, [sp, #48]
    af50:	bl	7820 <scols_line_alloc_cells@plt>
    af54:	cmp	w0, #0x0
    af58:	b.ne	b060 <scols_copy_line@@SMARTCOLS_2.25+0x17c>  // b.any
    af5c:	ldr	x0, [sp, #40]
    af60:	ldr	x1, [x0, #16]
    af64:	ldr	x0, [sp, #48]
    af68:	str	x1, [x0, #16]
    af6c:	ldr	x0, [sp, #40]
    af70:	ldr	x1, [x0, #40]
    af74:	ldr	x0, [sp, #48]
    af78:	str	x1, [x0, #40]
    af7c:	ldr	x0, [sp, #40]
    af80:	ldr	x1, [x0, #8]
    af84:	ldr	x0, [sp, #48]
    af88:	str	x1, [x0, #8]
    af8c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    af90:	ldr	x0, [x0, #4024]
    af94:	ldr	w0, [x0]
    af98:	and	w0, w0, #0x8
    af9c:	cmp	w0, #0x0
    afa0:	b.eq	afec <scols_copy_line@@SMARTCOLS_2.25+0x108>  // b.none
    afa4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    afa8:	ldr	x0, [x0, #4016]
    afac:	ldr	x19, [x0]
    afb0:	bl	7870 <getpid@plt>
    afb4:	mov	w1, w0
    afb8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    afbc:	add	x4, x0, #0x490
    afc0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    afc4:	add	x3, x0, #0x498
    afc8:	mov	w2, w1
    afcc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    afd0:	add	x1, x0, #0x4a8
    afd4:	mov	x0, x19
    afd8:	bl	8380 <fprintf@plt>
    afdc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    afe0:	add	x1, x0, #0x530
    afe4:	ldr	x0, [sp, #40]
    afe8:	bl	9fb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x234>
    afec:	str	xzr, [sp, #56]
    aff0:	b	b03c <scols_copy_line@@SMARTCOLS_2.25+0x158>
    aff4:	ldr	x0, [sp, #48]
    aff8:	ldr	x1, [x0, #32]
    affc:	ldr	x0, [sp, #56]
    b000:	lsl	x0, x0, #5
    b004:	add	x2, x1, x0
    b008:	ldr	x0, [sp, #40]
    b00c:	ldr	x1, [x0, #32]
    b010:	ldr	x0, [sp, #56]
    b014:	lsl	x0, x0, #5
    b018:	add	x0, x1, x0
    b01c:	mov	x1, x0
    b020:	mov	x0, x2
    b024:	bl	7750 <scols_cell_copy_content@plt>
    b028:	cmp	w0, #0x0
    b02c:	b.ne	b068 <scols_copy_line@@SMARTCOLS_2.25+0x184>  // b.any
    b030:	ldr	x0, [sp, #56]
    b034:	add	x0, x0, #0x1
    b038:	str	x0, [sp, #56]
    b03c:	ldr	x0, [sp, #48]
    b040:	ldr	x0, [x0, #40]
    b044:	ldr	x1, [sp, #56]
    b048:	cmp	x1, x0
    b04c:	b.cc	aff4 <scols_copy_line@@SMARTCOLS_2.25+0x110>  // b.lo, b.ul, b.last
    b050:	ldr	x0, [sp, #48]
    b054:	b	b078 <scols_copy_line@@SMARTCOLS_2.25+0x194>
    b058:	nop
    b05c:	b	b06c <scols_copy_line@@SMARTCOLS_2.25+0x188>
    b060:	nop
    b064:	b	b06c <scols_copy_line@@SMARTCOLS_2.25+0x188>
    b068:	nop
    b06c:	ldr	x0, [sp, #48]
    b070:	bl	7ae0 <scols_unref_line@plt>
    b074:	mov	x0, #0x0                   	// #0
    b078:	ldr	x19, [sp, #16]
    b07c:	ldp	x29, x30, [sp], #64
    b080:	ret
    b084:	sub	sp, sp, #0x20
    b088:	str	x0, [sp, #24]
    b08c:	str	x1, [sp, #16]
    b090:	str	x2, [sp, #8]
    b094:	ldr	x0, [sp, #8]
    b098:	ldr	x1, [sp, #24]
    b09c:	str	x1, [x0, #8]
    b0a0:	ldr	x0, [sp, #24]
    b0a4:	ldr	x1, [sp, #8]
    b0a8:	str	x1, [x0]
    b0ac:	ldr	x0, [sp, #24]
    b0b0:	ldr	x1, [sp, #16]
    b0b4:	str	x1, [x0, #8]
    b0b8:	ldr	x0, [sp, #16]
    b0bc:	ldr	x1, [sp, #24]
    b0c0:	str	x1, [x0]
    b0c4:	nop
    b0c8:	add	sp, sp, #0x20
    b0cc:	ret
    b0d0:	stp	x29, x30, [sp, #-32]!
    b0d4:	mov	x29, sp
    b0d8:	str	x0, [sp, #24]
    b0dc:	str	x1, [sp, #16]
    b0e0:	ldr	x0, [sp, #16]
    b0e4:	ldr	x0, [x0]
    b0e8:	mov	x2, x0
    b0ec:	ldr	x1, [sp, #16]
    b0f0:	ldr	x0, [sp, #24]
    b0f4:	bl	b084 <scols_copy_line@@SMARTCOLS_2.25+0x1a0>
    b0f8:	nop
    b0fc:	ldp	x29, x30, [sp], #32
    b100:	ret
    b104:	stp	x29, x30, [sp, #-32]!
    b108:	mov	x29, sp
    b10c:	str	x0, [sp, #24]
    b110:	str	x1, [sp, #16]
    b114:	ldr	x0, [sp, #16]
    b118:	ldr	x0, [x0, #8]
    b11c:	ldr	x2, [sp, #16]
    b120:	mov	x1, x0
    b124:	ldr	x0, [sp, #24]
    b128:	bl	b084 <scols_copy_line@@SMARTCOLS_2.25+0x1a0>
    b12c:	nop
    b130:	ldp	x29, x30, [sp], #32
    b134:	ret
    b138:	sub	sp, sp, #0x10
    b13c:	str	x0, [sp, #8]
    b140:	str	x1, [sp]
    b144:	ldr	x0, [sp]
    b148:	ldr	x1, [sp, #8]
    b14c:	str	x1, [x0, #8]
    b150:	ldr	x0, [sp, #8]
    b154:	ldr	x1, [sp]
    b158:	str	x1, [x0]
    b15c:	nop
    b160:	add	sp, sp, #0x10
    b164:	ret
    b168:	stp	x29, x30, [sp, #-32]!
    b16c:	mov	x29, sp
    b170:	str	x0, [sp, #24]
    b174:	ldr	x0, [sp, #24]
    b178:	ldr	x2, [x0, #8]
    b17c:	ldr	x0, [sp, #24]
    b180:	ldr	x0, [x0]
    b184:	mov	x1, x0
    b188:	mov	x0, x2
    b18c:	bl	b138 <scols_copy_line@@SMARTCOLS_2.25+0x254>
    b190:	ldr	x0, [sp, #24]
    b194:	ldr	x1, [sp, #24]
    b198:	str	x1, [x0]
    b19c:	ldr	x0, [sp, #24]
    b1a0:	ldr	x1, [sp, #24]
    b1a4:	str	x1, [x0, #8]
    b1a8:	nop
    b1ac:	ldp	x29, x30, [sp], #32
    b1b0:	ret
    b1b4:	sub	sp, sp, #0x10
    b1b8:	str	x0, [sp, #8]
    b1bc:	ldr	x0, [sp, #8]
    b1c0:	ldr	x0, [x0]
    b1c4:	ldr	x1, [sp, #8]
    b1c8:	cmp	x1, x0
    b1cc:	cset	w0, eq  // eq = none
    b1d0:	and	w0, w0, #0xff
    b1d4:	add	sp, sp, #0x10
    b1d8:	ret
    b1dc:	sub	sp, sp, #0x10
    b1e0:	str	x0, [sp, #8]
    b1e4:	str	x1, [sp]
    b1e8:	ldr	x0, [sp]
    b1ec:	ldr	x0, [x0]
    b1f0:	ldr	x1, [sp, #8]
    b1f4:	cmp	x1, x0
    b1f8:	cset	w0, eq  // eq = none
    b1fc:	and	w0, w0, #0xff
    b200:	add	sp, sp, #0x10
    b204:	ret
    b208:	stp	x29, x30, [sp, #-80]!
    b20c:	mov	x29, sp
    b210:	str	x0, [sp, #40]
    b214:	str	x1, [sp, #32]
    b218:	str	x2, [sp, #24]
    b21c:	str	x3, [sp, #16]
    b220:	add	x0, sp, #0x38
    b224:	str	x0, [sp, #72]
    b228:	b	b288 <scols_copy_line@@SMARTCOLS_2.25+0x3a4>
    b22c:	ldr	x3, [sp, #40]
    b230:	ldr	x2, [sp, #32]
    b234:	ldr	x1, [sp, #16]
    b238:	ldr	x0, [sp, #24]
    b23c:	blr	x3
    b240:	cmp	w0, #0x0
    b244:	b.gt	b264 <scols_copy_line@@SMARTCOLS_2.25+0x380>
    b248:	ldr	x0, [sp, #72]
    b24c:	ldr	x1, [sp, #24]
    b250:	str	x1, [x0]
    b254:	ldr	x0, [sp, #24]
    b258:	ldr	x0, [x0]
    b25c:	str	x0, [sp, #24]
    b260:	b	b27c <scols_copy_line@@SMARTCOLS_2.25+0x398>
    b264:	ldr	x0, [sp, #72]
    b268:	ldr	x1, [sp, #16]
    b26c:	str	x1, [x0]
    b270:	ldr	x0, [sp, #16]
    b274:	ldr	x0, [x0]
    b278:	str	x0, [sp, #16]
    b27c:	ldr	x0, [sp, #72]
    b280:	ldr	x0, [x0]
    b284:	str	x0, [sp, #72]
    b288:	ldr	x0, [sp, #24]
    b28c:	cmp	x0, #0x0
    b290:	b.eq	b2a0 <scols_copy_line@@SMARTCOLS_2.25+0x3bc>  // b.none
    b294:	ldr	x0, [sp, #16]
    b298:	cmp	x0, #0x0
    b29c:	b.ne	b22c <scols_copy_line@@SMARTCOLS_2.25+0x348>  // b.any
    b2a0:	ldr	x0, [sp, #24]
    b2a4:	cmp	x0, #0x0
    b2a8:	b.eq	b2b4 <scols_copy_line@@SMARTCOLS_2.25+0x3d0>  // b.none
    b2ac:	ldr	x0, [sp, #24]
    b2b0:	b	b2b8 <scols_copy_line@@SMARTCOLS_2.25+0x3d4>
    b2b4:	ldr	x0, [sp, #16]
    b2b8:	ldr	x1, [sp, #72]
    b2bc:	str	x0, [x1]
    b2c0:	ldr	x0, [sp, #56]
    b2c4:	ldp	x29, x30, [sp], #80
    b2c8:	ret
    b2cc:	stp	x29, x30, [sp, #-80]!
    b2d0:	mov	x29, sp
    b2d4:	str	x0, [sp, #56]
    b2d8:	str	x1, [sp, #48]
    b2dc:	str	x2, [sp, #40]
    b2e0:	str	x3, [sp, #32]
    b2e4:	str	x4, [sp, #24]
    b2e8:	ldr	x0, [sp, #40]
    b2ec:	str	x0, [sp, #72]
    b2f0:	b	b368 <scols_copy_line@@SMARTCOLS_2.25+0x484>
    b2f4:	ldr	x3, [sp, #56]
    b2f8:	ldr	x2, [sp, #48]
    b2fc:	ldr	x1, [sp, #24]
    b300:	ldr	x0, [sp, #32]
    b304:	blr	x3
    b308:	cmp	w0, #0x0
    b30c:	b.gt	b338 <scols_copy_line@@SMARTCOLS_2.25+0x454>
    b310:	ldr	x0, [sp, #72]
    b314:	ldr	x1, [sp, #32]
    b318:	str	x1, [x0]
    b31c:	ldr	x0, [sp, #32]
    b320:	ldr	x1, [sp, #72]
    b324:	str	x1, [x0, #8]
    b328:	ldr	x0, [sp, #32]
    b32c:	ldr	x0, [x0]
    b330:	str	x0, [sp, #32]
    b334:	b	b35c <scols_copy_line@@SMARTCOLS_2.25+0x478>
    b338:	ldr	x0, [sp, #72]
    b33c:	ldr	x1, [sp, #24]
    b340:	str	x1, [x0]
    b344:	ldr	x0, [sp, #24]
    b348:	ldr	x1, [sp, #72]
    b34c:	str	x1, [x0, #8]
    b350:	ldr	x0, [sp, #24]
    b354:	ldr	x0, [x0]
    b358:	str	x0, [sp, #24]
    b35c:	ldr	x0, [sp, #72]
    b360:	ldr	x0, [x0]
    b364:	str	x0, [sp, #72]
    b368:	ldr	x0, [sp, #32]
    b36c:	cmp	x0, #0x0
    b370:	b.eq	b380 <scols_copy_line@@SMARTCOLS_2.25+0x49c>  // b.none
    b374:	ldr	x0, [sp, #24]
    b378:	cmp	x0, #0x0
    b37c:	b.ne	b2f4 <scols_copy_line@@SMARTCOLS_2.25+0x410>  // b.any
    b380:	ldr	x0, [sp, #32]
    b384:	cmp	x0, #0x0
    b388:	b.eq	b394 <scols_copy_line@@SMARTCOLS_2.25+0x4b0>  // b.none
    b38c:	ldr	x0, [sp, #32]
    b390:	b	b398 <scols_copy_line@@SMARTCOLS_2.25+0x4b4>
    b394:	ldr	x0, [sp, #24]
    b398:	ldr	x1, [sp, #72]
    b39c:	str	x0, [x1]
    b3a0:	ldr	x0, [sp, #72]
    b3a4:	ldr	x4, [x0]
    b3a8:	ldr	x0, [sp, #72]
    b3ac:	ldr	x0, [x0]
    b3b0:	ldr	x3, [sp, #56]
    b3b4:	ldr	x2, [sp, #48]
    b3b8:	mov	x1, x0
    b3bc:	mov	x0, x4
    b3c0:	blr	x3
    b3c4:	ldr	x0, [sp, #72]
    b3c8:	ldr	x0, [x0]
    b3cc:	ldr	x1, [sp, #72]
    b3d0:	str	x1, [x0, #8]
    b3d4:	ldr	x0, [sp, #72]
    b3d8:	ldr	x0, [x0]
    b3dc:	str	x0, [sp, #72]
    b3e0:	ldr	x0, [sp, #72]
    b3e4:	ldr	x0, [x0]
    b3e8:	cmp	x0, #0x0
    b3ec:	b.ne	b3a0 <scols_copy_line@@SMARTCOLS_2.25+0x4bc>  // b.any
    b3f0:	ldr	x0, [sp, #72]
    b3f4:	ldr	x1, [sp, #40]
    b3f8:	str	x1, [x0]
    b3fc:	ldr	x0, [sp, #40]
    b400:	ldr	x1, [sp, #72]
    b404:	str	x1, [x0, #8]
    b408:	nop
    b40c:	ldp	x29, x30, [sp], #80
    b410:	ret
    b414:	stp	x29, x30, [sp, #-256]!
    b418:	mov	x29, sp
    b41c:	str	x0, [sp, #40]
    b420:	str	x1, [sp, #32]
    b424:	str	x2, [sp, #24]
    b428:	str	xzr, [sp, #240]
    b42c:	ldr	x0, [sp, #40]
    b430:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    b434:	cmp	w0, #0x0
    b438:	b.ne	b5c8 <scols_copy_line@@SMARTCOLS_2.25+0x6e4>  // b.any
    b43c:	add	x0, sp, #0x38
    b440:	mov	x2, #0xa8                  	// #168
    b444:	mov	w1, #0x0                   	// #0
    b448:	bl	7a30 <memset@plt>
    b44c:	ldr	x0, [sp, #40]
    b450:	ldr	x0, [x0, #8]
    b454:	str	xzr, [x0]
    b458:	ldr	x0, [sp, #40]
    b45c:	ldr	x0, [x0]
    b460:	str	x0, [sp, #232]
    b464:	b	b52c <scols_copy_line@@SMARTCOLS_2.25+0x648>
    b468:	ldr	x0, [sp, #232]
    b46c:	str	x0, [sp, #224]
    b470:	ldr	x0, [sp, #232]
    b474:	ldr	x0, [x0]
    b478:	str	x0, [sp, #232]
    b47c:	ldr	x0, [sp, #224]
    b480:	str	xzr, [x0]
    b484:	str	xzr, [sp, #248]
    b488:	b	b4d0 <scols_copy_line@@SMARTCOLS_2.25+0x5ec>
    b48c:	ldr	x0, [sp, #248]
    b490:	lsl	x0, x0, #3
    b494:	add	x1, sp, #0x38
    b498:	ldr	x0, [x1, x0]
    b49c:	ldr	x3, [sp, #224]
    b4a0:	mov	x2, x0
    b4a4:	ldr	x1, [sp, #24]
    b4a8:	ldr	x0, [sp, #32]
    b4ac:	bl	b208 <scols_copy_line@@SMARTCOLS_2.25+0x324>
    b4b0:	str	x0, [sp, #224]
    b4b4:	ldr	x0, [sp, #248]
    b4b8:	lsl	x0, x0, #3
    b4bc:	add	x1, sp, #0x38
    b4c0:	str	xzr, [x1, x0]
    b4c4:	ldr	x0, [sp, #248]
    b4c8:	add	x0, x0, #0x1
    b4cc:	str	x0, [sp, #248]
    b4d0:	ldr	x0, [sp, #248]
    b4d4:	lsl	x0, x0, #3
    b4d8:	add	x1, sp, #0x38
    b4dc:	ldr	x0, [x1, x0]
    b4e0:	cmp	x0, #0x0
    b4e4:	b.ne	b48c <scols_copy_line@@SMARTCOLS_2.25+0x5a8>  // b.any
    b4e8:	ldr	x1, [sp, #248]
    b4ec:	ldr	x0, [sp, #240]
    b4f0:	cmp	x1, x0
    b4f4:	b.ls	b518 <scols_copy_line@@SMARTCOLS_2.25+0x634>  // b.plast
    b4f8:	ldr	x0, [sp, #248]
    b4fc:	cmp	x0, #0x13
    b500:	b.ls	b510 <scols_copy_line@@SMARTCOLS_2.25+0x62c>  // b.plast
    b504:	ldr	x0, [sp, #248]
    b508:	sub	x0, x0, #0x1
    b50c:	str	x0, [sp, #248]
    b510:	ldr	x0, [sp, #248]
    b514:	str	x0, [sp, #240]
    b518:	ldr	x0, [sp, #248]
    b51c:	lsl	x0, x0, #3
    b520:	add	x1, sp, #0x38
    b524:	ldr	x2, [sp, #224]
    b528:	str	x2, [x1, x0]
    b52c:	ldr	x0, [sp, #232]
    b530:	cmp	x0, #0x0
    b534:	b.ne	b468 <scols_copy_line@@SMARTCOLS_2.25+0x584>  // b.any
    b538:	str	xzr, [sp, #248]
    b53c:	b	b58c <scols_copy_line@@SMARTCOLS_2.25+0x6a8>
    b540:	ldr	x0, [sp, #248]
    b544:	lsl	x0, x0, #3
    b548:	add	x1, sp, #0x38
    b54c:	ldr	x0, [x1, x0]
    b550:	cmp	x0, #0x0
    b554:	b.eq	b580 <scols_copy_line@@SMARTCOLS_2.25+0x69c>  // b.none
    b558:	ldr	x0, [sp, #248]
    b55c:	lsl	x0, x0, #3
    b560:	add	x1, sp, #0x38
    b564:	ldr	x0, [x1, x0]
    b568:	ldr	x3, [sp, #232]
    b56c:	mov	x2, x0
    b570:	ldr	x1, [sp, #24]
    b574:	ldr	x0, [sp, #32]
    b578:	bl	b208 <scols_copy_line@@SMARTCOLS_2.25+0x324>
    b57c:	str	x0, [sp, #232]
    b580:	ldr	x0, [sp, #248]
    b584:	add	x0, x0, #0x1
    b588:	str	x0, [sp, #248]
    b58c:	ldr	x1, [sp, #248]
    b590:	ldr	x0, [sp, #240]
    b594:	cmp	x1, x0
    b598:	b.cc	b540 <scols_copy_line@@SMARTCOLS_2.25+0x65c>  // b.lo, b.ul, b.last
    b59c:	ldr	x0, [sp, #240]
    b5a0:	lsl	x0, x0, #3
    b5a4:	add	x1, sp, #0x38
    b5a8:	ldr	x0, [x1, x0]
    b5ac:	ldr	x4, [sp, #232]
    b5b0:	mov	x3, x0
    b5b4:	ldr	x2, [sp, #40]
    b5b8:	ldr	x1, [sp, #24]
    b5bc:	ldr	x0, [sp, #32]
    b5c0:	bl	b2cc <scols_copy_line@@SMARTCOLS_2.25+0x3e8>
    b5c4:	b	b5cc <scols_copy_line@@SMARTCOLS_2.25+0x6e8>
    b5c8:	nop
    b5cc:	ldp	x29, x30, [sp], #256
    b5d0:	ret
    b5d4:	stp	x29, x30, [sp, #-64]!
    b5d8:	mov	x29, sp
    b5dc:	str	x0, [sp, #40]
    b5e0:	str	x1, [sp, #32]
    b5e4:	str	x2, [sp, #24]
    b5e8:	str	xzr, [sp, #56]
    b5ec:	ldr	x0, [sp, #40]
    b5f0:	cmp	x0, #0x0
    b5f4:	b.ne	b600 <scols_copy_line@@SMARTCOLS_2.25+0x71c>  // b.any
    b5f8:	mov	w0, #0xffffffea            	// #-22
    b5fc:	b	b658 <scols_copy_line@@SMARTCOLS_2.25+0x774>
    b600:	ldr	x1, [sp, #40]
    b604:	ldr	x0, [sp, #32]
    b608:	add	x0, x1, x0
    b60c:	str	x0, [sp, #48]
    b610:	ldr	x0, [sp, #24]
    b614:	cmp	x0, #0x0
    b618:	b.eq	b63c <scols_copy_line@@SMARTCOLS_2.25+0x758>  // b.none
    b61c:	ldr	x0, [sp, #24]
    b620:	bl	7b70 <strdup@plt>
    b624:	str	x0, [sp, #56]
    b628:	ldr	x0, [sp, #56]
    b62c:	cmp	x0, #0x0
    b630:	b.ne	b63c <scols_copy_line@@SMARTCOLS_2.25+0x758>  // b.any
    b634:	mov	w0, #0xfffffff4            	// #-12
    b638:	b	b658 <scols_copy_line@@SMARTCOLS_2.25+0x774>
    b63c:	ldr	x0, [sp, #48]
    b640:	ldr	x0, [x0]
    b644:	bl	7dc0 <free@plt>
    b648:	ldr	x0, [sp, #48]
    b64c:	ldr	x1, [sp, #56]
    b650:	str	x1, [x0]
    b654:	mov	w0, #0x0                   	// #0
    b658:	ldp	x29, x30, [sp], #64
    b65c:	ret
    b660:	stp	x29, x30, [sp, #-288]!
    b664:	mov	x29, sp
    b668:	str	x0, [sp, #56]
    b66c:	str	x1, [sp, #232]
    b670:	str	x2, [sp, #240]
    b674:	str	x3, [sp, #248]
    b678:	str	x4, [sp, #256]
    b67c:	str	x5, [sp, #264]
    b680:	str	x6, [sp, #272]
    b684:	str	x7, [sp, #280]
    b688:	str	q0, [sp, #96]
    b68c:	str	q1, [sp, #112]
    b690:	str	q2, [sp, #128]
    b694:	str	q3, [sp, #144]
    b698:	str	q4, [sp, #160]
    b69c:	str	q5, [sp, #176]
    b6a0:	str	q6, [sp, #192]
    b6a4:	str	q7, [sp, #208]
    b6a8:	add	x0, sp, #0x120
    b6ac:	str	x0, [sp, #64]
    b6b0:	add	x0, sp, #0x120
    b6b4:	str	x0, [sp, #72]
    b6b8:	add	x0, sp, #0xe0
    b6bc:	str	x0, [sp, #80]
    b6c0:	mov	w0, #0xffffffc8            	// #-56
    b6c4:	str	w0, [sp, #88]
    b6c8:	mov	w0, #0xffffff80            	// #-128
    b6cc:	str	w0, [sp, #92]
    b6d0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b6d4:	ldr	x0, [x0, #4016]
    b6d8:	ldr	x4, [x0]
    b6dc:	add	x2, sp, #0x10
    b6e0:	add	x3, sp, #0x40
    b6e4:	ldp	x0, x1, [x3]
    b6e8:	stp	x0, x1, [x2]
    b6ec:	ldp	x0, x1, [x3, #16]
    b6f0:	stp	x0, x1, [x2, #16]
    b6f4:	add	x0, sp, #0x10
    b6f8:	mov	x2, x0
    b6fc:	ldr	x1, [sp, #56]
    b700:	mov	x0, x4
    b704:	bl	8210 <vfprintf@plt>
    b708:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b70c:	ldr	x0, [x0, #4016]
    b710:	ldr	x0, [x0]
    b714:	mov	x1, x0
    b718:	mov	w0, #0xa                   	// #10
    b71c:	bl	7720 <fputc@plt>
    b720:	nop
    b724:	ldp	x29, x30, [sp], #288
    b728:	ret
    b72c:	stp	x29, x30, [sp, #-272]!
    b730:	mov	x29, sp
    b734:	str	x0, [sp, #56]
    b738:	str	x1, [sp, #48]
    b73c:	str	x2, [sp, #224]
    b740:	str	x3, [sp, #232]
    b744:	str	x4, [sp, #240]
    b748:	str	x5, [sp, #248]
    b74c:	str	x6, [sp, #256]
    b750:	str	x7, [sp, #264]
    b754:	str	q0, [sp, #96]
    b758:	str	q1, [sp, #112]
    b75c:	str	q2, [sp, #128]
    b760:	str	q3, [sp, #144]
    b764:	str	q4, [sp, #160]
    b768:	str	q5, [sp, #176]
    b76c:	str	q6, [sp, #192]
    b770:	str	q7, [sp, #208]
    b774:	ldr	x0, [sp, #56]
    b778:	cmp	x0, #0x0
    b77c:	b.eq	b7b8 <scols_copy_line@@SMARTCOLS_2.25+0x8d4>  // b.none
    b780:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b784:	ldr	x0, [x0, #4024]
    b788:	ldr	w0, [x0]
    b78c:	and	w0, w0, #0x1000000
    b790:	cmp	w0, #0x0
    b794:	b.ne	b7b8 <scols_copy_line@@SMARTCOLS_2.25+0x8d4>  // b.any
    b798:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b79c:	ldr	x0, [x0, #4016]
    b7a0:	ldr	x3, [x0]
    b7a4:	ldr	x2, [sp, #56]
    b7a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b7ac:	add	x1, x0, #0x538
    b7b0:	mov	x0, x3
    b7b4:	bl	8380 <fprintf@plt>
    b7b8:	add	x0, sp, #0x110
    b7bc:	str	x0, [sp, #64]
    b7c0:	add	x0, sp, #0x110
    b7c4:	str	x0, [sp, #72]
    b7c8:	add	x0, sp, #0xe0
    b7cc:	str	x0, [sp, #80]
    b7d0:	mov	w0, #0xffffffd0            	// #-48
    b7d4:	str	w0, [sp, #88]
    b7d8:	mov	w0, #0xffffff80            	// #-128
    b7dc:	str	w0, [sp, #92]
    b7e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b7e4:	ldr	x0, [x0, #4016]
    b7e8:	ldr	x4, [x0]
    b7ec:	add	x2, sp, #0x10
    b7f0:	add	x3, sp, #0x40
    b7f4:	ldp	x0, x1, [x3]
    b7f8:	stp	x0, x1, [x2]
    b7fc:	ldp	x0, x1, [x3, #16]
    b800:	stp	x0, x1, [x2, #16]
    b804:	add	x0, sp, #0x10
    b808:	mov	x2, x0
    b80c:	ldr	x1, [sp, #48]
    b810:	mov	x0, x4
    b814:	bl	8210 <vfprintf@plt>
    b818:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b81c:	ldr	x0, [x0, #4016]
    b820:	ldr	x0, [x0]
    b824:	mov	x1, x0
    b828:	mov	w0, #0xa                   	// #10
    b82c:	bl	7720 <fputc@plt>
    b830:	nop
    b834:	ldp	x29, x30, [sp], #272
    b838:	ret
    b83c:	stp	x29, x30, [sp, #-32]!
    b840:	mov	x29, sp
    b844:	str	x0, [sp, #24]
    b848:	ldr	x0, [sp, #24]
    b84c:	cmp	x0, #0x0
    b850:	b.eq	b864 <scols_copy_line@@SMARTCOLS_2.25+0x980>  // b.none
    b854:	ldr	x0, [sp, #24]
    b858:	ldr	x0, [x0, #128]
    b85c:	cmp	x0, #0x0
    b860:	b.ne	b86c <scols_copy_line@@SMARTCOLS_2.25+0x988>  // b.any
    b864:	mov	w0, #0x0                   	// #0
    b868:	b	b88c <scols_copy_line@@SMARTCOLS_2.25+0x9a8>
    b86c:	ldr	x0, [sp, #24]
    b870:	add	x2, x0, #0x60
    b874:	ldr	x0, [sp, #24]
    b878:	ldr	x0, [x0, #128]
    b87c:	add	x0, x0, #0x10
    b880:	mov	x1, x0
    b884:	mov	x0, x2
    b888:	bl	b1dc <scols_copy_line@@SMARTCOLS_2.25+0x2f8>
    b88c:	ldp	x29, x30, [sp], #32
    b890:	ret
    b894:	stp	x29, x30, [sp, #-64]!
    b898:	mov	x29, sp
    b89c:	str	x19, [sp, #16]
    b8a0:	str	x0, [sp, #40]
    b8a4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b8a8:	ldr	x0, [x0, #4024]
    b8ac:	ldr	w0, [x0]
    b8b0:	cmp	w0, #0x0
    b8b4:	b.ne	b8d8 <scols_copy_line@@SMARTCOLS_2.25+0x9f4>  // b.any
    b8b8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b8bc:	add	x3, x0, #0x968
    b8c0:	mov	w2, #0x35                  	// #53
    b8c4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b8c8:	add	x1, x0, #0x540
    b8cc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b8d0:	add	x0, x0, #0x560
    b8d4:	bl	8230 <__assert_fail@plt>
    b8d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b8dc:	add	x0, x0, #0x578
    b8e0:	bl	8270 <getenv@plt>
    b8e4:	str	x0, [sp, #56]
    b8e8:	ldr	x0, [sp, #56]
    b8ec:	cmp	x0, #0x0
    b8f0:	b.eq	b998 <scols_copy_line@@SMARTCOLS_2.25+0xab4>  // b.none
    b8f4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b8f8:	add	x1, x0, #0x598
    b8fc:	ldr	x0, [sp, #56]
    b900:	bl	7d20 <strcmp@plt>
    b904:	cmp	w0, #0x0
    b908:	b.eq	b924 <scols_copy_line@@SMARTCOLS_2.25+0xa40>  // b.none
    b90c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b910:	add	x1, x0, #0x5a0
    b914:	ldr	x0, [sp, #56]
    b918:	bl	7d20 <strcmp@plt>
    b91c:	cmp	w0, #0x0
    b920:	b.ne	b998 <scols_copy_line@@SMARTCOLS_2.25+0xab4>  // b.any
    b924:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b928:	ldr	x0, [x0, #4024]
    b92c:	ldr	w0, [x0]
    b930:	and	w0, w0, #0x2
    b934:	cmp	w0, #0x0
    b938:	b.eq	b984 <scols_copy_line@@SMARTCOLS_2.25+0xaa0>  // b.none
    b93c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b940:	ldr	x0, [x0, #4016]
    b944:	ldr	x19, [x0]
    b948:	bl	7870 <getpid@plt>
    b94c:	mov	w1, w0
    b950:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b954:	add	x4, x0, #0x5a8
    b958:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b95c:	add	x3, x0, #0x5b0
    b960:	mov	w2, w1
    b964:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b968:	add	x1, x0, #0x5c0
    b96c:	mov	x0, x19
    b970:	bl	8380 <fprintf@plt>
    b974:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    b978:	add	x1, x0, #0x5d0
    b97c:	ldr	x0, [sp, #40]
    b980:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    b984:	ldr	x0, [sp, #40]
    b988:	ldrb	w1, [x0, #248]
    b98c:	orr	w1, w1, #0x8
    b990:	strb	w1, [x0, #248]
    b994:	b	b99c <scols_copy_line@@SMARTCOLS_2.25+0xab8>
    b998:	nop
    b99c:	ldr	x19, [sp, #16]
    b9a0:	ldp	x29, x30, [sp], #64
    b9a4:	ret

000000000000b9a8 <scols_new_table@@SMARTCOLS_2.25>:
    b9a8:	stp	x29, x30, [sp, #-48]!
    b9ac:	mov	x29, sp
    b9b0:	str	x19, [sp, #16]
    b9b4:	mov	x1, #0x100                 	// #256
    b9b8:	mov	x0, #0x1                   	// #1
    b9bc:	bl	7ab0 <calloc@plt>
    b9c0:	str	x0, [sp, #40]
    b9c4:	ldr	x0, [sp, #40]
    b9c8:	cmp	x0, #0x0
    b9cc:	b.ne	b9d8 <scols_new_table@@SMARTCOLS_2.25+0x30>  // b.any
    b9d0:	mov	x0, #0x0                   	// #0
    b9d4:	b	bb30 <scols_new_table@@SMARTCOLS_2.25+0x188>
    b9d8:	ldr	x0, [sp, #40]
    b9dc:	mov	w1, #0x1                   	// #1
    b9e0:	str	w1, [x0]
    b9e4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    b9e8:	ldr	x0, [x0, #4032]
    b9ec:	ldr	x1, [x0]
    b9f0:	ldr	x0, [sp, #40]
    b9f4:	str	x1, [x0, #72]
    b9f8:	add	x1, sp, #0x20
    b9fc:	add	x0, sp, #0x24
    ba00:	bl	23e6c <scols_init_debug@@SMARTCOLS_2.25+0xb424>
    ba04:	ldr	w0, [sp, #36]
    ba08:	cmp	w0, #0x0
    ba0c:	b.le	ba1c <scols_new_table@@SMARTCOLS_2.25+0x74>
    ba10:	ldr	w0, [sp, #36]
    ba14:	sxtw	x0, w0
    ba18:	b	ba20 <scols_new_table@@SMARTCOLS_2.25+0x78>
    ba1c:	mov	x0, #0x50                  	// #80
    ba20:	ldr	x1, [sp, #40]
    ba24:	str	x0, [x1, #40]
    ba28:	ldr	w0, [sp, #32]
    ba2c:	cmp	w0, #0x0
    ba30:	b.le	ba40 <scols_new_table@@SMARTCOLS_2.25+0x98>
    ba34:	ldr	w0, [sp, #32]
    ba38:	sxtw	x0, w0
    ba3c:	b	ba44 <scols_new_table@@SMARTCOLS_2.25+0x9c>
    ba40:	mov	x0, #0x18                  	// #24
    ba44:	ldr	x1, [sp, #40]
    ba48:	str	x0, [x1, #48]
    ba4c:	ldr	x0, [sp, #40]
    ba50:	add	x1, x0, #0x70
    ba54:	ldr	x0, [sp, #40]
    ba58:	str	x1, [x0, #112]
    ba5c:	ldr	x0, [sp, #40]
    ba60:	add	x1, x0, #0x70
    ba64:	ldr	x0, [sp, #40]
    ba68:	str	x1, [x0, #120]
    ba6c:	ldr	x0, [sp, #40]
    ba70:	add	x1, x0, #0x60
    ba74:	ldr	x0, [sp, #40]
    ba78:	str	x1, [x0, #96]
    ba7c:	ldr	x0, [sp, #40]
    ba80:	add	x1, x0, #0x60
    ba84:	ldr	x0, [sp, #40]
    ba88:	str	x1, [x0, #104]
    ba8c:	ldr	x0, [sp, #40]
    ba90:	add	x1, x0, #0x80
    ba94:	ldr	x0, [sp, #40]
    ba98:	str	x1, [x0, #128]
    ba9c:	ldr	x0, [sp, #40]
    baa0:	add	x1, x0, #0x80
    baa4:	ldr	x0, [sp, #40]
    baa8:	str	x1, [x0, #136]
    baac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bab0:	ldr	x0, [x0, #4024]
    bab4:	ldr	w0, [x0]
    bab8:	and	w0, w0, #0x10
    babc:	cmp	w0, #0x0
    bac0:	b.eq	bb0c <scols_new_table@@SMARTCOLS_2.25+0x164>  // b.none
    bac4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bac8:	ldr	x0, [x0, #4016]
    bacc:	ldr	x19, [x0]
    bad0:	bl	7870 <getpid@plt>
    bad4:	mov	w1, w0
    bad8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    badc:	add	x4, x0, #0x5e8
    bae0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bae4:	add	x3, x0, #0x5b0
    bae8:	mov	w2, w1
    baec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    baf0:	add	x1, x0, #0x5c0
    baf4:	mov	x0, x19
    baf8:	bl	8380 <fprintf@plt>
    bafc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bb00:	add	x1, x0, #0x5f0
    bb04:	ldr	x0, [sp, #40]
    bb08:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    bb0c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bb10:	ldr	x0, [x0, #4024]
    bb14:	ldr	w0, [x0]
    bb18:	and	w0, w0, #0x2
    bb1c:	cmp	w0, #0x0
    bb20:	b.eq	bb2c <scols_new_table@@SMARTCOLS_2.25+0x184>  // b.none
    bb24:	ldr	x0, [sp, #40]
    bb28:	bl	b894 <scols_copy_line@@SMARTCOLS_2.25+0x9b0>
    bb2c:	ldr	x0, [sp, #40]
    bb30:	ldr	x19, [sp, #16]
    bb34:	ldp	x29, x30, [sp], #48
    bb38:	ret

000000000000bb3c <scols_ref_table@@SMARTCOLS_2.25>:
    bb3c:	sub	sp, sp, #0x10
    bb40:	str	x0, [sp, #8]
    bb44:	ldr	x0, [sp, #8]
    bb48:	cmp	x0, #0x0
    bb4c:	b.eq	bb64 <scols_ref_table@@SMARTCOLS_2.25+0x28>  // b.none
    bb50:	ldr	x0, [sp, #8]
    bb54:	ldr	w0, [x0]
    bb58:	add	w1, w0, #0x1
    bb5c:	ldr	x0, [sp, #8]
    bb60:	str	w1, [x0]
    bb64:	nop
    bb68:	add	sp, sp, #0x10
    bb6c:	ret
    bb70:	stp	x29, x30, [sp, #-48]!
    bb74:	mov	x29, sp
    bb78:	str	x0, [sp, #24]
    bb7c:	b	bbb0 <scols_ref_table@@SMARTCOLS_2.25+0x74>
    bb80:	ldr	x0, [sp, #24]
    bb84:	ldr	x0, [x0, #128]
    bb88:	str	x0, [sp, #40]
    bb8c:	ldr	x0, [sp, #40]
    bb90:	sub	x0, x0, #0x30
    bb94:	str	x0, [sp, #32]
    bb98:	ldr	x0, [sp, #32]
    bb9c:	bl	15ec0 <scols_get_library_version@@SMARTCOLS_2.25+0x2640>
    bba0:	ldr	x0, [sp, #32]
    bba4:	bl	15fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x2728>
    bba8:	ldr	x0, [sp, #32]
    bbac:	bl	160a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2828>
    bbb0:	ldr	x0, [sp, #24]
    bbb4:	add	x0, x0, #0x80
    bbb8:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    bbbc:	cmp	w0, #0x0
    bbc0:	b.eq	bb80 <scols_ref_table@@SMARTCOLS_2.25+0x44>  // b.none
    bbc4:	nop
    bbc8:	nop
    bbcc:	ldp	x29, x30, [sp], #48
    bbd0:	ret

000000000000bbd4 <scols_unref_table@@SMARTCOLS_2.25>:
    bbd4:	stp	x29, x30, [sp, #-48]!
    bbd8:	mov	x29, sp
    bbdc:	str	x19, [sp, #16]
    bbe0:	str	x0, [sp, #40]
    bbe4:	ldr	x0, [sp, #40]
    bbe8:	cmp	x0, #0x0
    bbec:	b.eq	bd38 <scols_unref_table@@SMARTCOLS_2.25+0x164>  // b.none
    bbf0:	ldr	x0, [sp, #40]
    bbf4:	ldr	w0, [x0]
    bbf8:	sub	w1, w0, #0x1
    bbfc:	ldr	x0, [sp, #40]
    bc00:	str	w1, [x0]
    bc04:	ldr	x0, [sp, #40]
    bc08:	ldr	w0, [x0]
    bc0c:	cmp	w0, #0x0
    bc10:	b.gt	bd38 <scols_unref_table@@SMARTCOLS_2.25+0x164>
    bc14:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bc18:	ldr	x0, [x0, #4024]
    bc1c:	ldr	w0, [x0]
    bc20:	and	w0, w0, #0x10
    bc24:	cmp	w0, #0x0
    bc28:	b.eq	bc74 <scols_unref_table@@SMARTCOLS_2.25+0xa0>  // b.none
    bc2c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bc30:	ldr	x0, [x0, #4016]
    bc34:	ldr	x19, [x0]
    bc38:	bl	7870 <getpid@plt>
    bc3c:	mov	w1, w0
    bc40:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bc44:	add	x4, x0, #0x5e8
    bc48:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bc4c:	add	x3, x0, #0x5b0
    bc50:	mov	w2, w1
    bc54:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bc58:	add	x1, x0, #0x5c0
    bc5c:	mov	x0, x19
    bc60:	bl	8380 <fprintf@plt>
    bc64:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bc68:	add	x1, x0, #0x5f8
    bc6c:	ldr	x0, [sp, #40]
    bc70:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    bc74:	ldr	x0, [sp, #40]
    bc78:	bl	bb70 <scols_ref_table@@SMARTCOLS_2.25+0x34>
    bc7c:	ldr	x0, [sp, #40]
    bc80:	bl	8030 <scols_table_remove_lines@plt>
    bc84:	ldr	x0, [sp, #40]
    bc88:	bl	7cd0 <scols_table_remove_columns@plt>
    bc8c:	ldr	x0, [sp, #40]
    bc90:	ldr	x0, [x0, #176]
    bc94:	bl	7560 <scols_unref_symbols@plt>
    bc98:	ldr	x0, [sp, #40]
    bc9c:	add	x0, x0, #0xb8
    bca0:	bl	7e70 <scols_reset_cell@plt>
    bca4:	ldr	x0, [sp, #40]
    bca8:	ldr	x0, [x0, #144]
    bcac:	bl	7dc0 <free@plt>
    bcb0:	ldr	x0, [sp, #40]
    bcb4:	ldr	x0, [x0, #88]
    bcb8:	bl	7dc0 <free@plt>
    bcbc:	ldr	x0, [sp, #40]
    bcc0:	ldr	x0, [x0, #80]
    bcc4:	bl	7dc0 <free@plt>
    bcc8:	ldr	x0, [sp, #40]
    bccc:	ldr	x0, [x0, #8]
    bcd0:	bl	7dc0 <free@plt>
    bcd4:	ldr	x0, [sp, #40]
    bcd8:	bl	7dc0 <free@plt>
    bcdc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bce0:	ldr	x0, [x0, #4024]
    bce4:	ldr	w0, [x0]
    bce8:	and	w0, w0, #0x10
    bcec:	cmp	w0, #0x0
    bcf0:	b.eq	bd38 <scols_unref_table@@SMARTCOLS_2.25+0x164>  // b.none
    bcf4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bcf8:	ldr	x0, [x0, #4016]
    bcfc:	ldr	x19, [x0]
    bd00:	bl	7870 <getpid@plt>
    bd04:	mov	w1, w0
    bd08:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bd0c:	add	x4, x0, #0x5e8
    bd10:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bd14:	add	x3, x0, #0x5b0
    bd18:	mov	w2, w1
    bd1c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bd20:	add	x1, x0, #0x5c0
    bd24:	mov	x0, x19
    bd28:	bl	8380 <fprintf@plt>
    bd2c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bd30:	add	x0, x0, #0x608
    bd34:	bl	b660 <scols_copy_line@@SMARTCOLS_2.25+0x77c>
    bd38:	nop
    bd3c:	ldr	x19, [sp, #16]
    bd40:	ldp	x29, x30, [sp], #48
    bd44:	ret
    bd48:	sub	sp, sp, #0x30
    bd4c:	str	x0, [sp, #24]
    bd50:	str	x1, [sp, #16]
    bd54:	str	x2, [sp, #8]
    bd58:	mov	w0, #0x1                   	// #1
    bd5c:	str	w0, [sp, #44]
    bd60:	ldr	x0, [sp, #24]
    bd64:	cmp	x0, #0x0
    bd68:	b.eq	bd84 <scols_unref_table@@SMARTCOLS_2.25+0x1b0>  // b.none
    bd6c:	ldr	x0, [sp, #16]
    bd70:	cmp	x0, #0x0
    bd74:	b.eq	bd84 <scols_unref_table@@SMARTCOLS_2.25+0x1b0>  // b.none
    bd78:	ldr	x0, [sp, #8]
    bd7c:	cmp	x0, #0x0
    bd80:	b.ne	bd8c <scols_unref_table@@SMARTCOLS_2.25+0x1b8>  // b.any
    bd84:	mov	w0, #0xffffffea            	// #-22
    bd88:	b	be50 <scols_unref_table@@SMARTCOLS_2.25+0x27c>
    bd8c:	ldr	x0, [sp, #8]
    bd90:	str	xzr, [x0]
    bd94:	ldr	x0, [sp, #16]
    bd98:	ldr	x0, [x0, #8]
    bd9c:	cmp	x0, #0x0
    bda0:	b.ne	bde0 <scols_unref_table@@SMARTCOLS_2.25+0x20c>  // b.any
    bda4:	ldr	x0, [sp, #16]
    bda8:	ldr	w0, [x0, #16]
    bdac:	cmp	w0, #0x0
    bdb0:	b.ne	bdc0 <scols_unref_table@@SMARTCOLS_2.25+0x1ec>  // b.any
    bdb4:	ldr	x0, [sp, #24]
    bdb8:	ldr	x0, [x0, #128]
    bdbc:	b	bdc8 <scols_unref_table@@SMARTCOLS_2.25+0x1f4>
    bdc0:	ldr	x0, [sp, #24]
    bdc4:	ldr	x0, [x0, #136]
    bdc8:	ldr	x1, [sp, #16]
    bdcc:	str	x0, [x1]
    bdd0:	ldr	x0, [sp, #24]
    bdd4:	add	x1, x0, #0x80
    bdd8:	ldr	x0, [sp, #16]
    bddc:	str	x1, [x0, #8]
    bde0:	ldr	x0, [sp, #16]
    bde4:	ldr	x1, [x0]
    bde8:	ldr	x0, [sp, #16]
    bdec:	ldr	x0, [x0, #8]
    bdf0:	cmp	x1, x0
    bdf4:	b.eq	be4c <scols_unref_table@@SMARTCOLS_2.25+0x278>  // b.none
    bdf8:	ldr	x0, [sp, #16]
    bdfc:	ldr	x0, [x0]
    be00:	str	x0, [sp, #32]
    be04:	ldr	x0, [sp, #32]
    be08:	sub	x1, x0, #0x30
    be0c:	ldr	x0, [sp, #8]
    be10:	str	x1, [x0]
    be14:	ldr	x0, [sp, #16]
    be18:	ldr	w0, [x0, #16]
    be1c:	cmp	w0, #0x0
    be20:	b.ne	be34 <scols_unref_table@@SMARTCOLS_2.25+0x260>  // b.any
    be24:	ldr	x0, [sp, #16]
    be28:	ldr	x0, [x0]
    be2c:	ldr	x0, [x0]
    be30:	b	be40 <scols_unref_table@@SMARTCOLS_2.25+0x26c>
    be34:	ldr	x0, [sp, #16]
    be38:	ldr	x0, [x0]
    be3c:	ldr	x0, [x0, #8]
    be40:	ldr	x1, [sp, #16]
    be44:	str	x0, [x1]
    be48:	str	wzr, [sp, #44]
    be4c:	ldr	w0, [sp, #44]
    be50:	add	sp, sp, #0x30
    be54:	ret

000000000000be58 <scols_table_set_name@@SMARTCOLS_2.27>:
    be58:	stp	x29, x30, [sp, #-32]!
    be5c:	mov	x29, sp
    be60:	str	x0, [sp, #24]
    be64:	str	x1, [sp, #16]
    be68:	ldr	x2, [sp, #16]
    be6c:	mov	x1, #0x8                   	// #8
    be70:	ldr	x0, [sp, #24]
    be74:	bl	b5d4 <scols_copy_line@@SMARTCOLS_2.25+0x6f0>
    be78:	ldp	x29, x30, [sp], #32
    be7c:	ret

000000000000be80 <scols_table_get_name@@SMARTCOLS_2.29>:
    be80:	sub	sp, sp, #0x10
    be84:	str	x0, [sp, #8]
    be88:	ldr	x0, [sp, #8]
    be8c:	ldr	x0, [x0, #8]
    be90:	add	sp, sp, #0x10
    be94:	ret

000000000000be98 <scols_table_get_title@@SMARTCOLS_2.28>:
    be98:	sub	sp, sp, #0x10
    be9c:	str	x0, [sp, #8]
    bea0:	ldr	x0, [sp, #8]
    bea4:	add	x0, x0, #0xb8
    bea8:	add	sp, sp, #0x10
    beac:	ret

000000000000beb0 <scols_table_add_column@@SMARTCOLS_2.25>:
    beb0:	stp	x29, x30, [sp, #-96]!
    beb4:	mov	x29, sp
    beb8:	str	x19, [sp, #16]
    bebc:	str	x0, [sp, #40]
    bec0:	str	x1, [sp, #32]
    bec4:	str	wzr, [sp, #92]
    bec8:	ldr	x0, [sp, #40]
    becc:	cmp	x0, #0x0
    bed0:	b.eq	bef0 <scols_table_add_column@@SMARTCOLS_2.25+0x40>  // b.none
    bed4:	ldr	x0, [sp, #32]
    bed8:	cmp	x0, #0x0
    bedc:	b.eq	bef0 <scols_table_add_column@@SMARTCOLS_2.25+0x40>  // b.none
    bee0:	ldr	x0, [sp, #32]
    bee4:	ldr	x0, [x0, #216]
    bee8:	cmp	x0, #0x0
    beec:	b.eq	bef8 <scols_table_add_column@@SMARTCOLS_2.25+0x48>  // b.none
    bef0:	mov	w0, #0xffffffea            	// #-22
    bef4:	b	c068 <scols_table_add_column@@SMARTCOLS_2.25+0x1b8>
    bef8:	ldr	x0, [sp, #32]
    befc:	add	x0, x0, #0xc8
    bf00:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    bf04:	cmp	w0, #0x0
    bf08:	b.ne	bf14 <scols_table_add_column@@SMARTCOLS_2.25+0x64>  // b.any
    bf0c:	mov	w0, #0xffffffea            	// #-22
    bf10:	b	c068 <scols_table_add_column@@SMARTCOLS_2.25+0x1b8>
    bf14:	ldr	x0, [sp, #32]
    bf18:	ldr	w0, [x0, #80]
    bf1c:	and	w0, w0, #0x2
    bf20:	cmp	w0, #0x0
    bf24:	b.eq	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x8c>  // b.none
    bf28:	ldr	x0, [sp, #40]
    bf2c:	ldr	x0, [x0, #24]
    bf30:	add	x1, x0, #0x1
    bf34:	ldr	x0, [sp, #40]
    bf38:	str	x1, [x0, #24]
    bf3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bf40:	ldr	x0, [x0, #4024]
    bf44:	ldr	w0, [x0]
    bf48:	and	w0, w0, #0x10
    bf4c:	cmp	w0, #0x0
    bf50:	b.eq	bf9c <scols_table_add_column@@SMARTCOLS_2.25+0xec>  // b.none
    bf54:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    bf58:	ldr	x0, [x0, #4016]
    bf5c:	ldr	x19, [x0]
    bf60:	bl	7870 <getpid@plt>
    bf64:	mov	w1, w0
    bf68:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bf6c:	add	x4, x0, #0x5e8
    bf70:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bf74:	add	x3, x0, #0x5b0
    bf78:	mov	w2, w1
    bf7c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bf80:	add	x1, x0, #0x5c0
    bf84:	mov	x0, x19
    bf88:	bl	8380 <fprintf@plt>
    bf8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    bf90:	add	x1, x0, #0x610
    bf94:	ldr	x0, [sp, #40]
    bf98:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    bf9c:	ldr	x0, [sp, #32]
    bfa0:	add	x2, x0, #0xc8
    bfa4:	ldr	x0, [sp, #40]
    bfa8:	add	x0, x0, #0x60
    bfac:	mov	x1, x0
    bfb0:	mov	x0, x2
    bfb4:	bl	b104 <scols_copy_line@@SMARTCOLS_2.25+0x220>
    bfb8:	ldr	x0, [sp, #40]
    bfbc:	ldr	x0, [x0, #16]
    bfc0:	add	x2, x0, #0x1
    bfc4:	ldr	x1, [sp, #40]
    bfc8:	str	x2, [x1, #16]
    bfcc:	ldr	x1, [sp, #32]
    bfd0:	str	x0, [x1, #8]
    bfd4:	ldr	x0, [sp, #32]
    bfd8:	ldr	x1, [sp, #40]
    bfdc:	str	x1, [x0, #216]
    bfe0:	ldr	x0, [sp, #32]
    bfe4:	bl	82d0 <scols_ref_column@plt>
    bfe8:	ldr	x0, [sp, #40]
    bfec:	add	x0, x0, #0x70
    bff0:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    bff4:	cmp	w0, #0x0
    bff8:	b.eq	c004 <scols_table_add_column@@SMARTCOLS_2.25+0x154>  // b.none
    bffc:	mov	w0, #0x0                   	// #0
    c000:	b	c068 <scols_table_add_column@@SMARTCOLS_2.25+0x1b8>
    c004:	add	x0, sp, #0x40
    c008:	mov	w1, #0x0                   	// #0
    c00c:	bl	75f0 <scols_reset_iter@plt>
    c010:	b	c03c <scols_table_add_column@@SMARTCOLS_2.25+0x18c>
    c014:	ldr	x2, [sp, #56]
    c018:	ldr	x0, [sp, #40]
    c01c:	ldr	x0, [x0, #16]
    c020:	mov	x1, x0
    c024:	mov	x0, x2
    c028:	bl	7820 <scols_line_alloc_cells@plt>
    c02c:	str	w0, [sp, #92]
    c030:	ldr	w0, [sp, #92]
    c034:	cmp	w0, #0x0
    c038:	b.ne	c060 <scols_table_add_column@@SMARTCOLS_2.25+0x1b0>  // b.any
    c03c:	add	x1, sp, #0x38
    c040:	add	x0, sp, #0x40
    c044:	mov	x2, x1
    c048:	mov	x1, x0
    c04c:	ldr	x0, [sp, #40]
    c050:	bl	7fa0 <scols_table_next_line@plt>
    c054:	cmp	w0, #0x0
    c058:	b.eq	c014 <scols_table_add_column@@SMARTCOLS_2.25+0x164>  // b.none
    c05c:	b	c064 <scols_table_add_column@@SMARTCOLS_2.25+0x1b4>
    c060:	nop
    c064:	ldr	w0, [sp, #92]
    c068:	ldr	x19, [sp, #16]
    c06c:	ldp	x29, x30, [sp], #96
    c070:	ret

000000000000c074 <scols_table_remove_column@@SMARTCOLS_2.25>:
    c074:	stp	x29, x30, [sp, #-48]!
    c078:	mov	x29, sp
    c07c:	str	x19, [sp, #16]
    c080:	str	x0, [sp, #40]
    c084:	str	x1, [sp, #32]
    c088:	ldr	x0, [sp, #40]
    c08c:	cmp	x0, #0x0
    c090:	b.eq	c0b4 <scols_table_remove_column@@SMARTCOLS_2.25+0x40>  // b.none
    c094:	ldr	x0, [sp, #32]
    c098:	cmp	x0, #0x0
    c09c:	b.eq	c0b4 <scols_table_remove_column@@SMARTCOLS_2.25+0x40>  // b.none
    c0a0:	ldr	x0, [sp, #40]
    c0a4:	add	x0, x0, #0x70
    c0a8:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    c0ac:	cmp	w0, #0x0
    c0b0:	b.ne	c0bc <scols_table_remove_column@@SMARTCOLS_2.25+0x48>  // b.any
    c0b4:	mov	w0, #0xffffffea            	// #-22
    c0b8:	b	c178 <scols_table_remove_column@@SMARTCOLS_2.25+0x104>
    c0bc:	ldr	x0, [sp, #32]
    c0c0:	ldr	w0, [x0, #80]
    c0c4:	and	w0, w0, #0x2
    c0c8:	cmp	w0, #0x0
    c0cc:	b.eq	c0e4 <scols_table_remove_column@@SMARTCOLS_2.25+0x70>  // b.none
    c0d0:	ldr	x0, [sp, #40]
    c0d4:	ldr	x0, [x0, #24]
    c0d8:	sub	x1, x0, #0x1
    c0dc:	ldr	x0, [sp, #40]
    c0e0:	str	x1, [x0, #24]
    c0e4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c0e8:	ldr	x0, [x0, #4024]
    c0ec:	ldr	w0, [x0]
    c0f0:	and	w0, w0, #0x10
    c0f4:	cmp	w0, #0x0
    c0f8:	b.eq	c144 <scols_table_remove_column@@SMARTCOLS_2.25+0xd0>  // b.none
    c0fc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c100:	ldr	x0, [x0, #4016]
    c104:	ldr	x19, [x0]
    c108:	bl	7870 <getpid@plt>
    c10c:	mov	w1, w0
    c110:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c114:	add	x4, x0, #0x5e8
    c118:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c11c:	add	x3, x0, #0x5b0
    c120:	mov	w2, w1
    c124:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c128:	add	x1, x0, #0x5c0
    c12c:	mov	x0, x19
    c130:	bl	8380 <fprintf@plt>
    c134:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c138:	add	x1, x0, #0x620
    c13c:	ldr	x0, [sp, #40]
    c140:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    c144:	ldr	x0, [sp, #32]
    c148:	add	x0, x0, #0xc8
    c14c:	bl	b168 <scols_copy_line@@SMARTCOLS_2.25+0x284>
    c150:	ldr	x0, [sp, #40]
    c154:	ldr	x0, [x0, #16]
    c158:	sub	x1, x0, #0x1
    c15c:	ldr	x0, [sp, #40]
    c160:	str	x1, [x0, #16]
    c164:	ldr	x0, [sp, #32]
    c168:	str	xzr, [x0, #216]
    c16c:	ldr	x0, [sp, #32]
    c170:	bl	82f0 <scols_unref_column@plt>
    c174:	mov	w0, #0x0                   	// #0
    c178:	ldr	x19, [sp, #16]
    c17c:	ldp	x29, x30, [sp], #48
    c180:	ret

000000000000c184 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    c184:	stp	x29, x30, [sp, #-64]!
    c188:	mov	x29, sp
    c18c:	str	x19, [sp, #16]
    c190:	str	x0, [sp, #40]
    c194:	ldr	x0, [sp, #40]
    c198:	cmp	x0, #0x0
    c19c:	b.eq	c1b4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x30>  // b.none
    c1a0:	ldr	x0, [sp, #40]
    c1a4:	add	x0, x0, #0x70
    c1a8:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    c1ac:	cmp	w0, #0x0
    c1b0:	b.ne	c1bc <scols_table_remove_columns@@SMARTCOLS_2.25+0x38>  // b.any
    c1b4:	mov	w0, #0xffffffea            	// #-22
    c1b8:	b	c25c <scols_table_remove_columns@@SMARTCOLS_2.25+0xd8>
    c1bc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c1c0:	ldr	x0, [x0, #4024]
    c1c4:	ldr	w0, [x0]
    c1c8:	and	w0, w0, #0x10
    c1cc:	cmp	w0, #0x0
    c1d0:	b.eq	c244 <scols_table_remove_columns@@SMARTCOLS_2.25+0xc0>  // b.none
    c1d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c1d8:	ldr	x0, [x0, #4016]
    c1dc:	ldr	x19, [x0]
    c1e0:	bl	7870 <getpid@plt>
    c1e4:	mov	w1, w0
    c1e8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c1ec:	add	x4, x0, #0x5e8
    c1f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c1f4:	add	x3, x0, #0x5b0
    c1f8:	mov	w2, w1
    c1fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c200:	add	x1, x0, #0x5c0
    c204:	mov	x0, x19
    c208:	bl	8380 <fprintf@plt>
    c20c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c210:	add	x1, x0, #0x630
    c214:	ldr	x0, [sp, #40]
    c218:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    c21c:	b	c244 <scols_table_remove_columns@@SMARTCOLS_2.25+0xc0>
    c220:	ldr	x0, [sp, #40]
    c224:	ldr	x0, [x0, #96]
    c228:	str	x0, [sp, #56]
    c22c:	ldr	x0, [sp, #56]
    c230:	sub	x0, x0, #0xc8
    c234:	str	x0, [sp, #48]
    c238:	ldr	x1, [sp, #48]
    c23c:	ldr	x0, [sp, #40]
    c240:	bl	83f0 <scols_table_remove_column@plt>
    c244:	ldr	x0, [sp, #40]
    c248:	add	x0, x0, #0x60
    c24c:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    c250:	cmp	w0, #0x0
    c254:	b.eq	c220 <scols_table_remove_columns@@SMARTCOLS_2.25+0x9c>  // b.none
    c258:	mov	w0, #0x0                   	// #0
    c25c:	ldr	x19, [sp, #16]
    c260:	ldp	x29, x30, [sp], #64
    c264:	ret

000000000000c268 <scols_table_move_column@@SMARTCOLS_2.30>:
    c268:	stp	x29, x30, [sp, #-128]!
    c26c:	mov	x29, sp
    c270:	str	x19, [sp, #16]
    c274:	str	x0, [sp, #56]
    c278:	str	x1, [sp, #48]
    c27c:	str	x2, [sp, #40]
    c280:	str	xzr, [sp, #120]
    c284:	ldr	x0, [sp, #56]
    c288:	cmp	x0, #0x0
    c28c:	b.eq	c29c <scols_table_move_column@@SMARTCOLS_2.30+0x34>  // b.none
    c290:	ldr	x0, [sp, #40]
    c294:	cmp	x0, #0x0
    c298:	b.ne	c2a4 <scols_table_move_column@@SMARTCOLS_2.30+0x3c>  // b.any
    c29c:	mov	w0, #0xffffffea            	// #-22
    c2a0:	b	c464 <scols_table_move_column@@SMARTCOLS_2.30+0x1fc>
    c2a4:	ldr	x0, [sp, #48]
    c2a8:	cmp	x0, #0x0
    c2ac:	b.eq	c2d4 <scols_table_move_column@@SMARTCOLS_2.30+0x6c>  // b.none
    c2b0:	ldr	x0, [sp, #48]
    c2b4:	ldr	x0, [x0, #8]
    c2b8:	add	x1, x0, #0x1
    c2bc:	ldr	x0, [sp, #40]
    c2c0:	ldr	x0, [x0, #8]
    c2c4:	cmp	x1, x0
    c2c8:	b.ne	c2d4 <scols_table_move_column@@SMARTCOLS_2.30+0x6c>  // b.any
    c2cc:	mov	w0, #0x0                   	// #0
    c2d0:	b	c464 <scols_table_move_column@@SMARTCOLS_2.30+0x1fc>
    c2d4:	ldr	x0, [sp, #48]
    c2d8:	cmp	x0, #0x0
    c2dc:	b.ne	c2f8 <scols_table_move_column@@SMARTCOLS_2.30+0x90>  // b.any
    c2e0:	ldr	x0, [sp, #40]
    c2e4:	ldr	x0, [x0, #8]
    c2e8:	cmp	x0, #0x0
    c2ec:	b.ne	c2f8 <scols_table_move_column@@SMARTCOLS_2.30+0x90>  // b.any
    c2f0:	mov	w0, #0x0                   	// #0
    c2f4:	b	c464 <scols_table_move_column@@SMARTCOLS_2.30+0x1fc>
    c2f8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c2fc:	ldr	x0, [x0, #4024]
    c300:	ldr	w0, [x0]
    c304:	and	w0, w0, #0x10
    c308:	cmp	w0, #0x0
    c30c:	b.eq	c384 <scols_table_move_column@@SMARTCOLS_2.30+0x11c>  // b.none
    c310:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c314:	ldr	x0, [x0, #4016]
    c318:	ldr	x19, [x0]
    c31c:	bl	7870 <getpid@plt>
    c320:	mov	w1, w0
    c324:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c328:	add	x4, x0, #0x5e8
    c32c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c330:	add	x3, x0, #0x5b0
    c334:	mov	w2, w1
    c338:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c33c:	add	x1, x0, #0x5c0
    c340:	mov	x0, x19
    c344:	bl	8380 <fprintf@plt>
    c348:	ldr	x0, [sp, #40]
    c34c:	ldr	x1, [x0, #8]
    c350:	ldr	x0, [sp, #48]
    c354:	cmp	x0, #0x0
    c358:	b.eq	c368 <scols_table_move_column@@SMARTCOLS_2.30+0x100>  // b.none
    c35c:	ldr	x0, [sp, #48]
    c360:	ldr	x0, [x0, #8]
    c364:	b	c36c <scols_table_move_column@@SMARTCOLS_2.30+0x104>
    c368:	mov	x0, #0x0                   	// #0
    c36c:	mov	x3, x0
    c370:	mov	x2, x1
    c374:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c378:	add	x1, x0, #0x648
    c37c:	ldr	x0, [sp, #56]
    c380:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    c384:	ldr	x0, [sp, #40]
    c388:	add	x0, x0, #0xc8
    c38c:	bl	b168 <scols_copy_line@@SMARTCOLS_2.25+0x284>
    c390:	ldr	x0, [sp, #48]
    c394:	cmp	x0, #0x0
    c398:	b.eq	c3a8 <scols_table_move_column@@SMARTCOLS_2.30+0x140>  // b.none
    c39c:	ldr	x0, [sp, #48]
    c3a0:	add	x0, x0, #0xc8
    c3a4:	b	c3b0 <scols_table_move_column@@SMARTCOLS_2.30+0x148>
    c3a8:	ldr	x0, [sp, #56]
    c3ac:	add	x0, x0, #0x60
    c3b0:	str	x0, [sp, #112]
    c3b4:	ldr	x0, [sp, #40]
    c3b8:	add	x0, x0, #0xc8
    c3bc:	ldr	x1, [sp, #112]
    c3c0:	bl	b0d0 <scols_copy_line@@SMARTCOLS_2.25+0x1ec>
    c3c4:	ldr	x0, [sp, #40]
    c3c8:	ldr	x0, [x0, #8]
    c3cc:	str	x0, [sp, #104]
    c3d0:	add	x0, sp, #0x50
    c3d4:	mov	w1, #0x0                   	// #0
    c3d8:	bl	75f0 <scols_reset_iter@plt>
    c3dc:	b	c3f4 <scols_table_move_column@@SMARTCOLS_2.30+0x18c>
    c3e0:	ldr	x0, [sp, #120]
    c3e4:	add	x1, x0, #0x1
    c3e8:	str	x1, [sp, #120]
    c3ec:	ldr	x1, [sp, #72]
    c3f0:	str	x0, [x1, #8]
    c3f4:	add	x1, sp, #0x48
    c3f8:	add	x0, sp, #0x50
    c3fc:	mov	x2, x1
    c400:	mov	x1, x0
    c404:	ldr	x0, [sp, #56]
    c408:	bl	80e0 <scols_table_next_column@plt>
    c40c:	cmp	w0, #0x0
    c410:	b.eq	c3e0 <scols_table_move_column@@SMARTCOLS_2.30+0x178>  // b.none
    c414:	add	x0, sp, #0x50
    c418:	mov	w1, #0x0                   	// #0
    c41c:	bl	75f0 <scols_reset_iter@plt>
    c420:	b	c440 <scols_table_move_column@@SMARTCOLS_2.30+0x1d8>
    c424:	ldr	x3, [sp, #64]
    c428:	ldr	x0, [sp, #40]
    c42c:	ldr	x0, [x0, #8]
    c430:	ldr	x2, [sp, #104]
    c434:	mov	x1, x0
    c438:	mov	x0, x3
    c43c:	bl	a590 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x174>
    c440:	add	x1, sp, #0x40
    c444:	add	x0, sp, #0x50
    c448:	mov	x2, x1
    c44c:	mov	x1, x0
    c450:	ldr	x0, [sp, #56]
    c454:	bl	7fa0 <scols_table_next_line@plt>
    c458:	cmp	w0, #0x0
    c45c:	b.eq	c424 <scols_table_move_column@@SMARTCOLS_2.30+0x1bc>  // b.none
    c460:	mov	w0, #0x0                   	// #0
    c464:	ldr	x19, [sp, #16]
    c468:	ldp	x29, x30, [sp], #128
    c46c:	ret

000000000000c470 <scols_table_new_column@@SMARTCOLS_2.25>:
    c470:	stp	x29, x30, [sp, #-80]!
    c474:	mov	x29, sp
    c478:	str	x19, [sp, #16]
    c47c:	str	x0, [sp, #56]
    c480:	str	x1, [sp, #48]
    c484:	str	d0, [sp, #40]
    c488:	str	w2, [sp, #36]
    c48c:	ldr	x0, [sp, #56]
    c490:	cmp	x0, #0x0
    c494:	b.ne	c4a0 <scols_table_new_column@@SMARTCOLS_2.25+0x30>  // b.any
    c498:	mov	x0, #0x0                   	// #0
    c49c:	b	c5b0 <scols_table_new_column@@SMARTCOLS_2.25+0x140>
    c4a0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c4a4:	ldr	x0, [x0, #4024]
    c4a8:	ldr	w0, [x0]
    c4ac:	and	w0, w0, #0x10
    c4b0:	cmp	w0, #0x0
    c4b4:	b.eq	c50c <scols_table_new_column@@SMARTCOLS_2.25+0x9c>  // b.none
    c4b8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c4bc:	ldr	x0, [x0, #4016]
    c4c0:	ldr	x19, [x0]
    c4c4:	bl	7870 <getpid@plt>
    c4c8:	mov	w1, w0
    c4cc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c4d0:	add	x4, x0, #0x5e8
    c4d4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c4d8:	add	x3, x0, #0x5b0
    c4dc:	mov	w2, w1
    c4e0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c4e4:	add	x1, x0, #0x5c0
    c4e8:	mov	x0, x19
    c4ec:	bl	8380 <fprintf@plt>
    c4f0:	ldr	w3, [sp, #36]
    c4f4:	ldr	d0, [sp, #40]
    c4f8:	ldr	x2, [sp, #48]
    c4fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c500:	add	x1, x0, #0x668
    c504:	ldr	x0, [sp, #56]
    c508:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    c50c:	bl	74d0 <scols_new_column@plt>
    c510:	str	x0, [sp, #72]
    c514:	ldr	x0, [sp, #72]
    c518:	cmp	x0, #0x0
    c51c:	b.ne	c528 <scols_table_new_column@@SMARTCOLS_2.25+0xb8>  // b.any
    c520:	mov	x0, #0x0                   	// #0
    c524:	b	c5b0 <scols_table_new_column@@SMARTCOLS_2.25+0x140>
    c528:	ldr	x0, [sp, #72]
    c52c:	bl	7a20 <scols_column_get_header@plt>
    c530:	str	x0, [sp, #64]
    c534:	ldr	x0, [sp, #64]
    c538:	cmp	x0, #0x0
    c53c:	b.eq	c590 <scols_table_new_column@@SMARTCOLS_2.25+0x120>  // b.none
    c540:	ldr	x1, [sp, #48]
    c544:	ldr	x0, [sp, #64]
    c548:	bl	7b50 <scols_cell_set_data@plt>
    c54c:	cmp	w0, #0x0
    c550:	b.ne	c598 <scols_table_new_column@@SMARTCOLS_2.25+0x128>  // b.any
    c554:	ldr	d0, [sp, #40]
    c558:	ldr	x0, [sp, #72]
    c55c:	bl	7470 <scols_column_set_whint@plt>
    c560:	ldr	w1, [sp, #36]
    c564:	ldr	x0, [sp, #72]
    c568:	bl	77b0 <scols_column_set_flags@plt>
    c56c:	ldr	x1, [sp, #72]
    c570:	ldr	x0, [sp, #56]
    c574:	bl	7620 <scols_table_add_column@plt>
    c578:	cmp	w0, #0x0
    c57c:	b.ne	c5a0 <scols_table_new_column@@SMARTCOLS_2.25+0x130>  // b.any
    c580:	ldr	x0, [sp, #72]
    c584:	bl	82f0 <scols_unref_column@plt>
    c588:	ldr	x0, [sp, #72]
    c58c:	b	c5b0 <scols_table_new_column@@SMARTCOLS_2.25+0x140>
    c590:	nop
    c594:	b	c5a4 <scols_table_new_column@@SMARTCOLS_2.25+0x134>
    c598:	nop
    c59c:	b	c5a4 <scols_table_new_column@@SMARTCOLS_2.25+0x134>
    c5a0:	nop
    c5a4:	ldr	x0, [sp, #72]
    c5a8:	bl	82f0 <scols_unref_column@plt>
    c5ac:	mov	x0, #0x0                   	// #0
    c5b0:	ldr	x19, [sp, #16]
    c5b4:	ldp	x29, x30, [sp], #80
    c5b8:	ret

000000000000c5bc <scols_table_next_column@@SMARTCOLS_2.25>:
    c5bc:	sub	sp, sp, #0x30
    c5c0:	str	x0, [sp, #24]
    c5c4:	str	x1, [sp, #16]
    c5c8:	str	x2, [sp, #8]
    c5cc:	mov	w0, #0x1                   	// #1
    c5d0:	str	w0, [sp, #44]
    c5d4:	ldr	x0, [sp, #24]
    c5d8:	cmp	x0, #0x0
    c5dc:	b.eq	c5f8 <scols_table_next_column@@SMARTCOLS_2.25+0x3c>  // b.none
    c5e0:	ldr	x0, [sp, #16]
    c5e4:	cmp	x0, #0x0
    c5e8:	b.eq	c5f8 <scols_table_next_column@@SMARTCOLS_2.25+0x3c>  // b.none
    c5ec:	ldr	x0, [sp, #8]
    c5f0:	cmp	x0, #0x0
    c5f4:	b.ne	c600 <scols_table_next_column@@SMARTCOLS_2.25+0x44>  // b.any
    c5f8:	mov	w0, #0xffffffea            	// #-22
    c5fc:	b	c6c4 <scols_table_next_column@@SMARTCOLS_2.25+0x108>
    c600:	ldr	x0, [sp, #8]
    c604:	str	xzr, [x0]
    c608:	ldr	x0, [sp, #16]
    c60c:	ldr	x0, [x0, #8]
    c610:	cmp	x0, #0x0
    c614:	b.ne	c654 <scols_table_next_column@@SMARTCOLS_2.25+0x98>  // b.any
    c618:	ldr	x0, [sp, #16]
    c61c:	ldr	w0, [x0, #16]
    c620:	cmp	w0, #0x0
    c624:	b.ne	c634 <scols_table_next_column@@SMARTCOLS_2.25+0x78>  // b.any
    c628:	ldr	x0, [sp, #24]
    c62c:	ldr	x0, [x0, #96]
    c630:	b	c63c <scols_table_next_column@@SMARTCOLS_2.25+0x80>
    c634:	ldr	x0, [sp, #24]
    c638:	ldr	x0, [x0, #104]
    c63c:	ldr	x1, [sp, #16]
    c640:	str	x0, [x1]
    c644:	ldr	x0, [sp, #24]
    c648:	add	x1, x0, #0x60
    c64c:	ldr	x0, [sp, #16]
    c650:	str	x1, [x0, #8]
    c654:	ldr	x0, [sp, #16]
    c658:	ldr	x1, [x0]
    c65c:	ldr	x0, [sp, #16]
    c660:	ldr	x0, [x0, #8]
    c664:	cmp	x1, x0
    c668:	b.eq	c6c0 <scols_table_next_column@@SMARTCOLS_2.25+0x104>  // b.none
    c66c:	ldr	x0, [sp, #16]
    c670:	ldr	x0, [x0]
    c674:	str	x0, [sp, #32]
    c678:	ldr	x0, [sp, #32]
    c67c:	sub	x1, x0, #0xc8
    c680:	ldr	x0, [sp, #8]
    c684:	str	x1, [x0]
    c688:	ldr	x0, [sp, #16]
    c68c:	ldr	w0, [x0, #16]
    c690:	cmp	w0, #0x0
    c694:	b.ne	c6a8 <scols_table_next_column@@SMARTCOLS_2.25+0xec>  // b.any
    c698:	ldr	x0, [sp, #16]
    c69c:	ldr	x0, [x0]
    c6a0:	ldr	x0, [x0]
    c6a4:	b	c6b4 <scols_table_next_column@@SMARTCOLS_2.25+0xf8>
    c6a8:	ldr	x0, [sp, #16]
    c6ac:	ldr	x0, [x0]
    c6b0:	ldr	x0, [x0, #8]
    c6b4:	ldr	x1, [sp, #16]
    c6b8:	str	x0, [x1]
    c6bc:	str	wzr, [sp, #44]
    c6c0:	ldr	w0, [sp, #44]
    c6c4:	add	sp, sp, #0x30
    c6c8:	ret

000000000000c6cc <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    c6cc:	sub	sp, sp, #0x20
    c6d0:	str	x0, [sp, #24]
    c6d4:	str	x1, [sp, #16]
    c6d8:	str	x2, [sp, #8]
    c6dc:	ldr	x0, [sp, #24]
    c6e0:	cmp	x0, #0x0
    c6e4:	b.eq	c700 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x34>  // b.none
    c6e8:	ldr	x0, [sp, #16]
    c6ec:	cmp	x0, #0x0
    c6f0:	b.eq	c700 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x34>  // b.none
    c6f4:	ldr	x0, [sp, #8]
    c6f8:	cmp	x0, #0x0
    c6fc:	b.ne	c708 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x3c>  // b.any
    c700:	mov	w0, #0xffffffea            	// #-22
    c704:	b	c774 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0xa8>
    c708:	ldr	x0, [sp, #8]
    c70c:	ldr	x0, [x0, #216]
    c710:	ldr	x1, [sp, #24]
    c714:	cmp	x1, x0
    c718:	b.eq	c724 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x58>  // b.none
    c71c:	mov	w0, #0xffffffea            	// #-22
    c720:	b	c774 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0xa8>
    c724:	ldr	x0, [sp, #16]
    c728:	ldr	w0, [x0, #16]
    c72c:	cmp	w0, #0x0
    c730:	b.ne	c740 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x74>  // b.any
    c734:	ldr	x0, [sp, #24]
    c738:	ldr	x0, [x0, #96]
    c73c:	b	c748 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x7c>
    c740:	ldr	x0, [sp, #24]
    c744:	ldr	x0, [x0, #104]
    c748:	ldr	x1, [sp, #16]
    c74c:	str	x0, [x1]
    c750:	ldr	x0, [sp, #24]
    c754:	add	x1, x0, #0x60
    c758:	ldr	x0, [sp, #16]
    c75c:	str	x1, [x0, #8]
    c760:	ldr	x0, [sp, #8]
    c764:	add	x1, x0, #0xc8
    c768:	ldr	x0, [sp, #16]
    c76c:	str	x1, [x0]
    c770:	mov	w0, #0x0                   	// #0
    c774:	add	sp, sp, #0x20
    c778:	ret

000000000000c77c <scols_table_get_ncols@@SMARTCOLS_2.25>:
    c77c:	sub	sp, sp, #0x10
    c780:	str	x0, [sp, #8]
    c784:	ldr	x0, [sp, #8]
    c788:	ldr	x0, [x0, #16]
    c78c:	add	sp, sp, #0x10
    c790:	ret

000000000000c794 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    c794:	sub	sp, sp, #0x10
    c798:	str	x0, [sp, #8]
    c79c:	ldr	x0, [sp, #8]
    c7a0:	ldr	x0, [x0, #32]
    c7a4:	add	sp, sp, #0x10
    c7a8:	ret

000000000000c7ac <scols_table_set_stream@@SMARTCOLS_2.25>:
    c7ac:	stp	x29, x30, [sp, #-48]!
    c7b0:	mov	x29, sp
    c7b4:	str	x19, [sp, #16]
    c7b8:	str	x0, [sp, #40]
    c7bc:	str	x1, [sp, #32]
    c7c0:	ldr	x0, [sp, #40]
    c7c4:	cmp	x0, #0x0
    c7c8:	b.ne	c7ec <scols_table_set_stream@@SMARTCOLS_2.25+0x40>  // b.any
    c7cc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c7d0:	add	x3, x0, #0x980
    c7d4:	mov	w2, #0x219                 	// #537
    c7d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c7dc:	add	x1, x0, #0x540
    c7e0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c7e4:	add	x0, x0, #0x690
    c7e8:	bl	8230 <__assert_fail@plt>
    c7ec:	ldr	x0, [sp, #40]
    c7f0:	cmp	x0, #0x0
    c7f4:	b.ne	c800 <scols_table_set_stream@@SMARTCOLS_2.25+0x54>  // b.any
    c7f8:	mov	w0, #0xffffffea            	// #-22
    c7fc:	b	c870 <scols_table_set_stream@@SMARTCOLS_2.25+0xc4>
    c800:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c804:	ldr	x0, [x0, #4024]
    c808:	ldr	w0, [x0]
    c80c:	and	w0, w0, #0x10
    c810:	cmp	w0, #0x0
    c814:	b.eq	c860 <scols_table_set_stream@@SMARTCOLS_2.25+0xb4>  // b.none
    c818:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c81c:	ldr	x0, [x0, #4016]
    c820:	ldr	x19, [x0]
    c824:	bl	7870 <getpid@plt>
    c828:	mov	w1, w0
    c82c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c830:	add	x4, x0, #0x5e8
    c834:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c838:	add	x3, x0, #0x5b0
    c83c:	mov	w2, w1
    c840:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c844:	add	x1, x0, #0x5c0
    c848:	mov	x0, x19
    c84c:	bl	8380 <fprintf@plt>
    c850:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c854:	add	x1, x0, #0x698
    c858:	ldr	x0, [sp, #40]
    c85c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    c860:	ldr	x0, [sp, #40]
    c864:	ldr	x1, [sp, #32]
    c868:	str	x1, [x0, #72]
    c86c:	mov	w0, #0x0                   	// #0
    c870:	ldr	x19, [sp, #16]
    c874:	ldp	x29, x30, [sp], #48
    c878:	ret

000000000000c87c <scols_table_get_stream@@SMARTCOLS_2.25>:
    c87c:	sub	sp, sp, #0x10
    c880:	str	x0, [sp, #8]
    c884:	ldr	x0, [sp, #8]
    c888:	ldr	x0, [x0, #72]
    c88c:	add	sp, sp, #0x10
    c890:	ret

000000000000c894 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    c894:	stp	x29, x30, [sp, #-48]!
    c898:	mov	x29, sp
    c89c:	str	x19, [sp, #16]
    c8a0:	str	x0, [sp, #40]
    c8a4:	str	x1, [sp, #32]
    c8a8:	ldr	x0, [sp, #40]
    c8ac:	cmp	x0, #0x0
    c8b0:	b.ne	c8bc <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x28>  // b.any
    c8b4:	mov	w0, #0xffffffea            	// #-22
    c8b8:	b	c930 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x9c>
    c8bc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c8c0:	ldr	x0, [x0, #4024]
    c8c4:	ldr	w0, [x0]
    c8c8:	and	w0, w0, #0x10
    c8cc:	cmp	w0, #0x0
    c8d0:	b.eq	c920 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x8c>  // b.none
    c8d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    c8d8:	ldr	x0, [x0, #4016]
    c8dc:	ldr	x19, [x0]
    c8e0:	bl	7870 <getpid@plt>
    c8e4:	mov	w1, w0
    c8e8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c8ec:	add	x4, x0, #0x5e8
    c8f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c8f4:	add	x3, x0, #0x5b0
    c8f8:	mov	w2, w1
    c8fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c900:	add	x1, x0, #0x5c0
    c904:	mov	x0, x19
    c908:	bl	8380 <fprintf@plt>
    c90c:	ldr	x2, [sp, #32]
    c910:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    c914:	add	x1, x0, #0x6b8
    c918:	ldr	x0, [sp, #40]
    c91c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    c920:	ldr	x0, [sp, #40]
    c924:	ldr	x1, [sp, #32]
    c928:	str	x1, [x0, #56]
    c92c:	mov	w0, #0x0                   	// #0
    c930:	ldr	x19, [sp, #16]
    c934:	ldp	x29, x30, [sp], #48
    c938:	ret

000000000000c93c <scols_table_get_column@@SMARTCOLS_2.25>:
    c93c:	stp	x29, x30, [sp, #-64]!
    c940:	mov	x29, sp
    c944:	str	x0, [sp, #24]
    c948:	str	x1, [sp, #16]
    c94c:	ldr	x0, [sp, #24]
    c950:	cmp	x0, #0x0
    c954:	b.ne	c960 <scols_table_get_column@@SMARTCOLS_2.25+0x24>  // b.any
    c958:	mov	x0, #0x0                   	// #0
    c95c:	b	c9cc <scols_table_get_column@@SMARTCOLS_2.25+0x90>
    c960:	ldr	x0, [sp, #24]
    c964:	ldr	x0, [x0, #16]
    c968:	ldr	x1, [sp, #16]
    c96c:	cmp	x1, x0
    c970:	b.cc	c97c <scols_table_get_column@@SMARTCOLS_2.25+0x40>  // b.lo, b.ul, b.last
    c974:	mov	x0, #0x0                   	// #0
    c978:	b	c9cc <scols_table_get_column@@SMARTCOLS_2.25+0x90>
    c97c:	add	x0, sp, #0x28
    c980:	mov	w1, #0x0                   	// #0
    c984:	bl	75f0 <scols_reset_iter@plt>
    c988:	b	c9a8 <scols_table_get_column@@SMARTCOLS_2.25+0x6c>
    c98c:	ldr	x0, [sp, #32]
    c990:	ldr	x0, [x0, #8]
    c994:	ldr	x1, [sp, #16]
    c998:	cmp	x1, x0
    c99c:	b.ne	c9a8 <scols_table_get_column@@SMARTCOLS_2.25+0x6c>  // b.any
    c9a0:	ldr	x0, [sp, #32]
    c9a4:	b	c9cc <scols_table_get_column@@SMARTCOLS_2.25+0x90>
    c9a8:	add	x1, sp, #0x20
    c9ac:	add	x0, sp, #0x28
    c9b0:	mov	x2, x1
    c9b4:	mov	x1, x0
    c9b8:	ldr	x0, [sp, #24]
    c9bc:	bl	80e0 <scols_table_next_column@plt>
    c9c0:	cmp	w0, #0x0
    c9c4:	b.eq	c98c <scols_table_get_column@@SMARTCOLS_2.25+0x50>  // b.none
    c9c8:	mov	x0, #0x0                   	// #0
    c9cc:	ldp	x29, x30, [sp], #64
    c9d0:	ret

000000000000c9d4 <scols_table_add_line@@SMARTCOLS_2.25>:
    c9d4:	stp	x29, x30, [sp, #-64]!
    c9d8:	mov	x29, sp
    c9dc:	str	x19, [sp, #16]
    c9e0:	str	x0, [sp, #40]
    c9e4:	str	x1, [sp, #32]
    c9e8:	ldr	x0, [sp, #40]
    c9ec:	cmp	x0, #0x0
    c9f0:	b.eq	ca00 <scols_table_add_line@@SMARTCOLS_2.25+0x2c>  // b.none
    c9f4:	ldr	x0, [sp, #32]
    c9f8:	cmp	x0, #0x0
    c9fc:	b.ne	ca08 <scols_table_add_line@@SMARTCOLS_2.25+0x34>  // b.any
    ca00:	mov	w0, #0xffffffea            	// #-22
    ca04:	b	cb0c <scols_table_add_line@@SMARTCOLS_2.25+0x138>
    ca08:	ldr	x0, [sp, #32]
    ca0c:	add	x0, x0, #0x30
    ca10:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    ca14:	cmp	w0, #0x0
    ca18:	b.ne	ca24 <scols_table_add_line@@SMARTCOLS_2.25+0x50>  // b.any
    ca1c:	mov	w0, #0xffffffea            	// #-22
    ca20:	b	cb0c <scols_table_add_line@@SMARTCOLS_2.25+0x138>
    ca24:	ldr	x0, [sp, #40]
    ca28:	ldr	x1, [x0, #16]
    ca2c:	ldr	x0, [sp, #32]
    ca30:	ldr	x0, [x0, #40]
    ca34:	cmp	x1, x0
    ca38:	b.ls	ca68 <scols_table_add_line@@SMARTCOLS_2.25+0x94>  // b.plast
    ca3c:	ldr	x0, [sp, #40]
    ca40:	ldr	x0, [x0, #16]
    ca44:	mov	x1, x0
    ca48:	ldr	x0, [sp, #32]
    ca4c:	bl	7820 <scols_line_alloc_cells@plt>
    ca50:	str	w0, [sp, #60]
    ca54:	ldr	w0, [sp, #60]
    ca58:	cmp	w0, #0x0
    ca5c:	b.eq	ca68 <scols_table_add_line@@SMARTCOLS_2.25+0x94>  // b.none
    ca60:	ldr	w0, [sp, #60]
    ca64:	b	cb0c <scols_table_add_line@@SMARTCOLS_2.25+0x138>
    ca68:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    ca6c:	ldr	x0, [x0, #4024]
    ca70:	ldr	w0, [x0]
    ca74:	and	w0, w0, #0x10
    ca78:	cmp	w0, #0x0
    ca7c:	b.eq	cac8 <scols_table_add_line@@SMARTCOLS_2.25+0xf4>  // b.none
    ca80:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    ca84:	ldr	x0, [x0, #4016]
    ca88:	ldr	x19, [x0]
    ca8c:	bl	7870 <getpid@plt>
    ca90:	mov	w1, w0
    ca94:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ca98:	add	x4, x0, #0x5e8
    ca9c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    caa0:	add	x3, x0, #0x5b0
    caa4:	mov	w2, w1
    caa8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    caac:	add	x1, x0, #0x5c0
    cab0:	mov	x0, x19
    cab4:	bl	8380 <fprintf@plt>
    cab8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cabc:	add	x1, x0, #0x6d8
    cac0:	ldr	x0, [sp, #40]
    cac4:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    cac8:	ldr	x0, [sp, #32]
    cacc:	add	x2, x0, #0x30
    cad0:	ldr	x0, [sp, #40]
    cad4:	add	x0, x0, #0x70
    cad8:	mov	x1, x0
    cadc:	mov	x0, x2
    cae0:	bl	b104 <scols_copy_line@@SMARTCOLS_2.25+0x220>
    cae4:	ldr	x0, [sp, #40]
    cae8:	ldr	x0, [x0, #32]
    caec:	add	x2, x0, #0x1
    caf0:	ldr	x1, [sp, #40]
    caf4:	str	x2, [x1, #32]
    caf8:	ldr	x1, [sp, #32]
    cafc:	str	x0, [x1, #8]
    cb00:	ldr	x0, [sp, #32]
    cb04:	bl	7e90 <scols_ref_line@plt>
    cb08:	mov	w0, #0x0                   	// #0
    cb0c:	ldr	x19, [sp, #16]
    cb10:	ldp	x29, x30, [sp], #64
    cb14:	ret

000000000000cb18 <scols_table_remove_line@@SMARTCOLS_2.25>:
    cb18:	stp	x29, x30, [sp, #-48]!
    cb1c:	mov	x29, sp
    cb20:	str	x19, [sp, #16]
    cb24:	str	x0, [sp, #40]
    cb28:	str	x1, [sp, #32]
    cb2c:	ldr	x0, [sp, #40]
    cb30:	cmp	x0, #0x0
    cb34:	b.eq	cb44 <scols_table_remove_line@@SMARTCOLS_2.25+0x2c>  // b.none
    cb38:	ldr	x0, [sp, #32]
    cb3c:	cmp	x0, #0x0
    cb40:	b.ne	cb4c <scols_table_remove_line@@SMARTCOLS_2.25+0x34>  // b.any
    cb44:	mov	w0, #0xffffffea            	// #-22
    cb48:	b	cbd8 <scols_table_remove_line@@SMARTCOLS_2.25+0xc0>
    cb4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    cb50:	ldr	x0, [x0, #4024]
    cb54:	ldr	w0, [x0]
    cb58:	and	w0, w0, #0x10
    cb5c:	cmp	w0, #0x0
    cb60:	b.eq	cbac <scols_table_remove_line@@SMARTCOLS_2.25+0x94>  // b.none
    cb64:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    cb68:	ldr	x0, [x0, #4016]
    cb6c:	ldr	x19, [x0]
    cb70:	bl	7870 <getpid@plt>
    cb74:	mov	w1, w0
    cb78:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cb7c:	add	x4, x0, #0x5e8
    cb80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cb84:	add	x3, x0, #0x5b0
    cb88:	mov	w2, w1
    cb8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cb90:	add	x1, x0, #0x5c0
    cb94:	mov	x0, x19
    cb98:	bl	8380 <fprintf@plt>
    cb9c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cba0:	add	x1, x0, #0x6e8
    cba4:	ldr	x0, [sp, #40]
    cba8:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    cbac:	ldr	x0, [sp, #32]
    cbb0:	add	x0, x0, #0x30
    cbb4:	bl	b168 <scols_copy_line@@SMARTCOLS_2.25+0x284>
    cbb8:	ldr	x0, [sp, #40]
    cbbc:	ldr	x0, [x0, #32]
    cbc0:	sub	x1, x0, #0x1
    cbc4:	ldr	x0, [sp, #40]
    cbc8:	str	x1, [x0, #32]
    cbcc:	ldr	x0, [sp, #32]
    cbd0:	bl	7ae0 <scols_unref_line@plt>
    cbd4:	mov	w0, #0x0                   	// #0
    cbd8:	ldr	x19, [sp, #16]
    cbdc:	ldp	x29, x30, [sp], #48
    cbe0:	ret

000000000000cbe4 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    cbe4:	stp	x29, x30, [sp, #-64]!
    cbe8:	mov	x29, sp
    cbec:	str	x19, [sp, #16]
    cbf0:	str	x0, [sp, #40]
    cbf4:	ldr	x0, [sp, #40]
    cbf8:	cmp	x0, #0x0
    cbfc:	b.eq	ccc0 <scols_table_remove_lines@@SMARTCOLS_2.25+0xdc>  // b.none
    cc00:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    cc04:	ldr	x0, [x0, #4024]
    cc08:	ldr	w0, [x0]
    cc0c:	and	w0, w0, #0x10
    cc10:	cmp	w0, #0x0
    cc14:	b.eq	cca8 <scols_table_remove_lines@@SMARTCOLS_2.25+0xc4>  // b.none
    cc18:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    cc1c:	ldr	x0, [x0, #4016]
    cc20:	ldr	x19, [x0]
    cc24:	bl	7870 <getpid@plt>
    cc28:	mov	w1, w0
    cc2c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cc30:	add	x4, x0, #0x5e8
    cc34:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cc38:	add	x3, x0, #0x5b0
    cc3c:	mov	w2, w1
    cc40:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cc44:	add	x1, x0, #0x5c0
    cc48:	mov	x0, x19
    cc4c:	bl	8380 <fprintf@plt>
    cc50:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cc54:	add	x1, x0, #0x6f8
    cc58:	ldr	x0, [sp, #40]
    cc5c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    cc60:	b	cca8 <scols_table_remove_lines@@SMARTCOLS_2.25+0xc4>
    cc64:	ldr	x0, [sp, #40]
    cc68:	ldr	x0, [x0, #112]
    cc6c:	str	x0, [sp, #56]
    cc70:	ldr	x0, [sp, #56]
    cc74:	sub	x0, x0, #0x30
    cc78:	str	x0, [sp, #48]
    cc7c:	ldr	x0, [sp, #48]
    cc80:	ldr	x0, [x0, #112]
    cc84:	cmp	x0, #0x0
    cc88:	b.eq	cc9c <scols_table_remove_lines@@SMARTCOLS_2.25+0xb8>  // b.none
    cc8c:	ldr	x0, [sp, #48]
    cc90:	ldr	x0, [x0, #112]
    cc94:	ldr	x1, [sp, #48]
    cc98:	bl	7f10 <scols_line_remove_child@plt>
    cc9c:	ldr	x1, [sp, #48]
    cca0:	ldr	x0, [sp, #40]
    cca4:	bl	74c0 <scols_table_remove_line@plt>
    cca8:	ldr	x0, [sp, #40]
    ccac:	add	x0, x0, #0x70
    ccb0:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    ccb4:	cmp	w0, #0x0
    ccb8:	b.eq	cc64 <scols_table_remove_lines@@SMARTCOLS_2.25+0x80>  // b.none
    ccbc:	b	ccc4 <scols_table_remove_lines@@SMARTCOLS_2.25+0xe0>
    ccc0:	nop
    ccc4:	ldr	x19, [sp, #16]
    ccc8:	ldp	x29, x30, [sp], #64
    cccc:	ret

000000000000ccd0 <scols_table_next_line@@SMARTCOLS_2.25>:
    ccd0:	sub	sp, sp, #0x30
    ccd4:	str	x0, [sp, #24]
    ccd8:	str	x1, [sp, #16]
    ccdc:	str	x2, [sp, #8]
    cce0:	mov	w0, #0x1                   	// #1
    cce4:	str	w0, [sp, #44]
    cce8:	ldr	x0, [sp, #24]
    ccec:	cmp	x0, #0x0
    ccf0:	b.eq	cd0c <scols_table_next_line@@SMARTCOLS_2.25+0x3c>  // b.none
    ccf4:	ldr	x0, [sp, #16]
    ccf8:	cmp	x0, #0x0
    ccfc:	b.eq	cd0c <scols_table_next_line@@SMARTCOLS_2.25+0x3c>  // b.none
    cd00:	ldr	x0, [sp, #8]
    cd04:	cmp	x0, #0x0
    cd08:	b.ne	cd14 <scols_table_next_line@@SMARTCOLS_2.25+0x44>  // b.any
    cd0c:	mov	w0, #0xffffffea            	// #-22
    cd10:	b	cdd8 <scols_table_next_line@@SMARTCOLS_2.25+0x108>
    cd14:	ldr	x0, [sp, #8]
    cd18:	str	xzr, [x0]
    cd1c:	ldr	x0, [sp, #16]
    cd20:	ldr	x0, [x0, #8]
    cd24:	cmp	x0, #0x0
    cd28:	b.ne	cd68 <scols_table_next_line@@SMARTCOLS_2.25+0x98>  // b.any
    cd2c:	ldr	x0, [sp, #16]
    cd30:	ldr	w0, [x0, #16]
    cd34:	cmp	w0, #0x0
    cd38:	b.ne	cd48 <scols_table_next_line@@SMARTCOLS_2.25+0x78>  // b.any
    cd3c:	ldr	x0, [sp, #24]
    cd40:	ldr	x0, [x0, #112]
    cd44:	b	cd50 <scols_table_next_line@@SMARTCOLS_2.25+0x80>
    cd48:	ldr	x0, [sp, #24]
    cd4c:	ldr	x0, [x0, #120]
    cd50:	ldr	x1, [sp, #16]
    cd54:	str	x0, [x1]
    cd58:	ldr	x0, [sp, #24]
    cd5c:	add	x1, x0, #0x70
    cd60:	ldr	x0, [sp, #16]
    cd64:	str	x1, [x0, #8]
    cd68:	ldr	x0, [sp, #16]
    cd6c:	ldr	x1, [x0]
    cd70:	ldr	x0, [sp, #16]
    cd74:	ldr	x0, [x0, #8]
    cd78:	cmp	x1, x0
    cd7c:	b.eq	cdd4 <scols_table_next_line@@SMARTCOLS_2.25+0x104>  // b.none
    cd80:	ldr	x0, [sp, #16]
    cd84:	ldr	x0, [x0]
    cd88:	str	x0, [sp, #32]
    cd8c:	ldr	x0, [sp, #32]
    cd90:	sub	x1, x0, #0x30
    cd94:	ldr	x0, [sp, #8]
    cd98:	str	x1, [x0]
    cd9c:	ldr	x0, [sp, #16]
    cda0:	ldr	w0, [x0, #16]
    cda4:	cmp	w0, #0x0
    cda8:	b.ne	cdbc <scols_table_next_line@@SMARTCOLS_2.25+0xec>  // b.any
    cdac:	ldr	x0, [sp, #16]
    cdb0:	ldr	x0, [x0]
    cdb4:	ldr	x0, [x0]
    cdb8:	b	cdc8 <scols_table_next_line@@SMARTCOLS_2.25+0xf8>
    cdbc:	ldr	x0, [sp, #16]
    cdc0:	ldr	x0, [x0]
    cdc4:	ldr	x0, [x0, #8]
    cdc8:	ldr	x1, [sp, #16]
    cdcc:	str	x0, [x1]
    cdd0:	str	wzr, [sp, #44]
    cdd4:	ldr	w0, [sp, #44]
    cdd8:	add	sp, sp, #0x30
    cddc:	ret

000000000000cde0 <scols_table_new_line@@SMARTCOLS_2.25>:
    cde0:	stp	x29, x30, [sp, #-48]!
    cde4:	mov	x29, sp
    cde8:	str	x0, [sp, #24]
    cdec:	str	x1, [sp, #16]
    cdf0:	ldr	x0, [sp, #24]
    cdf4:	cmp	x0, #0x0
    cdf8:	b.ne	ce04 <scols_table_new_line@@SMARTCOLS_2.25+0x24>  // b.any
    cdfc:	mov	x0, #0x0                   	// #0
    ce00:	b	ce6c <scols_table_new_line@@SMARTCOLS_2.25+0x8c>
    ce04:	bl	7660 <scols_new_line@plt>
    ce08:	str	x0, [sp, #40]
    ce0c:	ldr	x0, [sp, #40]
    ce10:	cmp	x0, #0x0
    ce14:	b.ne	ce20 <scols_table_new_line@@SMARTCOLS_2.25+0x40>  // b.any
    ce18:	mov	x0, #0x0                   	// #0
    ce1c:	b	ce6c <scols_table_new_line@@SMARTCOLS_2.25+0x8c>
    ce20:	ldr	x1, [sp, #40]
    ce24:	ldr	x0, [sp, #24]
    ce28:	bl	81d0 <scols_table_add_line@plt>
    ce2c:	cmp	w0, #0x0
    ce30:	b.ne	ce5c <scols_table_new_line@@SMARTCOLS_2.25+0x7c>  // b.any
    ce34:	ldr	x0, [sp, #16]
    ce38:	cmp	x0, #0x0
    ce3c:	b.eq	ce4c <scols_table_new_line@@SMARTCOLS_2.25+0x6c>  // b.none
    ce40:	ldr	x1, [sp, #40]
    ce44:	ldr	x0, [sp, #16]
    ce48:	bl	8060 <scols_line_add_child@plt>
    ce4c:	ldr	x0, [sp, #40]
    ce50:	bl	7ae0 <scols_unref_line@plt>
    ce54:	ldr	x0, [sp, #40]
    ce58:	b	ce6c <scols_table_new_line@@SMARTCOLS_2.25+0x8c>
    ce5c:	nop
    ce60:	ldr	x0, [sp, #40]
    ce64:	bl	7ae0 <scols_unref_line@plt>
    ce68:	mov	x0, #0x0                   	// #0
    ce6c:	ldp	x29, x30, [sp], #48
    ce70:	ret

000000000000ce74 <scols_table_get_line@@SMARTCOLS_2.25>:
    ce74:	stp	x29, x30, [sp, #-64]!
    ce78:	mov	x29, sp
    ce7c:	str	x0, [sp, #24]
    ce80:	str	x1, [sp, #16]
    ce84:	ldr	x0, [sp, #24]
    ce88:	cmp	x0, #0x0
    ce8c:	b.ne	ce98 <scols_table_get_line@@SMARTCOLS_2.25+0x24>  // b.any
    ce90:	mov	x0, #0x0                   	// #0
    ce94:	b	cf04 <scols_table_get_line@@SMARTCOLS_2.25+0x90>
    ce98:	ldr	x0, [sp, #24]
    ce9c:	ldr	x0, [x0, #32]
    cea0:	ldr	x1, [sp, #16]
    cea4:	cmp	x1, x0
    cea8:	b.cc	ceb4 <scols_table_get_line@@SMARTCOLS_2.25+0x40>  // b.lo, b.ul, b.last
    ceac:	mov	x0, #0x0                   	// #0
    ceb0:	b	cf04 <scols_table_get_line@@SMARTCOLS_2.25+0x90>
    ceb4:	add	x0, sp, #0x28
    ceb8:	mov	w1, #0x0                   	// #0
    cebc:	bl	75f0 <scols_reset_iter@plt>
    cec0:	b	cee0 <scols_table_get_line@@SMARTCOLS_2.25+0x6c>
    cec4:	ldr	x0, [sp, #32]
    cec8:	ldr	x0, [x0, #8]
    cecc:	ldr	x1, [sp, #16]
    ced0:	cmp	x1, x0
    ced4:	b.ne	cee0 <scols_table_get_line@@SMARTCOLS_2.25+0x6c>  // b.any
    ced8:	ldr	x0, [sp, #32]
    cedc:	b	cf04 <scols_table_get_line@@SMARTCOLS_2.25+0x90>
    cee0:	add	x1, sp, #0x20
    cee4:	add	x0, sp, #0x28
    cee8:	mov	x2, x1
    ceec:	mov	x1, x0
    cef0:	ldr	x0, [sp, #24]
    cef4:	bl	7fa0 <scols_table_next_line@plt>
    cef8:	cmp	w0, #0x0
    cefc:	b.eq	cec4 <scols_table_get_line@@SMARTCOLS_2.25+0x50>  // b.none
    cf00:	mov	x0, #0x0                   	// #0
    cf04:	ldp	x29, x30, [sp], #64
    cf08:	ret

000000000000cf0c <scols_copy_table@@SMARTCOLS_2.25>:
    cf0c:	stp	x29, x30, [sp, #-112]!
    cf10:	mov	x29, sp
    cf14:	str	x19, [sp, #16]
    cf18:	str	x0, [sp, #40]
    cf1c:	ldr	x0, [sp, #40]
    cf20:	cmp	x0, #0x0
    cf24:	b.ne	cf30 <scols_copy_table@@SMARTCOLS_2.25+0x24>  // b.any
    cf28:	mov	x0, #0x0                   	// #0
    cf2c:	b	d150 <scols_copy_table@@SMARTCOLS_2.25+0x244>
    cf30:	bl	7b60 <scols_new_table@plt>
    cf34:	str	x0, [sp, #104]
    cf38:	ldr	x0, [sp, #104]
    cf3c:	cmp	x0, #0x0
    cf40:	b.ne	cf4c <scols_copy_table@@SMARTCOLS_2.25+0x40>  // b.any
    cf44:	mov	x0, #0x0                   	// #0
    cf48:	b	d150 <scols_copy_table@@SMARTCOLS_2.25+0x244>
    cf4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    cf50:	ldr	x0, [x0, #4024]
    cf54:	ldr	w0, [x0]
    cf58:	and	w0, w0, #0x10
    cf5c:	cmp	w0, #0x0
    cf60:	b.eq	cfac <scols_copy_table@@SMARTCOLS_2.25+0xa0>  // b.none
    cf64:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    cf68:	ldr	x0, [x0, #4016]
    cf6c:	ldr	x19, [x0]
    cf70:	bl	7870 <getpid@plt>
    cf74:	mov	w1, w0
    cf78:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cf7c:	add	x4, x0, #0x5e8
    cf80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cf84:	add	x3, x0, #0x5b0
    cf88:	mov	w2, w1
    cf8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cf90:	add	x1, x0, #0x5c0
    cf94:	mov	x0, x19
    cf98:	bl	8380 <fprintf@plt>
    cf9c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    cfa0:	add	x1, x0, #0x710
    cfa4:	ldr	x0, [sp, #40]
    cfa8:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    cfac:	ldr	x0, [sp, #40]
    cfb0:	ldr	x0, [x0, #176]
    cfb4:	cmp	x0, #0x0
    cfb8:	b.eq	cfd0 <scols_copy_table@@SMARTCOLS_2.25+0xc4>  // b.none
    cfbc:	ldr	x0, [sp, #40]
    cfc0:	ldr	x0, [x0, #176]
    cfc4:	mov	x1, x0
    cfc8:	ldr	x0, [sp, #104]
    cfcc:	bl	7c90 <scols_table_set_symbols@plt>
    cfd0:	add	x0, sp, #0x30
    cfd4:	mov	w1, #0x0                   	// #0
    cfd8:	bl	75f0 <scols_reset_iter@plt>
    cfdc:	b	d018 <scols_copy_table@@SMARTCOLS_2.25+0x10c>
    cfe0:	ldr	x0, [sp, #72]
    cfe4:	bl	7f90 <scols_copy_column@plt>
    cfe8:	str	x0, [sp, #72]
    cfec:	ldr	x0, [sp, #72]
    cff0:	cmp	x0, #0x0
    cff4:	b.eq	d120 <scols_copy_table@@SMARTCOLS_2.25+0x214>  // b.none
    cff8:	ldr	x0, [sp, #72]
    cffc:	mov	x1, x0
    d000:	ldr	x0, [sp, #104]
    d004:	bl	7620 <scols_table_add_column@plt>
    d008:	cmp	w0, #0x0
    d00c:	b.ne	d128 <scols_copy_table@@SMARTCOLS_2.25+0x21c>  // b.any
    d010:	ldr	x0, [sp, #72]
    d014:	bl	82f0 <scols_unref_column@plt>
    d018:	add	x1, sp, #0x48
    d01c:	add	x0, sp, #0x30
    d020:	mov	x2, x1
    d024:	mov	x1, x0
    d028:	ldr	x0, [sp, #40]
    d02c:	bl	80e0 <scols_table_next_column@plt>
    d030:	cmp	w0, #0x0
    d034:	b.eq	cfe0 <scols_copy_table@@SMARTCOLS_2.25+0xd4>  // b.none
    d038:	add	x0, sp, #0x30
    d03c:	mov	w1, #0x0                   	// #0
    d040:	bl	75f0 <scols_reset_iter@plt>
    d044:	b	d0c0 <scols_copy_table@@SMARTCOLS_2.25+0x1b4>
    d048:	ldr	x0, [sp, #80]
    d04c:	bl	7930 <scols_copy_line@plt>
    d050:	str	x0, [sp, #96]
    d054:	ldr	x0, [sp, #96]
    d058:	cmp	x0, #0x0
    d05c:	b.eq	d130 <scols_copy_table@@SMARTCOLS_2.25+0x224>  // b.none
    d060:	ldr	x1, [sp, #96]
    d064:	ldr	x0, [sp, #104]
    d068:	bl	81d0 <scols_table_add_line@plt>
    d06c:	cmp	w0, #0x0
    d070:	b.ne	d138 <scols_copy_table@@SMARTCOLS_2.25+0x22c>  // b.any
    d074:	ldr	x0, [sp, #80]
    d078:	ldr	x0, [x0, #112]
    d07c:	cmp	x0, #0x0
    d080:	b.eq	d0b8 <scols_copy_table@@SMARTCOLS_2.25+0x1ac>  // b.none
    d084:	ldr	x0, [sp, #80]
    d088:	ldr	x0, [x0, #112]
    d08c:	ldr	x0, [x0, #8]
    d090:	mov	x1, x0
    d094:	ldr	x0, [sp, #104]
    d098:	bl	7970 <scols_table_get_line@plt>
    d09c:	str	x0, [sp, #88]
    d0a0:	ldr	x0, [sp, #88]
    d0a4:	cmp	x0, #0x0
    d0a8:	b.eq	d0b8 <scols_copy_table@@SMARTCOLS_2.25+0x1ac>  // b.none
    d0ac:	ldr	x1, [sp, #96]
    d0b0:	ldr	x0, [sp, #88]
    d0b4:	bl	8060 <scols_line_add_child@plt>
    d0b8:	ldr	x0, [sp, #96]
    d0bc:	bl	7ae0 <scols_unref_line@plt>
    d0c0:	add	x1, sp, #0x50
    d0c4:	add	x0, sp, #0x30
    d0c8:	mov	x2, x1
    d0cc:	mov	x1, x0
    d0d0:	ldr	x0, [sp, #40]
    d0d4:	bl	7fa0 <scols_table_next_line@plt>
    d0d8:	cmp	w0, #0x0
    d0dc:	b.eq	d048 <scols_copy_table@@SMARTCOLS_2.25+0x13c>  // b.none
    d0e0:	ldr	x0, [sp, #40]
    d0e4:	ldr	x0, [x0, #80]
    d0e8:	mov	x1, x0
    d0ec:	ldr	x0, [sp, #104]
    d0f0:	bl	7fc0 <scols_table_set_column_separator@plt>
    d0f4:	cmp	w0, #0x0
    d0f8:	b.ne	d140 <scols_copy_table@@SMARTCOLS_2.25+0x234>  // b.any
    d0fc:	ldr	x0, [sp, #40]
    d100:	ldr	x0, [x0, #88]
    d104:	mov	x1, x0
    d108:	ldr	x0, [sp, #104]
    d10c:	bl	8130 <scols_table_set_line_separator@plt>
    d110:	cmp	w0, #0x0
    d114:	b.ne	d140 <scols_copy_table@@SMARTCOLS_2.25+0x234>  // b.any
    d118:	ldr	x0, [sp, #104]
    d11c:	b	d150 <scols_copy_table@@SMARTCOLS_2.25+0x244>
    d120:	nop
    d124:	b	d144 <scols_copy_table@@SMARTCOLS_2.25+0x238>
    d128:	nop
    d12c:	b	d144 <scols_copy_table@@SMARTCOLS_2.25+0x238>
    d130:	nop
    d134:	b	d144 <scols_copy_table@@SMARTCOLS_2.25+0x238>
    d138:	nop
    d13c:	b	d144 <scols_copy_table@@SMARTCOLS_2.25+0x238>
    d140:	nop
    d144:	ldr	x0, [sp, #104]
    d148:	bl	7fb0 <scols_unref_table@plt>
    d14c:	mov	x0, #0x0                   	// #0
    d150:	ldr	x19, [sp, #16]
    d154:	ldp	x29, x30, [sp], #112
    d158:	ret

000000000000d15c <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    d15c:	stp	x29, x30, [sp, #-64]!
    d160:	mov	x29, sp
    d164:	str	x19, [sp, #16]
    d168:	str	x0, [sp, #40]
    d16c:	ldr	x0, [sp, #40]
    d170:	cmp	x0, #0x0
    d174:	b.ne	d180 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x24>  // b.any
    d178:	mov	w0, #0xffffffea            	// #-22
    d17c:	b	d3b0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x254>
    d180:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d184:	ldr	x0, [x0, #4024]
    d188:	ldr	w0, [x0]
    d18c:	and	w0, w0, #0x10
    d190:	cmp	w0, #0x0
    d194:	b.eq	d1e0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x84>  // b.none
    d198:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d19c:	ldr	x0, [x0, #4016]
    d1a0:	ldr	x19, [x0]
    d1a4:	bl	7870 <getpid@plt>
    d1a8:	mov	w1, w0
    d1ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d1b0:	add	x4, x0, #0x5e8
    d1b4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d1b8:	add	x3, x0, #0x5b0
    d1bc:	mov	w2, w1
    d1c0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d1c4:	add	x1, x0, #0x5c0
    d1c8:	mov	x0, x19
    d1cc:	bl	8380 <fprintf@plt>
    d1d0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d1d4:	add	x1, x0, #0x718
    d1d8:	ldr	x0, [sp, #40]
    d1dc:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d1e0:	bl	7db0 <scols_new_symbols@plt>
    d1e4:	str	x0, [sp, #56]
    d1e8:	ldr	x0, [sp, #56]
    d1ec:	cmp	x0, #0x0
    d1f0:	b.ne	d1fc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xa0>  // b.any
    d1f4:	mov	w0, #0xfffffff4            	// #-12
    d1f8:	b	d3b0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x254>
    d1fc:	ldr	x0, [sp, #40]
    d200:	bl	7840 <scols_table_is_ascii@plt>
    d204:	cmp	w0, #0x0
    d208:	b.ne	d2d4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x178>  // b.any
    d20c:	mov	w0, #0xe                   	// #14
    d210:	bl	7880 <nl_langinfo@plt>
    d214:	mov	x2, x0
    d218:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d21c:	add	x1, x0, #0x730
    d220:	mov	x0, x2
    d224:	bl	7d20 <strcmp@plt>
    d228:	cmp	w0, #0x0
    d22c:	b.ne	d2d4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x178>  // b.any
    d230:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d234:	add	x1, x0, #0x738
    d238:	ldr	x0, [sp, #56]
    d23c:	bl	7490 <scols_symbols_set_branch@plt>
    d240:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d244:	add	x1, x0, #0x740
    d248:	ldr	x0, [sp, #56]
    d24c:	bl	82e0 <scols_symbols_set_vertical@plt>
    d250:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d254:	add	x1, x0, #0x748
    d258:	ldr	x0, [sp, #56]
    d25c:	bl	8050 <scols_symbols_set_right@plt>
    d260:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d264:	add	x1, x0, #0x750
    d268:	ldr	x0, [sp, #56]
    d26c:	bl	7830 <scols_symbols_set_group_horizontal@plt>
    d270:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d274:	add	x1, x0, #0x758
    d278:	ldr	x0, [sp, #56]
    d27c:	bl	78d0 <scols_symbols_set_group_vertical@plt>
    d280:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d284:	add	x1, x0, #0x760
    d288:	ldr	x0, [sp, #56]
    d28c:	bl	8280 <scols_symbols_set_group_first_member@plt>
    d290:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d294:	add	x1, x0, #0x770
    d298:	ldr	x0, [sp, #56]
    d29c:	bl	7e60 <scols_symbols_set_group_last_member@plt>
    d2a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d2a4:	add	x1, x0, #0x780
    d2a8:	ldr	x0, [sp, #56]
    d2ac:	bl	7c40 <scols_symbols_set_group_middle_member@plt>
    d2b0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d2b4:	add	x1, x0, #0x790
    d2b8:	ldr	x0, [sp, #56]
    d2bc:	bl	8070 <scols_symbols_set_group_last_child@plt>
    d2c0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d2c4:	add	x1, x0, #0x798
    d2c8:	ldr	x0, [sp, #56]
    d2cc:	bl	7ba0 <scols_symbols_set_group_middle_child@plt>
    d2d0:	b	d374 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x218>
    d2d4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d2d8:	add	x1, x0, #0x7a0
    d2dc:	ldr	x0, [sp, #56]
    d2e0:	bl	7490 <scols_symbols_set_branch@plt>
    d2e4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d2e8:	add	x1, x0, #0x7a8
    d2ec:	ldr	x0, [sp, #56]
    d2f0:	bl	82e0 <scols_symbols_set_vertical@plt>
    d2f4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d2f8:	add	x1, x0, #0x7b0
    d2fc:	ldr	x0, [sp, #56]
    d300:	bl	8050 <scols_symbols_set_right@plt>
    d304:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d308:	add	x1, x0, #0x7b8
    d30c:	ldr	x0, [sp, #56]
    d310:	bl	7830 <scols_symbols_set_group_horizontal@plt>
    d314:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d318:	add	x1, x0, #0x7c0
    d31c:	ldr	x0, [sp, #56]
    d320:	bl	78d0 <scols_symbols_set_group_vertical@plt>
    d324:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d328:	add	x1, x0, #0x7c8
    d32c:	ldr	x0, [sp, #56]
    d330:	bl	8280 <scols_symbols_set_group_first_member@plt>
    d334:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d338:	add	x1, x0, #0x7d0
    d33c:	ldr	x0, [sp, #56]
    d340:	bl	7e60 <scols_symbols_set_group_last_member@plt>
    d344:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d348:	add	x1, x0, #0x7d8
    d34c:	ldr	x0, [sp, #56]
    d350:	bl	7c40 <scols_symbols_set_group_middle_member@plt>
    d354:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d358:	add	x1, x0, #0x7b0
    d35c:	ldr	x0, [sp, #56]
    d360:	bl	8070 <scols_symbols_set_group_last_child@plt>
    d364:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d368:	add	x1, x0, #0x7a0
    d36c:	ldr	x0, [sp, #56]
    d370:	bl	7ba0 <scols_symbols_set_group_middle_child@plt>
    d374:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d378:	add	x1, x0, #0x7e0
    d37c:	ldr	x0, [sp, #56]
    d380:	bl	7e10 <scols_symbols_set_title_padding@plt>
    d384:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d388:	add	x1, x0, #0x7e0
    d38c:	ldr	x0, [sp, #56]
    d390:	bl	80b0 <scols_symbols_set_cell_padding@plt>
    d394:	ldr	x1, [sp, #56]
    d398:	ldr	x0, [sp, #40]
    d39c:	bl	7c90 <scols_table_set_symbols@plt>
    d3a0:	str	w0, [sp, #52]
    d3a4:	ldr	x0, [sp, #56]
    d3a8:	bl	7560 <scols_unref_symbols@plt>
    d3ac:	ldr	w0, [sp, #52]
    d3b0:	ldr	x19, [sp, #16]
    d3b4:	ldp	x29, x30, [sp], #64
    d3b8:	ret

000000000000d3bc <scols_table_set_symbols@@SMARTCOLS_2.25>:
    d3bc:	stp	x29, x30, [sp, #-48]!
    d3c0:	mov	x29, sp
    d3c4:	str	x19, [sp, #16]
    d3c8:	str	x0, [sp, #40]
    d3cc:	str	x1, [sp, #32]
    d3d0:	ldr	x0, [sp, #40]
    d3d4:	cmp	x0, #0x0
    d3d8:	b.ne	d3e4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x28>  // b.any
    d3dc:	mov	w0, #0xffffffea            	// #-22
    d3e0:	b	d4ec <scols_table_set_symbols@@SMARTCOLS_2.25+0x130>
    d3e4:	ldr	x0, [sp, #40]
    d3e8:	ldr	x0, [x0, #176]
    d3ec:	cmp	x0, #0x0
    d3f0:	b.eq	d468 <scols_table_set_symbols@@SMARTCOLS_2.25+0xac>  // b.none
    d3f4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d3f8:	ldr	x0, [x0, #4024]
    d3fc:	ldr	w0, [x0]
    d400:	and	w0, w0, #0x10
    d404:	cmp	w0, #0x0
    d408:	b.eq	d454 <scols_table_set_symbols@@SMARTCOLS_2.25+0x98>  // b.none
    d40c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d410:	ldr	x0, [x0, #4016]
    d414:	ldr	x19, [x0]
    d418:	bl	7870 <getpid@plt>
    d41c:	mov	w1, w0
    d420:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d424:	add	x4, x0, #0x5e8
    d428:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d42c:	add	x3, x0, #0x5b0
    d430:	mov	w2, w1
    d434:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d438:	add	x1, x0, #0x5c0
    d43c:	mov	x0, x19
    d440:	bl	8380 <fprintf@plt>
    d444:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d448:	add	x1, x0, #0x7e8
    d44c:	ldr	x0, [sp, #40]
    d450:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d454:	ldr	x0, [sp, #40]
    d458:	ldr	x0, [x0, #176]
    d45c:	bl	7560 <scols_unref_symbols@plt>
    d460:	ldr	x0, [sp, #40]
    d464:	str	xzr, [x0, #176]
    d468:	ldr	x0, [sp, #32]
    d46c:	cmp	x0, #0x0
    d470:	b.eq	d4e8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x12c>  // b.none
    d474:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d478:	ldr	x0, [x0, #4024]
    d47c:	ldr	w0, [x0]
    d480:	and	w0, w0, #0x10
    d484:	cmp	w0, #0x0
    d488:	b.eq	d4d4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x118>  // b.none
    d48c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d490:	ldr	x0, [x0, #4016]
    d494:	ldr	x19, [x0]
    d498:	bl	7870 <getpid@plt>
    d49c:	mov	w1, w0
    d4a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d4a4:	add	x4, x0, #0x5e8
    d4a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d4ac:	add	x3, x0, #0x5b0
    d4b0:	mov	w2, w1
    d4b4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d4b8:	add	x1, x0, #0x5c0
    d4bc:	mov	x0, x19
    d4c0:	bl	8380 <fprintf@plt>
    d4c4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d4c8:	add	x1, x0, #0x808
    d4cc:	ldr	x0, [sp, #40]
    d4d0:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d4d4:	ldr	x0, [sp, #40]
    d4d8:	ldr	x1, [sp, #32]
    d4dc:	str	x1, [x0, #176]
    d4e0:	ldr	x0, [sp, #32]
    d4e4:	bl	78f0 <scols_ref_symbols@plt>
    d4e8:	mov	w0, #0x0                   	// #0
    d4ec:	ldr	x19, [sp, #16]
    d4f0:	ldp	x29, x30, [sp], #48
    d4f4:	ret

000000000000d4f8 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    d4f8:	sub	sp, sp, #0x10
    d4fc:	str	x0, [sp, #8]
    d500:	ldr	x0, [sp, #8]
    d504:	ldr	x0, [x0, #176]
    d508:	add	sp, sp, #0x10
    d50c:	ret

000000000000d510 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    d510:	stp	x29, x30, [sp, #-48]!
    d514:	mov	x29, sp
    d518:	str	x19, [sp, #16]
    d51c:	str	x0, [sp, #40]
    d520:	str	w1, [sp, #36]
    d524:	ldr	x0, [sp, #40]
    d528:	cmp	x0, #0x0
    d52c:	b.ne	d538 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x28>  // b.any
    d530:	mov	w0, #0xffffffea            	// #-22
    d534:	b	d5e0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xd0>
    d538:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d53c:	ldr	x0, [x0, #4024]
    d540:	ldr	w0, [x0]
    d544:	and	w0, w0, #0x10
    d548:	cmp	w0, #0x0
    d54c:	b.eq	d5bc <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xac>  // b.none
    d550:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d554:	ldr	x0, [x0, #4016]
    d558:	ldr	x19, [x0]
    d55c:	bl	7870 <getpid@plt>
    d560:	mov	w1, w0
    d564:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d568:	add	x4, x0, #0x5e8
    d56c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d570:	add	x3, x0, #0x5b0
    d574:	mov	w2, w1
    d578:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d57c:	add	x1, x0, #0x5c0
    d580:	mov	x0, x19
    d584:	bl	8380 <fprintf@plt>
    d588:	ldr	w0, [sp, #36]
    d58c:	cmp	w0, #0x0
    d590:	b.eq	d5a0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x90>  // b.none
    d594:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d598:	add	x0, x0, #0x818
    d59c:	b	d5a8 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x98>
    d5a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d5a4:	add	x0, x0, #0x820
    d5a8:	mov	x2, x0
    d5ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d5b0:	add	x1, x0, #0x828
    d5b4:	ldr	x0, [sp, #40]
    d5b8:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d5bc:	ldr	w0, [sp, #36]
    d5c0:	cmp	w0, #0x0
    d5c4:	cset	w0, ne  // ne = any
    d5c8:	and	w2, w0, #0xff
    d5cc:	ldr	x1, [sp, #40]
    d5d0:	ldrb	w0, [x1, #249]
    d5d4:	bfi	w0, w2, #5, #1
    d5d8:	strb	w0, [x1, #249]
    d5dc:	mov	w0, #0x0                   	// #0
    d5e0:	ldr	x19, [sp, #16]
    d5e4:	ldp	x29, x30, [sp], #48
    d5e8:	ret

000000000000d5ec <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    d5ec:	sub	sp, sp, #0x10
    d5f0:	str	x0, [sp, #8]
    d5f4:	ldr	x0, [sp, #8]
    d5f8:	ldrb	w0, [x0, #249]
    d5fc:	ubfx	x0, x0, #5, #1
    d600:	and	w0, w0, #0xff
    d604:	add	sp, sp, #0x10
    d608:	ret

000000000000d60c <scols_table_enable_colors@@SMARTCOLS_2.25>:
    d60c:	stp	x29, x30, [sp, #-48]!
    d610:	mov	x29, sp
    d614:	str	x19, [sp, #16]
    d618:	str	x0, [sp, #40]
    d61c:	str	w1, [sp, #36]
    d620:	ldr	x0, [sp, #40]
    d624:	cmp	x0, #0x0
    d628:	b.ne	d634 <scols_table_enable_colors@@SMARTCOLS_2.25+0x28>  // b.any
    d62c:	mov	w0, #0xffffffea            	// #-22
    d630:	b	d6d8 <scols_table_enable_colors@@SMARTCOLS_2.25+0xcc>
    d634:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d638:	ldr	x0, [x0, #4024]
    d63c:	ldr	w0, [x0]
    d640:	and	w0, w0, #0x10
    d644:	cmp	w0, #0x0
    d648:	b.eq	d6b8 <scols_table_enable_colors@@SMARTCOLS_2.25+0xac>  // b.none
    d64c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d650:	ldr	x0, [x0, #4016]
    d654:	ldr	x19, [x0]
    d658:	bl	7870 <getpid@plt>
    d65c:	mov	w1, w0
    d660:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d664:	add	x4, x0, #0x5e8
    d668:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d66c:	add	x3, x0, #0x5b0
    d670:	mov	w2, w1
    d674:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d678:	add	x1, x0, #0x5c0
    d67c:	mov	x0, x19
    d680:	bl	8380 <fprintf@plt>
    d684:	ldr	w0, [sp, #36]
    d688:	cmp	w0, #0x0
    d68c:	b.eq	d69c <scols_table_enable_colors@@SMARTCOLS_2.25+0x90>  // b.none
    d690:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d694:	add	x0, x0, #0x818
    d698:	b	d6a4 <scols_table_enable_colors@@SMARTCOLS_2.25+0x98>
    d69c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d6a0:	add	x0, x0, #0x820
    d6a4:	mov	x2, x0
    d6a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d6ac:	add	x1, x0, #0x838
    d6b0:	ldr	x0, [sp, #40]
    d6b4:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d6b8:	ldr	w0, [sp, #36]
    d6bc:	and	w0, w0, #0x1
    d6c0:	and	w2, w0, #0xff
    d6c4:	ldr	x1, [sp, #40]
    d6c8:	ldrb	w0, [x1, #248]
    d6cc:	bfi	w0, w2, #1, #1
    d6d0:	strb	w0, [x1, #248]
    d6d4:	mov	w0, #0x0                   	// #0
    d6d8:	ldr	x19, [sp, #16]
    d6dc:	ldp	x29, x30, [sp], #48
    d6e0:	ret

000000000000d6e4 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    d6e4:	stp	x29, x30, [sp, #-48]!
    d6e8:	mov	x29, sp
    d6ec:	str	x19, [sp, #16]
    d6f0:	str	x0, [sp, #40]
    d6f4:	str	w1, [sp, #36]
    d6f8:	ldr	x0, [sp, #40]
    d6fc:	cmp	x0, #0x0
    d700:	b.ne	d70c <scols_table_enable_raw@@SMARTCOLS_2.25+0x28>  // b.any
    d704:	mov	w0, #0xffffffea            	// #-22
    d708:	b	d7c8 <scols_table_enable_raw@@SMARTCOLS_2.25+0xe4>
    d70c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d710:	ldr	x0, [x0, #4024]
    d714:	ldr	w0, [x0]
    d718:	and	w0, w0, #0x10
    d71c:	cmp	w0, #0x0
    d720:	b.eq	d790 <scols_table_enable_raw@@SMARTCOLS_2.25+0xac>  // b.none
    d724:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d728:	ldr	x0, [x0, #4016]
    d72c:	ldr	x19, [x0]
    d730:	bl	7870 <getpid@plt>
    d734:	mov	w1, w0
    d738:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d73c:	add	x4, x0, #0x5e8
    d740:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d744:	add	x3, x0, #0x5b0
    d748:	mov	w2, w1
    d74c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d750:	add	x1, x0, #0x5c0
    d754:	mov	x0, x19
    d758:	bl	8380 <fprintf@plt>
    d75c:	ldr	w0, [sp, #36]
    d760:	cmp	w0, #0x0
    d764:	b.eq	d774 <scols_table_enable_raw@@SMARTCOLS_2.25+0x90>  // b.none
    d768:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d76c:	add	x0, x0, #0x818
    d770:	b	d77c <scols_table_enable_raw@@SMARTCOLS_2.25+0x98>
    d774:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d778:	add	x0, x0, #0x820
    d77c:	mov	x2, x0
    d780:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d784:	add	x1, x0, #0x848
    d788:	ldr	x0, [sp, #40]
    d78c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d790:	ldr	w0, [sp, #36]
    d794:	cmp	w0, #0x0
    d798:	b.eq	d7ac <scols_table_enable_raw@@SMARTCOLS_2.25+0xc8>  // b.none
    d79c:	ldr	x0, [sp, #40]
    d7a0:	mov	w1, #0x1                   	// #1
    d7a4:	str	w1, [x0, #224]
    d7a8:	b	d7c4 <scols_table_enable_raw@@SMARTCOLS_2.25+0xe0>
    d7ac:	ldr	x0, [sp, #40]
    d7b0:	ldr	w0, [x0, #224]
    d7b4:	cmp	w0, #0x1
    d7b8:	b.ne	d7c4 <scols_table_enable_raw@@SMARTCOLS_2.25+0xe0>  // b.any
    d7bc:	ldr	x0, [sp, #40]
    d7c0:	str	wzr, [x0, #224]
    d7c4:	mov	w0, #0x0                   	// #0
    d7c8:	ldr	x19, [sp, #16]
    d7cc:	ldp	x29, x30, [sp], #48
    d7d0:	ret

000000000000d7d4 <scols_table_enable_json@@SMARTCOLS_2.27>:
    d7d4:	stp	x29, x30, [sp, #-48]!
    d7d8:	mov	x29, sp
    d7dc:	str	x19, [sp, #16]
    d7e0:	str	x0, [sp, #40]
    d7e4:	str	w1, [sp, #36]
    d7e8:	ldr	x0, [sp, #40]
    d7ec:	cmp	x0, #0x0
    d7f0:	b.ne	d7fc <scols_table_enable_json@@SMARTCOLS_2.27+0x28>  // b.any
    d7f4:	mov	w0, #0xffffffea            	// #-22
    d7f8:	b	d8b8 <scols_table_enable_json@@SMARTCOLS_2.27+0xe4>
    d7fc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d800:	ldr	x0, [x0, #4024]
    d804:	ldr	w0, [x0]
    d808:	and	w0, w0, #0x10
    d80c:	cmp	w0, #0x0
    d810:	b.eq	d880 <scols_table_enable_json@@SMARTCOLS_2.27+0xac>  // b.none
    d814:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d818:	ldr	x0, [x0, #4016]
    d81c:	ldr	x19, [x0]
    d820:	bl	7870 <getpid@plt>
    d824:	mov	w1, w0
    d828:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d82c:	add	x4, x0, #0x5e8
    d830:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d834:	add	x3, x0, #0x5b0
    d838:	mov	w2, w1
    d83c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d840:	add	x1, x0, #0x5c0
    d844:	mov	x0, x19
    d848:	bl	8380 <fprintf@plt>
    d84c:	ldr	w0, [sp, #36]
    d850:	cmp	w0, #0x0
    d854:	b.eq	d864 <scols_table_enable_json@@SMARTCOLS_2.27+0x90>  // b.none
    d858:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d85c:	add	x0, x0, #0x818
    d860:	b	d86c <scols_table_enable_json@@SMARTCOLS_2.27+0x98>
    d864:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d868:	add	x0, x0, #0x820
    d86c:	mov	x2, x0
    d870:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d874:	add	x1, x0, #0x850
    d878:	ldr	x0, [sp, #40]
    d87c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d880:	ldr	w0, [sp, #36]
    d884:	cmp	w0, #0x0
    d888:	b.eq	d89c <scols_table_enable_json@@SMARTCOLS_2.27+0xc8>  // b.none
    d88c:	ldr	x0, [sp, #40]
    d890:	mov	w1, #0x3                   	// #3
    d894:	str	w1, [x0, #224]
    d898:	b	d8b4 <scols_table_enable_json@@SMARTCOLS_2.27+0xe0>
    d89c:	ldr	x0, [sp, #40]
    d8a0:	ldr	w0, [x0, #224]
    d8a4:	cmp	w0, #0x3
    d8a8:	b.ne	d8b4 <scols_table_enable_json@@SMARTCOLS_2.27+0xe0>  // b.any
    d8ac:	ldr	x0, [sp, #40]
    d8b0:	str	wzr, [x0, #224]
    d8b4:	mov	w0, #0x0                   	// #0
    d8b8:	ldr	x19, [sp, #16]
    d8bc:	ldp	x29, x30, [sp], #48
    d8c0:	ret

000000000000d8c4 <scols_table_enable_export@@SMARTCOLS_2.25>:
    d8c4:	stp	x29, x30, [sp, #-48]!
    d8c8:	mov	x29, sp
    d8cc:	str	x19, [sp, #16]
    d8d0:	str	x0, [sp, #40]
    d8d4:	str	w1, [sp, #36]
    d8d8:	ldr	x0, [sp, #40]
    d8dc:	cmp	x0, #0x0
    d8e0:	b.ne	d8ec <scols_table_enable_export@@SMARTCOLS_2.25+0x28>  // b.any
    d8e4:	mov	w0, #0xffffffea            	// #-22
    d8e8:	b	d9a8 <scols_table_enable_export@@SMARTCOLS_2.25+0xe4>
    d8ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d8f0:	ldr	x0, [x0, #4024]
    d8f4:	ldr	w0, [x0]
    d8f8:	and	w0, w0, #0x10
    d8fc:	cmp	w0, #0x0
    d900:	b.eq	d970 <scols_table_enable_export@@SMARTCOLS_2.25+0xac>  // b.none
    d904:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d908:	ldr	x0, [x0, #4016]
    d90c:	ldr	x19, [x0]
    d910:	bl	7870 <getpid@plt>
    d914:	mov	w1, w0
    d918:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d91c:	add	x4, x0, #0x5e8
    d920:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d924:	add	x3, x0, #0x5b0
    d928:	mov	w2, w1
    d92c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d930:	add	x1, x0, #0x5c0
    d934:	mov	x0, x19
    d938:	bl	8380 <fprintf@plt>
    d93c:	ldr	w0, [sp, #36]
    d940:	cmp	w0, #0x0
    d944:	b.eq	d954 <scols_table_enable_export@@SMARTCOLS_2.25+0x90>  // b.none
    d948:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d94c:	add	x0, x0, #0x818
    d950:	b	d95c <scols_table_enable_export@@SMARTCOLS_2.25+0x98>
    d954:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d958:	add	x0, x0, #0x820
    d95c:	mov	x2, x0
    d960:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    d964:	add	x1, x0, #0x860
    d968:	ldr	x0, [sp, #40]
    d96c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    d970:	ldr	w0, [sp, #36]
    d974:	cmp	w0, #0x0
    d978:	b.eq	d98c <scols_table_enable_export@@SMARTCOLS_2.25+0xc8>  // b.none
    d97c:	ldr	x0, [sp, #40]
    d980:	mov	w1, #0x2                   	// #2
    d984:	str	w1, [x0, #224]
    d988:	b	d9a4 <scols_table_enable_export@@SMARTCOLS_2.25+0xe0>
    d98c:	ldr	x0, [sp, #40]
    d990:	ldr	w0, [x0, #224]
    d994:	cmp	w0, #0x2
    d998:	b.ne	d9a4 <scols_table_enable_export@@SMARTCOLS_2.25+0xe0>  // b.any
    d99c:	ldr	x0, [sp, #40]
    d9a0:	str	wzr, [x0, #224]
    d9a4:	mov	w0, #0x0                   	// #0
    d9a8:	ldr	x19, [sp, #16]
    d9ac:	ldp	x29, x30, [sp], #48
    d9b0:	ret

000000000000d9b4 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    d9b4:	stp	x29, x30, [sp, #-48]!
    d9b8:	mov	x29, sp
    d9bc:	str	x19, [sp, #16]
    d9c0:	str	x0, [sp, #40]
    d9c4:	str	w1, [sp, #36]
    d9c8:	ldr	x0, [sp, #40]
    d9cc:	cmp	x0, #0x0
    d9d0:	b.ne	d9dc <scols_table_enable_ascii@@SMARTCOLS_2.25+0x28>  // b.any
    d9d4:	mov	w0, #0xffffffea            	// #-22
    d9d8:	b	da84 <scols_table_enable_ascii@@SMARTCOLS_2.25+0xd0>
    d9dc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d9e0:	ldr	x0, [x0, #4024]
    d9e4:	ldr	w0, [x0]
    d9e8:	and	w0, w0, #0x10
    d9ec:	cmp	w0, #0x0
    d9f0:	b.eq	da60 <scols_table_enable_ascii@@SMARTCOLS_2.25+0xac>  // b.none
    d9f4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    d9f8:	ldr	x0, [x0, #4016]
    d9fc:	ldr	x19, [x0]
    da00:	bl	7870 <getpid@plt>
    da04:	mov	w1, w0
    da08:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    da0c:	add	x4, x0, #0x5e8
    da10:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    da14:	add	x3, x0, #0x5b0
    da18:	mov	w2, w1
    da1c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    da20:	add	x1, x0, #0x5c0
    da24:	mov	x0, x19
    da28:	bl	8380 <fprintf@plt>
    da2c:	ldr	w0, [sp, #36]
    da30:	cmp	w0, #0x0
    da34:	b.eq	da44 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x90>  // b.none
    da38:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    da3c:	add	x0, x0, #0x818
    da40:	b	da4c <scols_table_enable_ascii@@SMARTCOLS_2.25+0x98>
    da44:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    da48:	add	x0, x0, #0x820
    da4c:	mov	x2, x0
    da50:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    da54:	add	x1, x0, #0x870
    da58:	ldr	x0, [sp, #40]
    da5c:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    da60:	ldr	w0, [sp, #36]
    da64:	cmp	w0, #0x0
    da68:	cset	w0, ne  // ne = any
    da6c:	and	w2, w0, #0xff
    da70:	ldr	x1, [sp, #40]
    da74:	ldrb	w0, [x1, #248]
    da78:	bfxil	w0, w2, #0, #1
    da7c:	strb	w0, [x1, #248]
    da80:	mov	w0, #0x0                   	// #0
    da84:	ldr	x19, [sp, #16]
    da88:	ldp	x29, x30, [sp], #48
    da8c:	ret

000000000000da90 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    da90:	stp	x29, x30, [sp, #-48]!
    da94:	mov	x29, sp
    da98:	str	x19, [sp, #16]
    da9c:	str	x0, [sp, #40]
    daa0:	str	w1, [sp, #36]
    daa4:	ldr	x0, [sp, #40]
    daa8:	cmp	x0, #0x0
    daac:	b.ne	dab8 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x28>  // b.any
    dab0:	mov	w0, #0xffffffea            	// #-22
    dab4:	b	db60 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xd0>
    dab8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dabc:	ldr	x0, [x0, #4024]
    dac0:	ldr	w0, [x0]
    dac4:	and	w0, w0, #0x10
    dac8:	cmp	w0, #0x0
    dacc:	b.eq	db3c <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xac>  // b.none
    dad0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dad4:	ldr	x0, [x0, #4016]
    dad8:	ldr	x19, [x0]
    dadc:	bl	7870 <getpid@plt>
    dae0:	mov	w1, w0
    dae4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dae8:	add	x4, x0, #0x5e8
    daec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    daf0:	add	x3, x0, #0x5b0
    daf4:	mov	w2, w1
    daf8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dafc:	add	x1, x0, #0x5c0
    db00:	mov	x0, x19
    db04:	bl	8380 <fprintf@plt>
    db08:	ldr	w0, [sp, #36]
    db0c:	cmp	w0, #0x0
    db10:	b.eq	db20 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x90>  // b.none
    db14:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    db18:	add	x0, x0, #0x818
    db1c:	b	db28 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x98>
    db20:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    db24:	add	x0, x0, #0x820
    db28:	mov	x2, x0
    db2c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    db30:	add	x1, x0, #0x880
    db34:	ldr	x0, [sp, #40]
    db38:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    db3c:	ldr	w0, [sp, #36]
    db40:	cmp	w0, #0x0
    db44:	cset	w0, ne  // ne = any
    db48:	and	w2, w0, #0xff
    db4c:	ldr	x1, [sp, #40]
    db50:	ldrb	w0, [x1, #249]
    db54:	bfi	w0, w2, #3, #1
    db58:	strb	w0, [x1, #249]
    db5c:	mov	w0, #0x0                   	// #0
    db60:	ldr	x19, [sp, #16]
    db64:	ldp	x29, x30, [sp], #48
    db68:	ret

000000000000db6c <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    db6c:	stp	x29, x30, [sp, #-48]!
    db70:	mov	x29, sp
    db74:	str	x19, [sp, #16]
    db78:	str	x0, [sp, #40]
    db7c:	str	w1, [sp, #36]
    db80:	ldr	x0, [sp, #40]
    db84:	cmp	x0, #0x0
    db88:	b.ne	db94 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x28>  // b.any
    db8c:	mov	w0, #0xffffffea            	// #-22
    db90:	b	dc3c <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xd0>
    db94:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    db98:	ldr	x0, [x0, #4024]
    db9c:	ldr	w0, [x0]
    dba0:	and	w0, w0, #0x10
    dba4:	cmp	w0, #0x0
    dba8:	b.eq	dc18 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xac>  // b.none
    dbac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dbb0:	ldr	x0, [x0, #4016]
    dbb4:	ldr	x19, [x0]
    dbb8:	bl	7870 <getpid@plt>
    dbbc:	mov	w1, w0
    dbc0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dbc4:	add	x4, x0, #0x5e8
    dbc8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dbcc:	add	x3, x0, #0x5b0
    dbd0:	mov	w2, w1
    dbd4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dbd8:	add	x1, x0, #0x5c0
    dbdc:	mov	x0, x19
    dbe0:	bl	8380 <fprintf@plt>
    dbe4:	ldr	w0, [sp, #36]
    dbe8:	cmp	w0, #0x0
    dbec:	b.eq	dbfc <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x90>  // b.none
    dbf0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dbf4:	add	x0, x0, #0x818
    dbf8:	b	dc04 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x98>
    dbfc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dc00:	add	x0, x0, #0x820
    dc04:	mov	x2, x0
    dc08:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dc0c:	add	x1, x0, #0x890
    dc10:	ldr	x0, [sp, #40]
    dc14:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    dc18:	ldr	w0, [sp, #36]
    dc1c:	cmp	w0, #0x0
    dc20:	cset	w0, ne  // ne = any
    dc24:	and	w2, w0, #0xff
    dc28:	ldr	x1, [sp, #40]
    dc2c:	ldrb	w0, [x1, #248]
    dc30:	bfi	w0, w2, #7, #1
    dc34:	strb	w0, [x1, #248]
    dc38:	mov	w0, #0x0                   	// #0
    dc3c:	ldr	x19, [sp, #16]
    dc40:	ldp	x29, x30, [sp], #48
    dc44:	ret

000000000000dc48 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    dc48:	stp	x29, x30, [sp, #-48]!
    dc4c:	mov	x29, sp
    dc50:	str	x19, [sp, #16]
    dc54:	str	x0, [sp, #40]
    dc58:	str	w1, [sp, #36]
    dc5c:	ldr	x0, [sp, #40]
    dc60:	cmp	x0, #0x0
    dc64:	b.eq	dc80 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x38>  // b.none
    dc68:	ldr	x0, [sp, #40]
    dc6c:	ldrb	w0, [x0, #248]
    dc70:	and	w0, w0, #0x40
    dc74:	and	w0, w0, #0xff
    dc78:	cmp	w0, #0x0
    dc7c:	b.eq	dc88 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x40>  // b.none
    dc80:	mov	w0, #0xffffffea            	// #-22
    dc84:	b	dd30 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xe8>
    dc88:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dc8c:	ldr	x0, [x0, #4024]
    dc90:	ldr	w0, [x0]
    dc94:	and	w0, w0, #0x10
    dc98:	cmp	w0, #0x0
    dc9c:	b.eq	dd0c <scols_table_enable_maxout@@SMARTCOLS_2.25+0xc4>  // b.none
    dca0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dca4:	ldr	x0, [x0, #4016]
    dca8:	ldr	x19, [x0]
    dcac:	bl	7870 <getpid@plt>
    dcb0:	mov	w1, w0
    dcb4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dcb8:	add	x4, x0, #0x5e8
    dcbc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dcc0:	add	x3, x0, #0x5b0
    dcc4:	mov	w2, w1
    dcc8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dccc:	add	x1, x0, #0x5c0
    dcd0:	mov	x0, x19
    dcd4:	bl	8380 <fprintf@plt>
    dcd8:	ldr	w0, [sp, #36]
    dcdc:	cmp	w0, #0x0
    dce0:	b.eq	dcf0 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xa8>  // b.none
    dce4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dce8:	add	x0, x0, #0x818
    dcec:	b	dcf8 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xb0>
    dcf0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dcf4:	add	x0, x0, #0x820
    dcf8:	mov	x2, x0
    dcfc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dd00:	add	x1, x0, #0x8a8
    dd04:	ldr	x0, [sp, #40]
    dd08:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    dd0c:	ldr	w0, [sp, #36]
    dd10:	cmp	w0, #0x0
    dd14:	cset	w0, ne  // ne = any
    dd18:	and	w2, w0, #0xff
    dd1c:	ldr	x1, [sp, #40]
    dd20:	ldrb	w0, [x1, #248]
    dd24:	bfi	w0, w2, #5, #1
    dd28:	strb	w0, [x1, #248]
    dd2c:	mov	w0, #0x0                   	// #0
    dd30:	ldr	x19, [sp, #16]
    dd34:	ldp	x29, x30, [sp], #48
    dd38:	ret

000000000000dd3c <scols_table_enable_minout@@SMARTCOLS_2.35>:
    dd3c:	stp	x29, x30, [sp, #-48]!
    dd40:	mov	x29, sp
    dd44:	str	x19, [sp, #16]
    dd48:	str	x0, [sp, #40]
    dd4c:	str	w1, [sp, #36]
    dd50:	ldr	x0, [sp, #40]
    dd54:	cmp	x0, #0x0
    dd58:	b.eq	dd74 <scols_table_enable_minout@@SMARTCOLS_2.35+0x38>  // b.none
    dd5c:	ldr	x0, [sp, #40]
    dd60:	ldrb	w0, [x0, #248]
    dd64:	and	w0, w0, #0x20
    dd68:	and	w0, w0, #0xff
    dd6c:	cmp	w0, #0x0
    dd70:	b.eq	dd7c <scols_table_enable_minout@@SMARTCOLS_2.35+0x40>  // b.none
    dd74:	mov	w0, #0xffffffea            	// #-22
    dd78:	b	de24 <scols_table_enable_minout@@SMARTCOLS_2.35+0xe8>
    dd7c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dd80:	ldr	x0, [x0, #4024]
    dd84:	ldr	w0, [x0]
    dd88:	and	w0, w0, #0x10
    dd8c:	cmp	w0, #0x0
    dd90:	b.eq	de00 <scols_table_enable_minout@@SMARTCOLS_2.35+0xc4>  // b.none
    dd94:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    dd98:	ldr	x0, [x0, #4016]
    dd9c:	ldr	x19, [x0]
    dda0:	bl	7870 <getpid@plt>
    dda4:	mov	w1, w0
    dda8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ddac:	add	x4, x0, #0x5e8
    ddb0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ddb4:	add	x3, x0, #0x5b0
    ddb8:	mov	w2, w1
    ddbc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ddc0:	add	x1, x0, #0x5c0
    ddc4:	mov	x0, x19
    ddc8:	bl	8380 <fprintf@plt>
    ddcc:	ldr	w0, [sp, #36]
    ddd0:	cmp	w0, #0x0
    ddd4:	b.eq	dde4 <scols_table_enable_minout@@SMARTCOLS_2.35+0xa8>  // b.none
    ddd8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dddc:	add	x0, x0, #0x818
    dde0:	b	ddec <scols_table_enable_minout@@SMARTCOLS_2.35+0xb0>
    dde4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dde8:	add	x0, x0, #0x820
    ddec:	mov	x2, x0
    ddf0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ddf4:	add	x1, x0, #0x8b8
    ddf8:	ldr	x0, [sp, #40]
    ddfc:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    de00:	ldr	w0, [sp, #36]
    de04:	cmp	w0, #0x0
    de08:	cset	w0, ne  // ne = any
    de0c:	and	w2, w0, #0xff
    de10:	ldr	x1, [sp, #40]
    de14:	ldrb	w0, [x1, #248]
    de18:	bfi	w0, w2, #6, #1
    de1c:	strb	w0, [x1, #248]
    de20:	mov	w0, #0x0                   	// #0
    de24:	ldr	x19, [sp, #16]
    de28:	ldp	x29, x30, [sp], #48
    de2c:	ret

000000000000de30 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    de30:	stp	x29, x30, [sp, #-48]!
    de34:	mov	x29, sp
    de38:	str	x19, [sp, #16]
    de3c:	str	x0, [sp, #40]
    de40:	str	w1, [sp, #36]
    de44:	ldr	x0, [sp, #40]
    de48:	cmp	x0, #0x0
    de4c:	b.ne	de58 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x28>  // b.any
    de50:	mov	w0, #0xffffffea            	// #-22
    de54:	b	df00 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xd0>
    de58:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    de5c:	ldr	x0, [x0, #4024]
    de60:	ldr	w0, [x0]
    de64:	and	w0, w0, #0x10
    de68:	cmp	w0, #0x0
    de6c:	b.eq	dedc <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xac>  // b.none
    de70:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    de74:	ldr	x0, [x0, #4016]
    de78:	ldr	x19, [x0]
    de7c:	bl	7870 <getpid@plt>
    de80:	mov	w1, w0
    de84:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    de88:	add	x4, x0, #0x5e8
    de8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    de90:	add	x3, x0, #0x5b0
    de94:	mov	w2, w1
    de98:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    de9c:	add	x1, x0, #0x5c0
    dea0:	mov	x0, x19
    dea4:	bl	8380 <fprintf@plt>
    dea8:	ldr	w0, [sp, #36]
    deac:	cmp	w0, #0x0
    deb0:	b.eq	dec0 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x90>  // b.none
    deb4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    deb8:	add	x0, x0, #0x818
    debc:	b	dec8 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x98>
    dec0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dec4:	add	x0, x0, #0x820
    dec8:	mov	x2, x0
    decc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ded0:	add	x1, x0, #0x8c8
    ded4:	ldr	x0, [sp, #40]
    ded8:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    dedc:	ldr	w0, [sp, #36]
    dee0:	cmp	w0, #0x0
    dee4:	cset	w0, ne  // ne = any
    dee8:	and	w2, w0, #0xff
    deec:	ldr	x1, [sp, #40]
    def0:	ldrb	w0, [x1, #249]
    def4:	bfi	w0, w2, #6, #1
    def8:	strb	w0, [x1, #249]
    defc:	mov	w0, #0x0                   	// #0
    df00:	ldr	x19, [sp, #16]
    df04:	ldp	x29, x30, [sp], #48
    df08:	ret

000000000000df0c <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    df0c:	sub	sp, sp, #0x10
    df10:	str	x0, [sp, #8]
    df14:	ldr	x0, [sp, #8]
    df18:	ldrb	w0, [x0, #249]
    df1c:	ubfx	x0, x0, #6, #1
    df20:	and	w0, w0, #0xff
    df24:	add	sp, sp, #0x10
    df28:	ret

000000000000df2c <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    df2c:	stp	x29, x30, [sp, #-48]!
    df30:	mov	x29, sp
    df34:	str	x19, [sp, #16]
    df38:	str	x0, [sp, #40]
    df3c:	str	w1, [sp, #36]
    df40:	ldr	x0, [sp, #40]
    df44:	cmp	x0, #0x0
    df48:	b.ne	df54 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x28>  // b.any
    df4c:	mov	w0, #0xffffffea            	// #-22
    df50:	b	dffc <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd0>
    df54:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    df58:	ldr	x0, [x0, #4024]
    df5c:	ldr	w0, [x0]
    df60:	and	w0, w0, #0x10
    df64:	cmp	w0, #0x0
    df68:	b.eq	dfd8 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xac>  // b.none
    df6c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    df70:	ldr	x0, [x0, #4016]
    df74:	ldr	x19, [x0]
    df78:	bl	7870 <getpid@plt>
    df7c:	mov	w1, w0
    df80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    df84:	add	x4, x0, #0x5e8
    df88:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    df8c:	add	x3, x0, #0x5b0
    df90:	mov	w2, w1
    df94:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    df98:	add	x1, x0, #0x5c0
    df9c:	mov	x0, x19
    dfa0:	bl	8380 <fprintf@plt>
    dfa4:	ldr	w0, [sp, #36]
    dfa8:	cmp	w0, #0x0
    dfac:	b.eq	dfbc <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x90>  // b.none
    dfb0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dfb4:	add	x0, x0, #0x818
    dfb8:	b	dfc4 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x98>
    dfbc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dfc0:	add	x0, x0, #0x820
    dfc4:	mov	x2, x0
    dfc8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    dfcc:	add	x1, x0, #0x8d8
    dfd0:	ldr	x0, [sp, #40]
    dfd4:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    dfd8:	ldr	w0, [sp, #36]
    dfdc:	cmp	w0, #0x0
    dfe0:	cset	w0, ne  // ne = any
    dfe4:	and	w2, w0, #0xff
    dfe8:	ldr	x1, [sp, #40]
    dfec:	ldrb	w0, [x1, #249]
    dff0:	bfi	w0, w2, #4, #1
    dff4:	strb	w0, [x1, #249]
    dff8:	mov	w0, #0x0                   	// #0
    dffc:	ldr	x19, [sp, #16]
    e000:	ldp	x29, x30, [sp], #48
    e004:	ret

000000000000e008 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    e008:	sub	sp, sp, #0x10
    e00c:	str	x0, [sp, #8]
    e010:	ldr	x0, [sp, #8]
    e014:	ldrb	w0, [x0, #249]
    e018:	ubfx	x0, x0, #4, #1
    e01c:	and	w0, w0, #0xff
    e020:	add	sp, sp, #0x10
    e024:	ret

000000000000e028 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    e028:	sub	sp, sp, #0x10
    e02c:	str	x0, [sp, #8]
    e030:	ldr	x0, [sp, #8]
    e034:	ldrb	w0, [x0, #248]
    e038:	ubfx	x0, x0, #1, #1
    e03c:	and	w0, w0, #0xff
    e040:	add	sp, sp, #0x10
    e044:	ret

000000000000e048 <scols_table_is_empty@@SMARTCOLS_2.25>:
    e048:	sub	sp, sp, #0x10
    e04c:	str	x0, [sp, #8]
    e050:	ldr	x0, [sp, #8]
    e054:	ldr	x0, [x0, #32]
    e058:	cmp	x0, #0x0
    e05c:	cset	w0, eq  // eq = none
    e060:	and	w0, w0, #0xff
    e064:	add	sp, sp, #0x10
    e068:	ret

000000000000e06c <scols_table_is_ascii@@SMARTCOLS_2.25>:
    e06c:	sub	sp, sp, #0x10
    e070:	str	x0, [sp, #8]
    e074:	ldr	x0, [sp, #8]
    e078:	ldrb	w0, [x0, #248]
    e07c:	ubfx	x0, x0, #0, #1
    e080:	and	w0, w0, #0xff
    e084:	add	sp, sp, #0x10
    e088:	ret

000000000000e08c <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    e08c:	sub	sp, sp, #0x10
    e090:	str	x0, [sp, #8]
    e094:	ldr	x0, [sp, #8]
    e098:	ldrb	w0, [x0, #249]
    e09c:	ubfx	x0, x0, #3, #1
    e0a0:	and	w0, w0, #0xff
    e0a4:	add	sp, sp, #0x10
    e0a8:	ret

000000000000e0ac <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    e0ac:	sub	sp, sp, #0x10
    e0b0:	str	x0, [sp, #8]
    e0b4:	ldr	x0, [sp, #8]
    e0b8:	ldrb	w0, [x0, #248]
    e0bc:	ubfx	x0, x0, #7, #1
    e0c0:	and	w0, w0, #0xff
    e0c4:	add	sp, sp, #0x10
    e0c8:	ret

000000000000e0cc <scols_table_is_export@@SMARTCOLS_2.25>:
    e0cc:	sub	sp, sp, #0x10
    e0d0:	str	x0, [sp, #8]
    e0d4:	ldr	x0, [sp, #8]
    e0d8:	ldr	w0, [x0, #224]
    e0dc:	cmp	w0, #0x2
    e0e0:	cset	w0, eq  // eq = none
    e0e4:	and	w0, w0, #0xff
    e0e8:	add	sp, sp, #0x10
    e0ec:	ret

000000000000e0f0 <scols_table_is_raw@@SMARTCOLS_2.25>:
    e0f0:	sub	sp, sp, #0x10
    e0f4:	str	x0, [sp, #8]
    e0f8:	ldr	x0, [sp, #8]
    e0fc:	ldr	w0, [x0, #224]
    e100:	cmp	w0, #0x1
    e104:	cset	w0, eq  // eq = none
    e108:	and	w0, w0, #0xff
    e10c:	add	sp, sp, #0x10
    e110:	ret

000000000000e114 <scols_table_is_json@@SMARTCOLS_2.27>:
    e114:	sub	sp, sp, #0x10
    e118:	str	x0, [sp, #8]
    e11c:	ldr	x0, [sp, #8]
    e120:	ldr	w0, [x0, #224]
    e124:	cmp	w0, #0x3
    e128:	cset	w0, eq  // eq = none
    e12c:	and	w0, w0, #0xff
    e130:	add	sp, sp, #0x10
    e134:	ret

000000000000e138 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    e138:	sub	sp, sp, #0x10
    e13c:	str	x0, [sp, #8]
    e140:	ldr	x0, [sp, #8]
    e144:	ldrb	w0, [x0, #248]
    e148:	ubfx	x0, x0, #5, #1
    e14c:	and	w0, w0, #0xff
    e150:	add	sp, sp, #0x10
    e154:	ret

000000000000e158 <scols_table_is_minout@@SMARTCOLS_2.35>:
    e158:	sub	sp, sp, #0x10
    e15c:	str	x0, [sp, #8]
    e160:	ldr	x0, [sp, #8]
    e164:	ldrb	w0, [x0, #248]
    e168:	ubfx	x0, x0, #6, #1
    e16c:	and	w0, w0, #0xff
    e170:	add	sp, sp, #0x10
    e174:	ret

000000000000e178 <scols_table_is_tree@@SMARTCOLS_2.25>:
    e178:	sub	sp, sp, #0x10
    e17c:	str	x0, [sp, #8]
    e180:	ldr	x0, [sp, #8]
    e184:	ldr	x0, [x0, #24]
    e188:	cmp	x0, #0x0
    e18c:	cset	w0, ne  // ne = any
    e190:	and	w0, w0, #0xff
    e194:	add	sp, sp, #0x10
    e198:	ret

000000000000e19c <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    e19c:	stp	x29, x30, [sp, #-32]!
    e1a0:	mov	x29, sp
    e1a4:	str	x0, [sp, #24]
    e1a8:	str	x1, [sp, #16]
    e1ac:	ldr	x2, [sp, #16]
    e1b0:	mov	x1, #0x50                  	// #80
    e1b4:	ldr	x0, [sp, #24]
    e1b8:	bl	b5d4 <scols_copy_line@@SMARTCOLS_2.25+0x6f0>
    e1bc:	ldp	x29, x30, [sp], #32
    e1c0:	ret

000000000000e1c4 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    e1c4:	stp	x29, x30, [sp, #-32]!
    e1c8:	mov	x29, sp
    e1cc:	str	x0, [sp, #24]
    e1d0:	str	x1, [sp, #16]
    e1d4:	ldr	x2, [sp, #16]
    e1d8:	mov	x1, #0x58                  	// #88
    e1dc:	ldr	x0, [sp, #24]
    e1e0:	bl	b5d4 <scols_copy_line@@SMARTCOLS_2.25+0x6f0>
    e1e4:	ldp	x29, x30, [sp], #32
    e1e8:	ret

000000000000e1ec <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    e1ec:	sub	sp, sp, #0x10
    e1f0:	str	x0, [sp, #8]
    e1f4:	ldr	x0, [sp, #8]
    e1f8:	ldr	x0, [x0, #80]
    e1fc:	add	sp, sp, #0x10
    e200:	ret

000000000000e204 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    e204:	sub	sp, sp, #0x10
    e208:	str	x0, [sp, #8]
    e20c:	ldr	x0, [sp, #8]
    e210:	ldr	x0, [x0, #88]
    e214:	add	sp, sp, #0x10
    e218:	ret
    e21c:	stp	x29, x30, [sp, #-112]!
    e220:	mov	x29, sp
    e224:	str	x0, [sp, #40]
    e228:	str	x1, [sp, #32]
    e22c:	str	x2, [sp, #24]
    e230:	ldr	x0, [sp, #24]
    e234:	str	x0, [sp, #104]
    e238:	ldr	x0, [sp, #40]
    e23c:	cmp	x0, #0x0
    e240:	b.ne	e264 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x60>  // b.any
    e244:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e248:	add	x3, x0, #0x998
    e24c:	mov	w2, #0x5a9                 	// #1449
    e250:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e254:	add	x1, x0, #0x540
    e258:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e25c:	add	x0, x0, #0x8e8
    e260:	bl	8230 <__assert_fail@plt>
    e264:	ldr	x0, [sp, #32]
    e268:	cmp	x0, #0x0
    e26c:	b.ne	e290 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x8c>  // b.any
    e270:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e274:	add	x3, x0, #0x998
    e278:	mov	w2, #0x5aa                 	// #1450
    e27c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e280:	add	x1, x0, #0x540
    e284:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e288:	add	x0, x0, #0x8f0
    e28c:	bl	8230 <__assert_fail@plt>
    e290:	ldr	x0, [sp, #104]
    e294:	cmp	x0, #0x0
    e298:	b.ne	e2bc <scols_table_get_line_separator@@SMARTCOLS_2.25+0xb8>  // b.any
    e29c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e2a0:	add	x3, x0, #0x998
    e2a4:	mov	w2, #0x5ab                 	// #1451
    e2a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e2ac:	add	x1, x0, #0x540
    e2b0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e2b4:	add	x0, x0, #0x8f8
    e2b8:	bl	8230 <__assert_fail@plt>
    e2bc:	ldr	x0, [sp, #40]
    e2c0:	str	x0, [sp, #96]
    e2c4:	ldr	x0, [sp, #96]
    e2c8:	sub	x0, x0, #0x30
    e2cc:	str	x0, [sp, #88]
    e2d0:	ldr	x0, [sp, #32]
    e2d4:	str	x0, [sp, #80]
    e2d8:	ldr	x0, [sp, #80]
    e2dc:	sub	x0, x0, #0x30
    e2e0:	str	x0, [sp, #72]
    e2e4:	ldr	x0, [sp, #104]
    e2e8:	ldr	x0, [x0, #8]
    e2ec:	mov	x1, x0
    e2f0:	ldr	x0, [sp, #88]
    e2f4:	bl	8370 <scols_line_get_cell@plt>
    e2f8:	str	x0, [sp, #64]
    e2fc:	ldr	x0, [sp, #104]
    e300:	ldr	x0, [x0, #8]
    e304:	mov	x1, x0
    e308:	ldr	x0, [sp, #72]
    e30c:	bl	8370 <scols_line_get_cell@plt>
    e310:	str	x0, [sp, #56]
    e314:	ldr	x0, [sp, #104]
    e318:	ldr	x3, [x0, #128]
    e31c:	ldr	x0, [sp, #104]
    e320:	ldr	x0, [x0, #136]
    e324:	mov	x2, x0
    e328:	ldr	x1, [sp, #56]
    e32c:	ldr	x0, [sp, #64]
    e330:	blr	x3
    e334:	ldp	x29, x30, [sp], #112
    e338:	ret
    e33c:	stp	x29, x30, [sp, #-112]!
    e340:	mov	x29, sp
    e344:	str	x0, [sp, #40]
    e348:	str	x1, [sp, #32]
    e34c:	str	x2, [sp, #24]
    e350:	ldr	x0, [sp, #24]
    e354:	str	x0, [sp, #104]
    e358:	ldr	x0, [sp, #40]
    e35c:	cmp	x0, #0x0
    e360:	b.ne	e384 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x180>  // b.any
    e364:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e368:	add	x3, x0, #0x9b0
    e36c:	mov	w2, #0x5bc                 	// #1468
    e370:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e374:	add	x1, x0, #0x540
    e378:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e37c:	add	x0, x0, #0x8e8
    e380:	bl	8230 <__assert_fail@plt>
    e384:	ldr	x0, [sp, #32]
    e388:	cmp	x0, #0x0
    e38c:	b.ne	e3b0 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x1ac>  // b.any
    e390:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e394:	add	x3, x0, #0x9b0
    e398:	mov	w2, #0x5bd                 	// #1469
    e39c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e3a0:	add	x1, x0, #0x540
    e3a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e3a8:	add	x0, x0, #0x8f0
    e3ac:	bl	8230 <__assert_fail@plt>
    e3b0:	ldr	x0, [sp, #104]
    e3b4:	cmp	x0, #0x0
    e3b8:	b.ne	e3dc <scols_table_get_line_separator@@SMARTCOLS_2.25+0x1d8>  // b.any
    e3bc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e3c0:	add	x3, x0, #0x9b0
    e3c4:	mov	w2, #0x5be                 	// #1470
    e3c8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e3cc:	add	x1, x0, #0x540
    e3d0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e3d4:	add	x0, x0, #0x8f8
    e3d8:	bl	8230 <__assert_fail@plt>
    e3dc:	ldr	x0, [sp, #40]
    e3e0:	str	x0, [sp, #96]
    e3e4:	ldr	x0, [sp, #96]
    e3e8:	sub	x0, x0, #0x50
    e3ec:	str	x0, [sp, #88]
    e3f0:	ldr	x0, [sp, #32]
    e3f4:	str	x0, [sp, #80]
    e3f8:	ldr	x0, [sp, #80]
    e3fc:	sub	x0, x0, #0x50
    e400:	str	x0, [sp, #72]
    e404:	ldr	x0, [sp, #104]
    e408:	ldr	x0, [x0, #8]
    e40c:	mov	x1, x0
    e410:	ldr	x0, [sp, #88]
    e414:	bl	8370 <scols_line_get_cell@plt>
    e418:	str	x0, [sp, #64]
    e41c:	ldr	x0, [sp, #104]
    e420:	ldr	x0, [x0, #8]
    e424:	mov	x1, x0
    e428:	ldr	x0, [sp, #72]
    e42c:	bl	8370 <scols_line_get_cell@plt>
    e430:	str	x0, [sp, #56]
    e434:	ldr	x0, [sp, #104]
    e438:	ldr	x3, [x0, #128]
    e43c:	ldr	x0, [sp, #104]
    e440:	ldr	x0, [x0, #136]
    e444:	mov	x2, x0
    e448:	ldr	x1, [sp, #56]
    e44c:	ldr	x0, [sp, #64]
    e450:	blr	x3
    e454:	ldp	x29, x30, [sp], #112
    e458:	ret
    e45c:	stp	x29, x30, [sp, #-80]!
    e460:	mov	x29, sp
    e464:	str	x0, [sp, #24]
    e468:	str	x1, [sp, #16]
    e46c:	ldr	x0, [sp, #24]
    e470:	add	x0, x0, #0x40
    e474:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    e478:	cmp	w0, #0x0
    e47c:	b.ne	e4ec <scols_table_get_line_separator@@SMARTCOLS_2.25+0x2e8>  // b.any
    e480:	ldr	x0, [sp, #24]
    e484:	ldr	x0, [x0, #64]
    e488:	str	x0, [sp, #72]
    e48c:	b	e4bc <scols_table_get_line_separator@@SMARTCOLS_2.25+0x2b8>
    e490:	ldr	x0, [sp, #72]
    e494:	str	x0, [sp, #64]
    e498:	ldr	x0, [sp, #64]
    e49c:	sub	x0, x0, #0x50
    e4a0:	str	x0, [sp, #56]
    e4a4:	ldr	x1, [sp, #16]
    e4a8:	ldr	x0, [sp, #56]
    e4ac:	bl	e45c <scols_table_get_line_separator@@SMARTCOLS_2.25+0x258>
    e4b0:	ldr	x0, [sp, #72]
    e4b4:	ldr	x0, [x0]
    e4b8:	str	x0, [sp, #72]
    e4bc:	ldr	x0, [sp, #24]
    e4c0:	add	x0, x0, #0x40
    e4c4:	ldr	x1, [sp, #72]
    e4c8:	cmp	x1, x0
    e4cc:	b.ne	e490 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x28c>  // b.any
    e4d0:	ldr	x0, [sp, #24]
    e4d4:	add	x3, x0, #0x40
    e4d8:	ldr	x2, [sp, #16]
    e4dc:	adrp	x0, e000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd4>
    e4e0:	add	x1, x0, #0x33c
    e4e4:	mov	x0, x3
    e4e8:	bl	b414 <scols_copy_line@@SMARTCOLS_2.25+0x530>
    e4ec:	ldr	x0, [sp, #24]
    e4f0:	bl	b83c <scols_copy_line@@SMARTCOLS_2.25+0x958>
    e4f4:	cmp	w0, #0x0
    e4f8:	b.eq	e574 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x370>  // b.none
    e4fc:	ldr	x0, [sp, #24]
    e500:	ldr	x0, [x0, #128]
    e504:	ldr	x0, [x0, #32]
    e508:	str	x0, [sp, #72]
    e50c:	b	e53c <scols_table_get_line_separator@@SMARTCOLS_2.25+0x338>
    e510:	ldr	x0, [sp, #72]
    e514:	str	x0, [sp, #48]
    e518:	ldr	x0, [sp, #48]
    e51c:	sub	x0, x0, #0x50
    e520:	str	x0, [sp, #40]
    e524:	ldr	x1, [sp, #16]
    e528:	ldr	x0, [sp, #40]
    e52c:	bl	e45c <scols_table_get_line_separator@@SMARTCOLS_2.25+0x258>
    e530:	ldr	x0, [sp, #72]
    e534:	ldr	x0, [x0]
    e538:	str	x0, [sp, #72]
    e53c:	ldr	x0, [sp, #24]
    e540:	ldr	x0, [x0, #128]
    e544:	add	x0, x0, #0x20
    e548:	ldr	x1, [sp, #72]
    e54c:	cmp	x1, x0
    e550:	b.ne	e510 <scols_table_get_line_separator@@SMARTCOLS_2.25+0x30c>  // b.any
    e554:	ldr	x0, [sp, #24]
    e558:	ldr	x0, [x0, #128]
    e55c:	add	x3, x0, #0x20
    e560:	ldr	x2, [sp, #16]
    e564:	adrp	x0, e000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd4>
    e568:	add	x1, x0, #0x33c
    e56c:	mov	x0, x3
    e570:	bl	b414 <scols_copy_line@@SMARTCOLS_2.25+0x530>
    e574:	mov	w0, #0x0                   	// #0
    e578:	ldp	x29, x30, [sp], #80
    e57c:	ret

000000000000e580 <scols_sort_table@@SMARTCOLS_2.25>:
    e580:	stp	x29, x30, [sp, #-80]!
    e584:	mov	x29, sp
    e588:	str	x19, [sp, #16]
    e58c:	str	x0, [sp, #40]
    e590:	str	x1, [sp, #32]
    e594:	ldr	x0, [sp, #40]
    e598:	cmp	x0, #0x0
    e59c:	b.eq	e5bc <scols_sort_table@@SMARTCOLS_2.25+0x3c>  // b.none
    e5a0:	ldr	x0, [sp, #32]
    e5a4:	cmp	x0, #0x0
    e5a8:	b.eq	e5bc <scols_sort_table@@SMARTCOLS_2.25+0x3c>  // b.none
    e5ac:	ldr	x0, [sp, #32]
    e5b0:	ldr	x0, [x0, #128]
    e5b4:	cmp	x0, #0x0
    e5b8:	b.ne	e5c4 <scols_sort_table@@SMARTCOLS_2.25+0x44>  // b.any
    e5bc:	mov	w0, #0xffffffea            	// #-22
    e5c0:	b	e690 <scols_sort_table@@SMARTCOLS_2.25+0x110>
    e5c4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e5c8:	ldr	x0, [x0, #4024]
    e5cc:	ldr	w0, [x0]
    e5d0:	and	w0, w0, #0x10
    e5d4:	cmp	w0, #0x0
    e5d8:	b.eq	e624 <scols_sort_table@@SMARTCOLS_2.25+0xa4>  // b.none
    e5dc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e5e0:	ldr	x0, [x0, #4016]
    e5e4:	ldr	x19, [x0]
    e5e8:	bl	7870 <getpid@plt>
    e5ec:	mov	w1, w0
    e5f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e5f4:	add	x4, x0, #0x5e8
    e5f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e5fc:	add	x3, x0, #0x5b0
    e600:	mov	w2, w1
    e604:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e608:	add	x1, x0, #0x5c0
    e60c:	mov	x0, x19
    e610:	bl	8380 <fprintf@plt>
    e614:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e618:	add	x1, x0, #0x900
    e61c:	ldr	x0, [sp, #40]
    e620:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    e624:	ldr	x0, [sp, #40]
    e628:	add	x3, x0, #0x70
    e62c:	ldr	x2, [sp, #32]
    e630:	adrp	x0, e000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd4>
    e634:	add	x1, x0, #0x21c
    e638:	mov	x0, x3
    e63c:	bl	b414 <scols_copy_line@@SMARTCOLS_2.25+0x530>
    e640:	ldr	x0, [sp, #40]
    e644:	bl	75d0 <scols_table_is_tree@plt>
    e648:	cmp	w0, #0x0
    e64c:	b.eq	e68c <scols_sort_table@@SMARTCOLS_2.25+0x10c>  // b.none
    e650:	add	x0, sp, #0x30
    e654:	mov	w1, #0x0                   	// #0
    e658:	bl	75f0 <scols_reset_iter@plt>
    e65c:	b	e66c <scols_sort_table@@SMARTCOLS_2.25+0xec>
    e660:	ldr	x0, [sp, #72]
    e664:	ldr	x1, [sp, #32]
    e668:	bl	e45c <scols_table_get_line_separator@@SMARTCOLS_2.25+0x258>
    e66c:	add	x1, sp, #0x48
    e670:	add	x0, sp, #0x30
    e674:	mov	x2, x1
    e678:	mov	x1, x0
    e67c:	ldr	x0, [sp, #40]
    e680:	bl	7fa0 <scols_table_next_line@plt>
    e684:	cmp	w0, #0x0
    e688:	b.eq	e660 <scols_sort_table@@SMARTCOLS_2.25+0xe0>  // b.none
    e68c:	mov	w0, #0x0                   	// #0
    e690:	ldr	x19, [sp, #16]
    e694:	ldp	x29, x30, [sp], #80
    e698:	ret
    e69c:	stp	x29, x30, [sp, #-64]!
    e6a0:	mov	x29, sp
    e6a4:	str	x0, [sp, #24]
    e6a8:	str	x1, [sp, #16]
    e6ac:	ldr	x0, [sp, #16]
    e6b0:	cmp	x0, #0x0
    e6b4:	b.eq	e6e0 <scols_sort_table@@SMARTCOLS_2.25+0x160>  // b.none
    e6b8:	ldr	x0, [sp, #24]
    e6bc:	add	x0, x0, #0x30
    e6c0:	bl	b168 <scols_copy_line@@SMARTCOLS_2.25+0x284>
    e6c4:	ldr	x0, [sp, #24]
    e6c8:	add	x2, x0, #0x30
    e6cc:	ldr	x0, [sp, #16]
    e6d0:	add	x0, x0, #0x30
    e6d4:	mov	x1, x0
    e6d8:	mov	x0, x2
    e6dc:	bl	b0d0 <scols_copy_line@@SMARTCOLS_2.25+0x1ec>
    e6e0:	ldr	x0, [sp, #24]
    e6e4:	str	x0, [sp, #16]
    e6e8:	ldr	x0, [sp, #24]
    e6ec:	add	x0, x0, #0x40
    e6f0:	bl	b1b4 <scols_copy_line@@SMARTCOLS_2.25+0x2d0>
    e6f4:	cmp	w0, #0x0
    e6f8:	b.ne	e750 <scols_sort_table@@SMARTCOLS_2.25+0x1d0>  // b.any
    e6fc:	ldr	x0, [sp, #24]
    e700:	ldr	x0, [x0, #64]
    e704:	str	x0, [sp, #56]
    e708:	b	e73c <scols_sort_table@@SMARTCOLS_2.25+0x1bc>
    e70c:	ldr	x0, [sp, #56]
    e710:	str	x0, [sp, #48]
    e714:	ldr	x0, [sp, #48]
    e718:	sub	x0, x0, #0x50
    e71c:	str	x0, [sp, #40]
    e720:	ldr	x1, [sp, #16]
    e724:	ldr	x0, [sp, #40]
    e728:	bl	e69c <scols_sort_table@@SMARTCOLS_2.25+0x11c>
    e72c:	str	x0, [sp, #16]
    e730:	ldr	x0, [sp, #56]
    e734:	ldr	x0, [x0]
    e738:	str	x0, [sp, #56]
    e73c:	ldr	x0, [sp, #24]
    e740:	add	x0, x0, #0x40
    e744:	ldr	x1, [sp, #56]
    e748:	cmp	x1, x0
    e74c:	b.ne	e70c <scols_sort_table@@SMARTCOLS_2.25+0x18c>  // b.any
    e750:	ldr	x0, [sp, #16]
    e754:	ldp	x29, x30, [sp], #64
    e758:	ret

000000000000e75c <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    e75c:	stp	x29, x30, [sp, #-80]!
    e760:	mov	x29, sp
    e764:	str	x19, [sp, #16]
    e768:	str	x0, [sp, #40]
    e76c:	ldr	x0, [sp, #40]
    e770:	cmp	x0, #0x0
    e774:	b.ne	e780 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x24>  // b.any
    e778:	mov	w0, #0xffffffea            	// #-22
    e77c:	b	e834 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xd8>
    e780:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e784:	ldr	x0, [x0, #4024]
    e788:	ldr	w0, [x0]
    e78c:	and	w0, w0, #0x10
    e790:	cmp	w0, #0x0
    e794:	b.eq	e7e0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x84>  // b.none
    e798:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e79c:	ldr	x0, [x0, #4016]
    e7a0:	ldr	x19, [x0]
    e7a4:	bl	7870 <getpid@plt>
    e7a8:	mov	w1, w0
    e7ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e7b0:	add	x4, x0, #0x5e8
    e7b4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e7b8:	add	x3, x0, #0x5b0
    e7bc:	mov	w2, w1
    e7c0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e7c4:	add	x1, x0, #0x5c0
    e7c8:	mov	x0, x19
    e7cc:	bl	8380 <fprintf@plt>
    e7d0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e7d4:	add	x1, x0, #0x910
    e7d8:	ldr	x0, [sp, #40]
    e7dc:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    e7e0:	add	x0, sp, #0x30
    e7e4:	mov	w1, #0x0                   	// #0
    e7e8:	bl	75f0 <scols_reset_iter@plt>
    e7ec:	b	e810 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb4>
    e7f0:	ldr	x0, [sp, #72]
    e7f4:	ldr	x0, [x0, #112]
    e7f8:	cmp	x0, #0x0
    e7fc:	b.eq	e804 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa8>  // b.none
    e800:	b	e810 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb4>
    e804:	ldr	x0, [sp, #72]
    e808:	mov	x1, #0x0                   	// #0
    e80c:	bl	e69c <scols_sort_table@@SMARTCOLS_2.25+0x11c>
    e810:	add	x1, sp, #0x48
    e814:	add	x0, sp, #0x30
    e818:	mov	x2, x1
    e81c:	mov	x1, x0
    e820:	ldr	x0, [sp, #40]
    e824:	bl	7fa0 <scols_table_next_line@plt>
    e828:	cmp	w0, #0x0
    e82c:	b.eq	e7f0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x94>  // b.none
    e830:	mov	w0, #0x0                   	// #0
    e834:	ldr	x19, [sp, #16]
    e838:	ldp	x29, x30, [sp], #80
    e83c:	ret

000000000000e840 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    e840:	sub	sp, sp, #0x10
    e844:	str	x0, [sp, #8]
    e848:	str	w1, [sp, #4]
    e84c:	ldr	x0, [sp, #8]
    e850:	cmp	x0, #0x0
    e854:	b.ne	e860 <scols_table_set_termforce@@SMARTCOLS_2.29+0x20>  // b.any
    e858:	mov	w0, #0xffffffea            	// #-22
    e85c:	b	e870 <scols_table_set_termforce@@SMARTCOLS_2.29+0x30>
    e860:	ldr	x0, [sp, #8]
    e864:	ldr	w1, [sp, #4]
    e868:	str	w1, [x0, #64]
    e86c:	mov	w0, #0x0                   	// #0
    e870:	add	sp, sp, #0x10
    e874:	ret

000000000000e878 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    e878:	sub	sp, sp, #0x10
    e87c:	str	x0, [sp, #8]
    e880:	ldr	x0, [sp, #8]
    e884:	ldr	w0, [x0, #64]
    e888:	add	sp, sp, #0x10
    e88c:	ret

000000000000e890 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    e890:	stp	x29, x30, [sp, #-48]!
    e894:	mov	x29, sp
    e898:	str	x19, [sp, #16]
    e89c:	str	x0, [sp, #40]
    e8a0:	str	x1, [sp, #32]
    e8a4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e8a8:	ldr	x0, [x0, #4024]
    e8ac:	ldr	w0, [x0]
    e8b0:	and	w0, w0, #0x10
    e8b4:	cmp	w0, #0x0
    e8b8:	b.eq	e908 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x78>  // b.none
    e8bc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e8c0:	ldr	x0, [x0, #4016]
    e8c4:	ldr	x19, [x0]
    e8c8:	bl	7870 <getpid@plt>
    e8cc:	mov	w1, w0
    e8d0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e8d4:	add	x4, x0, #0x5e8
    e8d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e8dc:	add	x3, x0, #0x5b0
    e8e0:	mov	w2, w1
    e8e4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e8e8:	add	x1, x0, #0x5c0
    e8ec:	mov	x0, x19
    e8f0:	bl	8380 <fprintf@plt>
    e8f4:	ldr	x2, [sp, #32]
    e8f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e8fc:	add	x1, x0, #0x928
    e900:	ldr	x0, [sp, #40]
    e904:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    e908:	ldr	x0, [sp, #40]
    e90c:	ldr	x1, [sp, #32]
    e910:	str	x1, [x0, #40]
    e914:	mov	w0, #0x0                   	// #0
    e918:	ldr	x19, [sp, #16]
    e91c:	ldp	x29, x30, [sp], #48
    e920:	ret

000000000000e924 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    e924:	sub	sp, sp, #0x10
    e928:	str	x0, [sp, #8]
    e92c:	ldr	x0, [sp, #8]
    e930:	ldr	x0, [x0, #40]
    e934:	add	sp, sp, #0x10
    e938:	ret

000000000000e93c <scols_table_set_termheight@@SMARTCOLS_2.31>:
    e93c:	stp	x29, x30, [sp, #-48]!
    e940:	mov	x29, sp
    e944:	str	x19, [sp, #16]
    e948:	str	x0, [sp, #40]
    e94c:	str	x1, [sp, #32]
    e950:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e954:	ldr	x0, [x0, #4024]
    e958:	ldr	w0, [x0]
    e95c:	and	w0, w0, #0x10
    e960:	cmp	w0, #0x0
    e964:	b.eq	e9b4 <scols_table_set_termheight@@SMARTCOLS_2.31+0x78>  // b.none
    e968:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    e96c:	ldr	x0, [x0, #4016]
    e970:	ldr	x19, [x0]
    e974:	bl	7870 <getpid@plt>
    e978:	mov	w1, w0
    e97c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e980:	add	x4, x0, #0x5e8
    e984:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e988:	add	x3, x0, #0x5b0
    e98c:	mov	w2, w1
    e990:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e994:	add	x1, x0, #0x5c0
    e998:	mov	x0, x19
    e99c:	bl	8380 <fprintf@plt>
    e9a0:	ldr	x2, [sp, #32]
    e9a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    e9a8:	add	x1, x0, #0x948
    e9ac:	ldr	x0, [sp, #40]
    e9b0:	bl	b72c <scols_copy_line@@SMARTCOLS_2.25+0x848>
    e9b4:	ldr	x0, [sp, #40]
    e9b8:	ldr	x1, [sp, #32]
    e9bc:	str	x1, [x0, #48]
    e9c0:	mov	w0, #0x0                   	// #0
    e9c4:	ldr	x19, [sp, #16]
    e9c8:	ldp	x29, x30, [sp], #48
    e9cc:	ret

000000000000e9d0 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    e9d0:	sub	sp, sp, #0x10
    e9d4:	str	x0, [sp, #8]
    e9d8:	ldr	x0, [sp, #8]
    e9dc:	ldr	x0, [x0, #48]
    e9e0:	add	sp, sp, #0x10
    e9e4:	ret
    e9e8:	stp	x29, x30, [sp, #-64]!
    e9ec:	mov	x29, sp
    e9f0:	str	x0, [sp, #40]
    e9f4:	str	x1, [sp, #32]
    e9f8:	str	w2, [sp, #28]
    e9fc:	ldr	x1, [sp, #32]
    ea00:	mov	w0, #0x22                  	// #34
    ea04:	bl	7720 <fputc@plt>
    ea08:	ldr	x0, [sp, #40]
    ea0c:	str	x0, [sp, #56]
    ea10:	b	eba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d0>
    ea14:	ldr	x0, [sp, #56]
    ea18:	ldrsb	w0, [x0]
    ea1c:	strb	w0, [sp, #55]
    ea20:	ldrb	w0, [sp, #55]
    ea24:	cmp	w0, #0x22
    ea28:	b.eq	ea38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x68>  // b.none
    ea2c:	ldrb	w0, [sp, #55]
    ea30:	cmp	w0, #0x5c
    ea34:	b.ne	ea54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x84>  // b.any
    ea38:	ldr	x1, [sp, #32]
    ea3c:	mov	w0, #0x5c                  	// #92
    ea40:	bl	7720 <fputc@plt>
    ea44:	ldrb	w0, [sp, #55]
    ea48:	ldr	x1, [sp, #32]
    ea4c:	bl	7720 <fputc@plt>
    ea50:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    ea54:	ldrb	w0, [sp, #55]
    ea58:	cmp	w0, #0x1f
    ea5c:	b.ls	eaa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd4>  // b.plast
    ea60:	ldr	w0, [sp, #28]
    ea64:	cmp	w0, #0x1
    ea68:	b.ne	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa8>  // b.any
    ea6c:	ldrb	w0, [sp, #55]
    ea70:	bl	7900 <toupper@plt>
    ea74:	b	ea98 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
    ea78:	ldr	w0, [sp, #28]
    ea7c:	cmn	w0, #0x1
    ea80:	b.ne	ea90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc0>  // b.any
    ea84:	ldrb	w0, [sp, #55]
    ea88:	bl	8250 <tolower@plt>
    ea8c:	b	ea98 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
    ea90:	ldr	x0, [sp, #56]
    ea94:	ldrsb	w0, [x0]
    ea98:	ldr	x1, [sp, #32]
    ea9c:	bl	7720 <fputc@plt>
    eaa0:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    eaa4:	ldrb	w0, [sp, #55]
    eaa8:	cmp	w0, #0xd
    eaac:	b.eq	eb5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c>  // b.none
    eab0:	cmp	w0, #0xd
    eab4:	b.gt	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8>
    eab8:	cmp	w0, #0xc
    eabc:	b.eq	eb40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x170>  // b.none
    eac0:	cmp	w0, #0xc
    eac4:	b.gt	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8>
    eac8:	cmp	w0, #0xa
    eacc:	b.eq	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x154>  // b.none
    ead0:	cmp	w0, #0xa
    ead4:	b.gt	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8>
    ead8:	cmp	w0, #0x8
    eadc:	b.eq	eaec <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c>  // b.none
    eae0:	cmp	w0, #0x9
    eae4:	b.eq	eb08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x138>  // b.none
    eae8:	b	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8>
    eaec:	ldr	x3, [sp, #32]
    eaf0:	mov	x2, #0x2                   	// #2
    eaf4:	mov	x1, #0x1                   	// #1
    eaf8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    eafc:	add	x0, x0, #0x9d0
    eb00:	bl	7f20 <fwrite@plt>
    eb04:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    eb08:	ldr	x3, [sp, #32]
    eb0c:	mov	x2, #0x2                   	// #2
    eb10:	mov	x1, #0x1                   	// #1
    eb14:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    eb18:	add	x0, x0, #0x9d8
    eb1c:	bl	7f20 <fwrite@plt>
    eb20:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    eb24:	ldr	x3, [sp, #32]
    eb28:	mov	x2, #0x2                   	// #2
    eb2c:	mov	x1, #0x1                   	// #1
    eb30:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    eb34:	add	x0, x0, #0x9e0
    eb38:	bl	7f20 <fwrite@plt>
    eb3c:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    eb40:	ldr	x3, [sp, #32]
    eb44:	mov	x2, #0x2                   	// #2
    eb48:	mov	x1, #0x1                   	// #1
    eb4c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    eb50:	add	x0, x0, #0x9e8
    eb54:	bl	7f20 <fwrite@plt>
    eb58:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    eb5c:	ldr	x3, [sp, #32]
    eb60:	mov	x2, #0x2                   	// #2
    eb64:	mov	x1, #0x1                   	// #1
    eb68:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    eb6c:	add	x0, x0, #0x9f0
    eb70:	bl	7f20 <fwrite@plt>
    eb74:	b	eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c4>
    eb78:	ldrb	w0, [sp, #55]
    eb7c:	mov	w2, w0
    eb80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    eb84:	add	x1, x0, #0x9f8
    eb88:	ldr	x0, [sp, #32]
    eb8c:	bl	8380 <fprintf@plt>
    eb90:	nop
    eb94:	ldr	x0, [sp, #56]
    eb98:	add	x0, x0, #0x1
    eb9c:	str	x0, [sp, #56]
    eba0:	ldr	x0, [sp, #56]
    eba4:	cmp	x0, #0x0
    eba8:	b.eq	ebbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec>  // b.none
    ebac:	ldr	x0, [sp, #56]
    ebb0:	ldrsb	w0, [x0]
    ebb4:	cmp	w0, #0x0
    ebb8:	b.ne	ea14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44>  // b.any
    ebbc:	ldr	x1, [sp, #32]
    ebc0:	mov	w0, #0x22                  	// #34
    ebc4:	bl	7720 <fputc@plt>
    ebc8:	nop
    ebcc:	ldp	x29, x30, [sp], #64
    ebd0:	ret
    ebd4:	stp	x29, x30, [sp, #-64]!
    ebd8:	mov	x29, sp
    ebdc:	str	x0, [sp, #40]
    ebe0:	str	x1, [sp, #32]
    ebe4:	str	w2, [sp, #28]
    ebe8:	ldr	x1, [sp, #32]
    ebec:	mov	w0, #0x22                  	// #34
    ebf0:	bl	7720 <fputc@plt>
    ebf4:	ldr	x0, [sp, #40]
    ebf8:	str	x0, [sp, #56]
    ebfc:	b	ed18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x348>
    ec00:	ldr	x0, [sp, #56]
    ec04:	ldrsb	w0, [x0]
    ec08:	cmp	w0, #0x22
    ec0c:	b.eq	eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d0>  // b.none
    ec10:	ldr	x0, [sp, #56]
    ec14:	ldrsb	w0, [x0]
    ec18:	cmp	w0, #0x5c
    ec1c:	b.eq	eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d0>  // b.none
    ec20:	ldr	x0, [sp, #56]
    ec24:	ldrsb	w0, [x0]
    ec28:	cmp	w0, #0x60
    ec2c:	b.eq	eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d0>  // b.none
    ec30:	ldr	x0, [sp, #56]
    ec34:	ldrsb	w0, [x0]
    ec38:	cmp	w0, #0x24
    ec3c:	b.eq	eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d0>  // b.none
    ec40:	bl	7d50 <__ctype_b_loc@plt>
    ec44:	ldr	x1, [x0]
    ec48:	ldr	x0, [sp, #56]
    ec4c:	ldrsb	w0, [x0]
    ec50:	and	w0, w0, #0xff
    ec54:	and	x0, x0, #0xff
    ec58:	lsl	x0, x0, #1
    ec5c:	add	x0, x1, x0
    ec60:	ldrh	w0, [x0]
    ec64:	and	w0, w0, #0x4000
    ec68:	cmp	w0, #0x0
    ec6c:	b.eq	eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d0>  // b.none
    ec70:	bl	7d50 <__ctype_b_loc@plt>
    ec74:	ldr	x1, [x0]
    ec78:	ldr	x0, [sp, #56]
    ec7c:	ldrsb	w0, [x0]
    ec80:	and	w0, w0, #0xff
    ec84:	and	x0, x0, #0xff
    ec88:	lsl	x0, x0, #1
    ec8c:	add	x0, x1, x0
    ec90:	ldrh	w0, [x0]
    ec94:	and	w0, w0, #0x2
    ec98:	cmp	w0, #0x0
    ec9c:	b.eq	ecc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f4>  // b.none
    eca0:	ldr	x0, [sp, #56]
    eca4:	ldrsb	w0, [x0]
    eca8:	and	w0, w0, #0xff
    ecac:	mov	w2, w0
    ecb0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ecb4:	add	x1, x0, #0xa08
    ecb8:	ldr	x0, [sp, #32]
    ecbc:	bl	8380 <fprintf@plt>
    ecc0:	b	ed0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x33c>
    ecc4:	ldr	w0, [sp, #28]
    ecc8:	cmp	w0, #0x1
    eccc:	b.ne	ece0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x310>  // b.any
    ecd0:	ldr	x0, [sp, #56]
    ecd4:	ldrsb	w0, [x0]
    ecd8:	bl	7900 <toupper@plt>
    ecdc:	b	ed04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x334>
    ece0:	ldr	w0, [sp, #28]
    ece4:	cmn	w0, #0x1
    ece8:	b.ne	ecfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x32c>  // b.any
    ecec:	ldr	x0, [sp, #56]
    ecf0:	ldrsb	w0, [x0]
    ecf4:	bl	8250 <tolower@plt>
    ecf8:	b	ed04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x334>
    ecfc:	ldr	x0, [sp, #56]
    ed00:	ldrsb	w0, [x0]
    ed04:	ldr	x1, [sp, #32]
    ed08:	bl	7720 <fputc@plt>
    ed0c:	ldr	x0, [sp, #56]
    ed10:	add	x0, x0, #0x1
    ed14:	str	x0, [sp, #56]
    ed18:	ldr	x0, [sp, #56]
    ed1c:	cmp	x0, #0x0
    ed20:	b.eq	ed34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>  // b.none
    ed24:	ldr	x0, [sp, #56]
    ed28:	ldrsb	w0, [x0]
    ed2c:	cmp	w0, #0x0
    ed30:	b.ne	ec00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x230>  // b.any
    ed34:	ldr	x1, [sp, #32]
    ed38:	mov	w0, #0x22                  	// #34
    ed3c:	bl	7720 <fputc@plt>
    ed40:	nop
    ed44:	ldp	x29, x30, [sp], #64
    ed48:	ret
    ed4c:	stp	x29, x30, [sp, #-48]!
    ed50:	mov	x29, sp
    ed54:	str	x0, [sp, #24]
    ed58:	str	x1, [sp, #16]
    ed5c:	ldr	x0, [sp, #24]
    ed60:	str	x0, [sp, #40]
    ed64:	b	ee48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x478>
    ed68:	bl	7d50 <__ctype_b_loc@plt>
    ed6c:	ldr	x1, [x0]
    ed70:	ldr	x0, [sp, #40]
    ed74:	ldrsb	w0, [x0]
    ed78:	and	w0, w0, #0xff
    ed7c:	and	x0, x0, #0xff
    ed80:	lsl	x0, x0, #1
    ed84:	add	x0, x1, x0
    ed88:	ldrh	w0, [x0]
    ed8c:	and	w0, w0, #0x1
    ed90:	cmp	w0, #0x0
    ed94:	b.ne	ee08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x438>  // b.any
    ed98:	ldr	x0, [sp, #40]
    ed9c:	ldrsb	w0, [x0]
    eda0:	cmp	w0, #0x5c
    eda4:	b.eq	ee08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x438>  // b.none
    eda8:	bl	7d50 <__ctype_b_loc@plt>
    edac:	ldr	x1, [x0]
    edb0:	ldr	x0, [sp, #40]
    edb4:	ldrsb	w0, [x0]
    edb8:	and	w0, w0, #0xff
    edbc:	and	x0, x0, #0xff
    edc0:	lsl	x0, x0, #1
    edc4:	add	x0, x1, x0
    edc8:	ldrh	w0, [x0]
    edcc:	and	w0, w0, #0x4000
    edd0:	cmp	w0, #0x0
    edd4:	b.eq	ee08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x438>  // b.none
    edd8:	bl	7d50 <__ctype_b_loc@plt>
    eddc:	ldr	x1, [x0]
    ede0:	ldr	x0, [sp, #40]
    ede4:	ldrsb	w0, [x0]
    ede8:	and	w0, w0, #0xff
    edec:	and	x0, x0, #0xff
    edf0:	lsl	x0, x0, #1
    edf4:	add	x0, x1, x0
    edf8:	ldrh	w0, [x0]
    edfc:	and	w0, w0, #0x2
    ee00:	cmp	w0, #0x0
    ee04:	b.eq	ee2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x45c>  // b.none
    ee08:	ldr	x0, [sp, #40]
    ee0c:	ldrsb	w0, [x0]
    ee10:	and	w0, w0, #0xff
    ee14:	mov	w2, w0
    ee18:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ee1c:	add	x1, x0, #0xa08
    ee20:	ldr	x0, [sp, #16]
    ee24:	bl	8380 <fprintf@plt>
    ee28:	b	ee3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x46c>
    ee2c:	ldr	x0, [sp, #40]
    ee30:	ldrsb	w0, [x0]
    ee34:	ldr	x1, [sp, #16]
    ee38:	bl	7720 <fputc@plt>
    ee3c:	ldr	x0, [sp, #40]
    ee40:	add	x0, x0, #0x1
    ee44:	str	x0, [sp, #40]
    ee48:	ldr	x0, [sp, #40]
    ee4c:	cmp	x0, #0x0
    ee50:	b.eq	ee64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x494>  // b.none
    ee54:	ldr	x0, [sp, #40]
    ee58:	ldrsb	w0, [x0]
    ee5c:	cmp	w0, #0x0
    ee60:	b.ne	ed68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>  // b.any
    ee64:	nop
    ee68:	ldp	x29, x30, [sp], #48
    ee6c:	ret
    ee70:	sub	sp, sp, #0x10
    ee74:	str	x0, [sp, #8]
    ee78:	ldr	x0, [sp, #8]
    ee7c:	ldr	x0, [x0]
    ee80:	ldr	x1, [sp, #8]
    ee84:	cmp	x1, x0
    ee88:	cset	w0, eq  // eq = none
    ee8c:	and	w0, w0, #0xff
    ee90:	add	sp, sp, #0x10
    ee94:	ret
    ee98:	sub	sp, sp, #0x10
    ee9c:	str	x0, [sp, #8]
    eea0:	str	x1, [sp]
    eea4:	ldr	x0, [sp]
    eea8:	ldr	x0, [x0, #8]
    eeac:	ldr	x1, [sp, #8]
    eeb0:	cmp	x1, x0
    eeb4:	cset	w0, eq  // eq = none
    eeb8:	and	w0, w0, #0xff
    eebc:	add	sp, sp, #0x10
    eec0:	ret
    eec4:	stp	x29, x30, [sp, #-272]!
    eec8:	mov	x29, sp
    eecc:	str	x0, [sp, #56]
    eed0:	str	x1, [sp, #48]
    eed4:	str	x2, [sp, #224]
    eed8:	str	x3, [sp, #232]
    eedc:	str	x4, [sp, #240]
    eee0:	str	x5, [sp, #248]
    eee4:	str	x6, [sp, #256]
    eee8:	str	x7, [sp, #264]
    eeec:	str	q0, [sp, #96]
    eef0:	str	q1, [sp, #112]
    eef4:	str	q2, [sp, #128]
    eef8:	str	q3, [sp, #144]
    eefc:	str	q4, [sp, #160]
    ef00:	str	q5, [sp, #176]
    ef04:	str	q6, [sp, #192]
    ef08:	str	q7, [sp, #208]
    ef0c:	ldr	x0, [sp, #56]
    ef10:	cmp	x0, #0x0
    ef14:	b.eq	ef50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x580>  // b.none
    ef18:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    ef1c:	ldr	x0, [x0, #4024]
    ef20:	ldr	w0, [x0]
    ef24:	and	w0, w0, #0x1000000
    ef28:	cmp	w0, #0x0
    ef2c:	b.ne	ef50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x580>  // b.any
    ef30:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    ef34:	ldr	x0, [x0, #4016]
    ef38:	ldr	x3, [x0]
    ef3c:	ldr	x2, [sp, #56]
    ef40:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ef44:	add	x1, x0, #0xa10
    ef48:	mov	x0, x3
    ef4c:	bl	8380 <fprintf@plt>
    ef50:	add	x0, sp, #0x110
    ef54:	str	x0, [sp, #64]
    ef58:	add	x0, sp, #0x110
    ef5c:	str	x0, [sp, #72]
    ef60:	add	x0, sp, #0xe0
    ef64:	str	x0, [sp, #80]
    ef68:	mov	w0, #0xffffffd0            	// #-48
    ef6c:	str	w0, [sp, #88]
    ef70:	mov	w0, #0xffffff80            	// #-128
    ef74:	str	w0, [sp, #92]
    ef78:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    ef7c:	ldr	x0, [x0, #4016]
    ef80:	ldr	x4, [x0]
    ef84:	add	x2, sp, #0x10
    ef88:	add	x3, sp, #0x40
    ef8c:	ldp	x0, x1, [x3]
    ef90:	stp	x0, x1, [x2]
    ef94:	ldp	x0, x1, [x3, #16]
    ef98:	stp	x0, x1, [x2, #16]
    ef9c:	add	x0, sp, #0x10
    efa0:	mov	x2, x0
    efa4:	ldr	x1, [sp, #48]
    efa8:	mov	x0, x4
    efac:	bl	8210 <vfprintf@plt>
    efb0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    efb4:	ldr	x0, [x0, #4016]
    efb8:	ldr	x0, [x0]
    efbc:	mov	x1, x0
    efc0:	mov	w0, #0xa                   	// #10
    efc4:	bl	7720 <fputc@plt>
    efc8:	nop
    efcc:	ldp	x29, x30, [sp], #272
    efd0:	ret
    efd4:	sub	sp, sp, #0x10
    efd8:	str	x0, [sp, #8]
    efdc:	ldr	x0, [sp, #8]
    efe0:	cmp	x0, #0x0
    efe4:	b.eq	f008 <scols_table_get_termheight@@SMARTCOLS_2.31+0x638>  // b.none
    efe8:	ldr	x0, [sp, #8]
    efec:	ldr	x0, [x0, #8]
    eff0:	cmp	x0, #0x0
    eff4:	b.eq	f008 <scols_table_get_termheight@@SMARTCOLS_2.31+0x638>  // b.none
    eff8:	ldr	x0, [sp, #8]
    effc:	ldr	x0, [x0]
    f000:	cmp	x0, #0x0
    f004:	b.ne	f010 <scols_table_get_termheight@@SMARTCOLS_2.31+0x640>  // b.any
    f008:	mov	w0, #0x0                   	// #0
    f00c:	b	f02c <scols_table_get_termheight@@SMARTCOLS_2.31+0x65c>
    f010:	ldr	x0, [sp, #8]
    f014:	ldr	x1, [x0]
    f018:	ldr	x0, [sp, #8]
    f01c:	ldr	x0, [x0, #8]
    f020:	cmp	x1, x0
    f024:	cset	w0, eq  // eq = none
    f028:	and	w0, w0, #0xff
    f02c:	add	sp, sp, #0x10
    f030:	ret
    f034:	sub	sp, sp, #0x10
    f038:	str	x0, [sp, #8]
    f03c:	ldr	x0, [sp, #8]
    f040:	cmp	x0, #0x0
    f044:	b.eq	f070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>  // b.none
    f048:	ldr	x0, [sp, #8]
    f04c:	ldr	x0, [x0, #112]
    f050:	cmp	x0, #0x0
    f054:	b.ne	f070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>  // b.any
    f058:	ldr	x0, [sp, #8]
    f05c:	ldr	x0, [x0, #120]
    f060:	cmp	x0, #0x0
    f064:	b.ne	f070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>  // b.any
    f068:	mov	w0, #0x1                   	// #1
    f06c:	b	f074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a4>
    f070:	mov	w0, #0x0                   	// #0
    f074:	add	sp, sp, #0x10
    f078:	ret
    f07c:	sub	sp, sp, #0x10
    f080:	str	x0, [sp, #8]
    f084:	str	x1, [sp]
    f088:	ldr	x0, [sp]
    f08c:	cmp	x0, #0x0
    f090:	b.eq	f0b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e4>  // b.none
    f094:	ldr	x0, [sp, #8]
    f098:	cmp	x0, #0x0
    f09c:	b.eq	f0b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e4>  // b.none
    f0a0:	ldr	x0, [sp, #8]
    f0a4:	ldr	x0, [x0, #168]
    f0a8:	ldr	x1, [sp]
    f0ac:	cmp	x1, x0
    f0b0:	b.eq	f0bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x6ec>  // b.none
    f0b4:	mov	w0, #0x0                   	// #0
    f0b8:	b	f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f0>
    f0bc:	mov	w0, #0x1                   	// #1
    f0c0:	add	sp, sp, #0x10
    f0c4:	ret
    f0c8:	sub	sp, sp, #0x10
    f0cc:	str	x0, [sp, #8]
    f0d0:	ldr	x0, [sp, #8]
    f0d4:	cmp	x0, #0x0
    f0d8:	b.eq	f0f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x724>  // b.none
    f0dc:	ldr	x0, [sp, #8]
    f0e0:	ldr	x0, [x0, #112]
    f0e4:	cmp	x0, #0x0
    f0e8:	b.eq	f0f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x724>  // b.none
    f0ec:	mov	w0, #0x1                   	// #1
    f0f0:	b	f0f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x728>
    f0f4:	mov	w0, #0x0                   	// #0
    f0f8:	add	sp, sp, #0x10
    f0fc:	ret
    f100:	stp	x29, x30, [sp, #-32]!
    f104:	mov	x29, sp
    f108:	str	x0, [sp, #24]
    f10c:	ldr	x0, [sp, #24]
    f110:	cmp	x0, #0x0
    f114:	b.eq	f128 <scols_table_get_termheight@@SMARTCOLS_2.31+0x758>  // b.none
    f118:	ldr	x0, [sp, #24]
    f11c:	ldr	x0, [x0, #112]
    f120:	cmp	x0, #0x0
    f124:	b.ne	f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x760>  // b.any
    f128:	mov	w0, #0x0                   	// #0
    f12c:	b	f150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x780>
    f130:	ldr	x0, [sp, #24]
    f134:	add	x2, x0, #0x50
    f138:	ldr	x0, [sp, #24]
    f13c:	ldr	x0, [x0, #112]
    f140:	add	x0, x0, #0x40
    f144:	mov	x1, x0
    f148:	mov	x0, x2
    f14c:	bl	ee98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c8>
    f150:	ldp	x29, x30, [sp], #32
    f154:	ret
    f158:	stp	x29, x30, [sp, #-48]!
    f15c:	mov	x29, sp
    f160:	str	x0, [sp, #24]
    f164:	ldr	x0, [sp, #24]
    f168:	add	x2, x0, #0xc8
    f16c:	ldr	x0, [sp, #24]
    f170:	ldr	x0, [x0, #216]
    f174:	add	x0, x0, #0x60
    f178:	mov	x1, x0
    f17c:	mov	x0, x2
    f180:	bl	ee98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c8>
    f184:	cmp	w0, #0x0
    f188:	b.eq	f194 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7c4>  // b.none
    f18c:	mov	w0, #0x1                   	// #1
    f190:	b	f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x814>
    f194:	ldr	x0, [sp, #24]
    f198:	ldr	x0, [x0, #200]
    f19c:	str	x0, [sp, #40]
    f1a0:	ldr	x0, [sp, #40]
    f1a4:	sub	x0, x0, #0xc8
    f1a8:	str	x0, [sp, #32]
    f1ac:	ldr	x0, [sp, #32]
    f1b0:	cmp	x0, #0x0
    f1b4:	b.eq	f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>  // b.none
    f1b8:	ldr	x0, [sp, #32]
    f1bc:	bl	81a0 <scols_column_is_hidden@plt>
    f1c0:	cmp	w0, #0x0
    f1c4:	b.eq	f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>  // b.none
    f1c8:	ldr	x0, [sp, #32]
    f1cc:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    f1d0:	cmp	w0, #0x0
    f1d4:	b.eq	f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>  // b.none
    f1d8:	mov	w0, #0x1                   	// #1
    f1dc:	b	f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x814>
    f1e0:	mov	w0, #0x0                   	// #0
    f1e4:	ldp	x29, x30, [sp], #48
    f1e8:	ret
    f1ec:	stp	x29, x30, [sp, #-32]!
    f1f0:	mov	x29, sp
    f1f4:	str	x0, [sp, #24]
    f1f8:	ldr	x0, [sp, #24]
    f1fc:	cmp	x0, #0x0
    f200:	b.eq	f214 <scols_table_get_termheight@@SMARTCOLS_2.31+0x844>  // b.none
    f204:	ldr	x0, [sp, #24]
    f208:	ldr	x0, [x0, #120]
    f20c:	cmp	x0, #0x0
    f210:	b.ne	f21c <scols_table_get_termheight@@SMARTCOLS_2.31+0x84c>  // b.any
    f214:	mov	w0, #0x0                   	// #0
    f218:	b	f23c <scols_table_get_termheight@@SMARTCOLS_2.31+0x86c>
    f21c:	ldr	x0, [sp, #24]
    f220:	add	x2, x0, #0x50
    f224:	ldr	x0, [sp, #24]
    f228:	ldr	x0, [x0, #120]
    f22c:	add	x0, x0, #0x20
    f230:	mov	x1, x0
    f234:	mov	x0, x2
    f238:	bl	ee98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c8>
    f23c:	ldp	x29, x30, [sp], #32
    f240:	ret
    f244:	sub	sp, sp, #0x10
    f248:	str	x0, [sp, #8]
    f24c:	ldr	x0, [sp, #8]
    f250:	cmp	x0, #0x0
    f254:	b.eq	f270 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>  // b.none
    f258:	ldr	x0, [sp, #8]
    f25c:	ldr	x0, [x0, #120]
    f260:	cmp	x0, #0x0
    f264:	b.eq	f270 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>  // b.none
    f268:	mov	w0, #0x1                   	// #1
    f26c:	b	f274 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a4>
    f270:	mov	w0, #0x0                   	// #0
    f274:	add	sp, sp, #0x10
    f278:	ret
    f27c:	stp	x29, x30, [sp, #-32]!
    f280:	mov	x29, sp
    f284:	str	x0, [sp, #24]
    f288:	ldr	x0, [sp, #24]
    f28c:	cmp	x0, #0x0
    f290:	b.eq	f2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8e0>  // b.none
    f294:	ldr	x0, [sp, #24]
    f298:	add	x0, x0, #0x80
    f29c:	bl	ee70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>
    f2a0:	cmp	w0, #0x0
    f2a4:	b.ne	f2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8e0>  // b.any
    f2a8:	mov	w0, #0x1                   	// #1
    f2ac:	b	f2b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8e4>
    f2b0:	mov	w0, #0x0                   	// #0
    f2b4:	ldp	x29, x30, [sp], #32
    f2b8:	ret
    f2bc:	stp	x29, x30, [sp, #-32]!
    f2c0:	mov	x29, sp
    f2c4:	str	x0, [sp, #24]
    f2c8:	ldr	x0, [sp, #24]
    f2cc:	cmp	x0, #0x0
    f2d0:	b.eq	f2f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>  // b.none
    f2d4:	ldr	x0, [sp, #24]
    f2d8:	add	x0, x0, #0x40
    f2dc:	bl	ee70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>
    f2e0:	cmp	w0, #0x0
    f2e4:	b.ne	f2f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>  // b.any
    f2e8:	mov	w0, #0x1                   	// #1
    f2ec:	b	f2f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x924>
    f2f0:	mov	w0, #0x0                   	// #0
    f2f4:	ldp	x29, x30, [sp], #32
    f2f8:	ret
    f2fc:	stp	x29, x30, [sp, #-96]!
    f300:	mov	x29, sp
    f304:	str	x0, [sp, #40]
    f308:	str	x1, [sp, #32]
    f30c:	str	x2, [sp, #24]
    f310:	ldr	x0, [sp, #40]
    f314:	cmp	x0, #0x0
    f318:	b.eq	f328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x958>  // b.none
    f31c:	ldr	x0, [sp, #32]
    f320:	cmp	x0, #0x0
    f324:	b.ne	f330 <scols_table_get_termheight@@SMARTCOLS_2.31+0x960>  // b.any
    f328:	mov	w0, #0x0                   	// #0
    f32c:	b	f444 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    f330:	ldr	x0, [sp, #32]
    f334:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    f338:	cmp	w0, #0x0
    f33c:	b.eq	f348 <scols_table_get_termheight@@SMARTCOLS_2.31+0x978>  // b.none
    f340:	mov	w0, #0x1                   	// #1
    f344:	b	f444 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    f348:	ldr	x0, [sp, #24]
    f34c:	cmp	x0, #0x0
    f350:	b.ne	f35c <scols_table_get_termheight@@SMARTCOLS_2.31+0x98c>  // b.any
    f354:	mov	w0, #0x0                   	// #0
    f358:	b	f444 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    f35c:	add	x0, sp, #0x38
    f360:	mov	w1, #0x0                   	// #0
    f364:	bl	75f0 <scols_reset_iter@plt>
    f368:	ldr	x1, [sp, #32]
    f36c:	add	x0, sp, #0x38
    f370:	mov	x2, x1
    f374:	mov	x1, x0
    f378:	ldr	x0, [sp, #40]
    f37c:	bl	7940 <scols_table_set_columns_iter@plt>
    f380:	add	x1, sp, #0x20
    f384:	add	x0, sp, #0x38
    f388:	mov	x2, x1
    f38c:	mov	x1, x0
    f390:	ldr	x0, [sp, #40]
    f394:	bl	80e0 <scols_table_next_column@plt>
    f398:	b	f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>
    f39c:	str	xzr, [sp, #88]
    f3a0:	ldr	x0, [sp, #32]
    f3a4:	bl	81a0 <scols_column_is_hidden@plt>
    f3a8:	cmp	w0, #0x0
    f3ac:	b.eq	f3b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9e4>  // b.none
    f3b0:	b	f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>
    f3b4:	ldr	x0, [sp, #32]
    f3b8:	bl	7fd0 <scols_column_is_tree@plt>
    f3bc:	cmp	w0, #0x0
    f3c0:	b.eq	f3cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x9fc>  // b.none
    f3c4:	mov	w0, #0x0                   	// #0
    f3c8:	b	f444 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    f3cc:	ldr	x0, [sp, #32]
    f3d0:	ldr	x0, [x0, #8]
    f3d4:	mov	x1, x0
    f3d8:	ldr	x0, [sp, #24]
    f3dc:	bl	8370 <scols_line_get_cell@plt>
    f3e0:	str	x0, [sp, #80]
    f3e4:	ldr	x0, [sp, #80]
    f3e8:	cmp	x0, #0x0
    f3ec:	b.eq	f3fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa2c>  // b.none
    f3f0:	ldr	x0, [sp, #80]
    f3f4:	bl	7730 <scols_cell_get_data@plt>
    f3f8:	str	x0, [sp, #88]
    f3fc:	ldr	x0, [sp, #88]
    f400:	cmp	x0, #0x0
    f404:	b.eq	f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>  // b.none
    f408:	ldr	x0, [sp, #88]
    f40c:	ldrsb	w0, [x0]
    f410:	cmp	w0, #0x0
    f414:	b.eq	f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>  // b.none
    f418:	mov	w0, #0x0                   	// #0
    f41c:	b	f444 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    f420:	add	x1, sp, #0x20
    f424:	add	x0, sp, #0x38
    f428:	mov	x2, x1
    f42c:	mov	x1, x0
    f430:	ldr	x0, [sp, #40]
    f434:	bl	80e0 <scols_table_next_column@plt>
    f438:	cmp	w0, #0x0
    f43c:	b.eq	f39c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9cc>  // b.none
    f440:	mov	w0, #0x1                   	// #1
    f444:	ldp	x29, x30, [sp], #96
    f448:	ret
    f44c:	stp	x29, x30, [sp, #-64]!
    f450:	mov	x29, sp
    f454:	str	x0, [sp, #40]
    f458:	str	x1, [sp, #32]
    f45c:	str	x2, [sp, #24]
    f460:	ldr	x0, [sp, #32]
    f464:	cmp	x0, #0x0
    f468:	b.ne	f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>  // b.any
    f46c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f470:	add	x3, x0, #0xd00
    f474:	mov	w2, #0x63                  	// #99
    f478:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f47c:	add	x1, x0, #0xa18
    f480:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f484:	add	x0, x0, #0xa38
    f488:	bl	8230 <__assert_fail@plt>
    f48c:	ldr	x0, [sp, #24]
    f490:	cmp	x0, #0x0
    f494:	b.ne	f4b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xae8>  // b.any
    f498:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f49c:	add	x3, x0, #0xd00
    f4a0:	mov	w2, #0x64                  	// #100
    f4a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f4a8:	add	x1, x0, #0xa18
    f4ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f4b0:	add	x0, x0, #0xa40
    f4b4:	bl	8230 <__assert_fail@plt>
    f4b8:	ldr	x0, [sp, #32]
    f4bc:	ldr	x0, [x0, #112]
    f4c0:	cmp	x0, #0x0
    f4c4:	b.ne	f4d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb00>  // b.any
    f4c8:	mov	w0, #0x0                   	// #0
    f4cc:	b	f55c <scols_table_get_termheight@@SMARTCOLS_2.31+0xb8c>
    f4d0:	ldr	x0, [sp, #32]
    f4d4:	ldr	x0, [x0, #112]
    f4d8:	ldr	x2, [sp, #24]
    f4dc:	mov	x1, x0
    f4e0:	ldr	x0, [sp, #40]
    f4e4:	bl	f44c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa7c>
    f4e8:	str	w0, [sp, #52]
    f4ec:	ldr	w0, [sp, #52]
    f4f0:	cmp	w0, #0x0
    f4f4:	b.eq	f500 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb30>  // b.none
    f4f8:	ldr	w0, [sp, #52]
    f4fc:	b	f55c <scols_table_get_termheight@@SMARTCOLS_2.31+0xb8c>
    f500:	ldr	x0, [sp, #32]
    f504:	bl	f100 <scols_table_get_termheight@@SMARTCOLS_2.31+0x730>
    f508:	cmp	w0, #0x0
    f50c:	b.eq	f520 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb50>  // b.none
    f510:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f514:	add	x0, x0, #0xa48
    f518:	str	x0, [sp, #56]
    f51c:	b	f550 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb80>
    f520:	ldr	x0, [sp, #40]
    f524:	ldr	x0, [x0, #176]
    f528:	ldr	x0, [x0, #16]
    f52c:	cmp	x0, #0x0
    f530:	b.eq	f544 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb74>  // b.none
    f534:	ldr	x0, [sp, #40]
    f538:	ldr	x0, [x0, #176]
    f53c:	ldr	x0, [x0, #16]
    f540:	b	f54c <scols_table_get_termheight@@SMARTCOLS_2.31+0xb7c>
    f544:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f548:	add	x0, x0, #0xa50
    f54c:	str	x0, [sp, #56]
    f550:	ldr	x1, [sp, #56]
    f554:	ldr	x0, [sp, #24]
    f558:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f55c:	ldp	x29, x30, [sp], #64
    f560:	ret
    f564:	sub	sp, sp, #0x30
    f568:	str	x0, [sp, #24]
    f56c:	str	x1, [sp, #16]
    f570:	str	x2, [sp, #8]
    f574:	ldr	x0, [sp, #16]
    f578:	str	x0, [sp, #40]
    f57c:	b	f5d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc08>
    f580:	ldr	x0, [sp, #24]
    f584:	ldr	x1, [x0, #144]
    f588:	ldr	x0, [sp, #40]
    f58c:	lsl	x0, x0, #3
    f590:	add	x0, x1, x0
    f594:	ldr	x0, [x0]
    f598:	cmp	x0, #0x0
    f59c:	b.ne	f5c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf4>  // b.any
    f5a0:	ldr	x0, [sp, #8]
    f5a4:	cmp	x0, #0x0
    f5a8:	b.eq	f5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0xbfc>  // b.none
    f5ac:	ldr	x0, [sp, #8]
    f5b0:	ldr	x0, [x0]
    f5b4:	add	x1, x0, #0x1
    f5b8:	ldr	x0, [sp, #8]
    f5bc:	str	x1, [x0]
    f5c0:	b	f5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0xbfc>
    f5c4:	mov	w0, #0x0                   	// #0
    f5c8:	b	f5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc20>
    f5cc:	ldr	x0, [sp, #40]
    f5d0:	add	x0, x0, #0x1
    f5d4:	str	x0, [sp, #40]
    f5d8:	ldr	x0, [sp, #24]
    f5dc:	ldr	x0, [x0, #152]
    f5e0:	ldr	x1, [sp, #40]
    f5e4:	cmp	x1, x0
    f5e8:	b.cc	f580 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb0>  // b.lo, b.ul, b.last
    f5ec:	mov	w0, #0x1                   	// #1
    f5f0:	add	sp, sp, #0x30
    f5f4:	ret
    f5f8:	stp	x29, x30, [sp, #-112]!
    f5fc:	mov	x29, sp
    f600:	str	x19, [sp, #16]
    f604:	str	x0, [sp, #56]
    f608:	str	x1, [sp, #48]
    f60c:	str	x2, [sp, #40]
    f610:	str	wzr, [sp, #108]
    f614:	str	xzr, [sp, #72]
    f618:	ldr	x0, [sp, #56]
    f61c:	ldrb	w0, [x0, #248]
    f620:	and	w0, w0, #0x8
    f624:	and	w0, w0, #0xff
    f628:	cmp	w0, #0x0
    f62c:	b.ne	f660 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc90>  // b.any
    f630:	ldr	x0, [sp, #56]
    f634:	ldr	x0, [x0, #176]
    f638:	ldr	x0, [x0, #96]
    f63c:	cmp	x0, #0x0
    f640:	b.eq	f654 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc84>  // b.none
    f644:	ldr	x0, [sp, #56]
    f648:	ldr	x0, [x0, #176]
    f64c:	ldr	x0, [x0, #96]
    f650:	b	f668 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc98>
    f654:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f658:	add	x0, x0, #0xa58
    f65c:	b	f668 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc98>
    f660:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f664:	add	x0, x0, #0xa60
    f668:	str	x0, [sp, #88]
    f66c:	ldr	x0, [sp, #56]
    f670:	bl	f27c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8ac>
    f674:	cmp	w0, #0x0
    f678:	b.ne	f684 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcb4>  // b.any
    f67c:	mov	w0, #0x0                   	// #0
    f680:	b	fbc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11f0>
    f684:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    f688:	ldr	x0, [x0, #4024]
    f68c:	ldr	w0, [x0]
    f690:	and	w0, w0, #0x8
    f694:	cmp	w0, #0x0
    f698:	b.eq	f6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd14>  // b.none
    f69c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    f6a0:	ldr	x0, [x0, #4016]
    f6a4:	ldr	x19, [x0]
    f6a8:	bl	7870 <getpid@plt>
    f6ac:	mov	w1, w0
    f6b0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f6b4:	add	x4, x0, #0xa68
    f6b8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f6bc:	add	x3, x0, #0xa70
    f6c0:	mov	w2, w1
    f6c4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f6c8:	add	x1, x0, #0xa80
    f6cc:	mov	x0, x19
    f6d0:	bl	8380 <fprintf@plt>
    f6d4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f6d8:	add	x1, x0, #0xa90
    f6dc:	ldr	x0, [sp, #48]
    f6e0:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
    f6e4:	ldr	x0, [sp, #56]
    f6e8:	ldrb	w0, [x0, #248]
    f6ec:	and	w0, w0, #0x10
    f6f0:	and	w0, w0, #0xff
    f6f4:	cmp	w0, #0x0
    f6f8:	b.eq	f704 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd34>  // b.none
    f6fc:	mov	w0, #0x0                   	// #0
    f700:	b	fbc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11f0>
    f704:	str	xzr, [sp, #96]
    f708:	b	fb88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b8>
    f70c:	ldr	x0, [sp, #56]
    f710:	ldr	x1, [x0, #144]
    f714:	ldr	x0, [sp, #96]
    f718:	lsl	x0, x0, #3
    f71c:	add	x0, x1, x0
    f720:	ldr	x0, [x0]
    f724:	str	x0, [sp, #80]
    f728:	ldr	x0, [sp, #80]
    f72c:	cmp	x0, #0x0
    f730:	b.ne	f798 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>  // b.any
    f734:	ldr	x0, [sp, #56]
    f738:	ldrb	w0, [x0, #248]
    f73c:	and	w0, w0, #0x8
    f740:	and	w0, w0, #0xff
    f744:	cmp	w0, #0x0
    f748:	b.ne	f77c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdac>  // b.any
    f74c:	ldr	x0, [sp, #56]
    f750:	ldr	x0, [x0, #176]
    f754:	ldr	x0, [x0, #96]
    f758:	cmp	x0, #0x0
    f75c:	b.eq	f770 <scols_table_get_termheight@@SMARTCOLS_2.31+0xda0>  // b.none
    f760:	ldr	x0, [sp, #56]
    f764:	ldr	x0, [x0, #176]
    f768:	ldr	x0, [x0, #96]
    f76c:	b	f784 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdb4>
    f770:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f774:	add	x0, x0, #0xa58
    f778:	b	f784 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdb4>
    f77c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f780:	add	x0, x0, #0xa60
    f784:	mov	x2, x0
    f788:	mov	x1, #0x3                   	// #3
    f78c:	ldr	x0, [sp, #40]
    f790:	bl	13c74 <scols_get_library_version@@SMARTCOLS_2.25+0x3f4>
    f794:	b	fb7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x11ac>
    f798:	ldr	x0, [sp, #80]
    f79c:	ldr	w0, [x0, #64]
    f7a0:	cmp	w0, #0x7
    f7a4:	b.eq	fb1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x114c>  // b.none
    f7a8:	cmp	w0, #0x7
    f7ac:	b.gt	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f7b0:	cmp	w0, #0x6
    f7b4:	b.eq	f8b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>  // b.none
    f7b8:	cmp	w0, #0x6
    f7bc:	b.gt	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f7c0:	cmp	w0, #0x5
    f7c4:	b.eq	f9e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1018>  // b.none
    f7c8:	cmp	w0, #0x5
    f7cc:	b.gt	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f7d0:	cmp	w0, #0x4
    f7d4:	b.eq	f904 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf34>  // b.none
    f7d8:	cmp	w0, #0x4
    f7dc:	b.gt	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f7e0:	cmp	w0, #0x3
    f7e4:	b.eq	f87c <scols_table_get_termheight@@SMARTCOLS_2.31+0xeac>  // b.none
    f7e8:	cmp	w0, #0x3
    f7ec:	b.gt	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f7f0:	cmp	w0, #0x1
    f7f4:	b.eq	f804 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe34>  // b.none
    f7f8:	cmp	w0, #0x2
    f7fc:	b.eq	f840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe70>  // b.none
    f800:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f804:	ldr	x0, [sp, #56]
    f808:	ldr	x0, [x0, #176]
    f80c:	ldr	x0, [x0, #48]
    f810:	cmp	x0, #0x0
    f814:	b.eq	f828 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe58>  // b.none
    f818:	ldr	x0, [sp, #56]
    f81c:	ldr	x0, [x0, #176]
    f820:	ldr	x0, [x0, #48]
    f824:	b	f830 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe60>
    f828:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f82c:	add	x0, x0, #0xaa8
    f830:	mov	x1, x0
    f834:	ldr	x0, [sp, #40]
    f838:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f83c:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f840:	ldr	x0, [sp, #56]
    f844:	ldr	x0, [x0, #176]
    f848:	ldr	x0, [x0, #64]
    f84c:	cmp	x0, #0x0
    f850:	b.eq	f864 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe94>  // b.none
    f854:	ldr	x0, [sp, #56]
    f858:	ldr	x0, [x0, #176]
    f85c:	ldr	x0, [x0, #64]
    f860:	b	f86c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe9c>
    f864:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f868:	add	x0, x0, #0xab0
    f86c:	mov	x1, x0
    f870:	ldr	x0, [sp, #40]
    f874:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f878:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f87c:	ldr	x0, [sp, #56]
    f880:	ldr	x0, [x0, #176]
    f884:	ldr	x0, [x0, #56]
    f888:	cmp	x0, #0x0
    f88c:	b.eq	f8a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xed0>  // b.none
    f890:	ldr	x0, [sp, #56]
    f894:	ldr	x0, [x0, #176]
    f898:	ldr	x0, [x0, #56]
    f89c:	b	f8a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xed8>
    f8a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f8a4:	add	x0, x0, #0xab8
    f8a8:	mov	x1, x0
    f8ac:	ldr	x0, [sp, #40]
    f8b0:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f8b4:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f8b8:	ldr	x0, [sp, #56]
    f8bc:	ldr	x0, [x0, #176]
    f8c0:	ldr	x0, [x0, #32]
    f8c4:	cmp	x0, #0x0
    f8c8:	b.eq	f8dc <scols_table_get_termheight@@SMARTCOLS_2.31+0xf0c>  // b.none
    f8cc:	ldr	x0, [sp, #56]
    f8d0:	ldr	x0, [x0, #176]
    f8d4:	ldr	x0, [x0, #32]
    f8d8:	b	f8e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf14>
    f8dc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f8e0:	add	x0, x0, #0xac0
    f8e4:	mov	x1, x0
    f8e8:	ldr	x0, [sp, #40]
    f8ec:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f8f0:	ldr	x2, [sp, #88]
    f8f4:	mov	x1, #0x2                   	// #2
    f8f8:	ldr	x0, [sp, #40]
    f8fc:	bl	13c74 <scols_get_library_version@@SMARTCOLS_2.25+0x3f4>
    f900:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f904:	ldr	x1, [sp, #88]
    f908:	ldr	x0, [sp, #40]
    f90c:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f910:	ldr	x0, [sp, #56]
    f914:	ldr	x0, [x0, #176]
    f918:	ldr	x0, [x0, #80]
    f91c:	cmp	x0, #0x0
    f920:	b.eq	f934 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf64>  // b.none
    f924:	ldr	x0, [sp, #56]
    f928:	ldr	x0, [x0, #176]
    f92c:	ldr	x0, [x0, #80]
    f930:	b	f93c <scols_table_get_termheight@@SMARTCOLS_2.31+0xf6c>
    f934:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f938:	add	x0, x0, #0xac8
    f93c:	mov	x1, x0
    f940:	ldr	x0, [sp, #40]
    f944:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    f948:	ldr	x0, [sp, #96]
    f94c:	add	x0, x0, #0x3
    f950:	add	x1, sp, #0x48
    f954:	mov	x2, x1
    f958:	mov	x1, x0
    f95c:	ldr	x0, [sp, #56]
    f960:	bl	f564 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb94>
    f964:	cmp	w0, #0x0
    f968:	b.eq	f9b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfe4>  // b.none
    f96c:	ldr	x0, [sp, #72]
    f970:	add	x1, x0, #0x1
    f974:	ldr	x0, [sp, #56]
    f978:	ldr	x0, [x0, #176]
    f97c:	ldr	x0, [x0, #40]
    f980:	cmp	x0, #0x0
    f984:	b.eq	f998 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfc8>  // b.none
    f988:	ldr	x0, [sp, #56]
    f98c:	ldr	x0, [x0, #176]
    f990:	ldr	x0, [x0, #40]
    f994:	b	f9a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfd0>
    f998:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f99c:	add	x0, x0, #0xad0
    f9a0:	mov	x2, x0
    f9a4:	ldr	x0, [sp, #40]
    f9a8:	bl	13c74 <scols_get_library_version@@SMARTCOLS_2.25+0x3f4>
    f9ac:	mov	w0, #0x1                   	// #1
    f9b0:	str	w0, [sp, #108]
    f9b4:	ldr	x0, [sp, #56]
    f9b8:	ldr	x0, [x0, #176]
    f9bc:	ldr	x0, [x0, #40]
    f9c0:	cmp	x0, #0x0
    f9c4:	b.eq	f9d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1008>  // b.none
    f9c8:	ldr	x0, [sp, #56]
    f9cc:	ldr	x0, [x0, #176]
    f9d0:	ldr	x0, [x0, #40]
    f9d4:	b	f9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1010>
    f9d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    f9dc:	add	x0, x0, #0xad0
    f9e0:	str	x0, [sp, #88]
    f9e4:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    f9e8:	ldr	x0, [sp, #56]
    f9ec:	ldrb	w0, [x0, #248]
    f9f0:	and	w0, w0, #0x8
    f9f4:	and	w0, w0, #0xff
    f9f8:	cmp	w0, #0x0
    f9fc:	b.ne	fa30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1060>  // b.any
    fa00:	ldr	x0, [sp, #56]
    fa04:	ldr	x0, [x0, #176]
    fa08:	ldr	x0, [x0, #96]
    fa0c:	cmp	x0, #0x0
    fa10:	b.eq	fa24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1054>  // b.none
    fa14:	ldr	x0, [sp, #56]
    fa18:	ldr	x0, [x0, #176]
    fa1c:	ldr	x0, [x0, #96]
    fa20:	b	fa38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1068>
    fa24:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fa28:	add	x0, x0, #0xa58
    fa2c:	b	fa38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1068>
    fa30:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fa34:	add	x0, x0, #0xa60
    fa38:	mov	x1, x0
    fa3c:	ldr	x0, [sp, #40]
    fa40:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fa44:	ldr	x0, [sp, #56]
    fa48:	ldr	x0, [x0, #176]
    fa4c:	ldr	x0, [x0, #72]
    fa50:	cmp	x0, #0x0
    fa54:	b.eq	fa68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1098>  // b.none
    fa58:	ldr	x0, [sp, #56]
    fa5c:	ldr	x0, [x0, #176]
    fa60:	ldr	x0, [x0, #72]
    fa64:	b	fa70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10a0>
    fa68:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fa6c:	add	x0, x0, #0xad8
    fa70:	mov	x1, x0
    fa74:	ldr	x0, [sp, #40]
    fa78:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fa7c:	ldr	x0, [sp, #96]
    fa80:	add	x0, x0, #0x3
    fa84:	add	x1, sp, #0x48
    fa88:	mov	x2, x1
    fa8c:	mov	x1, x0
    fa90:	ldr	x0, [sp, #56]
    fa94:	bl	f564 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb94>
    fa98:	cmp	w0, #0x0
    fa9c:	b.eq	fae8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1118>  // b.none
    faa0:	ldr	x0, [sp, #72]
    faa4:	add	x1, x0, #0x1
    faa8:	ldr	x0, [sp, #56]
    faac:	ldr	x0, [x0, #176]
    fab0:	ldr	x0, [x0, #40]
    fab4:	cmp	x0, #0x0
    fab8:	b.eq	facc <scols_table_get_termheight@@SMARTCOLS_2.31+0x10fc>  // b.none
    fabc:	ldr	x0, [sp, #56]
    fac0:	ldr	x0, [x0, #176]
    fac4:	ldr	x0, [x0, #40]
    fac8:	b	fad4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1104>
    facc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fad0:	add	x0, x0, #0xad0
    fad4:	mov	x2, x0
    fad8:	ldr	x0, [sp, #40]
    fadc:	bl	13c74 <scols_get_library_version@@SMARTCOLS_2.25+0x3f4>
    fae0:	mov	w0, #0x1                   	// #1
    fae4:	str	w0, [sp, #108]
    fae8:	ldr	x0, [sp, #56]
    faec:	ldr	x0, [x0, #176]
    faf0:	ldr	x0, [x0, #40]
    faf4:	cmp	x0, #0x0
    faf8:	b.eq	fb0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x113c>  // b.none
    fafc:	ldr	x0, [sp, #56]
    fb00:	ldr	x0, [x0, #176]
    fb04:	ldr	x0, [x0, #40]
    fb08:	b	fb14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1144>
    fb0c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fb10:	add	x0, x0, #0xad0
    fb14:	str	x0, [sp, #88]
    fb18:	b	fb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    fb1c:	ldr	x1, [sp, #88]
    fb20:	ldr	x0, [sp, #40]
    fb24:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fb28:	ldr	x0, [sp, #56]
    fb2c:	ldr	x0, [x0, #176]
    fb30:	ldr	x0, [x0, #32]
    fb34:	cmp	x0, #0x0
    fb38:	b.eq	fb4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x117c>  // b.none
    fb3c:	ldr	x0, [sp, #56]
    fb40:	ldr	x0, [x0, #176]
    fb44:	ldr	x0, [x0, #32]
    fb48:	b	fb54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1184>
    fb4c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fb50:	add	x0, x0, #0xac0
    fb54:	mov	x1, x0
    fb58:	ldr	x0, [sp, #40]
    fb5c:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fb60:	ldr	x1, [sp, #88]
    fb64:	ldr	x0, [sp, #40]
    fb68:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fb6c:	nop
    fb70:	ldr	w0, [sp, #108]
    fb74:	cmp	w0, #0x0
    fb78:	b.ne	fba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d0>  // b.any
    fb7c:	ldr	x0, [sp, #96]
    fb80:	add	x0, x0, #0x3
    fb84:	str	x0, [sp, #96]
    fb88:	ldr	x0, [sp, #56]
    fb8c:	ldr	x0, [x0, #152]
    fb90:	ldr	x1, [sp, #96]
    fb94:	cmp	x1, x0
    fb98:	b.cc	f70c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd3c>  // b.lo, b.ul, b.last
    fb9c:	b	fba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d4>
    fba0:	nop
    fba4:	ldr	w0, [sp, #108]
    fba8:	cmp	w0, #0x0
    fbac:	b.ne	fbbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x11ec>  // b.any
    fbb0:	ldr	x1, [sp, #88]
    fbb4:	ldr	x0, [sp, #40]
    fbb8:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fbbc:	mov	w0, #0x0                   	// #0
    fbc0:	ldr	x19, [sp, #16]
    fbc4:	ldp	x29, x30, [sp], #112
    fbc8:	ret
    fbcc:	stp	x29, x30, [sp, #-64]!
    fbd0:	mov	x29, sp
    fbd4:	str	x0, [sp, #24]
    fbd8:	add	x0, sp, #0x20
    fbdc:	mov	w1, #0x0                   	// #0
    fbe0:	bl	75f0 <scols_reset_iter@plt>
    fbe4:	b	fc14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1244>
    fbe8:	ldr	x0, [sp, #56]
    fbec:	bl	81a0 <scols_column_is_hidden@plt>
    fbf0:	cmp	w0, #0x0
    fbf4:	b.eq	fbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x122c>  // b.none
    fbf8:	b	fc14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1244>
    fbfc:	ldr	x0, [sp, #56]
    fc00:	ldr	x0, [x0, #104]
    fc04:	cmp	x0, #0x0
    fc08:	b.eq	fc14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1244>  // b.none
    fc0c:	mov	w0, #0x1                   	// #1
    fc10:	b	fc38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1268>
    fc14:	add	x1, sp, #0x38
    fc18:	add	x0, sp, #0x20
    fc1c:	mov	x2, x1
    fc20:	mov	x1, x0
    fc24:	ldr	x0, [sp, #24]
    fc28:	bl	80e0 <scols_table_next_column@plt>
    fc2c:	cmp	w0, #0x0
    fc30:	b.eq	fbe8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1218>  // b.none
    fc34:	mov	w0, #0x0                   	// #0
    fc38:	ldp	x29, x30, [sp], #64
    fc3c:	ret
    fc40:	stp	x29, x30, [sp, #-96]!
    fc44:	mov	x29, sp
    fc48:	str	x19, [sp, #16]
    fc4c:	str	x0, [sp, #56]
    fc50:	str	x1, [sp, #48]
    fc54:	str	x2, [sp, #40]
    fc58:	str	x3, [sp, #32]
    fc5c:	str	xzr, [sp, #72]
    fc60:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    fc64:	ldr	x0, [x0, #4024]
    fc68:	ldr	w0, [x0]
    fc6c:	and	w0, w0, #0x20
    fc70:	cmp	w0, #0x0
    fc74:	b.eq	fcc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12f0>  // b.none
    fc78:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
    fc7c:	ldr	x0, [x0, #4016]
    fc80:	ldr	x19, [x0]
    fc84:	bl	7870 <getpid@plt>
    fc88:	mov	w1, w0
    fc8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fc90:	add	x4, x0, #0xae0
    fc94:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fc98:	add	x3, x0, #0xa70
    fc9c:	mov	w2, w1
    fca0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fca4:	add	x1, x0, #0xa80
    fca8:	mov	x0, x19
    fcac:	bl	8380 <fprintf@plt>
    fcb0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fcb4:	add	x1, x0, #0xae8
    fcb8:	ldr	x0, [sp, #48]
    fcbc:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
    fcc0:	ldr	x0, [sp, #40]
    fcc4:	cmp	x0, #0x0
    fcc8:	b.eq	fe44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>  // b.none
    fccc:	ldr	x0, [sp, #48]
    fcd0:	bl	7fd0 <scols_column_is_tree@plt>
    fcd4:	cmp	w0, #0x0
    fcd8:	b.eq	fe44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>  // b.none
    fcdc:	ldr	x0, [sp, #40]
    fce0:	ldr	x0, [x0, #112]
    fce4:	cmp	x0, #0x0
    fce8:	b.ne	fd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a0>  // b.any
    fcec:	ldr	x0, [sp, #40]
    fcf0:	add	x0, x0, #0x40
    fcf4:	bl	ee70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>
    fcf8:	cmp	w0, #0x0
    fcfc:	b.ne	fe44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>  // b.any
    fd00:	ldr	x0, [sp, #56]
    fd04:	ldr	x0, [x0, #176]
    fd08:	ldr	x0, [x0, #16]
    fd0c:	cmp	x0, #0x0
    fd10:	b.eq	fd24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>  // b.none
    fd14:	ldr	x0, [sp, #56]
    fd18:	ldr	x0, [x0, #176]
    fd1c:	ldr	x0, [x0, #16]
    fd20:	b	fd2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x135c>
    fd24:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fd28:	add	x0, x0, #0xa50
    fd2c:	ldr	x1, [sp, #56]
    fd30:	ldr	x1, [x1, #72]
    fd34:	bl	7520 <fputs@plt>
    fd38:	ldr	x0, [sp, #56]
    fd3c:	ldr	x0, [x0, #176]
    fd40:	ldr	x0, [x0, #16]
    fd44:	cmp	x0, #0x0
    fd48:	b.eq	fd5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x138c>  // b.none
    fd4c:	ldr	x0, [sp, #56]
    fd50:	ldr	x0, [x0, #176]
    fd54:	ldr	x0, [x0, #16]
    fd58:	b	fd64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1394>
    fd5c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fd60:	add	x0, x0, #0xa50
    fd64:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
    fd68:	str	x0, [sp, #72]
    fd6c:	b	fe44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>
    fd70:	ldr	x0, [sp, #32]
    fd74:	bl	139d4 <scols_get_library_version@@SMARTCOLS_2.25+0x154>
    fd78:	str	x0, [sp, #88]
    fd7c:	ldr	x0, [sp, #88]
    fd80:	cmp	x0, #0x0
    fd84:	b.eq	fe44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>  // b.none
    fd88:	ldr	x2, [sp, #88]
    fd8c:	ldr	x1, [sp, #40]
    fd90:	ldr	x0, [sp, #56]
    fd94:	bl	f44c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa7c>
    fd98:	ldr	x0, [sp, #40]
    fd9c:	add	x0, x0, #0x40
    fda0:	bl	ee70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>
    fda4:	cmp	w0, #0x0
    fda8:	b.ne	fdf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1424>  // b.any
    fdac:	ldr	x0, [sp, #56]
    fdb0:	bl	fbcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x11fc>
    fdb4:	cmp	w0, #0x0
    fdb8:	b.eq	fdf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1424>  // b.none
    fdbc:	ldr	x0, [sp, #56]
    fdc0:	ldr	x0, [x0, #176]
    fdc4:	ldr	x0, [x0, #16]
    fdc8:	cmp	x0, #0x0
    fdcc:	b.eq	fde0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1410>  // b.none
    fdd0:	ldr	x0, [sp, #56]
    fdd4:	ldr	x0, [x0, #176]
    fdd8:	ldr	x0, [x0, #16]
    fddc:	b	fde8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1418>
    fde0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fde4:	add	x0, x0, #0xa50
    fde8:	mov	x1, x0
    fdec:	ldr	x0, [sp, #88]
    fdf0:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
    fdf4:	add	x0, sp, #0x48
    fdf8:	mov	x3, #0x0                   	// #0
    fdfc:	mov	x2, x0
    fe00:	ldr	x1, [sp, #88]
    fe04:	ldr	x0, [sp, #56]
    fe08:	bl	13db8 <scols_get_library_version@@SMARTCOLS_2.25+0x538>
    fe0c:	str	x0, [sp, #80]
    fe10:	ldr	x0, [sp, #80]
    fe14:	cmp	x0, #0x0
    fe18:	b.eq	fe3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x146c>  // b.none
    fe1c:	ldr	x0, [sp, #72]
    fe20:	cmp	x0, #0x0
    fe24:	b.eq	fe3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x146c>  // b.none
    fe28:	ldr	x0, [sp, #56]
    fe2c:	ldr	x0, [x0, #72]
    fe30:	mov	x1, x0
    fe34:	ldr	x0, [sp, #80]
    fe38:	bl	7520 <fputs@plt>
    fe3c:	ldr	x0, [sp, #88]
    fe40:	bl	13ab0 <scols_get_library_version@@SMARTCOLS_2.25+0x230>
    fe44:	ldr	x0, [sp, #56]
    fe48:	bl	7ef0 <scols_table_is_minout@plt>
    fe4c:	cmp	w0, #0x0
    fe50:	b.eq	fe6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x149c>  // b.none
    fe54:	ldr	x2, [sp, #40]
    fe58:	ldr	x1, [sp, #48]
    fe5c:	ldr	x0, [sp, #56]
    fe60:	bl	f2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x92c>
    fe64:	cmp	w0, #0x0
    fe68:	b.ne	ff50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1580>  // b.any
    fe6c:	ldr	x0, [sp, #56]
    fe70:	bl	7ac0 <scols_table_is_maxout@plt>
    fe74:	cmp	w0, #0x0
    fe78:	b.ne	fef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1528>  // b.any
    fe7c:	ldr	x0, [sp, #48]
    fe80:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    fe84:	cmp	w0, #0x0
    fe88:	b.ne	ff58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1588>  // b.any
    fe8c:	b	fef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1528>
    fe90:	ldr	x0, [sp, #56]
    fe94:	ldrb	w0, [x0, #248]
    fe98:	and	w0, w0, #0x8
    fe9c:	and	w0, w0, #0xff
    fea0:	cmp	w0, #0x0
    fea4:	b.ne	fed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1508>  // b.any
    fea8:	ldr	x0, [sp, #56]
    feac:	ldr	x0, [x0, #176]
    feb0:	ldr	x0, [x0, #96]
    feb4:	cmp	x0, #0x0
    feb8:	b.eq	fecc <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>  // b.none
    febc:	ldr	x0, [sp, #56]
    fec0:	ldr	x0, [x0, #176]
    fec4:	ldr	x0, [x0, #96]
    fec8:	b	fee0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1510>
    fecc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fed0:	add	x0, x0, #0xa58
    fed4:	b	fee0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1510>
    fed8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    fedc:	add	x0, x0, #0xa60
    fee0:	ldr	x1, [sp, #56]
    fee4:	ldr	x1, [x1, #72]
    fee8:	bl	7520 <fputs@plt>
    feec:	ldr	x0, [sp, #72]
    fef0:	add	x0, x0, #0x1
    fef4:	str	x0, [sp, #72]
    fef8:	ldr	x0, [sp, #48]
    fefc:	ldr	x1, [x0, #16]
    ff00:	ldr	x0, [sp, #72]
    ff04:	cmp	x1, x0
    ff08:	b.hi	fe90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14c0>  // b.pmore
    ff0c:	ldr	x0, [sp, #48]
    ff10:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    ff14:	cmp	w0, #0x0
    ff18:	b.ne	ff5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>  // b.any
    ff1c:	ldr	x0, [sp, #56]
    ff20:	ldr	x0, [x0, #80]
    ff24:	cmp	x0, #0x0
    ff28:	b.eq	ff38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1568>  // b.none
    ff2c:	ldr	x0, [sp, #56]
    ff30:	ldr	x0, [x0, #80]
    ff34:	b	ff40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1570>
    ff38:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
    ff3c:	add	x0, x0, #0xa58
    ff40:	ldr	x1, [sp, #56]
    ff44:	ldr	x1, [x1, #72]
    ff48:	bl	7520 <fputs@plt>
    ff4c:	b	ff5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
    ff50:	nop
    ff54:	b	ff5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
    ff58:	nop
    ff5c:	ldr	x19, [sp, #16]
    ff60:	ldp	x29, x30, [sp], #96
    ff64:	ret
    ff68:	sub	sp, sp, #0x30
    ff6c:	str	x0, [sp, #24]
    ff70:	str	x1, [sp, #16]
    ff74:	str	x2, [sp, #8]
    ff78:	str	x3, [sp]
    ff7c:	str	xzr, [sp, #40]
    ff80:	ldr	x0, [sp, #24]
    ff84:	cmp	x0, #0x0
    ff88:	b.eq	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1628>  // b.none
    ff8c:	ldr	x0, [sp, #24]
    ff90:	ldrb	w0, [x0, #248]
    ff94:	and	w0, w0, #0x2
    ff98:	and	w0, w0, #0xff
    ff9c:	cmp	w0, #0x0
    ffa0:	b.eq	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1628>  // b.none
    ffa4:	ldr	x0, [sp]
    ffa8:	cmp	x0, #0x0
    ffac:	b.eq	ffbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x15ec>  // b.none
    ffb0:	ldr	x0, [sp]
    ffb4:	ldr	x0, [x0, #8]
    ffb8:	str	x0, [sp, #40]
    ffbc:	ldr	x0, [sp, #8]
    ffc0:	cmp	x0, #0x0
    ffc4:	b.eq	ffe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>  // b.none
    ffc8:	ldr	x0, [sp, #40]
    ffcc:	cmp	x0, #0x0
    ffd0:	b.ne	ffe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>  // b.any
    ffd4:	ldr	x0, [sp, #8]
    ffd8:	ldr	x0, [x0, #24]
    ffdc:	str	x0, [sp, #40]
    ffe0:	ldr	x0, [sp, #40]
    ffe4:	cmp	x0, #0x0
    ffe8:	b.ne	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1628>  // b.any
    ffec:	ldr	x0, [sp, #16]
    fff0:	ldr	x0, [x0, #88]
    fff4:	str	x0, [sp, #40]
    fff8:	ldr	x0, [sp, #40]
    fffc:	add	sp, sp, #0x30
   10000:	ret
   10004:	stp	x29, x30, [sp, #-80]!
   10008:	mov	x29, sp
   1000c:	str	x19, [sp, #16]
   10010:	str	x0, [sp, #56]
   10014:	str	x1, [sp, #48]
   10018:	str	x2, [sp, #40]
   1001c:	str	x3, [sp, #32]
   10020:	ldr	x0, [sp, #56]
   10024:	cmp	x0, #0x0
   10028:	b.ne	1004c <scols_table_get_termheight@@SMARTCOLS_2.31+0x167c>  // b.any
   1002c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10030:	add	x3, x0, #0xd20
   10034:	mov	w2, #0x135                 	// #309
   10038:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1003c:	add	x1, x0, #0xa18
   10040:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10044:	add	x0, x0, #0xb00
   10048:	bl	8230 <__assert_fail@plt>
   1004c:	ldr	x0, [sp, #48]
   10050:	cmp	x0, #0x0
   10054:	b.ne	10078 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16a8>  // b.any
   10058:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1005c:	add	x3, x0, #0xd20
   10060:	mov	w2, #0x136                 	// #310
   10064:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10068:	add	x1, x0, #0xa18
   1006c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10070:	add	x0, x0, #0xb08
   10074:	bl	8230 <__assert_fail@plt>
   10078:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1007c:	ldr	x0, [x0, #4024]
   10080:	ldr	w0, [x0]
   10084:	and	w0, w0, #0x8
   10088:	cmp	w0, #0x0
   1008c:	b.eq	100d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1708>  // b.none
   10090:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   10094:	ldr	x0, [x0, #4016]
   10098:	ldr	x19, [x0]
   1009c:	bl	7870 <getpid@plt>
   100a0:	mov	w1, w0
   100a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   100a8:	add	x4, x0, #0xa68
   100ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   100b0:	add	x3, x0, #0xa70
   100b4:	mov	w2, w1
   100b8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   100bc:	add	x1, x0, #0xa80
   100c0:	mov	x0, x19
   100c4:	bl	8380 <fprintf@plt>
   100c8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   100cc:	add	x1, x0, #0xb10
   100d0:	ldr	x0, [sp, #40]
   100d4:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   100d8:	ldr	x0, [sp, #56]
   100dc:	ldr	x0, [x0, #88]
   100e0:	cmp	x0, #0x0
   100e4:	b.eq	100f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1724>  // b.none
   100e8:	ldr	x0, [sp, #56]
   100ec:	ldr	x0, [x0, #88]
   100f0:	b	100fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x172c>
   100f4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   100f8:	add	x0, x0, #0xb30
   100fc:	ldr	x1, [sp, #56]
   10100:	ldr	x1, [x1, #72]
   10104:	bl	7520 <fputs@plt>
   10108:	ldr	x0, [sp, #56]
   1010c:	ldr	x0, [x0, #232]
   10110:	add	x1, x0, #0x1
   10114:	ldr	x0, [sp, #56]
   10118:	str	x1, [x0, #232]
   1011c:	str	xzr, [sp, #72]
   10120:	b	10150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1780>
   10124:	ldr	x1, [sp, #72]
   10128:	ldr	x0, [sp, #56]
   1012c:	bl	83a0 <scols_table_get_column@plt>
   10130:	ldr	x3, [sp, #32]
   10134:	ldr	x2, [sp, #40]
   10138:	mov	x1, x0
   1013c:	ldr	x0, [sp, #56]
   10140:	bl	fc40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1270>
   10144:	ldr	x0, [sp, #72]
   10148:	add	x0, x0, #0x1
   1014c:	str	x0, [sp, #72]
   10150:	ldr	x0, [sp, #48]
   10154:	ldr	x0, [x0, #8]
   10158:	ldr	x1, [sp, #72]
   1015c:	cmp	x1, x0
   10160:	b.ls	10124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1754>  // b.plast
   10164:	nop
   10168:	nop
   1016c:	ldr	x19, [sp, #16]
   10170:	ldp	x29, x30, [sp], #80
   10174:	ret
   10178:	stp	x29, x30, [sp, #-80]!
   1017c:	mov	x29, sp
   10180:	str	x19, [sp, #16]
   10184:	str	x0, [sp, #56]
   10188:	str	x1, [sp, #48]
   1018c:	str	x2, [sp, #40]
   10190:	str	xzr, [sp, #72]
   10194:	ldr	x0, [sp, #48]
   10198:	cmp	x0, #0x0
   1019c:	b.eq	1025c <scols_table_get_termheight@@SMARTCOLS_2.31+0x188c>  // b.none
   101a0:	ldr	x0, [sp, #48]
   101a4:	ldrsb	w0, [x0]
   101a8:	cmp	w0, #0x0
   101ac:	b.eq	1025c <scols_table_get_termheight@@SMARTCOLS_2.31+0x188c>  // b.none
   101b0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   101b4:	ldr	x0, [x0, #4024]
   101b8:	ldr	w0, [x0]
   101bc:	and	w0, w0, #0x20
   101c0:	cmp	w0, #0x0
   101c4:	b.eq	10210 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1840>  // b.none
   101c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   101cc:	ldr	x0, [x0, #4016]
   101d0:	ldr	x19, [x0]
   101d4:	bl	7870 <getpid@plt>
   101d8:	mov	w1, w0
   101dc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   101e0:	add	x4, x0, #0xae0
   101e4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   101e8:	add	x3, x0, #0xa70
   101ec:	mov	w2, w1
   101f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   101f4:	add	x1, x0, #0xa80
   101f8:	mov	x0, x19
   101fc:	bl	8380 <fprintf@plt>
   10200:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10204:	add	x1, x0, #0xb38
   10208:	ldr	x0, [sp, #56]
   1020c:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   10210:	ldr	x0, [sp, #40]
   10214:	cmp	x0, #0x0
   10218:	b.ne	1023c <scols_table_get_termheight@@SMARTCOLS_2.31+0x186c>  // b.any
   1021c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10220:	add	x3, x0, #0xd38
   10224:	mov	w2, #0x156                 	// #342
   10228:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1022c:	add	x1, x0, #0xa18
   10230:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10234:	add	x0, x0, #0xb50
   10238:	bl	8230 <__assert_fail@plt>
   1023c:	ldr	x0, [sp, #48]
   10240:	bl	7b70 <strdup@plt>
   10244:	str	x0, [sp, #72]
   10248:	ldr	x0, [sp, #72]
   1024c:	cmp	x0, #0x0
   10250:	b.ne	1025c <scols_table_get_termheight@@SMARTCOLS_2.31+0x188c>  // b.any
   10254:	mov	w0, #0xfffffff4            	// #-12
   10258:	b	10294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>
   1025c:	ldr	x0, [sp, #56]
   10260:	ldr	x0, [x0, #120]
   10264:	bl	7dc0 <free@plt>
   10268:	ldr	x0, [sp, #56]
   1026c:	ldr	x1, [sp, #72]
   10270:	str	x1, [x0, #120]
   10274:	ldr	x0, [sp, #56]
   10278:	ldr	x1, [sp, #40]
   1027c:	str	x1, [x0, #112]
   10280:	ldr	x0, [sp, #56]
   10284:	ldr	x1, [x0, #120]
   10288:	ldr	x0, [sp, #56]
   1028c:	str	x1, [x0, #104]
   10290:	mov	w0, #0x0                   	// #0
   10294:	ldr	x19, [sp, #16]
   10298:	ldp	x29, x30, [sp], #80
   1029c:	ret
   102a0:	stp	x29, x30, [sp, #-48]!
   102a4:	mov	x29, sp
   102a8:	str	x19, [sp, #16]
   102ac:	str	x0, [sp, #40]
   102b0:	str	x1, [sp, #32]
   102b4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   102b8:	ldr	x0, [x0, #4024]
   102bc:	ldr	w0, [x0]
   102c0:	and	w0, w0, #0x20
   102c4:	cmp	w0, #0x0
   102c8:	b.eq	10324 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1954>  // b.none
   102cc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   102d0:	ldr	x0, [x0, #4016]
   102d4:	ldr	x19, [x0]
   102d8:	bl	7870 <getpid@plt>
   102dc:	mov	w1, w0
   102e0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   102e4:	add	x4, x0, #0xae0
   102e8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   102ec:	add	x3, x0, #0xa70
   102f0:	mov	w2, w1
   102f4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   102f8:	add	x1, x0, #0xa80
   102fc:	mov	x0, x19
   10300:	bl	8380 <fprintf@plt>
   10304:	ldr	x0, [sp, #40]
   10308:	ldr	x0, [x0, #112]
   1030c:	ldr	x3, [sp, #32]
   10310:	mov	x2, x0
   10314:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10318:	add	x1, x0, #0xb58
   1031c:	ldr	x0, [sp, #40]
   10320:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   10324:	ldr	x0, [sp, #40]
   10328:	ldr	x0, [x0, #112]
   1032c:	ldr	x1, [sp, #32]
   10330:	cmp	x1, x0
   10334:	b.cc	1034c <scols_table_get_termheight@@SMARTCOLS_2.31+0x197c>  // b.lo, b.ul, b.last
   10338:	mov	x2, #0x0                   	// #0
   1033c:	mov	x1, #0x0                   	// #0
   10340:	ldr	x0, [sp, #40]
   10344:	bl	10178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17a8>
   10348:	b	10380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b0>
   1034c:	ldr	x0, [sp, #40]
   10350:	ldr	x1, [x0, #104]
   10354:	ldr	x0, [sp, #32]
   10358:	add	x1, x1, x0
   1035c:	ldr	x0, [sp, #40]
   10360:	str	x1, [x0, #104]
   10364:	ldr	x0, [sp, #40]
   10368:	ldr	x1, [x0, #112]
   1036c:	ldr	x0, [sp, #32]
   10370:	sub	x1, x1, x0
   10374:	ldr	x0, [sp, #40]
   10378:	str	x1, [x0, #112]
   1037c:	mov	w0, #0x0                   	// #0
   10380:	ldr	x19, [sp, #16]
   10384:	ldp	x29, x30, [sp], #48
   10388:	ret
   1038c:	stp	x29, x30, [sp, #-128]!
   10390:	mov	x29, sp
   10394:	str	x19, [sp, #16]
   10398:	str	x0, [sp, #56]
   1039c:	str	x1, [sp, #48]
   103a0:	str	x2, [sp, #40]
   103a4:	str	x3, [sp, #32]
   103a8:	ldr	x3, [sp, #32]
   103ac:	ldr	x2, [sp, #40]
   103b0:	ldr	x1, [sp, #48]
   103b4:	ldr	x0, [sp, #56]
   103b8:	bl	ff68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1598>
   103bc:	str	x0, [sp, #104]
   103c0:	ldr	x0, [sp, #48]
   103c4:	ldr	x0, [x0, #16]
   103c8:	str	x0, [sp, #96]
   103cc:	ldr	x0, [sp, #96]
   103d0:	str	x0, [sp, #72]
   103d4:	str	xzr, [sp, #88]
   103d8:	ldr	x0, [sp, #48]
   103dc:	ldr	x0, [x0, #104]
   103e0:	cmp	x0, #0x0
   103e4:	b.ne	103f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a20>  // b.any
   103e8:	mov	w0, #0x0                   	// #0
   103ec:	b	106cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cfc>
   103f0:	ldr	x0, [sp, #96]
   103f4:	cmp	x0, #0x0
   103f8:	b.ne	10404 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a34>  // b.any
   103fc:	mov	w0, #0xffffffea            	// #-22
   10400:	b	106cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cfc>
   10404:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   10408:	ldr	x0, [x0, #4024]
   1040c:	ldr	w0, [x0]
   10410:	and	w0, w0, #0x20
   10414:	cmp	w0, #0x0
   10418:	b.eq	10464 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a94>  // b.none
   1041c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   10420:	ldr	x0, [x0, #4016]
   10424:	ldr	x19, [x0]
   10428:	bl	7870 <getpid@plt>
   1042c:	mov	w1, w0
   10430:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10434:	add	x4, x0, #0xae0
   10438:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1043c:	add	x3, x0, #0xa70
   10440:	mov	w2, w1
   10444:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10448:	add	x1, x0, #0xa80
   1044c:	mov	x0, x19
   10450:	bl	8380 <fprintf@plt>
   10454:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10458:	add	x1, x0, #0xb78
   1045c:	ldr	x0, [sp, #48]
   10460:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   10464:	ldr	x0, [sp, #48]
   10468:	ldr	x0, [x0, #104]
   1046c:	bl	7b70 <strdup@plt>
   10470:	str	x0, [sp, #80]
   10474:	ldr	x0, [sp, #80]
   10478:	cmp	x0, #0x0
   1047c:	b.eq	106ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cdc>  // b.none
   10480:	ldr	x0, [sp, #48]
   10484:	bl	7a10 <scols_column_is_customwrap@plt>
   10488:	cmp	w0, #0x0
   1048c:	b.eq	104e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b18>  // b.none
   10490:	ldr	x0, [sp, #48]
   10494:	ldr	x3, [x0, #152]
   10498:	ldr	x0, [sp, #48]
   1049c:	ldr	x0, [x0, #160]
   104a0:	mov	x2, x0
   104a4:	ldr	x1, [sp, #80]
   104a8:	ldr	x0, [sp, #48]
   104ac:	blr	x3
   104b0:	str	x0, [sp, #88]
   104b4:	ldr	x0, [sp, #88]
   104b8:	cmp	x0, #0x0
   104bc:	b.eq	104e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b18>  // b.none
   104c0:	ldr	x1, [sp, #88]
   104c4:	ldr	x0, [sp, #80]
   104c8:	sub	x0, x1, x0
   104cc:	str	x0, [sp, #120]
   104d0:	mov	x2, #0x0                   	// #0
   104d4:	ldr	x1, [sp, #120]
   104d8:	ldr	x0, [sp, #80]
   104dc:	bl	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x32f8>
   104e0:	str	x0, [sp, #72]
   104e4:	b	104fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b2c>
   104e8:	add	x0, sp, #0x48
   104ec:	mov	x1, x0
   104f0:	ldr	x0, [sp, #80]
   104f4:	bl	1c8f8 <scols_init_debug@@SMARTCOLS_2.25+0x3eb0>
   104f8:	str	x0, [sp, #120]
   104fc:	ldr	x0, [sp, #120]
   10500:	cmn	x0, #0x1
   10504:	b.eq	106b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce4>  // b.none
   10508:	ldr	x0, [sp, #120]
   1050c:	cmp	x0, #0x0
   10510:	b.eq	10520 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b50>  // b.none
   10514:	ldr	x1, [sp, #120]
   10518:	ldr	x0, [sp, #48]
   1051c:	bl	102a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18d0>
   10520:	ldr	x0, [sp, #104]
   10524:	cmp	x0, #0x0
   10528:	b.eq	10540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b70>  // b.none
   1052c:	ldr	x0, [sp, #56]
   10530:	ldr	x0, [x0, #72]
   10534:	mov	x1, x0
   10538:	ldr	x0, [sp, #104]
   1053c:	bl	7520 <fputs@plt>
   10540:	ldr	x0, [sp, #56]
   10544:	ldr	x0, [x0, #72]
   10548:	mov	x1, x0
   1054c:	ldr	x0, [sp, #80]
   10550:	bl	7520 <fputs@plt>
   10554:	ldr	x0, [sp, #104]
   10558:	cmp	x0, #0x0
   1055c:	b.eq	10580 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bb0>  // b.none
   10560:	ldr	x0, [sp, #56]
   10564:	ldr	x0, [x0, #72]
   10568:	mov	x3, x0
   1056c:	mov	x2, #0x4                   	// #4
   10570:	mov	x1, #0x1                   	// #1
   10574:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10578:	add	x0, x0, #0xb90
   1057c:	bl	7f20 <fwrite@plt>
   10580:	ldr	x0, [sp, #80]
   10584:	bl	7dc0 <free@plt>
   10588:	ldr	x0, [sp, #56]
   1058c:	bl	7ef0 <scols_table_is_minout@plt>
   10590:	cmp	w0, #0x0
   10594:	b.eq	105b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1be8>  // b.none
   10598:	ldr	x2, [sp, #40]
   1059c:	ldr	x1, [sp, #48]
   105a0:	ldr	x0, [sp, #56]
   105a4:	bl	f2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x92c>
   105a8:	cmp	w0, #0x0
   105ac:	b.eq	105b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1be8>  // b.none
   105b0:	mov	w0, #0x0                   	// #0
   105b4:	b	106cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cfc>
   105b8:	ldr	x0, [sp, #56]
   105bc:	bl	7ac0 <scols_table_is_maxout@plt>
   105c0:	cmp	w0, #0x0
   105c4:	b.ne	105e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c10>  // b.any
   105c8:	ldr	x0, [sp, #48]
   105cc:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
   105d0:	cmp	w0, #0x0
   105d4:	b.eq	105e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c10>  // b.none
   105d8:	mov	w0, #0x0                   	// #0
   105dc:	b	106cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cfc>
   105e0:	ldr	x0, [sp, #72]
   105e4:	str	x0, [sp, #112]
   105e8:	b	10654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c84>
   105ec:	ldr	x0, [sp, #56]
   105f0:	ldrb	w0, [x0, #248]
   105f4:	and	w0, w0, #0x8
   105f8:	and	w0, w0, #0xff
   105fc:	cmp	w0, #0x0
   10600:	b.ne	10634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c64>  // b.any
   10604:	ldr	x0, [sp, #56]
   10608:	ldr	x0, [x0, #176]
   1060c:	ldr	x0, [x0, #96]
   10610:	cmp	x0, #0x0
   10614:	b.eq	10628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c58>  // b.none
   10618:	ldr	x0, [sp, #56]
   1061c:	ldr	x0, [x0, #176]
   10620:	ldr	x0, [x0, #96]
   10624:	b	1063c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c6c>
   10628:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1062c:	add	x0, x0, #0xa58
   10630:	b	1063c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c6c>
   10634:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10638:	add	x0, x0, #0xa60
   1063c:	ldr	x1, [sp, #56]
   10640:	ldr	x1, [x1, #72]
   10644:	bl	7520 <fputs@plt>
   10648:	ldr	x0, [sp, #112]
   1064c:	add	x0, x0, #0x1
   10650:	str	x0, [sp, #112]
   10654:	ldr	x1, [sp, #112]
   10658:	ldr	x0, [sp, #96]
   1065c:	cmp	x1, x0
   10660:	b.cc	105ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>  // b.lo, b.ul, b.last
   10664:	ldr	x0, [sp, #48]
   10668:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
   1066c:	cmp	w0, #0x0
   10670:	b.ne	106a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cd4>  // b.any
   10674:	ldr	x0, [sp, #56]
   10678:	ldr	x0, [x0, #80]
   1067c:	cmp	x0, #0x0
   10680:	b.eq	10690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cc0>  // b.none
   10684:	ldr	x0, [sp, #56]
   10688:	ldr	x0, [x0, #80]
   1068c:	b	10698 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cc8>
   10690:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10694:	add	x0, x0, #0xa58
   10698:	ldr	x1, [sp, #56]
   1069c:	ldr	x1, [x1, #72]
   106a0:	bl	7520 <fputs@plt>
   106a4:	mov	w0, #0x0                   	// #0
   106a8:	b	106cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cfc>
   106ac:	nop
   106b0:	b	106b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce8>
   106b4:	nop
   106b8:	ldr	x0, [sp, #80]
   106bc:	bl	7dc0 <free@plt>
   106c0:	bl	8240 <__errno_location@plt>
   106c4:	ldr	w0, [x0]
   106c8:	neg	w0, w0
   106cc:	ldr	x19, [sp, #16]
   106d0:	ldp	x29, x30, [sp], #128
   106d4:	ret
   106d8:	stp	x29, x30, [sp, #-160]!
   106dc:	mov	x29, sp
   106e0:	str	x19, [sp, #16]
   106e4:	str	x0, [sp, #72]
   106e8:	str	x1, [sp, #64]
   106ec:	str	x2, [sp, #56]
   106f0:	str	x3, [sp, #48]
   106f4:	str	x4, [sp, #40]
   106f8:	str	xzr, [sp, #80]
   106fc:	str	xzr, [sp, #112]
   10700:	ldr	x0, [sp, #72]
   10704:	cmp	x0, #0x0
   10708:	b.ne	1072c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d5c>  // b.any
   1070c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10710:	add	x3, x0, #0xd50
   10714:	mov	w2, #0x1bd                 	// #445
   10718:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1071c:	add	x1, x0, #0xa18
   10720:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10724:	add	x0, x0, #0xb00
   10728:	bl	8230 <__assert_fail@plt>
   1072c:	ldr	x0, [sp, #64]
   10730:	cmp	x0, #0x0
   10734:	b.ne	10758 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d88>  // b.any
   10738:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1073c:	add	x3, x0, #0xd50
   10740:	mov	w2, #0x1be                 	// #446
   10744:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10748:	add	x1, x0, #0xa18
   1074c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10750:	add	x0, x0, #0xb08
   10754:	bl	8230 <__assert_fail@plt>
   10758:	ldr	x0, [sp, #40]
   1075c:	bl	13d60 <scols_get_library_version@@SMARTCOLS_2.25+0x4e0>
   10760:	str	x0, [sp, #128]
   10764:	ldr	x0, [sp, #128]
   10768:	cmp	x0, #0x0
   1076c:	b.ne	1077c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dac>  // b.any
   10770:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10774:	add	x0, x0, #0xb98
   10778:	str	x0, [sp, #128]
   1077c:	ldr	x0, [sp, #64]
   10780:	bl	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
   10784:	str	w0, [sp, #108]
   10788:	ldr	x0, [sp, #72]
   1078c:	ldr	w0, [x0, #224]
   10790:	cmp	w0, #0x3
   10794:	b.eq	1089c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ecc>  // b.none
   10798:	cmp	w0, #0x3
   1079c:	b.gt	10a54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2084>
   107a0:	cmp	w0, #0x2
   107a4:	b.eq	10818 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e48>  // b.none
   107a8:	cmp	w0, #0x2
   107ac:	b.gt	10a54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2084>
   107b0:	cmp	w0, #0x0
   107b4:	b.eq	10a50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2080>  // b.none
   107b8:	cmp	w0, #0x1
   107bc:	b.ne	10a54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2084>  // b.any
   107c0:	ldr	x0, [sp, #72]
   107c4:	ldr	x0, [x0, #72]
   107c8:	mov	x1, x0
   107cc:	ldr	x0, [sp, #128]
   107d0:	bl	ed4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x37c>
   107d4:	ldr	w0, [sp, #108]
   107d8:	cmp	w0, #0x0
   107dc:	b.ne	10810 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e40>  // b.any
   107e0:	ldr	x0, [sp, #72]
   107e4:	ldr	x0, [x0, #80]
   107e8:	cmp	x0, #0x0
   107ec:	b.eq	107fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e2c>  // b.none
   107f0:	ldr	x0, [sp, #72]
   107f4:	ldr	x0, [x0, #80]
   107f8:	b	10804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e34>
   107fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10800:	add	x0, x0, #0xa58
   10804:	ldr	x1, [sp, #72]
   10808:	ldr	x1, [x1, #72]
   1080c:	bl	7520 <fputs@plt>
   10810:	mov	w0, #0x0                   	// #0
   10814:	b	11034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>
   10818:	ldr	x0, [sp, #72]
   1081c:	ldr	x19, [x0, #72]
   10820:	ldr	x0, [sp, #64]
   10824:	add	x0, x0, #0xa8
   10828:	bl	7730 <scols_cell_get_data@plt>
   1082c:	mov	x2, x0
   10830:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10834:	add	x1, x0, #0xba0
   10838:	mov	x0, x19
   1083c:	bl	8380 <fprintf@plt>
   10840:	ldr	x0, [sp, #72]
   10844:	ldr	x0, [x0, #72]
   10848:	mov	w2, #0x0                   	// #0
   1084c:	mov	x1, x0
   10850:	ldr	x0, [sp, #128]
   10854:	bl	ebd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x204>
   10858:	ldr	w0, [sp, #108]
   1085c:	cmp	w0, #0x0
   10860:	b.ne	10894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec4>  // b.any
   10864:	ldr	x0, [sp, #72]
   10868:	ldr	x0, [x0, #80]
   1086c:	cmp	x0, #0x0
   10870:	b.eq	10880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb0>  // b.none
   10874:	ldr	x0, [sp, #72]
   10878:	ldr	x0, [x0, #80]
   1087c:	b	10888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb8>
   10880:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10884:	add	x0, x0, #0xa58
   10888:	ldr	x1, [sp, #72]
   1088c:	ldr	x1, [x1, #72]
   10890:	bl	7520 <fputs@plt>
   10894:	mov	w0, #0x0                   	// #0
   10898:	b	11034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>
   1089c:	ldr	x0, [sp, #64]
   108a0:	add	x0, x0, #0xa8
   108a4:	bl	7730 <scols_cell_get_data@plt>
   108a8:	mov	x3, x0
   108ac:	ldr	x0, [sp, #72]
   108b0:	ldr	x0, [x0, #72]
   108b4:	mov	w2, #0xffffffff            	// #-1
   108b8:	mov	x1, x0
   108bc:	mov	x0, x3
   108c0:	bl	e9e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18>
   108c4:	ldr	x0, [sp, #72]
   108c8:	ldr	x0, [x0, #72]
   108cc:	mov	x1, x0
   108d0:	mov	w0, #0x3a                  	// #58
   108d4:	bl	7720 <fputc@plt>
   108d8:	ldr	x0, [sp, #64]
   108dc:	ldr	w0, [x0, #76]
   108e0:	cmp	w0, #0x2
   108e4:	b.eq	109a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fd0>  // b.none
   108e8:	cmp	w0, #0x2
   108ec:	b.gt	10a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
   108f0:	cmp	w0, #0x0
   108f4:	b.eq	10904 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
   108f8:	cmp	w0, #0x1
   108fc:	b.eq	10954 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f84>  // b.none
   10900:	b	10a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
   10904:	ldr	x0, [sp, #128]
   10908:	ldrsb	w0, [x0]
   1090c:	cmp	w0, #0x0
   10910:	b.ne	10938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f68>  // b.any
   10914:	ldr	x0, [sp, #72]
   10918:	ldr	x0, [x0, #72]
   1091c:	mov	x3, x0
   10920:	mov	x2, #0x4                   	// #4
   10924:	mov	x1, #0x1                   	// #1
   10928:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1092c:	add	x0, x0, #0xba8
   10930:	bl	7f20 <fwrite@plt>
   10934:	b	10a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
   10938:	ldr	x0, [sp, #72]
   1093c:	ldr	x0, [x0, #72]
   10940:	mov	w2, #0x0                   	// #0
   10944:	mov	x1, x0
   10948:	ldr	x0, [sp, #128]
   1094c:	bl	e9e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18>
   10950:	b	10a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
   10954:	ldr	x0, [sp, #128]
   10958:	ldrsb	w0, [x0]
   1095c:	cmp	w0, #0x0
   10960:	b.ne	10988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fb8>  // b.any
   10964:	ldr	x0, [sp, #72]
   10968:	ldr	x0, [x0, #72]
   1096c:	mov	x3, x0
   10970:	mov	x2, #0x4                   	// #4
   10974:	mov	x1, #0x1                   	// #1
   10978:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1097c:	add	x0, x0, #0xba8
   10980:	bl	7f20 <fwrite@plt>
   10984:	b	10a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
   10988:	ldr	x0, [sp, #72]
   1098c:	ldr	x0, [x0, #72]
   10990:	mov	x1, x0
   10994:	ldr	x0, [sp, #128]
   10998:	bl	7520 <fputs@plt>
   1099c:	b	10a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
   109a0:	ldr	x0, [sp, #128]
   109a4:	ldrsb	w0, [x0]
   109a8:	cmp	w0, #0x0
   109ac:	b.eq	10a04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2034>  // b.none
   109b0:	ldr	x0, [sp, #128]
   109b4:	ldrsb	w0, [x0]
   109b8:	cmp	w0, #0x30
   109bc:	b.eq	109f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2028>  // b.none
   109c0:	ldr	x0, [sp, #128]
   109c4:	ldrsb	w0, [x0]
   109c8:	cmp	w0, #0x4e
   109cc:	b.eq	109e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2010>  // b.none
   109d0:	ldr	x0, [sp, #128]
   109d4:	ldrsb	w0, [x0]
   109d8:	cmp	w0, #0x6e
   109dc:	b.ne	109ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x201c>  // b.any
   109e0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   109e4:	add	x0, x0, #0xbb0
   109e8:	b	10a0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x203c>
   109ec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   109f0:	add	x0, x0, #0xbb8
   109f4:	b	10a0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x203c>
   109f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   109fc:	add	x0, x0, #0xbb0
   10a00:	b	10a0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x203c>
   10a04:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10a08:	add	x0, x0, #0xbb0
   10a0c:	ldr	x1, [sp, #72]
   10a10:	ldr	x1, [x1, #72]
   10a14:	bl	7520 <fputs@plt>
   10a18:	nop
   10a1c:	ldr	w0, [sp, #108]
   10a20:	cmp	w0, #0x0
   10a24:	b.ne	10a48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2078>  // b.any
   10a28:	ldr	x0, [sp, #72]
   10a2c:	ldr	x0, [x0, #72]
   10a30:	mov	x3, x0
   10a34:	mov	x2, #0x2                   	// #2
   10a38:	mov	x1, #0x1                   	// #1
   10a3c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10a40:	add	x0, x0, #0xbc0
   10a44:	bl	7f20 <fwrite@plt>
   10a48:	mov	w0, #0x0                   	// #0
   10a4c:	b	11034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>
   10a50:	nop
   10a54:	ldr	x3, [sp, #48]
   10a58:	ldr	x2, [sp, #56]
   10a5c:	ldr	x1, [sp, #64]
   10a60:	ldr	x0, [sp, #72]
   10a64:	bl	ff68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1598>
   10a68:	str	x0, [sp, #112]
   10a6c:	ldr	x0, [sp, #64]
   10a70:	bl	7550 <scols_column_get_safechars@plt>
   10a74:	mov	x1, x0
   10a78:	add	x0, sp, #0x50
   10a7c:	mov	x3, x1
   10a80:	mov	x2, x0
   10a84:	ldr	x1, [sp, #40]
   10a88:	ldr	x0, [sp, #72]
   10a8c:	bl	13db8 <scols_get_library_version@@SMARTCOLS_2.25+0x538>
   10a90:	str	x0, [sp, #128]
   10a94:	ldr	x0, [sp, #128]
   10a98:	cmp	x0, #0x0
   10a9c:	b.ne	10aac <scols_table_get_termheight@@SMARTCOLS_2.31+0x20dc>  // b.any
   10aa0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10aa4:	add	x0, x0, #0xb98
   10aa8:	str	x0, [sp, #128]
   10aac:	ldr	x0, [sp, #128]
   10ab0:	bl	74f0 <strlen@plt>
   10ab4:	str	x0, [sp, #136]
   10ab8:	ldr	x0, [sp, #64]
   10abc:	ldr	x0, [x0, #16]
   10ac0:	str	x0, [sp, #144]
   10ac4:	ldr	x0, [sp, #128]
   10ac8:	ldrsb	w0, [x0]
   10acc:	cmp	w0, #0x0
   10ad0:	b.eq	10b60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2190>  // b.none
   10ad4:	ldr	x0, [sp, #64]
   10ad8:	bl	7a10 <scols_column_is_customwrap@plt>
   10adc:	cmp	w0, #0x0
   10ae0:	b.eq	10b60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2190>  // b.none
   10ae4:	ldr	x0, [sp, #64]
   10ae8:	ldr	x3, [x0, #152]
   10aec:	ldr	x0, [sp, #64]
   10af0:	ldr	x0, [x0, #160]
   10af4:	mov	x2, x0
   10af8:	ldr	x1, [sp, #128]
   10afc:	ldr	x0, [sp, #64]
   10b00:	blr	x3
   10b04:	str	x0, [sp, #96]
   10b08:	ldr	x0, [sp, #96]
   10b0c:	cmp	x0, #0x0
   10b10:	b.eq	10b60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2190>  // b.none
   10b14:	ldr	x1, [sp, #96]
   10b18:	ldr	x0, [sp, #128]
   10b1c:	sub	x0, x1, x0
   10b20:	mov	x1, x0
   10b24:	ldr	x0, [sp, #136]
   10b28:	sub	x0, x0, x1
   10b2c:	mov	x2, x0
   10b30:	ldr	x1, [sp, #96]
   10b34:	ldr	x0, [sp, #64]
   10b38:	bl	10178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17a8>
   10b3c:	ldr	x1, [sp, #96]
   10b40:	ldr	x0, [sp, #128]
   10b44:	sub	x0, x1, x0
   10b48:	str	x0, [sp, #136]
   10b4c:	mov	x2, #0x0                   	// #0
   10b50:	ldr	x1, [sp, #136]
   10b54:	ldr	x0, [sp, #128]
   10b58:	bl	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x32f8>
   10b5c:	str	x0, [sp, #80]
   10b60:	ldr	w0, [sp, #108]
   10b64:	cmp	w0, #0x0
   10b68:	b.eq	10ba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d4>  // b.none
   10b6c:	ldr	x0, [sp, #80]
   10b70:	ldr	x1, [sp, #144]
   10b74:	cmp	x1, x0
   10b78:	b.ls	10ba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d4>  // b.plast
   10b7c:	ldr	x0, [sp, #72]
   10b80:	bl	7ac0 <scols_table_is_maxout@plt>
   10b84:	cmp	w0, #0x0
   10b88:	b.ne	10ba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d4>  // b.any
   10b8c:	ldr	x0, [sp, #64]
   10b90:	bl	7d90 <scols_column_is_right@plt>
   10b94:	cmp	w0, #0x0
   10b98:	b.ne	10ba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d4>  // b.any
   10b9c:	ldr	x0, [sp, #80]
   10ba0:	str	x0, [sp, #144]
   10ba4:	ldr	x0, [sp, #80]
   10ba8:	ldr	x1, [sp, #144]
   10bac:	cmp	x1, x0
   10bb0:	b.cs	10be0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>  // b.hs, b.nlast
   10bb4:	ldr	x0, [sp, #64]
   10bb8:	bl	8150 <scols_column_is_trunc@plt>
   10bbc:	cmp	w0, #0x0
   10bc0:	b.eq	10be0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>  // b.none
   10bc4:	ldr	x0, [sp, #144]
   10bc8:	str	x0, [sp, #80]
   10bcc:	add	x0, sp, #0x50
   10bd0:	mov	x1, x0
   10bd4:	ldr	x0, [sp, #128]
   10bd8:	bl	1c8f8 <scols_init_debug@@SMARTCOLS_2.25+0x3eb0>
   10bdc:	str	x0, [sp, #136]
   10be0:	ldr	x0, [sp, #80]
   10be4:	ldr	x1, [sp, #144]
   10be8:	cmp	x1, x0
   10bec:	b.cs	10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2290>  // b.hs, b.nlast
   10bf0:	ldr	x0, [sp, #64]
   10bf4:	bl	7aa0 <scols_column_is_wrap@plt>
   10bf8:	cmp	w0, #0x0
   10bfc:	b.eq	10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2290>  // b.none
   10c00:	ldr	x0, [sp, #64]
   10c04:	bl	7a10 <scols_column_is_customwrap@plt>
   10c08:	cmp	w0, #0x0
   10c0c:	b.ne	10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2290>  // b.any
   10c10:	ldr	x2, [sp, #136]
   10c14:	ldr	x1, [sp, #128]
   10c18:	ldr	x0, [sp, #64]
   10c1c:	bl	10178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17a8>
   10c20:	ldr	x0, [sp, #144]
   10c24:	str	x0, [sp, #80]
   10c28:	add	x0, sp, #0x50
   10c2c:	mov	x1, x0
   10c30:	ldr	x0, [sp, #128]
   10c34:	bl	1c8f8 <scols_init_debug@@SMARTCOLS_2.25+0x3eb0>
   10c38:	str	x0, [sp, #136]
   10c3c:	ldr	x0, [sp, #136]
   10c40:	cmn	x0, #0x1
   10c44:	b.eq	10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2290>  // b.none
   10c48:	ldr	x0, [sp, #136]
   10c4c:	cmp	x0, #0x0
   10c50:	b.eq	10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2290>  // b.none
   10c54:	ldr	x1, [sp, #136]
   10c58:	ldr	x0, [sp, #64]
   10c5c:	bl	102a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18d0>
   10c60:	ldr	x0, [sp, #136]
   10c64:	cmn	x0, #0x1
   10c68:	b.ne	10c7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22ac>  // b.any
   10c6c:	str	xzr, [sp, #80]
   10c70:	ldr	x0, [sp, #80]
   10c74:	str	x0, [sp, #136]
   10c78:	str	xzr, [sp, #128]
   10c7c:	ldr	x0, [sp, #128]
   10c80:	cmp	x0, #0x0
   10c84:	b.eq	10e70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24a0>  // b.none
   10c88:	ldr	x0, [sp, #128]
   10c8c:	ldrsb	w0, [x0]
   10c90:	cmp	w0, #0x0
   10c94:	b.eq	10e70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24a0>  // b.none
   10c98:	ldr	x0, [sp, #64]
   10c9c:	bl	7d90 <scols_column_is_right@plt>
   10ca0:	cmp	w0, #0x0
   10ca4:	b.eq	10d98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c8>  // b.none
   10ca8:	ldr	x0, [sp, #112]
   10cac:	cmp	x0, #0x0
   10cb0:	b.eq	10cc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22f8>  // b.none
   10cb4:	ldr	x0, [sp, #72]
   10cb8:	ldr	x0, [x0, #72]
   10cbc:	mov	x1, x0
   10cc0:	ldr	x0, [sp, #112]
   10cc4:	bl	7520 <fputs@plt>
   10cc8:	ldr	x0, [sp, #80]
   10ccc:	str	x0, [sp, #152]
   10cd0:	b	10d3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x236c>
   10cd4:	ldr	x0, [sp, #72]
   10cd8:	ldrb	w0, [x0, #248]
   10cdc:	and	w0, w0, #0x8
   10ce0:	and	w0, w0, #0xff
   10ce4:	cmp	w0, #0x0
   10ce8:	b.ne	10d1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x234c>  // b.any
   10cec:	ldr	x0, [sp, #72]
   10cf0:	ldr	x0, [x0, #176]
   10cf4:	ldr	x0, [x0, #96]
   10cf8:	cmp	x0, #0x0
   10cfc:	b.eq	10d10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>  // b.none
   10d00:	ldr	x0, [sp, #72]
   10d04:	ldr	x0, [x0, #176]
   10d08:	ldr	x0, [x0, #96]
   10d0c:	b	10d24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2354>
   10d10:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10d14:	add	x0, x0, #0xa58
   10d18:	b	10d24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2354>
   10d1c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10d20:	add	x0, x0, #0xa60
   10d24:	ldr	x1, [sp, #72]
   10d28:	ldr	x1, [x1, #72]
   10d2c:	bl	7520 <fputs@plt>
   10d30:	ldr	x0, [sp, #152]
   10d34:	add	x0, x0, #0x1
   10d38:	str	x0, [sp, #152]
   10d3c:	ldr	x1, [sp, #152]
   10d40:	ldr	x0, [sp, #144]
   10d44:	cmp	x1, x0
   10d48:	b.cc	10cd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2304>  // b.lo, b.ul, b.last
   10d4c:	ldr	x0, [sp, #72]
   10d50:	ldr	x0, [x0, #72]
   10d54:	mov	x1, x0
   10d58:	ldr	x0, [sp, #128]
   10d5c:	bl	7520 <fputs@plt>
   10d60:	ldr	x0, [sp, #112]
   10d64:	cmp	x0, #0x0
   10d68:	b.eq	10d8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23bc>  // b.none
   10d6c:	ldr	x0, [sp, #72]
   10d70:	ldr	x0, [x0, #72]
   10d74:	mov	x3, x0
   10d78:	mov	x2, #0x4                   	// #4
   10d7c:	mov	x1, #0x1                   	// #1
   10d80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10d84:	add	x0, x0, #0xb90
   10d88:	bl	7f20 <fwrite@plt>
   10d8c:	ldr	x0, [sp, #144]
   10d90:	str	x0, [sp, #80]
   10d94:	b	10e70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24a0>
   10d98:	ldr	x0, [sp, #112]
   10d9c:	cmp	x0, #0x0
   10da0:	b.eq	10e5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x248c>  // b.none
   10da4:	ldr	x0, [sp, #128]
   10da8:	str	x0, [sp, #120]
   10dac:	ldr	x0, [sp, #40]
   10db0:	bl	13ef4 <scols_get_library_version@@SMARTCOLS_2.25+0x674>
   10db4:	str	x0, [sp, #88]
   10db8:	ldr	x0, [sp, #64]
   10dbc:	bl	7fd0 <scols_column_is_tree@plt>
   10dc0:	cmp	w0, #0x0
   10dc4:	b.eq	10e10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2440>  // b.none
   10dc8:	ldr	x0, [sp, #88]
   10dcc:	cmp	x0, #0x0
   10dd0:	b.eq	10e10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2440>  // b.none
   10dd4:	ldr	x1, [sp, #88]
   10dd8:	ldr	x0, [sp, #136]
   10ddc:	cmp	x1, x0
   10de0:	b.cs	10e10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2440>  // b.hs, b.nlast
   10de4:	ldr	x0, [sp, #72]
   10de8:	ldr	x0, [x0, #72]
   10dec:	mov	x3, x0
   10df0:	ldr	x2, [sp, #88]
   10df4:	mov	x1, #0x1                   	// #1
   10df8:	ldr	x0, [sp, #120]
   10dfc:	bl	7f20 <fwrite@plt>
   10e00:	ldr	x1, [sp, #120]
   10e04:	ldr	x0, [sp, #88]
   10e08:	add	x0, x1, x0
   10e0c:	str	x0, [sp, #120]
   10e10:	ldr	x0, [sp, #72]
   10e14:	ldr	x0, [x0, #72]
   10e18:	mov	x1, x0
   10e1c:	ldr	x0, [sp, #112]
   10e20:	bl	7520 <fputs@plt>
   10e24:	ldr	x0, [sp, #72]
   10e28:	ldr	x0, [x0, #72]
   10e2c:	mov	x1, x0
   10e30:	ldr	x0, [sp, #120]
   10e34:	bl	7520 <fputs@plt>
   10e38:	ldr	x0, [sp, #72]
   10e3c:	ldr	x0, [x0, #72]
   10e40:	mov	x3, x0
   10e44:	mov	x2, #0x4                   	// #4
   10e48:	mov	x1, #0x1                   	// #1
   10e4c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10e50:	add	x0, x0, #0xb90
   10e54:	bl	7f20 <fwrite@plt>
   10e58:	b	10e70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24a0>
   10e5c:	ldr	x0, [sp, #72]
   10e60:	ldr	x0, [x0, #72]
   10e64:	mov	x1, x0
   10e68:	ldr	x0, [sp, #128]
   10e6c:	bl	7520 <fputs@plt>
   10e70:	ldr	x0, [sp, #72]
   10e74:	bl	7ef0 <scols_table_is_minout@plt>
   10e78:	cmp	w0, #0x0
   10e7c:	b.eq	10ea0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d0>  // b.none
   10e80:	ldr	x2, [sp, #56]
   10e84:	ldr	x1, [sp, #64]
   10e88:	ldr	x0, [sp, #72]
   10e8c:	bl	f2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x92c>
   10e90:	cmp	w0, #0x0
   10e94:	b.eq	10ea0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d0>  // b.none
   10e98:	mov	w0, #0x0                   	// #0
   10e9c:	b	11034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>
   10ea0:	ldr	x0, [sp, #72]
   10ea4:	bl	7ac0 <scols_table_is_maxout@plt>
   10ea8:	cmp	w0, #0x0
   10eac:	b.ne	10ec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24f4>  // b.any
   10eb0:	ldr	w0, [sp, #108]
   10eb4:	cmp	w0, #0x0
   10eb8:	b.eq	10ec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24f4>  // b.none
   10ebc:	mov	w0, #0x0                   	// #0
   10ec0:	b	11034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>
   10ec4:	ldr	x0, [sp, #80]
   10ec8:	str	x0, [sp, #152]
   10ecc:	b	10f38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2568>
   10ed0:	ldr	x0, [sp, #72]
   10ed4:	ldrb	w0, [x0, #248]
   10ed8:	and	w0, w0, #0x8
   10edc:	and	w0, w0, #0xff
   10ee0:	cmp	w0, #0x0
   10ee4:	b.ne	10f18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2548>  // b.any
   10ee8:	ldr	x0, [sp, #72]
   10eec:	ldr	x0, [x0, #176]
   10ef0:	ldr	x0, [x0, #96]
   10ef4:	cmp	x0, #0x0
   10ef8:	b.eq	10f0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x253c>  // b.none
   10efc:	ldr	x0, [sp, #72]
   10f00:	ldr	x0, [x0, #176]
   10f04:	ldr	x0, [x0, #96]
   10f08:	b	10f20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
   10f0c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10f10:	add	x0, x0, #0xa58
   10f14:	b	10f20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
   10f18:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10f1c:	add	x0, x0, #0xa60
   10f20:	ldr	x1, [sp, #72]
   10f24:	ldr	x1, [x1, #72]
   10f28:	bl	7520 <fputs@plt>
   10f2c:	ldr	x0, [sp, #152]
   10f30:	add	x0, x0, #0x1
   10f34:	str	x0, [sp, #152]
   10f38:	ldr	x1, [sp, #152]
   10f3c:	ldr	x0, [sp, #144]
   10f40:	cmp	x1, x0
   10f44:	b.cc	10ed0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2500>  // b.lo, b.ul, b.last
   10f48:	ldr	x0, [sp, #80]
   10f4c:	ldr	x1, [sp, #144]
   10f50:	cmp	x1, x0
   10f54:	b.cs	10ff4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2624>  // b.hs, b.nlast
   10f58:	ldr	x0, [sp, #64]
   10f5c:	bl	8150 <scols_column_is_trunc@plt>
   10f60:	cmp	w0, #0x0
   10f64:	b.ne	10ff4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2624>  // b.any
   10f68:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   10f6c:	ldr	x0, [x0, #4024]
   10f70:	ldr	w0, [x0]
   10f74:	and	w0, w0, #0x20
   10f78:	cmp	w0, #0x0
   10f7c:	b.eq	10fd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2604>  // b.none
   10f80:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   10f84:	ldr	x0, [x0, #4016]
   10f88:	ldr	x19, [x0]
   10f8c:	bl	7870 <getpid@plt>
   10f90:	mov	w1, w0
   10f94:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10f98:	add	x4, x0, #0xae0
   10f9c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10fa0:	add	x3, x0, #0xa70
   10fa4:	mov	w2, w1
   10fa8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10fac:	add	x1, x0, #0xa80
   10fb0:	mov	x0, x19
   10fb4:	bl	8380 <fprintf@plt>
   10fb8:	ldr	x0, [sp, #80]
   10fbc:	ldr	x3, [sp, #144]
   10fc0:	mov	x2, x0
   10fc4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   10fc8:	add	x1, x0, #0xbc8
   10fcc:	ldr	x0, [sp, #64]
   10fd0:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   10fd4:	ldr	x0, [sp, #40]
   10fd8:	bl	13d8c <scols_get_library_version@@SMARTCOLS_2.25+0x50c>
   10fdc:	mov	x3, x0
   10fe0:	ldr	x2, [sp, #56]
   10fe4:	ldr	x1, [sp, #64]
   10fe8:	ldr	x0, [sp, #72]
   10fec:	bl	10004 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1634>
   10ff0:	b	11030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2660>
   10ff4:	ldr	w0, [sp, #108]
   10ff8:	cmp	w0, #0x0
   10ffc:	b.ne	11030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2660>  // b.any
   11000:	ldr	x0, [sp, #72]
   11004:	ldr	x0, [x0, #80]
   11008:	cmp	x0, #0x0
   1100c:	b.eq	1101c <scols_table_get_termheight@@SMARTCOLS_2.31+0x264c>  // b.none
   11010:	ldr	x0, [sp, #72]
   11014:	ldr	x0, [x0, #80]
   11018:	b	11024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2654>
   1101c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11020:	add	x0, x0, #0xa58
   11024:	ldr	x1, [sp, #72]
   11028:	ldr	x1, [x1, #72]
   1102c:	bl	7520 <fputs@plt>
   11030:	mov	w0, #0x0                   	// #0
   11034:	ldr	x19, [sp, #16]
   11038:	ldp	x29, x30, [sp], #160
   1103c:	ret
   11040:	stp	x29, x30, [sp, #-80]!
   11044:	mov	x29, sp
   11048:	str	x0, [sp, #40]
   1104c:	str	x1, [sp, #32]
   11050:	str	x2, [sp, #24]
   11054:	str	x3, [sp, #16]
   11058:	str	wzr, [sp, #76]
   1105c:	ldr	x0, [sp, #40]
   11060:	cmp	x0, #0x0
   11064:	b.ne	11088 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b8>  // b.any
   11068:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1106c:	add	x3, x0, #0xd60
   11070:	mov	w2, #0x25c                 	// #604
   11074:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11078:	add	x1, x0, #0xa18
   1107c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11080:	add	x0, x0, #0xb00
   11084:	bl	8230 <__assert_fail@plt>
   11088:	ldr	x0, [sp, #32]
   1108c:	cmp	x0, #0x0
   11090:	b.ne	110b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26e4>  // b.any
   11094:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11098:	add	x3, x0, #0xd60
   1109c:	mov	w2, #0x25d                 	// #605
   110a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110a4:	add	x1, x0, #0xa18
   110a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110ac:	add	x0, x0, #0xa38
   110b0:	bl	8230 <__assert_fail@plt>
   110b4:	ldr	x0, [sp, #24]
   110b8:	cmp	x0, #0x0
   110bc:	b.ne	110e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2710>  // b.any
   110c0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110c4:	add	x3, x0, #0xd60
   110c8:	mov	w2, #0x25e                 	// #606
   110cc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110d0:	add	x1, x0, #0xa18
   110d4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110d8:	add	x0, x0, #0xb08
   110dc:	bl	8230 <__assert_fail@plt>
   110e0:	ldr	x0, [sp, #16]
   110e4:	cmp	x0, #0x0
   110e8:	b.ne	1110c <scols_table_get_termheight@@SMARTCOLS_2.31+0x273c>  // b.any
   110ec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110f0:	add	x3, x0, #0xd60
   110f4:	mov	w2, #0x25f                 	// #607
   110f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   110fc:	add	x1, x0, #0xa18
   11100:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11104:	add	x0, x0, #0xa40
   11108:	bl	8230 <__assert_fail@plt>
   1110c:	ldr	x0, [sp, #24]
   11110:	ldr	x1, [x0, #8]
   11114:	ldr	x0, [sp, #40]
   11118:	ldr	x0, [x0, #16]
   1111c:	cmp	x1, x0
   11120:	b.ls	11144 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2774>  // b.plast
   11124:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11128:	add	x3, x0, #0xd60
   1112c:	mov	w2, #0x260                 	// #608
   11130:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11134:	add	x1, x0, #0xa18
   11138:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1113c:	add	x0, x0, #0xbf0
   11140:	bl	8230 <__assert_fail@plt>
   11144:	ldr	x0, [sp, #16]
   11148:	bl	13b54 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   1114c:	ldr	x0, [sp, #24]
   11150:	ldr	x0, [x0, #8]
   11154:	mov	x1, x0
   11158:	ldr	x0, [sp, #32]
   1115c:	bl	8370 <scols_line_get_cell@plt>
   11160:	str	x0, [sp, #64]
   11164:	ldr	x0, [sp, #64]
   11168:	cmp	x0, #0x0
   1116c:	b.eq	1117c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27ac>  // b.none
   11170:	ldr	x0, [sp, #64]
   11174:	bl	7730 <scols_cell_get_data@plt>
   11178:	b	11180 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27b0>
   1117c:	mov	x0, #0x0                   	// #0
   11180:	str	x0, [sp, #56]
   11184:	ldr	x0, [sp, #24]
   11188:	bl	7fd0 <scols_column_is_tree@plt>
   1118c:	cmp	w0, #0x0
   11190:	b.ne	111b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e8>  // b.any
   11194:	ldr	x0, [sp, #56]
   11198:	cmp	x0, #0x0
   1119c:	b.eq	111b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>  // b.none
   111a0:	ldr	x1, [sp, #56]
   111a4:	ldr	x0, [sp, #16]
   111a8:	bl	13cdc <scols_get_library_version@@SMARTCOLS_2.25+0x45c>
   111ac:	b	11358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2988>
   111b0:	mov	w0, #0x0                   	// #0
   111b4:	b	11358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2988>
   111b8:	ldr	x0, [sp, #40]
   111bc:	bl	7ee0 <scols_table_is_json@plt>
   111c0:	cmp	w0, #0x0
   111c4:	b.ne	111f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>  // b.any
   111c8:	ldr	x0, [sp, #24]
   111cc:	ldrb	w0, [x0, #224]
   111d0:	and	w0, w0, #0x2
   111d4:	and	w0, w0, #0xff
   111d8:	cmp	w0, #0x0
   111dc:	b.eq	111f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>  // b.none
   111e0:	ldr	x2, [sp, #16]
   111e4:	ldr	x1, [sp, #32]
   111e8:	ldr	x0, [sp, #40]
   111ec:	bl	f5f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc28>
   111f0:	str	w0, [sp, #76]
   111f4:	ldr	w0, [sp, #76]
   111f8:	cmp	w0, #0x0
   111fc:	b.ne	112e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2910>  // b.any
   11200:	ldr	x0, [sp, #32]
   11204:	ldr	x0, [x0, #112]
   11208:	cmp	x0, #0x0
   1120c:	b.eq	112e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2910>  // b.none
   11210:	ldr	x0, [sp, #40]
   11214:	bl	7ee0 <scols_table_is_json@plt>
   11218:	cmp	w0, #0x0
   1121c:	b.ne	112e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2910>  // b.any
   11220:	ldr	x0, [sp, #32]
   11224:	ldr	x0, [x0, #112]
   11228:	ldr	x2, [sp, #16]
   1122c:	mov	x1, x0
   11230:	ldr	x0, [sp, #40]
   11234:	bl	f44c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa7c>
   11238:	str	w0, [sp, #76]
   1123c:	ldr	w0, [sp, #76]
   11240:	cmp	w0, #0x0
   11244:	b.ne	11298 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c8>  // b.any
   11248:	ldr	x0, [sp, #32]
   1124c:	bl	f100 <scols_table_get_termheight@@SMARTCOLS_2.31+0x730>
   11250:	cmp	w0, #0x0
   11254:	b.eq	11298 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c8>  // b.none
   11258:	ldr	x0, [sp, #40]
   1125c:	ldr	x0, [x0, #176]
   11260:	ldr	x0, [x0, #24]
   11264:	cmp	x0, #0x0
   11268:	b.eq	1127c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28ac>  // b.none
   1126c:	ldr	x0, [sp, #40]
   11270:	ldr	x0, [x0, #176]
   11274:	ldr	x0, [x0, #24]
   11278:	b	11284 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b4>
   1127c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11280:	add	x0, x0, #0xad8
   11284:	mov	x1, x0
   11288:	ldr	x0, [sp, #16]
   1128c:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   11290:	str	w0, [sp, #76]
   11294:	b	112e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2910>
   11298:	ldr	w0, [sp, #76]
   1129c:	cmp	w0, #0x0
   112a0:	b.ne	112e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2910>  // b.any
   112a4:	ldr	x0, [sp, #40]
   112a8:	ldr	x0, [x0, #176]
   112ac:	ldr	x0, [x0, #8]
   112b0:	cmp	x0, #0x0
   112b4:	b.eq	112c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28f8>  // b.none
   112b8:	ldr	x0, [sp, #40]
   112bc:	ldr	x0, [x0, #176]
   112c0:	ldr	x0, [x0, #8]
   112c4:	b	112d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2900>
   112c8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   112cc:	add	x0, x0, #0xac8
   112d0:	mov	x1, x0
   112d4:	ldr	x0, [sp, #16]
   112d8:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   112dc:	str	w0, [sp, #76]
   112e0:	ldr	w0, [sp, #76]
   112e4:	cmp	w0, #0x0
   112e8:	b.ne	1132c <scols_table_get_termheight@@SMARTCOLS_2.31+0x295c>  // b.any
   112ec:	ldr	x0, [sp, #32]
   112f0:	ldr	x0, [x0, #112]
   112f4:	cmp	x0, #0x0
   112f8:	b.ne	11314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2944>  // b.any
   112fc:	ldr	x0, [sp, #24]
   11300:	ldrb	w0, [x0, #224]
   11304:	and	w0, w0, #0x2
   11308:	and	w0, w0, #0xff
   1130c:	cmp	w0, #0x0
   11310:	b.eq	1132c <scols_table_get_termheight@@SMARTCOLS_2.31+0x295c>  // b.none
   11314:	ldr	x0, [sp, #40]
   11318:	bl	7ee0 <scols_table_is_json@plt>
   1131c:	cmp	w0, #0x0
   11320:	b.ne	1132c <scols_table_get_termheight@@SMARTCOLS_2.31+0x295c>  // b.any
   11324:	ldr	x0, [sp, #16]
   11328:	bl	13d20 <scols_get_library_version@@SMARTCOLS_2.25+0x4a0>
   1132c:	ldr	w0, [sp, #76]
   11330:	cmp	w0, #0x0
   11334:	b.ne	11354 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>  // b.any
   11338:	ldr	x0, [sp, #56]
   1133c:	cmp	x0, #0x0
   11340:	b.eq	11354 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>  // b.none
   11344:	ldr	x1, [sp, #56]
   11348:	ldr	x0, [sp, #16]
   1134c:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   11350:	str	w0, [sp, #76]
   11354:	ldr	w0, [sp, #76]
   11358:	ldp	x29, x30, [sp], #80
   1135c:	ret
   11360:	stp	x29, x30, [sp, #-112]!
   11364:	mov	x29, sp
   11368:	str	x19, [sp, #16]
   1136c:	str	x0, [sp, #56]
   11370:	str	x1, [sp, #48]
   11374:	str	x2, [sp, #40]
   11378:	str	wzr, [sp, #108]
   1137c:	str	wzr, [sp, #104]
   11380:	ldr	x0, [sp, #48]
   11384:	cmp	x0, #0x0
   11388:	b.ne	113ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x29dc>  // b.any
   1138c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11390:	add	x3, x0, #0xd78
   11394:	mov	w2, #0x290                 	// #656
   11398:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1139c:	add	x1, x0, #0xa18
   113a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   113a4:	add	x0, x0, #0xa38
   113a8:	bl	8230 <__assert_fail@plt>
   113ac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   113b0:	ldr	x0, [x0, #4024]
   113b4:	ldr	w0, [x0]
   113b8:	and	w0, w0, #0x8
   113bc:	cmp	w0, #0x0
   113c0:	b.eq	1140c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a3c>  // b.none
   113c4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   113c8:	ldr	x0, [x0, #4016]
   113cc:	ldr	x19, [x0]
   113d0:	bl	7870 <getpid@plt>
   113d4:	mov	w1, w0
   113d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   113dc:	add	x4, x0, #0xa68
   113e0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   113e4:	add	x3, x0, #0xa70
   113e8:	mov	w2, w1
   113ec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   113f0:	add	x1, x0, #0xa80
   113f4:	mov	x0, x19
   113f8:	bl	8380 <fprintf@plt>
   113fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11400:	add	x1, x0, #0xc08
   11404:	ldr	x0, [sp, #48]
   11408:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   1140c:	add	x0, sp, #0x48
   11410:	mov	w1, #0x0                   	// #0
   11414:	bl	75f0 <scols_reset_iter@plt>
   11418:	b	114b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ae0>
   1141c:	ldr	x0, [sp, #96]
   11420:	bl	81a0 <scols_column_is_hidden@plt>
   11424:	cmp	w0, #0x0
   11428:	b.eq	11430 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a60>  // b.none
   1142c:	b	114b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ae0>
   11430:	ldr	x0, [sp, #96]
   11434:	ldr	x3, [sp, #40]
   11438:	mov	x2, x0
   1143c:	ldr	x1, [sp, #48]
   11440:	ldr	x0, [sp, #56]
   11444:	bl	11040 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2670>
   11448:	str	w0, [sp, #108]
   1144c:	ldr	w0, [sp, #108]
   11450:	cmp	w0, #0x0
   11454:	b.ne	1148c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2abc>  // b.any
   11458:	ldr	x19, [sp, #96]
   1145c:	ldr	x0, [sp, #96]
   11460:	ldr	x0, [x0, #8]
   11464:	mov	x1, x0
   11468:	ldr	x0, [sp, #48]
   1146c:	bl	8370 <scols_line_get_cell@plt>
   11470:	ldr	x4, [sp, #40]
   11474:	mov	x3, x0
   11478:	ldr	x2, [sp, #48]
   1147c:	mov	x1, x19
   11480:	ldr	x0, [sp, #56]
   11484:	bl	106d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d08>
   11488:	str	w0, [sp, #108]
   1148c:	ldr	w0, [sp, #108]
   11490:	cmp	w0, #0x0
   11494:	b.ne	114b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ae0>  // b.any
   11498:	ldr	x0, [sp, #96]
   1149c:	ldr	x0, [x0, #104]
   114a0:	cmp	x0, #0x0
   114a4:	b.eq	114b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ae0>  // b.none
   114a8:	mov	w0, #0x1                   	// #1
   114ac:	str	w0, [sp, #104]
   114b0:	ldr	w0, [sp, #108]
   114b4:	cmp	w0, #0x0
   114b8:	b.ne	11660 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c90>  // b.any
   114bc:	add	x1, sp, #0x60
   114c0:	add	x0, sp, #0x48
   114c4:	mov	x2, x1
   114c8:	mov	x1, x0
   114cc:	ldr	x0, [sp, #56]
   114d0:	bl	80e0 <scols_table_next_column@plt>
   114d4:	cmp	w0, #0x0
   114d8:	b.eq	1141c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4c>  // b.none
   114dc:	b	11660 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c90>
   114e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   114e4:	ldr	x0, [x0, #4024]
   114e8:	ldr	w0, [x0]
   114ec:	and	w0, w0, #0x8
   114f0:	cmp	w0, #0x0
   114f4:	b.eq	11540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b70>  // b.none
   114f8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   114fc:	ldr	x0, [x0, #4016]
   11500:	ldr	x19, [x0]
   11504:	bl	7870 <getpid@plt>
   11508:	mov	w1, w0
   1150c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11510:	add	x4, x0, #0xa68
   11514:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11518:	add	x3, x0, #0xa70
   1151c:	mov	w2, w1
   11520:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11524:	add	x1, x0, #0xa80
   11528:	mov	x0, x19
   1152c:	bl	8380 <fprintf@plt>
   11530:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11534:	add	x1, x0, #0xb78
   11538:	ldr	x0, [sp, #48]
   1153c:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   11540:	str	wzr, [sp, #104]
   11544:	ldr	x0, [sp, #56]
   11548:	ldr	x0, [x0, #88]
   1154c:	cmp	x0, #0x0
   11550:	b.eq	11560 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b90>  // b.none
   11554:	ldr	x0, [sp, #56]
   11558:	ldr	x0, [x0, #88]
   1155c:	b	11568 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b98>
   11560:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11564:	add	x0, x0, #0xb30
   11568:	ldr	x1, [sp, #56]
   1156c:	ldr	x1, [x1, #72]
   11570:	bl	7520 <fputs@plt>
   11574:	ldr	x0, [sp, #56]
   11578:	ldr	x0, [x0, #232]
   1157c:	add	x1, x0, #0x1
   11580:	ldr	x0, [sp, #56]
   11584:	str	x1, [x0, #232]
   11588:	add	x0, sp, #0x48
   1158c:	mov	w1, #0x0                   	// #0
   11590:	bl	75f0 <scols_reset_iter@plt>
   11594:	b	11634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>
   11598:	ldr	x0, [sp, #96]
   1159c:	bl	81a0 <scols_column_is_hidden@plt>
   115a0:	cmp	w0, #0x0
   115a4:	b.eq	115ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bdc>  // b.none
   115a8:	b	11634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>
   115ac:	ldr	x0, [sp, #96]
   115b0:	ldr	x0, [x0, #104]
   115b4:	cmp	x0, #0x0
   115b8:	b.eq	11614 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c44>  // b.none
   115bc:	ldr	x19, [sp, #96]
   115c0:	ldr	x0, [sp, #96]
   115c4:	ldr	x0, [x0, #8]
   115c8:	mov	x1, x0
   115cc:	ldr	x0, [sp, #48]
   115d0:	bl	8370 <scols_line_get_cell@plt>
   115d4:	mov	x3, x0
   115d8:	ldr	x2, [sp, #48]
   115dc:	mov	x1, x19
   115e0:	ldr	x0, [sp, #56]
   115e4:	bl	1038c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19bc>
   115e8:	str	w0, [sp, #108]
   115ec:	ldr	w0, [sp, #108]
   115f0:	cmp	w0, #0x0
   115f4:	b.ne	11634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>  // b.any
   115f8:	ldr	x0, [sp, #96]
   115fc:	ldr	x0, [x0, #104]
   11600:	cmp	x0, #0x0
   11604:	b.eq	11634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>  // b.none
   11608:	mov	w0, #0x1                   	// #1
   1160c:	str	w0, [sp, #104]
   11610:	b	11634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>
   11614:	ldr	x19, [sp, #96]
   11618:	ldr	x0, [sp, #40]
   1161c:	bl	13d8c <scols_get_library_version@@SMARTCOLS_2.25+0x50c>
   11620:	mov	x3, x0
   11624:	ldr	x2, [sp, #48]
   11628:	mov	x1, x19
   1162c:	ldr	x0, [sp, #56]
   11630:	bl	fc40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1270>
   11634:	ldr	w0, [sp, #108]
   11638:	cmp	w0, #0x0
   1163c:	b.ne	11660 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c90>  // b.any
   11640:	add	x1, sp, #0x60
   11644:	add	x0, sp, #0x48
   11648:	mov	x2, x1
   1164c:	mov	x1, x0
   11650:	ldr	x0, [sp, #56]
   11654:	bl	80e0 <scols_table_next_column@plt>
   11658:	cmp	w0, #0x0
   1165c:	b.eq	11598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bc8>  // b.none
   11660:	ldr	w0, [sp, #108]
   11664:	cmp	w0, #0x0
   11668:	b.ne	11678 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ca8>  // b.any
   1166c:	ldr	w0, [sp, #104]
   11670:	cmp	w0, #0x0
   11674:	b.ne	114e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b10>  // b.any
   11678:	mov	w0, #0x0                   	// #0
   1167c:	ldr	x19, [sp, #16]
   11680:	ldp	x29, x30, [sp], #112
   11684:	ret
   11688:	stp	x29, x30, [sp, #-112]!
   1168c:	mov	x29, sp
   11690:	str	x19, [sp, #16]
   11694:	str	x0, [sp, #40]
   11698:	str	wzr, [sp, #104]
   1169c:	str	xzr, [sp, #48]
   116a0:	str	xzr, [sp, #80]
   116a4:	str	xzr, [sp, #72]
   116a8:	ldr	x0, [sp, #40]
   116ac:	cmp	x0, #0x0
   116b0:	b.ne	116d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d04>  // b.any
   116b4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   116b8:	add	x3, x0, #0xd88
   116bc:	mov	w2, #0x2bf                 	// #703
   116c0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   116c4:	add	x1, x0, #0xa18
   116c8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   116cc:	add	x0, x0, #0xb00
   116d0:	bl	8230 <__assert_fail@plt>
   116d4:	ldr	x0, [sp, #40]
   116d8:	ldr	x0, [x0, #184]
   116dc:	cmp	x0, #0x0
   116e0:	b.ne	116ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d1c>  // b.any
   116e4:	mov	w0, #0x0                   	// #0
   116e8:	b	11b50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3180>
   116ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   116f0:	ldr	x0, [x0, #4024]
   116f4:	ldr	w0, [x0]
   116f8:	and	w0, w0, #0x10
   116fc:	cmp	w0, #0x0
   11700:	b.eq	1174c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d7c>  // b.none
   11704:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11708:	ldr	x0, [x0, #4016]
   1170c:	ldr	x19, [x0]
   11710:	bl	7870 <getpid@plt>
   11714:	mov	w1, w0
   11718:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1171c:	add	x4, x0, #0xc18
   11720:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11724:	add	x3, x0, #0xa70
   11728:	mov	w2, w1
   1172c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11730:	add	x1, x0, #0xa80
   11734:	mov	x0, x19
   11738:	bl	8380 <fprintf@plt>
   1173c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11740:	add	x1, x0, #0xc20
   11744:	ldr	x0, [sp, #40]
   11748:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   1174c:	ldr	x0, [sp, #40]
   11750:	ldrb	w0, [x0, #249]
   11754:	and	w0, w0, #0x10
   11758:	and	w0, w0, #0xff
   1175c:	cmp	w0, #0x0
   11760:	b.eq	117a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>  // b.none
   11764:	ldr	x0, [sp, #40]
   11768:	ldr	x0, [x0, #184]
   1176c:	bl	74f0 <strlen@plt>
   11770:	add	x0, x0, #0x1
   11774:	str	x0, [sp, #88]
   11778:	ldr	x0, [sp, #88]
   1177c:	str	x0, [sp, #48]
   11780:	ldr	x0, [sp, #40]
   11784:	ldr	x0, [x0, #184]
   11788:	bl	7b70 <strdup@plt>
   1178c:	str	x0, [sp, #72]
   11790:	ldr	x0, [sp, #72]
   11794:	cmp	x0, #0x0
   11798:	b.ne	1189c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>  // b.any
   1179c:	mov	w0, #0xfffffff4            	// #-12
   117a0:	str	w0, [sp, #108]
   117a4:	b	11ad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3108>
   117a8:	ldr	x0, [sp, #40]
   117ac:	ldr	x0, [x0, #184]
   117b0:	bl	74f0 <strlen@plt>
   117b4:	bl	1c5ec <scols_init_debug@@SMARTCOLS_2.25+0x3ba4>
   117b8:	add	x0, x0, #0x1
   117bc:	str	x0, [sp, #88]
   117c0:	ldr	x0, [sp, #88]
   117c4:	cmp	x0, #0x1
   117c8:	b.ne	11834 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e64>  // b.any
   117cc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   117d0:	ldr	x0, [x0, #4024]
   117d4:	ldr	w0, [x0]
   117d8:	and	w0, w0, #0x10
   117dc:	cmp	w0, #0x0
   117e0:	b.eq	1182c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e5c>  // b.none
   117e4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   117e8:	ldr	x0, [x0, #4016]
   117ec:	ldr	x19, [x0]
   117f0:	bl	7870 <getpid@plt>
   117f4:	mov	w1, w0
   117f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   117fc:	add	x4, x0, #0xc18
   11800:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11804:	add	x3, x0, #0xa70
   11808:	mov	w2, w1
   1180c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11810:	add	x1, x0, #0xa80
   11814:	mov	x0, x19
   11818:	bl	8380 <fprintf@plt>
   1181c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11820:	add	x1, x0, #0xc30
   11824:	ldr	x0, [sp, #40]
   11828:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   1182c:	mov	w0, #0x0                   	// #0
   11830:	b	11b50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3180>
   11834:	ldr	x0, [sp, #88]
   11838:	bl	78e0 <malloc@plt>
   1183c:	str	x0, [sp, #72]
   11840:	ldr	x0, [sp, #72]
   11844:	cmp	x0, #0x0
   11848:	b.ne	11858 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e88>  // b.any
   1184c:	mov	w0, #0xfffffff4            	// #-12
   11850:	str	w0, [sp, #108]
   11854:	b	11ad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3108>
   11858:	ldr	x0, [sp, #40]
   1185c:	ldr	x0, [x0, #184]
   11860:	add	x1, sp, #0x30
   11864:	mov	x3, #0x0                   	// #0
   11868:	ldr	x2, [sp, #72]
   1186c:	bl	1c018 <scols_init_debug@@SMARTCOLS_2.25+0x35d0>
   11870:	cmp	x0, #0x0
   11874:	b.eq	11890 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ec0>  // b.none
   11878:	ldr	x0, [sp, #48]
   1187c:	cmp	x0, #0x0
   11880:	b.eq	11890 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ec0>  // b.none
   11884:	ldr	x0, [sp, #48]
   11888:	cmn	x0, #0x1
   1188c:	b.ne	1189c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>  // b.any
   11890:	mov	w0, #0xffffffea            	// #-22
   11894:	str	w0, [sp, #108]
   11898:	b	11ad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3108>
   1189c:	ldr	x0, [sp, #40]
   118a0:	ldrb	w0, [x0, #248]
   118a4:	and	w0, w0, #0x4
   118a8:	and	w0, w0, #0xff
   118ac:	cmp	w0, #0x0
   118b0:	b.eq	118c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef0>  // b.none
   118b4:	ldr	x0, [sp, #40]
   118b8:	ldr	x0, [x0, #40]
   118bc:	b	118c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef4>
   118c0:	mov	x0, #0x50                  	// #80
   118c4:	str	x0, [sp, #56]
   118c8:	ldr	x0, [sp, #56]
   118cc:	ldr	x1, [sp, #88]
   118d0:	add	x0, x1, x0
   118d4:	str	x0, [sp, #64]
   118d8:	ldr	x0, [sp, #64]
   118dc:	bl	78e0 <malloc@plt>
   118e0:	str	x0, [sp, #80]
   118e4:	ldr	x0, [sp, #80]
   118e8:	cmp	x0, #0x0
   118ec:	b.ne	118fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f2c>  // b.any
   118f0:	mov	w0, #0xffffffea            	// #-22
   118f4:	str	w0, [sp, #108]
   118f8:	b	11ad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3108>
   118fc:	ldr	x0, [sp, #40]
   11900:	add	x0, x0, #0xb8
   11904:	bl	7cc0 <scols_cell_get_alignment@plt>
   11908:	cmp	w0, #0x1
   1190c:	b.eq	11924 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f54>  // b.none
   11910:	cmp	w0, #0x2
   11914:	b.ne	11930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f60>  // b.any
   11918:	mov	w0, #0x1                   	// #1
   1191c:	str	w0, [sp, #100]
   11920:	b	119b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe4>
   11924:	mov	w0, #0x2                   	// #2
   11928:	str	w0, [sp, #100]
   1192c:	b	119b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe4>
   11930:	str	wzr, [sp, #100]
   11934:	ldr	x1, [sp, #48]
   11938:	ldr	x0, [sp, #56]
   1193c:	cmp	x1, x0
   11940:	b.cs	119b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe0>  // b.hs, b.nlast
   11944:	ldr	x0, [sp, #40]
   11948:	bl	7ac0 <scols_table_is_maxout@plt>
   1194c:	cmp	w0, #0x0
   11950:	b.ne	119b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe0>  // b.any
   11954:	bl	7d50 <__ctype_b_loc@plt>
   11958:	ldr	x1, [x0]
   1195c:	ldr	x0, [sp, #40]
   11960:	ldr	x0, [x0, #176]
   11964:	ldr	x0, [x0, #88]
   11968:	cmp	x0, #0x0
   1196c:	b.eq	11980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fb0>  // b.none
   11970:	ldr	x0, [sp, #40]
   11974:	ldr	x0, [x0, #176]
   11978:	ldr	x0, [x0, #88]
   1197c:	b	11988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fb8>
   11980:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11984:	add	x0, x0, #0xa58
   11988:	ldrsb	w0, [x0]
   1198c:	sxtb	x0, w0
   11990:	lsl	x0, x0, #1
   11994:	add	x0, x1, x0
   11998:	ldrh	w0, [x0]
   1199c:	and	w0, w0, #0x1
   119a0:	cmp	w0, #0x0
   119a4:	b.eq	119b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe0>  // b.none
   119a8:	ldr	x0, [sp, #48]
   119ac:	str	x0, [sp, #56]
   119b0:	nop
   119b4:	ldr	x0, [sp, #40]
   119b8:	ldr	x0, [x0, #176]
   119bc:	ldr	x0, [x0, #88]
   119c0:	cmp	x0, #0x0
   119c4:	b.eq	119d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3008>  // b.none
   119c8:	ldr	x0, [sp, #40]
   119cc:	ldr	x0, [x0, #176]
   119d0:	ldr	x0, [x0, #88]
   119d4:	b	119e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3010>
   119d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   119dc:	add	x0, x0, #0xa58
   119e0:	ldrsb	w0, [x0]
   119e4:	mov	w1, w0
   119e8:	add	x0, sp, #0x38
   119ec:	mov	w6, w1
   119f0:	mov	w5, #0x0                   	// #0
   119f4:	ldr	w4, [sp, #100]
   119f8:	mov	x3, x0
   119fc:	ldr	x2, [sp, #64]
   11a00:	ldr	x1, [sp, #80]
   11a04:	ldr	x0, [sp, #72]
   11a08:	bl	1cab0 <scols_init_debug@@SMARTCOLS_2.25+0x4068>
   11a0c:	str	w0, [sp, #108]
   11a10:	ldr	w0, [sp, #108]
   11a14:	cmn	w0, #0x1
   11a18:	b.ne	11a28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3058>  // b.any
   11a1c:	mov	w0, #0xffffffea            	// #-22
   11a20:	str	w0, [sp, #108]
   11a24:	b	11ad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3108>
   11a28:	ldr	x0, [sp, #40]
   11a2c:	ldrb	w0, [x0, #248]
   11a30:	and	w0, w0, #0x2
   11a34:	and	w0, w0, #0xff
   11a38:	cmp	w0, #0x0
   11a3c:	b.eq	11a58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3088>  // b.none
   11a40:	ldr	x0, [sp, #40]
   11a44:	ldr	x0, [x0, #192]
   11a48:	cmp	x0, #0x0
   11a4c:	b.eq	11a58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3088>  // b.none
   11a50:	mov	w0, #0x1                   	// #1
   11a54:	str	w0, [sp, #104]
   11a58:	ldr	w0, [sp, #104]
   11a5c:	cmp	w0, #0x0
   11a60:	b.eq	11a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30b0>  // b.none
   11a64:	ldr	x0, [sp, #40]
   11a68:	ldr	x2, [x0, #192]
   11a6c:	ldr	x0, [sp, #40]
   11a70:	ldr	x0, [x0, #72]
   11a74:	mov	x1, x0
   11a78:	mov	x0, x2
   11a7c:	bl	7520 <fputs@plt>
   11a80:	ldr	x0, [sp, #40]
   11a84:	ldr	x0, [x0, #72]
   11a88:	mov	x1, x0
   11a8c:	ldr	x0, [sp, #80]
   11a90:	bl	7520 <fputs@plt>
   11a94:	ldr	w0, [sp, #104]
   11a98:	cmp	w0, #0x0
   11a9c:	b.eq	11ac0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30f0>  // b.none
   11aa0:	ldr	x0, [sp, #40]
   11aa4:	ldr	x0, [x0, #72]
   11aa8:	mov	x3, x0
   11aac:	mov	x2, #0x4                   	// #4
   11ab0:	mov	x1, #0x1                   	// #1
   11ab4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11ab8:	add	x0, x0, #0xb90
   11abc:	bl	7f20 <fwrite@plt>
   11ac0:	ldr	x0, [sp, #40]
   11ac4:	ldr	x0, [x0, #72]
   11ac8:	mov	x1, x0
   11acc:	mov	w0, #0xa                   	// #10
   11ad0:	bl	7720 <fputc@plt>
   11ad4:	str	wzr, [sp, #108]
   11ad8:	ldr	x0, [sp, #72]
   11adc:	bl	7dc0 <free@plt>
   11ae0:	ldr	x0, [sp, #80]
   11ae4:	bl	7dc0 <free@plt>
   11ae8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11aec:	ldr	x0, [x0, #4024]
   11af0:	ldr	w0, [x0]
   11af4:	and	w0, w0, #0x10
   11af8:	cmp	w0, #0x0
   11afc:	b.eq	11b4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x317c>  // b.none
   11b00:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11b04:	ldr	x0, [x0, #4016]
   11b08:	ldr	x19, [x0]
   11b0c:	bl	7870 <getpid@plt>
   11b10:	mov	w1, w0
   11b14:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b18:	add	x4, x0, #0xc18
   11b1c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b20:	add	x3, x0, #0xa70
   11b24:	mov	w2, w1
   11b28:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b2c:	add	x1, x0, #0xa80
   11b30:	mov	x0, x19
   11b34:	bl	8380 <fprintf@plt>
   11b38:	ldr	w2, [sp, #108]
   11b3c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b40:	add	x1, x0, #0xc50
   11b44:	ldr	x0, [sp, #40]
   11b48:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   11b4c:	ldr	w0, [sp, #108]
   11b50:	ldr	x19, [sp, #16]
   11b54:	ldp	x29, x30, [sp], #112
   11b58:	ret
   11b5c:	stp	x29, x30, [sp, #-96]!
   11b60:	mov	x29, sp
   11b64:	str	x19, [sp, #16]
   11b68:	str	x0, [sp, #40]
   11b6c:	str	x1, [sp, #32]
   11b70:	str	wzr, [sp, #92]
   11b74:	ldr	x0, [sp, #40]
   11b78:	cmp	x0, #0x0
   11b7c:	b.ne	11ba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31d0>  // b.any
   11b80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b84:	add	x3, x0, #0xda0
   11b88:	mov	w2, #0x324                 	// #804
   11b8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b90:	add	x1, x0, #0xa18
   11b94:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11b98:	add	x0, x0, #0xb00
   11b9c:	bl	8230 <__assert_fail@plt>
   11ba0:	ldr	x0, [sp, #40]
   11ba4:	ldrb	w0, [x0, #249]
   11ba8:	and	w0, w0, #0x1
   11bac:	and	w0, w0, #0xff
   11bb0:	cmp	w0, #0x0
   11bb4:	b.eq	11bd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3200>  // b.none
   11bb8:	ldr	x0, [sp, #40]
   11bbc:	ldrb	w0, [x0, #248]
   11bc0:	and	w0, w0, #0xffffff80
   11bc4:	and	w0, w0, #0xff
   11bc8:	cmp	w0, #0x0
   11bcc:	b.eq	11c14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3244>  // b.none
   11bd0:	ldr	x0, [sp, #40]
   11bd4:	bl	75c0 <scols_table_is_noheadings@plt>
   11bd8:	cmp	w0, #0x0
   11bdc:	b.ne	11c14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3244>  // b.any
   11be0:	ldr	x0, [sp, #40]
   11be4:	bl	8110 <scols_table_is_export@plt>
   11be8:	cmp	w0, #0x0
   11bec:	b.ne	11c14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3244>  // b.any
   11bf0:	ldr	x0, [sp, #40]
   11bf4:	bl	7ee0 <scols_table_is_json@plt>
   11bf8:	cmp	w0, #0x0
   11bfc:	b.ne	11c14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3244>  // b.any
   11c00:	ldr	x0, [sp, #40]
   11c04:	add	x0, x0, #0x70
   11c08:	bl	ee70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>
   11c0c:	cmp	w0, #0x0
   11c10:	b.eq	11c1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x324c>  // b.none
   11c14:	mov	w0, #0x0                   	// #0
   11c18:	b	11ecc <scols_table_get_termheight@@SMARTCOLS_2.31+0x34fc>
   11c1c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11c20:	ldr	x0, [x0, #4024]
   11c24:	ldr	w0, [x0]
   11c28:	and	w0, w0, #0x10
   11c2c:	cmp	w0, #0x0
   11c30:	b.eq	11c7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x32ac>  // b.none
   11c34:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11c38:	ldr	x0, [x0, #4016]
   11c3c:	ldr	x19, [x0]
   11c40:	bl	7870 <getpid@plt>
   11c44:	mov	w1, w0
   11c48:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11c4c:	add	x4, x0, #0xc18
   11c50:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11c54:	add	x3, x0, #0xa70
   11c58:	mov	w2, w1
   11c5c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11c60:	add	x1, x0, #0xa80
   11c64:	mov	x0, x19
   11c68:	bl	8380 <fprintf@plt>
   11c6c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11c70:	add	x1, x0, #0xc70
   11c74:	ldr	x0, [sp, #40]
   11c78:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   11c7c:	add	x0, sp, #0x30
   11c80:	mov	w1, #0x0                   	// #0
   11c84:	bl	75f0 <scols_reset_iter@plt>
   11c88:	b	11d8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x33bc>
   11c8c:	ldr	x0, [sp, #72]
   11c90:	bl	81a0 <scols_column_is_hidden@plt>
   11c94:	cmp	w0, #0x0
   11c98:	b.eq	11ca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32d0>  // b.none
   11c9c:	b	11d8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x33bc>
   11ca0:	ldr	x0, [sp, #32]
   11ca4:	bl	13b54 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   11ca8:	ldr	x0, [sp, #72]
   11cac:	ldrb	w0, [x0, #224]
   11cb0:	and	w0, w0, #0x2
   11cb4:	and	w0, w0, #0xff
   11cb8:	cmp	w0, #0x0
   11cbc:	b.eq	11d34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3364>  // b.none
   11cc0:	ldr	x0, [sp, #40]
   11cc4:	bl	75d0 <scols_table_is_tree@plt>
   11cc8:	cmp	w0, #0x0
   11ccc:	b.eq	11d34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3364>  // b.none
   11cd0:	ldr	x0, [sp, #72]
   11cd4:	bl	7fd0 <scols_column_is_tree@plt>
   11cd8:	cmp	w0, #0x0
   11cdc:	b.eq	11d34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3364>  // b.none
   11ce0:	str	xzr, [sp, #80]
   11ce4:	b	11d14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3344>
   11ce8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11cec:	add	x1, x0, #0xa58
   11cf0:	ldr	x0, [sp, #32]
   11cf4:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   11cf8:	str	w0, [sp, #92]
   11cfc:	ldr	w0, [sp, #92]
   11d00:	cmp	w0, #0x0
   11d04:	b.ne	11d30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3360>  // b.any
   11d08:	ldr	x0, [sp, #80]
   11d0c:	add	x0, x0, #0x1
   11d10:	str	x0, [sp, #80]
   11d14:	ldr	x0, [sp, #40]
   11d18:	ldr	x0, [x0, #152]
   11d1c:	add	x0, x0, #0x1
   11d20:	ldr	x1, [sp, #80]
   11d24:	cmp	x1, x0
   11d28:	b.cc	11ce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3318>  // b.lo, b.ul, b.last
   11d2c:	b	11d34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3364>
   11d30:	nop
   11d34:	ldr	w0, [sp, #92]
   11d38:	cmp	w0, #0x0
   11d3c:	b.ne	11d5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x338c>  // b.any
   11d40:	ldr	x0, [sp, #72]
   11d44:	add	x0, x0, #0xa8
   11d48:	bl	7730 <scols_cell_get_data@plt>
   11d4c:	mov	x1, x0
   11d50:	ldr	x0, [sp, #32]
   11d54:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   11d58:	str	w0, [sp, #92]
   11d5c:	ldr	w0, [sp, #92]
   11d60:	cmp	w0, #0x0
   11d64:	b.ne	11d8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x33bc>  // b.any
   11d68:	ldr	x1, [sp, #72]
   11d6c:	ldr	x0, [sp, #72]
   11d70:	add	x0, x0, #0xa8
   11d74:	ldr	x4, [sp, #32]
   11d78:	mov	x3, x0
   11d7c:	mov	x2, #0x0                   	// #0
   11d80:	ldr	x0, [sp, #40]
   11d84:	bl	106d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d08>
   11d88:	str	w0, [sp, #92]
   11d8c:	ldr	w0, [sp, #92]
   11d90:	cmp	w0, #0x0
   11d94:	b.ne	11db8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33e8>  // b.any
   11d98:	add	x1, sp, #0x48
   11d9c:	add	x0, sp, #0x30
   11da0:	mov	x2, x1
   11da4:	mov	x1, x0
   11da8:	ldr	x0, [sp, #40]
   11dac:	bl	80e0 <scols_table_next_column@plt>
   11db0:	cmp	w0, #0x0
   11db4:	b.eq	11c8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x32bc>  // b.none
   11db8:	ldr	w0, [sp, #92]
   11dbc:	cmp	w0, #0x0
   11dc0:	b.ne	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3438>  // b.any
   11dc4:	ldr	x0, [sp, #40]
   11dc8:	ldr	x0, [x0, #88]
   11dcc:	cmp	x0, #0x0
   11dd0:	b.eq	11de0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3410>  // b.none
   11dd4:	ldr	x0, [sp, #40]
   11dd8:	ldr	x0, [x0, #88]
   11ddc:	b	11de8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3418>
   11de0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11de4:	add	x0, x0, #0xb30
   11de8:	ldr	x1, [sp, #40]
   11dec:	ldr	x1, [x1, #72]
   11df0:	bl	7520 <fputs@plt>
   11df4:	ldr	x0, [sp, #40]
   11df8:	ldr	x0, [x0, #232]
   11dfc:	add	x1, x0, #0x1
   11e00:	ldr	x0, [sp, #40]
   11e04:	str	x1, [x0, #232]
   11e08:	ldr	x0, [sp, #40]
   11e0c:	ldrb	w1, [x0, #249]
   11e10:	orr	w1, w1, #0x1
   11e14:	strb	w1, [x0, #249]
   11e18:	ldr	x0, [sp, #40]
   11e1c:	ldr	x1, [x0, #232]
   11e20:	ldr	x0, [sp, #40]
   11e24:	ldr	x0, [x0, #48]
   11e28:	add	x1, x1, x0
   11e2c:	ldr	x0, [sp, #40]
   11e30:	str	x1, [x0, #240]
   11e34:	ldr	x0, [sp, #40]
   11e38:	ldrb	w0, [x0, #248]
   11e3c:	and	w0, w0, #0xffffff80
   11e40:	and	w0, w0, #0xff
   11e44:	cmp	w0, #0x0
   11e48:	b.eq	11ec8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f8>  // b.none
   11e4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11e50:	ldr	x0, [x0, #4024]
   11e54:	ldr	w0, [x0]
   11e58:	and	w0, w0, #0x10
   11e5c:	cmp	w0, #0x0
   11e60:	b.eq	11ec8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f8>  // b.none
   11e64:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11e68:	ldr	x0, [x0, #4016]
   11e6c:	ldr	x19, [x0]
   11e70:	bl	7870 <getpid@plt>
   11e74:	mov	w1, w0
   11e78:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11e7c:	add	x4, x0, #0xc18
   11e80:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11e84:	add	x3, x0, #0xa70
   11e88:	mov	w2, w1
   11e8c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11e90:	add	x1, x0, #0xa80
   11e94:	mov	x0, x19
   11e98:	bl	8380 <fprintf@plt>
   11e9c:	ldr	x0, [sp, #40]
   11ea0:	ldr	x1, [x0, #240]
   11ea4:	ldr	x0, [sp, #40]
   11ea8:	ldr	x0, [x0, #232]
   11eac:	ldr	w4, [sp, #92]
   11eb0:	mov	x3, x0
   11eb4:	mov	x2, x1
   11eb8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11ebc:	add	x1, x0, #0xc80
   11ec0:	ldr	x0, [sp, #40]
   11ec4:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   11ec8:	ldr	w0, [sp, #92]
   11ecc:	ldr	x19, [sp, #16]
   11ed0:	ldp	x29, x30, [sp], #96
   11ed4:	ret
   11ed8:	stp	x29, x30, [sp, #-80]!
   11edc:	mov	x29, sp
   11ee0:	str	x19, [sp, #16]
   11ee4:	str	x0, [sp, #56]
   11ee8:	str	x1, [sp, #48]
   11eec:	str	x2, [sp, #40]
   11ef0:	str	x3, [sp, #32]
   11ef4:	str	wzr, [sp, #76]
   11ef8:	ldr	x0, [sp, #56]
   11efc:	cmp	x0, #0x0
   11f00:	b.ne	11f24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3554>  // b.any
   11f04:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f08:	add	x3, x0, #0xdb8
   11f0c:	mov	w2, #0x35c                 	// #860
   11f10:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f14:	add	x1, x0, #0xa18
   11f18:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f1c:	add	x0, x0, #0xb00
   11f20:	bl	8230 <__assert_fail@plt>
   11f24:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11f28:	ldr	x0, [x0, #4024]
   11f2c:	ldr	w0, [x0]
   11f30:	and	w0, w0, #0x10
   11f34:	cmp	w0, #0x0
   11f38:	b.eq	12028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>  // b.none
   11f3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   11f40:	ldr	x0, [x0, #4016]
   11f44:	ldr	x19, [x0]
   11f48:	bl	7870 <getpid@plt>
   11f4c:	mov	w1, w0
   11f50:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f54:	add	x4, x0, #0xc18
   11f58:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f5c:	add	x3, x0, #0xa70
   11f60:	mov	w2, w1
   11f64:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f68:	add	x1, x0, #0xa80
   11f6c:	mov	x0, x19
   11f70:	bl	8380 <fprintf@plt>
   11f74:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   11f78:	add	x1, x0, #0xca8
   11f7c:	ldr	x0, [sp, #56]
   11f80:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   11f84:	b	12028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
   11f88:	ldr	x0, [sp, #40]
   11f8c:	bl	efd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x604>
   11f90:	str	w0, [sp, #72]
   11f94:	ldr	x0, [sp, #56]
   11f98:	bl	12e44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4474>
   11f9c:	ldr	x0, [sp, #64]
   11fa0:	ldr	x2, [sp, #48]
   11fa4:	mov	x1, x0
   11fa8:	ldr	x0, [sp, #56]
   11fac:	bl	11360 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2990>
   11fb0:	str	w0, [sp, #76]
   11fb4:	ldr	w2, [sp, #72]
   11fb8:	ldr	w1, [sp, #72]
   11fbc:	ldr	x0, [sp, #56]
   11fc0:	bl	12ea4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44d4>
   11fc4:	ldr	x0, [sp, #32]
   11fc8:	cmp	x0, #0x0
   11fcc:	b.eq	11fe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3610>  // b.none
   11fd0:	ldr	x0, [sp, #64]
   11fd4:	ldr	x1, [sp, #32]
   11fd8:	cmp	x1, x0
   11fdc:	b.eq	12054 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3684>  // b.none
   11fe0:	ldr	w0, [sp, #72]
   11fe4:	cmp	w0, #0x0
   11fe8:	b.ne	12028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>  // b.any
   11fec:	ldr	x0, [sp, #56]
   11ff0:	ldrb	w0, [x0, #248]
   11ff4:	and	w0, w0, #0xffffff80
   11ff8:	and	w0, w0, #0xff
   11ffc:	cmp	w0, #0x0
   12000:	b.eq	1201c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364c>  // b.none
   12004:	ldr	x0, [sp, #56]
   12008:	ldr	x1, [x0, #240]
   1200c:	ldr	x0, [sp, #56]
   12010:	ldr	x0, [x0, #232]
   12014:	cmp	x1, x0
   12018:	b.hi	12028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>  // b.pmore
   1201c:	ldr	x1, [sp, #48]
   12020:	ldr	x0, [sp, #56]
   12024:	bl	11b5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x318c>
   12028:	ldr	w0, [sp, #76]
   1202c:	cmp	w0, #0x0
   12030:	b.ne	12058 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3688>  // b.any
   12034:	add	x0, sp, #0x40
   12038:	mov	x2, x0
   1203c:	ldr	x1, [sp, #40]
   12040:	ldr	x0, [sp, #56]
   12044:	bl	7fa0 <scols_table_next_line@plt>
   12048:	cmp	w0, #0x0
   1204c:	b.eq	11f88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35b8>  // b.none
   12050:	b	12058 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3688>
   12054:	nop
   12058:	ldr	w0, [sp, #76]
   1205c:	ldr	x19, [sp, #16]
   12060:	ldp	x29, x30, [sp], #80
   12064:	ret
   12068:	stp	x29, x30, [sp, #-64]!
   1206c:	mov	x29, sp
   12070:	str	x0, [sp, #24]
   12074:	str	x1, [sp, #16]
   12078:	add	x0, sp, #0x28
   1207c:	mov	w1, #0x0                   	// #0
   12080:	bl	75f0 <scols_reset_iter@plt>
   12084:	add	x0, sp, #0x28
   12088:	mov	x3, #0x0                   	// #0
   1208c:	mov	x2, x0
   12090:	ldr	x1, [sp, #16]
   12094:	ldr	x0, [sp, #24]
   12098:	bl	11ed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3508>
   1209c:	ldp	x29, x30, [sp], #64
   120a0:	ret
   120a4:	stp	x29, x30, [sp, #-96]!
   120a8:	mov	x29, sp
   120ac:	str	x19, [sp, #16]
   120b0:	str	x0, [sp, #56]
   120b4:	str	x1, [sp, #48]
   120b8:	str	x2, [sp, #40]
   120bc:	str	x3, [sp, #32]
   120c0:	ldr	x0, [sp, #32]
   120c4:	str	x0, [sp, #80]
   120c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   120cc:	ldr	x0, [x0, #4024]
   120d0:	ldr	w0, [x0]
   120d4:	and	w0, w0, #0x8
   120d8:	cmp	w0, #0x0
   120dc:	b.eq	12128 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3758>  // b.none
   120e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   120e4:	ldr	x0, [x0, #4016]
   120e8:	ldr	x19, [x0]
   120ec:	bl	7870 <getpid@plt>
   120f0:	mov	w1, w0
   120f4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   120f8:	add	x4, x0, #0xa68
   120fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12100:	add	x3, x0, #0xa70
   12104:	mov	w2, w1
   12108:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1210c:	add	x1, x0, #0xa80
   12110:	mov	x0, x19
   12114:	bl	8380 <fprintf@plt>
   12118:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1211c:	add	x1, x0, #0xcb8
   12120:	ldr	x0, [sp, #48]
   12124:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   12128:	ldr	x0, [sp, #56]
   1212c:	bl	12e44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4474>
   12130:	ldr	x2, [sp, #80]
   12134:	ldr	x1, [sp, #48]
   12138:	ldr	x0, [sp, #56]
   1213c:	bl	11360 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2990>
   12140:	str	w0, [sp, #76]
   12144:	ldr	w0, [sp, #76]
   12148:	cmp	w0, #0x0
   1214c:	b.eq	12158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3788>  // b.none
   12150:	ldr	w0, [sp, #76]
   12154:	b	122ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x38dc>
   12158:	ldr	x0, [sp, #48]
   1215c:	bl	f2bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x8ec>
   12160:	cmp	w0, #0x0
   12164:	b.eq	12174 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37a4>  // b.none
   12168:	ldr	x0, [sp, #56]
   1216c:	bl	12cb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42e8>
   12170:	b	122a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38d8>
   12174:	ldr	x1, [sp, #48]
   12178:	ldr	x0, [sp, #56]
   1217c:	bl	180dc <scols_line_link_group@@SMARTCOLS_2.34+0x820>
   12180:	str	w0, [sp, #92]
   12184:	ldr	x0, [sp, #56]
   12188:	bl	7ee0 <scols_table_is_json@plt>
   1218c:	cmp	w0, #0x0
   12190:	b.eq	12248 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3878>  // b.none
   12194:	ldr	x0, [sp, #48]
   12198:	bl	f0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f8>
   1219c:	cmp	w0, #0x0
   121a0:	b.eq	121b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37e4>  // b.none
   121a4:	ldr	x0, [sp, #48]
   121a8:	bl	f100 <scols_table_get_termheight@@SMARTCOLS_2.31+0x730>
   121ac:	cmp	w0, #0x0
   121b0:	b.ne	121d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3808>  // b.any
   121b4:	ldr	x0, [sp, #48]
   121b8:	bl	f034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x664>
   121bc:	cmp	w0, #0x0
   121c0:	b.eq	121e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>  // b.none
   121c4:	ldr	x1, [sp, #48]
   121c8:	ldr	x0, [sp, #56]
   121cc:	bl	f07c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6ac>
   121d0:	cmp	w0, #0x0
   121d4:	b.eq	121e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>  // b.none
   121d8:	mov	w0, #0x1                   	// #1
   121dc:	b	121e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3814>
   121e0:	mov	w0, #0x0                   	// #0
   121e4:	str	w0, [sp, #72]
   121e8:	ldr	w2, [sp, #92]
   121ec:	ldr	w1, [sp, #72]
   121f0:	ldr	x0, [sp, #56]
   121f4:	bl	12ea4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44d4>
   121f8:	ldr	w0, [sp, #72]
   121fc:	cmp	w0, #0x0
   12200:	b.eq	1221c <scols_table_get_termheight@@SMARTCOLS_2.31+0x384c>  // b.none
   12204:	ldr	x0, [sp, #48]
   12208:	bl	f0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f8>
   1220c:	cmp	w0, #0x0
   12210:	b.eq	1221c <scols_table_get_termheight@@SMARTCOLS_2.31+0x384c>  // b.none
   12214:	ldr	x0, [sp, #56]
   12218:	bl	12db0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x43e0>
   1221c:	str	wzr, [sp, #92]
   12220:	ldr	x0, [sp, #48]
   12224:	ldr	x0, [x0, #112]
   12228:	str	x0, [sp, #48]
   1222c:	ldr	x0, [sp, #48]
   12230:	cmp	x0, #0x0
   12234:	b.eq	122a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38d8>  // b.none
   12238:	ldr	w0, [sp, #72]
   1223c:	cmp	w0, #0x0
   12240:	b.ne	12194 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37c4>  // b.any
   12244:	b	122a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38d8>
   12248:	ldr	x0, [sp, #48]
   1224c:	bl	f0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f8>
   12250:	cmp	w0, #0x0
   12254:	b.eq	12268 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3898>  // b.none
   12258:	ldr	x0, [sp, #48]
   1225c:	bl	f100 <scols_table_get_termheight@@SMARTCOLS_2.31+0x730>
   12260:	cmp	w0, #0x0
   12264:	b.ne	12288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38b8>  // b.any
   12268:	ldr	x0, [sp, #48]
   1226c:	bl	f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x874>
   12270:	cmp	w0, #0x0
   12274:	b.eq	12290 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c0>  // b.none
   12278:	ldr	x0, [sp, #48]
   1227c:	bl	f1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x81c>
   12280:	cmp	w0, #0x0
   12284:	b.eq	12290 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c0>  // b.none
   12288:	mov	w0, #0x1                   	// #1
   1228c:	b	12294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c4>
   12290:	mov	w0, #0x0                   	// #0
   12294:	str	w0, [sp, #72]
   12298:	ldr	w2, [sp, #92]
   1229c:	ldr	w1, [sp, #72]
   122a0:	ldr	x0, [sp, #56]
   122a4:	bl	12ea4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44d4>
   122a8:	mov	w0, #0x0                   	// #0
   122ac:	ldr	x19, [sp, #16]
   122b0:	ldp	x29, x30, [sp], #96
   122b4:	ret
   122b8:	stp	x29, x30, [sp, #-48]!
   122bc:	mov	x29, sp
   122c0:	str	x19, [sp, #16]
   122c4:	str	x0, [sp, #40]
   122c8:	str	x1, [sp, #32]
   122cc:	ldr	x0, [sp, #40]
   122d0:	cmp	x0, #0x0
   122d4:	b.ne	122f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3928>  // b.any
   122d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   122dc:	add	x3, x0, #0xdd0
   122e0:	mov	w2, #0x3ad                 	// #941
   122e4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   122e8:	add	x1, x0, #0xa18
   122ec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   122f0:	add	x0, x0, #0xb00
   122f4:	bl	8230 <__assert_fail@plt>
   122f8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   122fc:	ldr	x0, [x0, #4024]
   12300:	ldr	w0, [x0]
   12304:	and	w0, w0, #0x10
   12308:	cmp	w0, #0x0
   1230c:	b.eq	12358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3988>  // b.none
   12310:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   12314:	ldr	x0, [x0, #4016]
   12318:	ldr	x19, [x0]
   1231c:	bl	7870 <getpid@plt>
   12320:	mov	w1, w0
   12324:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12328:	add	x4, x0, #0xc18
   1232c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12330:	add	x3, x0, #0xa70
   12334:	mov	w2, w1
   12338:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1233c:	add	x1, x0, #0xa80
   12340:	mov	x0, x19
   12344:	bl	8380 <fprintf@plt>
   12348:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1234c:	add	x1, x0, #0xcd0
   12350:	ldr	x0, [sp, #40]
   12354:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   12358:	ldr	x3, [sp, #32]
   1235c:	adrp	x0, 12000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3630>
   12360:	add	x2, x0, #0xa4
   12364:	mov	x1, #0x0                   	// #0
   12368:	ldr	x0, [sp, #40]
   1236c:	bl	182f4 <scols_line_link_group@@SMARTCOLS_2.34+0xa38>
   12370:	ldr	x19, [sp, #16]
   12374:	ldp	x29, x30, [sp], #48
   12378:	ret
   1237c:	stp	x29, x30, [sp, #-64]!
   12380:	mov	x29, sp
   12384:	str	x0, [sp, #24]
   12388:	str	xzr, [sp, #48]
   1238c:	ldr	x0, [sp, #24]
   12390:	cmp	x0, #0x0
   12394:	b.ne	123b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39e8>  // b.any
   12398:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1239c:	add	x3, x0, #0xde8
   123a0:	mov	w2, #0x3b7                 	// #951
   123a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   123a8:	add	x1, x0, #0xa18
   123ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   123b0:	add	x0, x0, #0xa38
   123b4:	bl	8230 <__assert_fail@plt>
   123b8:	str	xzr, [sp, #56]
   123bc:	b	12424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a54>
   123c0:	ldr	x1, [sp, #56]
   123c4:	ldr	x0, [sp, #24]
   123c8:	bl	8370 <scols_line_get_cell@plt>
   123cc:	str	x0, [sp, #40]
   123d0:	ldr	x0, [sp, #40]
   123d4:	cmp	x0, #0x0
   123d8:	b.eq	123e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a18>  // b.none
   123dc:	ldr	x0, [sp, #40]
   123e0:	bl	7730 <scols_cell_get_data@plt>
   123e4:	b	123ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a1c>
   123e8:	mov	x0, #0x0                   	// #0
   123ec:	str	x0, [sp, #32]
   123f0:	ldr	x0, [sp, #32]
   123f4:	cmp	x0, #0x0
   123f8:	b.eq	12408 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a38>  // b.none
   123fc:	ldr	x0, [sp, #32]
   12400:	bl	74f0 <strlen@plt>
   12404:	b	1240c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a3c>
   12408:	mov	x0, #0x0                   	// #0
   1240c:	ldr	x1, [sp, #48]
   12410:	add	x0, x1, x0
   12414:	str	x0, [sp, #48]
   12418:	ldr	x0, [sp, #56]
   1241c:	add	x0, x0, #0x1
   12420:	str	x0, [sp, #56]
   12424:	ldr	x0, [sp, #24]
   12428:	ldr	x0, [x0, #40]
   1242c:	ldr	x1, [sp, #56]
   12430:	cmp	x1, x0
   12434:	b.cc	123c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39f0>  // b.lo, b.ul, b.last
   12438:	ldr	x0, [sp, #48]
   1243c:	ldp	x29, x30, [sp], #64
   12440:	ret
   12444:	stp	x29, x30, [sp, #-32]!
   12448:	mov	x29, sp
   1244c:	str	x0, [sp, #24]
   12450:	str	x1, [sp, #16]
   12454:	ldr	x0, [sp, #24]
   12458:	cmp	x0, #0x0
   1245c:	b.eq	124a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ad0>  // b.none
   12460:	ldr	x0, [sp, #16]
   12464:	bl	13ab0 <scols_get_library_version@@SMARTCOLS_2.25+0x230>
   12468:	ldr	x0, [sp, #24]
   1246c:	ldrb	w0, [x0, #249]
   12470:	and	w0, w0, #0x2
   12474:	and	w0, w0, #0xff
   12478:	cmp	w0, #0x0
   1247c:	b.eq	124a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ad4>  // b.none
   12480:	mov	x1, #0x0                   	// #0
   12484:	ldr	x0, [sp, #24]
   12488:	bl	7c90 <scols_table_set_symbols@plt>
   1248c:	ldr	x0, [sp, #24]
   12490:	ldrb	w1, [x0, #249]
   12494:	and	w1, w1, #0xfffffffd
   12498:	strb	w1, [x0, #249]
   1249c:	b	124a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ad4>
   124a0:	nop
   124a4:	ldp	x29, x30, [sp], #32
   124a8:	ret
   124ac:	stp	x29, x30, [sp, #-128]!
   124b0:	mov	x29, sp
   124b4:	str	x19, [sp, #16]
   124b8:	str	x0, [sp, #40]
   124bc:	str	x1, [sp, #32]
   124c0:	str	xzr, [sp, #112]
   124c4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   124c8:	ldr	x0, [x0, #4024]
   124cc:	ldr	w0, [x0]
   124d0:	and	w0, w0, #0x10
   124d4:	cmp	w0, #0x0
   124d8:	b.eq	12524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b54>  // b.none
   124dc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   124e0:	ldr	x0, [x0, #4016]
   124e4:	ldr	x19, [x0]
   124e8:	bl	7870 <getpid@plt>
   124ec:	mov	w1, w0
   124f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   124f4:	add	x4, x0, #0xc18
   124f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   124fc:	add	x3, x0, #0xa70
   12500:	mov	w2, w1
   12504:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12508:	add	x1, x0, #0xa80
   1250c:	mov	x0, x19
   12510:	bl	8380 <fprintf@plt>
   12514:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12518:	add	x1, x0, #0xce8
   1251c:	ldr	x0, [sp, #40]
   12520:	bl	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
   12524:	ldr	x0, [sp, #32]
   12528:	str	xzr, [x0]
   1252c:	ldr	x0, [sp, #40]
   12530:	ldr	x0, [x0, #176]
   12534:	cmp	x0, #0x0
   12538:	b.ne	12568 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b98>  // b.any
   1253c:	ldr	x0, [sp, #40]
   12540:	bl	8120 <scols_table_set_default_symbols@plt>
   12544:	str	w0, [sp, #108]
   12548:	ldr	w0, [sp, #108]
   1254c:	cmp	w0, #0x0
   12550:	b.ne	128e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f14>  // b.any
   12554:	ldr	x0, [sp, #40]
   12558:	ldrb	w1, [x0, #249]
   1255c:	orr	w1, w1, #0x2
   12560:	strb	w1, [x0, #249]
   12564:	b	12578 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ba8>
   12568:	ldr	x0, [sp, #40]
   1256c:	ldrb	w1, [x0, #249]
   12570:	and	w1, w1, #0xfffffffd
   12574:	strb	w1, [x0, #249]
   12578:	ldr	x0, [sp, #40]
   1257c:	ldr	w0, [x0, #224]
   12580:	cmp	w0, #0x0
   12584:	b.ne	125d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c08>  // b.any
   12588:	ldr	x0, [sp, #40]
   1258c:	ldr	w0, [x0, #64]
   12590:	cmp	w0, #0x1
   12594:	b.eq	125c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bf4>  // b.none
   12598:	ldr	x0, [sp, #40]
   1259c:	ldr	w0, [x0, #64]
   125a0:	cmp	w0, #0x2
   125a4:	b.eq	125bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bec>  // b.none
   125a8:	mov	w0, #0x1                   	// #1
   125ac:	bl	8000 <isatty@plt>
   125b0:	and	w0, w0, #0x1
   125b4:	and	w1, w0, #0xff
   125b8:	b	125c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bf8>
   125bc:	mov	w1, #0x1                   	// #1
   125c0:	b	125c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bf8>
   125c4:	mov	w1, #0x0                   	// #0
   125c8:	ldr	x2, [sp, #40]
   125cc:	ldrb	w0, [x2, #248]
   125d0:	bfi	w0, w1, #2, #1
   125d4:	strb	w0, [x2, #248]
   125d8:	ldr	x0, [sp, #40]
   125dc:	ldrb	w0, [x0, #248]
   125e0:	and	w0, w0, #0x4
   125e4:	and	w0, w0, #0xff
   125e8:	cmp	w0, #0x0
   125ec:	b.eq	1264c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c7c>  // b.none
   125f0:	ldr	x0, [sp, #40]
   125f4:	bl	7e30 <scols_table_get_termwidth@plt>
   125f8:	str	x0, [sp, #96]
   125fc:	ldr	x0, [sp, #40]
   12600:	ldr	x0, [x0, #56]
   12604:	cmp	x0, #0x0
   12608:	b.eq	12640 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c70>  // b.none
   1260c:	ldr	x0, [sp, #40]
   12610:	ldr	x0, [x0, #56]
   12614:	ldr	x1, [sp, #96]
   12618:	cmp	x1, x0
   1261c:	b.ls	12640 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c70>  // b.plast
   12620:	ldr	x0, [sp, #40]
   12624:	ldr	x0, [x0, #56]
   12628:	ldr	x1, [sp, #96]
   1262c:	sub	x0, x1, x0
   12630:	str	x0, [sp, #96]
   12634:	ldr	x1, [sp, #96]
   12638:	ldr	x0, [sp, #40]
   1263c:	bl	7810 <scols_table_set_termwidth@plt>
   12640:	ldr	x0, [sp, #96]
   12644:	str	x0, [sp, #120]
   12648:	b	12654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c84>
   1264c:	mov	x0, #0x2000                	// #8192
   12650:	str	x0, [sp, #120]
   12654:	ldr	x0, [sp, #40]
   12658:	ldrb	w0, [x0, #248]
   1265c:	and	w0, w0, #0x4
   12660:	and	w0, w0, #0xff
   12664:	cmp	w0, #0x0
   12668:	b.eq	1268c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3cbc>  // b.none
   1266c:	ldr	x0, [sp, #40]
   12670:	ldr	w0, [x0, #224]
   12674:	cmp	w0, #0x0
   12678:	b.ne	1268c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3cbc>  // b.any
   1267c:	ldr	x0, [sp, #40]
   12680:	bl	75d0 <scols_table_is_tree@plt>
   12684:	cmp	w0, #0x0
   12688:	b.eq	1269c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ccc>  // b.none
   1268c:	ldr	x0, [sp, #40]
   12690:	ldrb	w1, [x0, #248]
   12694:	and	w1, w1, #0x7f
   12698:	strb	w1, [x0, #248]
   1269c:	ldr	x0, [sp, #40]
   126a0:	bl	75d0 <scols_table_is_tree@plt>
   126a4:	cmp	w0, #0x0
   126a8:	b.eq	126f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d24>  // b.none
   126ac:	ldr	x0, [sp, #40]
   126b0:	ldr	x19, [x0, #32]
   126b4:	ldr	x0, [sp, #40]
   126b8:	ldr	x0, [x0, #176]
   126bc:	ldr	x0, [x0, #16]
   126c0:	cmp	x0, #0x0
   126c4:	b.eq	126d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d08>  // b.none
   126c8:	ldr	x0, [sp, #40]
   126cc:	ldr	x0, [x0, #176]
   126d0:	ldr	x0, [x0, #16]
   126d4:	b	126e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d10>
   126d8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   126dc:	add	x0, x0, #0xa50
   126e0:	bl	74f0 <strlen@plt>
   126e4:	mul	x0, x19, x0
   126e8:	ldr	x1, [sp, #112]
   126ec:	add	x0, x1, x0
   126f0:	str	x0, [sp, #112]
   126f4:	ldr	x0, [sp, #40]
   126f8:	ldr	w0, [x0, #224]
   126fc:	cmp	w0, #0x3
   12700:	b.eq	12744 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d74>  // b.none
   12704:	cmp	w0, #0x3
   12708:	b.gt	127ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e1c>
   1270c:	cmp	w0, #0x2
   12710:	b.eq	12774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3da4>  // b.none
   12714:	cmp	w0, #0x2
   12718:	b.gt	127ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e1c>
   1271c:	cmp	w0, #0x0
   12720:	b.eq	127e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e18>  // b.none
   12724:	cmp	w0, #0x1
   12728:	b.ne	127ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e1c>  // b.any
   1272c:	ldr	x0, [sp, #40]
   12730:	ldr	x0, [x0, #16]
   12734:	ldr	x1, [sp, #112]
   12738:	add	x0, x1, x0
   1273c:	str	x0, [sp, #112]
   12740:	b	127ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e1c>
   12744:	ldr	x0, [sp, #40]
   12748:	ldr	w0, [x0, #224]
   1274c:	cmp	w0, #0x3
   12750:	b.ne	12774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3da4>  // b.any
   12754:	ldr	x0, [sp, #40]
   12758:	ldr	x1, [x0, #32]
   1275c:	mov	x0, x1
   12760:	lsl	x0, x0, #1
   12764:	add	x0, x0, x1
   12768:	ldr	x1, [sp, #112]
   1276c:	add	x0, x1, x0
   12770:	str	x0, [sp, #112]
   12774:	add	x0, sp, #0x38
   12778:	mov	w1, #0x0                   	// #0
   1277c:	bl	75f0 <scols_reset_iter@plt>
   12780:	b	127c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3df4>
   12784:	ldr	x0, [sp, #48]
   12788:	bl	81a0 <scols_column_is_hidden@plt>
   1278c:	cmp	w0, #0x0
   12790:	b.eq	12798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3dc8>  // b.none
   12794:	b	127c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3df4>
   12798:	ldr	x0, [sp, #48]
   1279c:	add	x0, x0, #0xa8
   127a0:	bl	7730 <scols_cell_get_data@plt>
   127a4:	bl	74f0 <strlen@plt>
   127a8:	mov	x1, x0
   127ac:	ldr	x0, [sp, #112]
   127b0:	add	x0, x0, x1
   127b4:	str	x0, [sp, #112]
   127b8:	ldr	x0, [sp, #112]
   127bc:	add	x0, x0, #0x2
   127c0:	str	x0, [sp, #112]
   127c4:	add	x1, sp, #0x30
   127c8:	add	x0, sp, #0x38
   127cc:	mov	x2, x1
   127d0:	mov	x1, x0
   127d4:	ldr	x0, [sp, #40]
   127d8:	bl	80e0 <scols_table_next_column@plt>
   127dc:	cmp	w0, #0x0
   127e0:	b.eq	12784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3db4>  // b.none
   127e4:	b	127ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e1c>
   127e8:	nop
   127ec:	add	x0, sp, #0x38
   127f0:	mov	w1, #0x0                   	// #0
   127f4:	bl	75f0 <scols_reset_iter@plt>
   127f8:	b	1282c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e5c>
   127fc:	ldr	x0, [sp, #80]
   12800:	bl	1237c <scols_table_get_termheight@@SMARTCOLS_2.31+0x39ac>
   12804:	mov	x1, x0
   12808:	ldr	x0, [sp, #112]
   1280c:	add	x0, x0, x1
   12810:	str	x0, [sp, #88]
   12814:	ldr	x1, [sp, #88]
   12818:	ldr	x0, [sp, #120]
   1281c:	cmp	x1, x0
   12820:	b.ls	1282c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e5c>  // b.plast
   12824:	ldr	x0, [sp, #88]
   12828:	str	x0, [sp, #120]
   1282c:	add	x1, sp, #0x50
   12830:	add	x0, sp, #0x38
   12834:	mov	x2, x1
   12838:	mov	x1, x0
   1283c:	ldr	x0, [sp, #40]
   12840:	bl	7fa0 <scols_table_next_line@plt>
   12844:	cmp	w0, #0x0
   12848:	b.eq	127fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e2c>  // b.none
   1284c:	ldr	x0, [sp, #120]
   12850:	add	x0, x0, #0x1
   12854:	bl	139d4 <scols_get_library_version@@SMARTCOLS_2.25+0x154>
   12858:	mov	x1, x0
   1285c:	ldr	x0, [sp, #32]
   12860:	str	x1, [x0]
   12864:	ldr	x0, [sp, #32]
   12868:	ldr	x0, [x0]
   1286c:	cmp	x0, #0x0
   12870:	b.ne	12880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3eb0>  // b.any
   12874:	mov	w0, #0xfffffff4            	// #-12
   12878:	str	w0, [sp, #108]
   1287c:	b	128f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f20>
   12880:	ldr	x0, [sp, #40]
   12884:	bl	f27c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8ac>
   12888:	cmp	w0, #0x0
   1288c:	b.eq	128a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ed8>  // b.none
   12890:	ldr	x0, [sp, #40]
   12894:	bl	75d0 <scols_table_is_tree@plt>
   12898:	cmp	w0, #0x0
   1289c:	b.eq	128a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ed8>  // b.none
   128a0:	ldr	x0, [sp, #40]
   128a4:	bl	16390 <scols_get_library_version@@SMARTCOLS_2.25+0x2b10>
   128a8:	ldr	x0, [sp, #40]
   128ac:	ldr	w0, [x0, #224]
   128b0:	cmp	w0, #0x0
   128b4:	b.ne	128dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f0c>  // b.any
   128b8:	ldr	x0, [sp, #32]
   128bc:	ldr	x0, [x0]
   128c0:	mov	x1, x0
   128c4:	ldr	x0, [sp, #40]
   128c8:	bl	14a7c <scols_get_library_version@@SMARTCOLS_2.25+0x11fc>
   128cc:	str	w0, [sp, #108]
   128d0:	ldr	w0, [sp, #108]
   128d4:	cmp	w0, #0x0
   128d8:	b.ne	128ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f1c>  // b.any
   128dc:	mov	w0, #0x0                   	// #0
   128e0:	b	12908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f38>
   128e4:	nop
   128e8:	b	128f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f20>
   128ec:	nop
   128f0:	ldr	x0, [sp, #32]
   128f4:	ldr	x0, [x0]
   128f8:	mov	x1, x0
   128fc:	ldr	x0, [sp, #40]
   12900:	bl	12444 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a74>
   12904:	ldr	w0, [sp, #108]
   12908:	ldr	x19, [sp, #16]
   1290c:	ldp	x29, x30, [sp], #128
   12910:	ret
   12914:	stp	x29, x30, [sp, #-64]!
   12918:	mov	x29, sp
   1291c:	str	x0, [sp, #40]
   12920:	str	x1, [sp, #32]
   12924:	str	w2, [sp, #28]
   12928:	ldr	x1, [sp, #32]
   1292c:	mov	w0, #0x22                  	// #34
   12930:	bl	7720 <fputc@plt>
   12934:	ldr	x0, [sp, #40]
   12938:	str	x0, [sp, #56]
   1293c:	b	12a58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4088>
   12940:	ldr	x0, [sp, #56]
   12944:	ldrsb	w0, [x0]
   12948:	cmp	w0, #0x22
   1294c:	b.eq	129e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4010>  // b.none
   12950:	ldr	x0, [sp, #56]
   12954:	ldrsb	w0, [x0]
   12958:	cmp	w0, #0x5c
   1295c:	b.eq	129e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4010>  // b.none
   12960:	ldr	x0, [sp, #56]
   12964:	ldrsb	w0, [x0]
   12968:	cmp	w0, #0x60
   1296c:	b.eq	129e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4010>  // b.none
   12970:	ldr	x0, [sp, #56]
   12974:	ldrsb	w0, [x0]
   12978:	cmp	w0, #0x24
   1297c:	b.eq	129e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4010>  // b.none
   12980:	bl	7d50 <__ctype_b_loc@plt>
   12984:	ldr	x1, [x0]
   12988:	ldr	x0, [sp, #56]
   1298c:	ldrsb	w0, [x0]
   12990:	and	w0, w0, #0xff
   12994:	and	x0, x0, #0xff
   12998:	lsl	x0, x0, #1
   1299c:	add	x0, x1, x0
   129a0:	ldrh	w0, [x0]
   129a4:	and	w0, w0, #0x4000
   129a8:	cmp	w0, #0x0
   129ac:	b.eq	129e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4010>  // b.none
   129b0:	bl	7d50 <__ctype_b_loc@plt>
   129b4:	ldr	x1, [x0]
   129b8:	ldr	x0, [sp, #56]
   129bc:	ldrsb	w0, [x0]
   129c0:	and	w0, w0, #0xff
   129c4:	and	x0, x0, #0xff
   129c8:	lsl	x0, x0, #1
   129cc:	add	x0, x1, x0
   129d0:	ldrh	w0, [x0]
   129d4:	and	w0, w0, #0x2
   129d8:	cmp	w0, #0x0
   129dc:	b.eq	12a04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4034>  // b.none
   129e0:	ldr	x0, [sp, #56]
   129e4:	ldrsb	w0, [x0]
   129e8:	and	w0, w0, #0xff
   129ec:	mov	w2, w0
   129f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   129f4:	add	x1, x0, #0xdf8
   129f8:	ldr	x0, [sp, #32]
   129fc:	bl	8380 <fprintf@plt>
   12a00:	b	12a4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x407c>
   12a04:	ldr	w0, [sp, #28]
   12a08:	cmp	w0, #0x1
   12a0c:	b.ne	12a20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4050>  // b.any
   12a10:	ldr	x0, [sp, #56]
   12a14:	ldrsb	w0, [x0]
   12a18:	bl	7900 <toupper@plt>
   12a1c:	b	12a44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4074>
   12a20:	ldr	w0, [sp, #28]
   12a24:	cmn	w0, #0x1
   12a28:	b.ne	12a3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x406c>  // b.any
   12a2c:	ldr	x0, [sp, #56]
   12a30:	ldrsb	w0, [x0]
   12a34:	bl	8250 <tolower@plt>
   12a38:	b	12a44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4074>
   12a3c:	ldr	x0, [sp, #56]
   12a40:	ldrsb	w0, [x0]
   12a44:	ldr	x1, [sp, #32]
   12a48:	bl	7720 <fputc@plt>
   12a4c:	ldr	x0, [sp, #56]
   12a50:	add	x0, x0, #0x1
   12a54:	str	x0, [sp, #56]
   12a58:	ldr	x0, [sp, #56]
   12a5c:	cmp	x0, #0x0
   12a60:	b.eq	12a74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40a4>  // b.none
   12a64:	ldr	x0, [sp, #56]
   12a68:	ldrsb	w0, [x0]
   12a6c:	cmp	w0, #0x0
   12a70:	b.ne	12940 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f70>  // b.any
   12a74:	ldr	x1, [sp, #32]
   12a78:	mov	w0, #0x22                  	// #34
   12a7c:	bl	7720 <fputc@plt>
   12a80:	nop
   12a84:	ldp	x29, x30, [sp], #64
   12a88:	ret
   12a8c:	stp	x29, x30, [sp, #-48]!
   12a90:	mov	x29, sp
   12a94:	str	x0, [sp, #24]
   12a98:	str	wzr, [sp, #44]
   12a9c:	b	12acc <scols_table_get_termheight@@SMARTCOLS_2.31+0x40fc>
   12aa0:	ldr	x0, [sp, #24]
   12aa4:	ldr	x0, [x0, #72]
   12aa8:	mov	x3, x0
   12aac:	mov	x2, #0x3                   	// #3
   12ab0:	mov	x1, #0x1                   	// #1
   12ab4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12ab8:	add	x0, x0, #0xe00
   12abc:	bl	7f20 <fwrite@plt>
   12ac0:	ldr	w0, [sp, #44]
   12ac4:	add	w0, w0, #0x1
   12ac8:	str	w0, [sp, #44]
   12acc:	ldr	x0, [sp, #24]
   12ad0:	ldr	w0, [x0, #216]
   12ad4:	ldr	w1, [sp, #44]
   12ad8:	cmp	w1, w0
   12adc:	b.le	12aa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40d0>
   12ae0:	nop
   12ae4:	nop
   12ae8:	ldp	x29, x30, [sp], #48
   12aec:	ret
   12af0:	stp	x29, x30, [sp, #-32]!
   12af4:	mov	x29, sp
   12af8:	str	x0, [sp, #24]
   12afc:	ldr	x0, [sp, #24]
   12b00:	str	wzr, [x0, #216]
   12b04:	ldr	x0, [sp, #24]
   12b08:	bl	7ee0 <scols_table_is_json@plt>
   12b0c:	cmp	w0, #0x0
   12b10:	b.eq	12bf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4220>  // b.none
   12b14:	ldr	x0, [sp, #24]
   12b18:	ldr	x0, [x0, #72]
   12b1c:	mov	x1, x0
   12b20:	mov	w0, #0x7b                  	// #123
   12b24:	bl	7720 <fputc@plt>
   12b28:	ldr	x0, [sp, #24]
   12b2c:	ldr	x0, [x0, #88]
   12b30:	cmp	x0, #0x0
   12b34:	b.eq	12b44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4174>  // b.none
   12b38:	ldr	x0, [sp, #24]
   12b3c:	ldr	x0, [x0, #88]
   12b40:	b	12b4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x417c>
   12b44:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12b48:	add	x0, x0, #0xe08
   12b4c:	ldr	x1, [sp, #24]
   12b50:	ldr	x1, [x1, #72]
   12b54:	bl	7520 <fputs@plt>
   12b58:	ldr	x0, [sp, #24]
   12b5c:	bl	12a8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x40bc>
   12b60:	ldr	x0, [sp, #24]
   12b64:	ldr	x3, [x0, #8]
   12b68:	ldr	x0, [sp, #24]
   12b6c:	ldr	x0, [x0, #72]
   12b70:	mov	w2, #0x0                   	// #0
   12b74:	mov	x1, x0
   12b78:	mov	x0, x3
   12b7c:	bl	12914 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f44>
   12b80:	ldr	x0, [sp, #24]
   12b84:	ldr	x0, [x0, #72]
   12b88:	mov	x3, x0
   12b8c:	mov	x2, #0x3                   	// #3
   12b90:	mov	x1, #0x1                   	// #1
   12b94:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12b98:	add	x0, x0, #0xe10
   12b9c:	bl	7f20 <fwrite@plt>
   12ba0:	ldr	x0, [sp, #24]
   12ba4:	ldr	x0, [x0, #88]
   12ba8:	cmp	x0, #0x0
   12bac:	b.eq	12bbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x41ec>  // b.none
   12bb0:	ldr	x0, [sp, #24]
   12bb4:	ldr	x0, [x0, #88]
   12bb8:	b	12bc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x41f4>
   12bbc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12bc0:	add	x0, x0, #0xe08
   12bc4:	ldr	x1, [sp, #24]
   12bc8:	ldr	x1, [x1, #72]
   12bcc:	bl	7520 <fputs@plt>
   12bd0:	ldr	x0, [sp, #24]
   12bd4:	ldr	w0, [x0, #216]
   12bd8:	add	w1, w0, #0x1
   12bdc:	ldr	x0, [sp, #24]
   12be0:	str	w1, [x0, #216]
   12be4:	ldr	x0, [sp, #24]
   12be8:	mov	w1, #0x1                   	// #1
   12bec:	str	w1, [x0, #220]
   12bf0:	nop
   12bf4:	ldp	x29, x30, [sp], #32
   12bf8:	ret
   12bfc:	stp	x29, x30, [sp, #-32]!
   12c00:	mov	x29, sp
   12c04:	str	x0, [sp, #24]
   12c08:	ldr	x0, [sp, #24]
   12c0c:	ldr	w0, [x0, #216]
   12c10:	sub	w1, w0, #0x1
   12c14:	ldr	x0, [sp, #24]
   12c18:	str	w1, [x0, #216]
   12c1c:	ldr	x0, [sp, #24]
   12c20:	bl	7ee0 <scols_table_is_json@plt>
   12c24:	cmp	w0, #0x0
   12c28:	b.eq	12cac <scols_table_get_termheight@@SMARTCOLS_2.31+0x42dc>  // b.none
   12c2c:	ldr	x0, [sp, #24]
   12c30:	bl	12a8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x40bc>
   12c34:	ldr	x0, [sp, #24]
   12c38:	ldr	x0, [x0, #72]
   12c3c:	mov	x1, x0
   12c40:	mov	w0, #0x5d                  	// #93
   12c44:	bl	7720 <fputc@plt>
   12c48:	ldr	x0, [sp, #24]
   12c4c:	ldr	w0, [x0, #216]
   12c50:	sub	w1, w0, #0x1
   12c54:	ldr	x0, [sp, #24]
   12c58:	str	w1, [x0, #216]
   12c5c:	ldr	x0, [sp, #24]
   12c60:	ldr	x0, [x0, #88]
   12c64:	cmp	x0, #0x0
   12c68:	b.eq	12c78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42a8>  // b.none
   12c6c:	ldr	x0, [sp, #24]
   12c70:	ldr	x0, [x0, #88]
   12c74:	b	12c80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42b0>
   12c78:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12c7c:	add	x0, x0, #0xe08
   12c80:	ldr	x1, [sp, #24]
   12c84:	ldr	x1, [x1, #72]
   12c88:	bl	7520 <fputs@plt>
   12c8c:	ldr	x0, [sp, #24]
   12c90:	ldr	x0, [x0, #72]
   12c94:	mov	x1, x0
   12c98:	mov	w0, #0x7d                  	// #125
   12c9c:	bl	7720 <fputc@plt>
   12ca0:	ldr	x0, [sp, #24]
   12ca4:	mov	w1, #0x1                   	// #1
   12ca8:	str	w1, [x0, #220]
   12cac:	nop
   12cb0:	ldp	x29, x30, [sp], #32
   12cb4:	ret
   12cb8:	stp	x29, x30, [sp, #-32]!
   12cbc:	mov	x29, sp
   12cc0:	str	x0, [sp, #24]
   12cc4:	ldr	x0, [sp, #24]
   12cc8:	bl	7ee0 <scols_table_is_json@plt>
   12ccc:	cmp	w0, #0x0
   12cd0:	b.eq	12d40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4370>  // b.none
   12cd4:	ldr	x0, [sp, #24]
   12cd8:	ldr	x0, [x0, #72]
   12cdc:	mov	x1, x0
   12ce0:	mov	w0, #0x2c                  	// #44
   12ce4:	bl	7720 <fputc@plt>
   12ce8:	ldr	x0, [sp, #24]
   12cec:	ldr	x0, [x0, #88]
   12cf0:	cmp	x0, #0x0
   12cf4:	b.eq	12d04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4334>  // b.none
   12cf8:	ldr	x0, [sp, #24]
   12cfc:	ldr	x0, [x0, #88]
   12d00:	b	12d0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x433c>
   12d04:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12d08:	add	x0, x0, #0xe08
   12d0c:	ldr	x1, [sp, #24]
   12d10:	ldr	x1, [x1, #72]
   12d14:	bl	7520 <fputs@plt>
   12d18:	ldr	x0, [sp, #24]
   12d1c:	bl	12a8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x40bc>
   12d20:	ldr	x0, [sp, #24]
   12d24:	ldr	x0, [x0, #72]
   12d28:	mov	x3, x0
   12d2c:	mov	x2, #0xd                   	// #13
   12d30:	mov	x1, #0x1                   	// #1
   12d34:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12d38:	add	x0, x0, #0xe18
   12d3c:	bl	7f20 <fwrite@plt>
   12d40:	ldr	x0, [sp, #24]
   12d44:	ldr	x0, [x0, #88]
   12d48:	cmp	x0, #0x0
   12d4c:	b.eq	12d5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x438c>  // b.none
   12d50:	ldr	x0, [sp, #24]
   12d54:	ldr	x0, [x0, #88]
   12d58:	b	12d64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4394>
   12d5c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12d60:	add	x0, x0, #0xe08
   12d64:	ldr	x1, [sp, #24]
   12d68:	ldr	x1, [x1, #72]
   12d6c:	bl	7520 <fputs@plt>
   12d70:	ldr	x0, [sp, #24]
   12d74:	mov	w1, #0x1                   	// #1
   12d78:	str	w1, [x0, #220]
   12d7c:	ldr	x0, [sp, #24]
   12d80:	ldr	w0, [x0, #216]
   12d84:	add	w1, w0, #0x1
   12d88:	ldr	x0, [sp, #24]
   12d8c:	str	w1, [x0, #216]
   12d90:	ldr	x0, [sp, #24]
   12d94:	ldr	x0, [x0, #232]
   12d98:	add	x1, x0, #0x1
   12d9c:	ldr	x0, [sp, #24]
   12da0:	str	x1, [x0, #232]
   12da4:	nop
   12da8:	ldp	x29, x30, [sp], #32
   12dac:	ret
   12db0:	stp	x29, x30, [sp, #-32]!
   12db4:	mov	x29, sp
   12db8:	str	x0, [sp, #24]
   12dbc:	ldr	x0, [sp, #24]
   12dc0:	ldr	w0, [x0, #216]
   12dc4:	sub	w1, w0, #0x1
   12dc8:	ldr	x0, [sp, #24]
   12dcc:	str	w1, [x0, #216]
   12dd0:	ldr	x0, [sp, #24]
   12dd4:	bl	7ee0 <scols_table_is_json@plt>
   12dd8:	cmp	w0, #0x0
   12ddc:	b.eq	12e38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4468>  // b.none
   12de0:	ldr	x0, [sp, #24]
   12de4:	bl	12a8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x40bc>
   12de8:	ldr	x0, [sp, #24]
   12dec:	ldr	x0, [x0, #72]
   12df0:	mov	x1, x0
   12df4:	mov	w0, #0x5d                  	// #93
   12df8:	bl	7720 <fputc@plt>
   12dfc:	ldr	x0, [sp, #24]
   12e00:	ldr	x0, [x0, #88]
   12e04:	cmp	x0, #0x0
   12e08:	b.eq	12e18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4448>  // b.none
   12e0c:	ldr	x0, [sp, #24]
   12e10:	ldr	x0, [x0, #88]
   12e14:	b	12e20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4450>
   12e18:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12e1c:	add	x0, x0, #0xe08
   12e20:	ldr	x1, [sp, #24]
   12e24:	ldr	x1, [x1, #72]
   12e28:	bl	7520 <fputs@plt>
   12e2c:	ldr	x0, [sp, #24]
   12e30:	mov	w1, #0x1                   	// #1
   12e34:	str	w1, [x0, #220]
   12e38:	nop
   12e3c:	ldp	x29, x30, [sp], #32
   12e40:	ret
   12e44:	stp	x29, x30, [sp, #-32]!
   12e48:	mov	x29, sp
   12e4c:	str	x0, [sp, #24]
   12e50:	ldr	x0, [sp, #24]
   12e54:	bl	7ee0 <scols_table_is_json@plt>
   12e58:	cmp	w0, #0x0
   12e5c:	b.eq	12e84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44b4>  // b.none
   12e60:	ldr	x0, [sp, #24]
   12e64:	bl	12a8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x40bc>
   12e68:	ldr	x0, [sp, #24]
   12e6c:	ldr	x0, [x0, #72]
   12e70:	mov	x1, x0
   12e74:	mov	w0, #0x7b                  	// #123
   12e78:	bl	7720 <fputc@plt>
   12e7c:	ldr	x0, [sp, #24]
   12e80:	str	wzr, [x0, #220]
   12e84:	ldr	x0, [sp, #24]
   12e88:	ldr	w0, [x0, #216]
   12e8c:	add	w1, w0, #0x1
   12e90:	ldr	x0, [sp, #24]
   12e94:	str	w1, [x0, #216]
   12e98:	nop
   12e9c:	ldp	x29, x30, [sp], #32
   12ea0:	ret
   12ea4:	stp	x29, x30, [sp, #-32]!
   12ea8:	mov	x29, sp
   12eac:	str	x0, [sp, #24]
   12eb0:	str	w1, [sp, #20]
   12eb4:	str	w2, [sp, #16]
   12eb8:	ldr	x0, [sp, #24]
   12ebc:	ldr	w0, [x0, #216]
   12ec0:	sub	w1, w0, #0x1
   12ec4:	ldr	x0, [sp, #24]
   12ec8:	str	w1, [x0, #216]
   12ecc:	ldr	x0, [sp, #24]
   12ed0:	bl	7ee0 <scols_table_is_json@plt>
   12ed4:	cmp	w0, #0x0
   12ed8:	b.eq	12f6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x459c>  // b.none
   12edc:	ldr	x0, [sp, #24]
   12ee0:	ldr	w0, [x0, #220]
   12ee4:	cmp	w0, #0x0
   12ee8:	b.eq	12ef4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4524>  // b.none
   12eec:	ldr	x0, [sp, #24]
   12ef0:	bl	12a8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x40bc>
   12ef4:	ldr	w0, [sp, #20]
   12ef8:	cmp	w0, #0x0
   12efc:	b.eq	12f0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x453c>  // b.none
   12f00:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12f04:	add	x0, x0, #0xe28
   12f08:	b	12f14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4544>
   12f0c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12f10:	add	x0, x0, #0xe30
   12f14:	ldr	x1, [sp, #24]
   12f18:	ldr	x1, [x1, #72]
   12f1c:	bl	7520 <fputs@plt>
   12f20:	ldr	x0, [sp, #24]
   12f24:	ldrb	w0, [x0, #249]
   12f28:	and	w0, w0, #0x20
   12f2c:	and	w0, w0, #0xff
   12f30:	cmp	w0, #0x0
   12f34:	b.ne	12fd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4604>  // b.any
   12f38:	ldr	x0, [sp, #24]
   12f3c:	ldr	x0, [x0, #88]
   12f40:	cmp	x0, #0x0
   12f44:	b.eq	12f54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4584>  // b.none
   12f48:	ldr	x0, [sp, #24]
   12f4c:	ldr	x0, [x0, #88]
   12f50:	b	12f5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x458c>
   12f54:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12f58:	add	x0, x0, #0xe08
   12f5c:	ldr	x1, [sp, #24]
   12f60:	ldr	x1, [x1, #72]
   12f64:	bl	7520 <fputs@plt>
   12f68:	b	12fd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4604>
   12f6c:	ldr	x0, [sp, #24]
   12f70:	ldrb	w0, [x0, #249]
   12f74:	and	w0, w0, #0x20
   12f78:	and	w0, w0, #0xff
   12f7c:	cmp	w0, #0x0
   12f80:	b.ne	12fd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4604>  // b.any
   12f84:	ldr	w0, [sp, #16]
   12f88:	cmp	w0, #0x0
   12f8c:	b.ne	12fd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4604>  // b.any
   12f90:	ldr	x0, [sp, #24]
   12f94:	ldr	x0, [x0, #88]
   12f98:	cmp	x0, #0x0
   12f9c:	b.eq	12fac <scols_table_get_termheight@@SMARTCOLS_2.31+0x45dc>  // b.none
   12fa0:	ldr	x0, [sp, #24]
   12fa4:	ldr	x0, [x0, #88]
   12fa8:	b	12fb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x45e4>
   12fac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   12fb0:	add	x0, x0, #0xe08
   12fb4:	ldr	x1, [sp, #24]
   12fb8:	ldr	x1, [x1, #72]
   12fbc:	bl	7520 <fputs@plt>
   12fc0:	ldr	x0, [sp, #24]
   12fc4:	ldr	x0, [x0, #232]
   12fc8:	add	x1, x0, #0x1
   12fcc:	ldr	x0, [sp, #24]
   12fd0:	str	x1, [x0, #232]
   12fd4:	ldr	x0, [sp, #24]
   12fd8:	mov	w1, #0x1                   	// #1
   12fdc:	str	w1, [x0, #220]
   12fe0:	nop
   12fe4:	ldp	x29, x30, [sp], #32
   12fe8:	ret
   12fec:	sub	sp, sp, #0x10
   12ff0:	str	x0, [sp, #8]
   12ff4:	ldr	x0, [sp, #8]
   12ff8:	ldr	x0, [x0]
   12ffc:	ldr	x1, [sp, #8]
   13000:	cmp	x1, x0
   13004:	cset	w0, eq  // eq = none
   13008:	and	w0, w0, #0xff
   1300c:	add	sp, sp, #0x10
   13010:	ret
   13014:	stp	x29, x30, [sp, #-272]!
   13018:	mov	x29, sp
   1301c:	str	x0, [sp, #56]
   13020:	str	x1, [sp, #48]
   13024:	str	x2, [sp, #224]
   13028:	str	x3, [sp, #232]
   1302c:	str	x4, [sp, #240]
   13030:	str	x5, [sp, #248]
   13034:	str	x6, [sp, #256]
   13038:	str	x7, [sp, #264]
   1303c:	str	q0, [sp, #96]
   13040:	str	q1, [sp, #112]
   13044:	str	q2, [sp, #128]
   13048:	str	q3, [sp, #144]
   1304c:	str	q4, [sp, #160]
   13050:	str	q5, [sp, #176]
   13054:	str	q6, [sp, #192]
   13058:	str	q7, [sp, #208]
   1305c:	ldr	x0, [sp, #56]
   13060:	cmp	x0, #0x0
   13064:	b.eq	130a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x46d0>  // b.none
   13068:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1306c:	ldr	x0, [x0, #4024]
   13070:	ldr	w0, [x0]
   13074:	and	w0, w0, #0x1000000
   13078:	cmp	w0, #0x0
   1307c:	b.ne	130a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x46d0>  // b.any
   13080:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13084:	ldr	x0, [x0, #4016]
   13088:	ldr	x3, [x0]
   1308c:	ldr	x2, [sp, #56]
   13090:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13094:	add	x1, x0, #0xe38
   13098:	mov	x0, x3
   1309c:	bl	8380 <fprintf@plt>
   130a0:	add	x0, sp, #0x110
   130a4:	str	x0, [sp, #64]
   130a8:	add	x0, sp, #0x110
   130ac:	str	x0, [sp, #72]
   130b0:	add	x0, sp, #0xe0
   130b4:	str	x0, [sp, #80]
   130b8:	mov	w0, #0xffffffd0            	// #-48
   130bc:	str	w0, [sp, #88]
   130c0:	mov	w0, #0xffffff80            	// #-128
   130c4:	str	w0, [sp, #92]
   130c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   130cc:	ldr	x0, [x0, #4016]
   130d0:	ldr	x4, [x0]
   130d4:	add	x2, sp, #0x10
   130d8:	add	x3, sp, #0x40
   130dc:	ldp	x0, x1, [x3]
   130e0:	stp	x0, x1, [x2]
   130e4:	ldp	x0, x1, [x3, #16]
   130e8:	stp	x0, x1, [x2, #16]
   130ec:	add	x0, sp, #0x10
   130f0:	mov	x2, x0
   130f4:	ldr	x1, [sp, #48]
   130f8:	mov	x0, x4
   130fc:	bl	8210 <vfprintf@plt>
   13100:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13104:	ldr	x0, [x0, #4016]
   13108:	ldr	x0, [x0]
   1310c:	mov	x1, x0
   13110:	mov	w0, #0xa                   	// #10
   13114:	bl	7720 <fputc@plt>
   13118:	nop
   1311c:	ldp	x29, x30, [sp], #272
   13120:	ret

0000000000013124 <scols_table_print_range@@SMARTCOLS_2.28>:
   13124:	stp	x29, x30, [sp, #-112]!
   13128:	mov	x29, sp
   1312c:	str	x19, [sp, #16]
   13130:	str	x0, [sp, #56]
   13134:	str	x1, [sp, #48]
   13138:	str	x2, [sp, #40]
   1313c:	str	xzr, [sp, #96]
   13140:	ldr	x0, [sp, #56]
   13144:	bl	75d0 <scols_table_is_tree@plt>
   13148:	cmp	w0, #0x0
   1314c:	b.eq	13158 <scols_table_print_range@@SMARTCOLS_2.28+0x34>  // b.none
   13150:	mov	w0, #0xffffffea            	// #-22
   13154:	b	13294 <scols_table_print_range@@SMARTCOLS_2.28+0x170>
   13158:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1315c:	ldr	x0, [x0, #4024]
   13160:	ldr	w0, [x0]
   13164:	and	w0, w0, #0x10
   13168:	cmp	w0, #0x0
   1316c:	b.eq	131b8 <scols_table_print_range@@SMARTCOLS_2.28+0x94>  // b.none
   13170:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13174:	ldr	x0, [x0, #4016]
   13178:	ldr	x19, [x0]
   1317c:	bl	7870 <getpid@plt>
   13180:	mov	w1, w0
   13184:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13188:	add	x4, x0, #0xe40
   1318c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13190:	add	x3, x0, #0xe48
   13194:	mov	w2, w1
   13198:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1319c:	add	x1, x0, #0xe58
   131a0:	mov	x0, x19
   131a4:	bl	8380 <fprintf@plt>
   131a8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   131ac:	add	x1, x0, #0xe68
   131b0:	ldr	x0, [sp, #56]
   131b4:	bl	13014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4644>
   131b8:	add	x0, sp, #0x60
   131bc:	mov	x1, x0
   131c0:	ldr	x0, [sp, #56]
   131c4:	bl	124ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3adc>
   131c8:	str	w0, [sp, #108]
   131cc:	ldr	w0, [sp, #108]
   131d0:	cmp	w0, #0x0
   131d4:	b.eq	131e0 <scols_table_print_range@@SMARTCOLS_2.28+0xbc>  // b.none
   131d8:	ldr	w0, [sp, #108]
   131dc:	b	13294 <scols_table_print_range@@SMARTCOLS_2.28+0x170>
   131e0:	ldr	x0, [sp, #48]
   131e4:	cmp	x0, #0x0
   131e8:	b.eq	1320c <scols_table_print_range@@SMARTCOLS_2.28+0xe8>  // b.none
   131ec:	str	wzr, [sp, #88]
   131f0:	ldr	x0, [sp, #56]
   131f4:	add	x0, x0, #0x70
   131f8:	str	x0, [sp, #80]
   131fc:	ldr	x0, [sp, #48]
   13200:	add	x0, x0, #0x30
   13204:	str	x0, [sp, #72]
   13208:	b	13218 <scols_table_print_range@@SMARTCOLS_2.28+0xf4>
   1320c:	add	x0, sp, #0x48
   13210:	mov	w1, #0x0                   	// #0
   13214:	bl	75f0 <scols_reset_iter@plt>
   13218:	ldr	x0, [sp, #48]
   1321c:	cmp	x0, #0x0
   13220:	b.eq	13238 <scols_table_print_range@@SMARTCOLS_2.28+0x114>  // b.none
   13224:	ldr	x1, [sp, #72]
   13228:	ldr	x0, [sp, #56]
   1322c:	ldr	x0, [x0, #112]
   13230:	cmp	x1, x0
   13234:	b.ne	13258 <scols_table_print_range@@SMARTCOLS_2.28+0x134>  // b.any
   13238:	ldr	x0, [sp, #96]
   1323c:	mov	x1, x0
   13240:	ldr	x0, [sp, #56]
   13244:	bl	11b5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x318c>
   13248:	str	w0, [sp, #108]
   1324c:	ldr	w0, [sp, #108]
   13250:	cmp	w0, #0x0
   13254:	b.ne	1327c <scols_table_print_range@@SMARTCOLS_2.28+0x158>  // b.any
   13258:	ldr	x0, [sp, #96]
   1325c:	add	x1, sp, #0x48
   13260:	ldr	x3, [sp, #40]
   13264:	mov	x2, x1
   13268:	mov	x1, x0
   1326c:	ldr	x0, [sp, #56]
   13270:	bl	11ed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3508>
   13274:	str	w0, [sp, #108]
   13278:	b	13280 <scols_table_print_range@@SMARTCOLS_2.28+0x15c>
   1327c:	nop
   13280:	ldr	x0, [sp, #96]
   13284:	mov	x1, x0
   13288:	ldr	x0, [sp, #56]
   1328c:	bl	12444 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a74>
   13290:	ldr	w0, [sp, #108]
   13294:	ldr	x19, [sp, #16]
   13298:	ldp	x29, x30, [sp], #112
   1329c:	ret

00000000000132a0 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
   132a0:	stp	x29, x30, [sp, #-96]!
   132a4:	mov	x29, sp
   132a8:	str	x19, [sp, #16]
   132ac:	str	x0, [sp, #56]
   132b0:	str	x1, [sp, #48]
   132b4:	str	x2, [sp, #40]
   132b8:	str	x3, [sp, #32]
   132bc:	ldr	x0, [sp, #56]
   132c0:	cmp	x0, #0x0
   132c4:	b.ne	132d0 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x30>  // b.any
   132c8:	mov	w0, #0xffffffea            	// #-22
   132cc:	b	1339c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xfc>
   132d0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   132d4:	ldr	x0, [x0, #4024]
   132d8:	ldr	w0, [x0]
   132dc:	and	w0, w0, #0x10
   132e0:	cmp	w0, #0x0
   132e4:	b.eq	13330 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x90>  // b.none
   132e8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   132ec:	ldr	x0, [x0, #4016]
   132f0:	ldr	x19, [x0]
   132f4:	bl	7870 <getpid@plt>
   132f8:	mov	w1, w0
   132fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13300:	add	x4, x0, #0xe40
   13304:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13308:	add	x3, x0, #0xe48
   1330c:	mov	w2, w1
   13310:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13314:	add	x1, x0, #0xe58
   13318:	mov	x0, x19
   1331c:	bl	8380 <fprintf@plt>
   13320:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13324:	add	x1, x0, #0xe80
   13328:	ldr	x0, [sp, #56]
   1332c:	bl	13014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4644>
   13330:	add	x0, sp, #0x40
   13334:	mov	x1, x0
   13338:	ldr	x0, [sp, #32]
   1333c:	bl	82b0 <open_memstream@plt>
   13340:	str	x0, [sp, #88]
   13344:	ldr	x0, [sp, #88]
   13348:	cmp	x0, #0x0
   1334c:	b.ne	13358 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xb8>  // b.any
   13350:	mov	w0, #0xfffffff4            	// #-12
   13354:	b	1339c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xfc>
   13358:	ldr	x0, [sp, #56]
   1335c:	bl	7800 <scols_table_get_stream@plt>
   13360:	str	x0, [sp, #80]
   13364:	ldr	x1, [sp, #88]
   13368:	ldr	x0, [sp, #56]
   1336c:	bl	78c0 <scols_table_set_stream@plt>
   13370:	ldr	x2, [sp, #40]
   13374:	ldr	x1, [sp, #48]
   13378:	ldr	x0, [sp, #56]
   1337c:	bl	7860 <scols_table_print_range@plt>
   13380:	str	w0, [sp, #76]
   13384:	ldr	x0, [sp, #88]
   13388:	bl	7850 <fclose@plt>
   1338c:	ldr	x1, [sp, #80]
   13390:	ldr	x0, [sp, #56]
   13394:	bl	78c0 <scols_table_set_stream@plt>
   13398:	ldr	w0, [sp, #76]
   1339c:	ldr	x19, [sp, #16]
   133a0:	ldp	x29, x30, [sp], #96
   133a4:	ret
   133a8:	stp	x29, x30, [sp, #-64]!
   133ac:	mov	x29, sp
   133b0:	str	x19, [sp, #16]
   133b4:	str	x0, [sp, #40]
   133b8:	str	x1, [sp, #32]
   133bc:	str	wzr, [sp, #60]
   133c0:	str	xzr, [sp, #48]
   133c4:	ldr	x0, [sp, #40]
   133c8:	cmp	x0, #0x0
   133cc:	b.ne	133d8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x138>  // b.any
   133d0:	mov	w0, #0xffffffea            	// #-22
   133d4:	b	13634 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x394>
   133d8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   133dc:	ldr	x0, [x0, #4024]
   133e0:	ldr	w0, [x0]
   133e4:	and	w0, w0, #0x10
   133e8:	cmp	w0, #0x0
   133ec:	b.eq	13438 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x198>  // b.none
   133f0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   133f4:	ldr	x0, [x0, #4016]
   133f8:	ldr	x19, [x0]
   133fc:	bl	7870 <getpid@plt>
   13400:	mov	w1, w0
   13404:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13408:	add	x4, x0, #0xe40
   1340c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13410:	add	x3, x0, #0xe48
   13414:	mov	w2, w1
   13418:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1341c:	add	x1, x0, #0xe58
   13420:	mov	x0, x19
   13424:	bl	8380 <fprintf@plt>
   13428:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1342c:	add	x1, x0, #0xea0
   13430:	ldr	x0, [sp, #40]
   13434:	bl	13014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4644>
   13438:	ldr	x0, [sp, #32]
   1343c:	cmp	x0, #0x0
   13440:	b.eq	1344c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x1ac>  // b.none
   13444:	ldr	x0, [sp, #32]
   13448:	str	wzr, [x0]
   1344c:	ldr	x0, [sp, #40]
   13450:	add	x0, x0, #0x60
   13454:	bl	12fec <scols_table_get_termheight@@SMARTCOLS_2.31+0x461c>
   13458:	cmp	w0, #0x0
   1345c:	b.eq	134c8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x228>  // b.none
   13460:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13464:	ldr	x0, [x0, #4024]
   13468:	ldr	w0, [x0]
   1346c:	and	w0, w0, #0x10
   13470:	cmp	w0, #0x0
   13474:	b.eq	134c0 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x220>  // b.none
   13478:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1347c:	ldr	x0, [x0, #4016]
   13480:	ldr	x19, [x0]
   13484:	bl	7870 <getpid@plt>
   13488:	mov	w1, w0
   1348c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13490:	add	x4, x0, #0xe40
   13494:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13498:	add	x3, x0, #0xe48
   1349c:	mov	w2, w1
   134a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   134a4:	add	x1, x0, #0xe58
   134a8:	mov	x0, x19
   134ac:	bl	8380 <fprintf@plt>
   134b0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   134b4:	add	x1, x0, #0xeb0
   134b8:	ldr	x0, [sp, #40]
   134bc:	bl	13014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4644>
   134c0:	mov	w0, #0xffffffea            	// #-22
   134c4:	b	13634 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x394>
   134c8:	ldr	x0, [sp, #40]
   134cc:	add	x0, x0, #0x70
   134d0:	bl	12fec <scols_table_get_termheight@@SMARTCOLS_2.31+0x461c>
   134d4:	cmp	w0, #0x0
   134d8:	b.eq	1355c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x2bc>  // b.none
   134dc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   134e0:	ldr	x0, [x0, #4024]
   134e4:	ldr	w0, [x0]
   134e8:	and	w0, w0, #0x10
   134ec:	cmp	w0, #0x0
   134f0:	b.eq	1353c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x29c>  // b.none
   134f4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   134f8:	ldr	x0, [x0, #4016]
   134fc:	ldr	x19, [x0]
   13500:	bl	7870 <getpid@plt>
   13504:	mov	w1, w0
   13508:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1350c:	add	x4, x0, #0xe40
   13510:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13514:	add	x3, x0, #0xe48
   13518:	mov	w2, w1
   1351c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13520:	add	x1, x0, #0xe58
   13524:	mov	x0, x19
   13528:	bl	8380 <fprintf@plt>
   1352c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13530:	add	x1, x0, #0xec8
   13534:	ldr	x0, [sp, #40]
   13538:	bl	13014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4644>
   1353c:	ldr	x0, [sp, #32]
   13540:	cmp	x0, #0x0
   13544:	b.eq	13554 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x2b4>  // b.none
   13548:	ldr	x0, [sp, #32]
   1354c:	mov	w1, #0x1                   	// #1
   13550:	str	w1, [x0]
   13554:	mov	w0, #0x0                   	// #0
   13558:	b	13634 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x394>
   1355c:	ldr	x0, [sp, #40]
   13560:	ldrb	w1, [x0, #249]
   13564:	and	w1, w1, #0xfffffffe
   13568:	strb	w1, [x0, #249]
   1356c:	add	x0, sp, #0x30
   13570:	mov	x1, x0
   13574:	ldr	x0, [sp, #40]
   13578:	bl	124ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3adc>
   1357c:	str	w0, [sp, #60]
   13580:	ldr	w0, [sp, #60]
   13584:	cmp	w0, #0x0
   13588:	b.eq	13594 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x2f4>  // b.none
   1358c:	ldr	w0, [sp, #60]
   13590:	b	13634 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x394>
   13594:	ldr	x0, [sp, #40]
   13598:	bl	12af0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4120>
   1359c:	ldr	x0, [sp, #40]
   135a0:	ldr	w0, [x0, #224]
   135a4:	cmp	w0, #0x0
   135a8:	b.ne	135b4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x314>  // b.any
   135ac:	ldr	x0, [sp, #40]
   135b0:	bl	11688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb8>
   135b4:	ldr	x0, [sp, #48]
   135b8:	mov	x1, x0
   135bc:	ldr	x0, [sp, #40]
   135c0:	bl	11b5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x318c>
   135c4:	str	w0, [sp, #60]
   135c8:	ldr	w0, [sp, #60]
   135cc:	cmp	w0, #0x0
   135d0:	b.ne	1361c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x37c>  // b.any
   135d4:	ldr	x0, [sp, #40]
   135d8:	bl	75d0 <scols_table_is_tree@plt>
   135dc:	cmp	w0, #0x0
   135e0:	b.eq	135fc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x35c>  // b.none
   135e4:	ldr	x0, [sp, #48]
   135e8:	mov	x1, x0
   135ec:	ldr	x0, [sp, #40]
   135f0:	bl	122b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38e8>
   135f4:	str	w0, [sp, #60]
   135f8:	b	13610 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x370>
   135fc:	ldr	x0, [sp, #48]
   13600:	mov	x1, x0
   13604:	ldr	x0, [sp, #40]
   13608:	bl	12068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3698>
   1360c:	str	w0, [sp, #60]
   13610:	ldr	x0, [sp, #40]
   13614:	bl	12bfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x422c>
   13618:	b	13620 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x380>
   1361c:	nop
   13620:	ldr	x0, [sp, #48]
   13624:	mov	x1, x0
   13628:	ldr	x0, [sp, #40]
   1362c:	bl	12444 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a74>
   13630:	ldr	w0, [sp, #60]
   13634:	ldr	x19, [sp, #16]
   13638:	ldp	x29, x30, [sp], #64
   1363c:	ret

0000000000013640 <scols_print_table@@SMARTCOLS_2.25>:
   13640:	stp	x29, x30, [sp, #-48]!
   13644:	mov	x29, sp
   13648:	str	x0, [sp, #24]
   1364c:	str	wzr, [sp, #40]
   13650:	add	x0, sp, #0x28
   13654:	mov	x1, x0
   13658:	ldr	x0, [sp, #24]
   1365c:	bl	133a8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x108>
   13660:	str	w0, [sp, #44]
   13664:	ldr	w0, [sp, #44]
   13668:	cmp	w0, #0x0
   1366c:	b.ne	13690 <scols_print_table@@SMARTCOLS_2.25+0x50>  // b.any
   13670:	ldr	w0, [sp, #40]
   13674:	cmp	w0, #0x0
   13678:	b.ne	13690 <scols_print_table@@SMARTCOLS_2.25+0x50>  // b.any
   1367c:	ldr	x0, [sp, #24]
   13680:	ldr	x0, [x0, #72]
   13684:	mov	x1, x0
   13688:	mov	w0, #0xa                   	// #10
   1368c:	bl	7720 <fputc@plt>
   13690:	ldr	w0, [sp, #44]
   13694:	ldp	x29, x30, [sp], #48
   13698:	ret

000000000001369c <scols_print_table_to_string@@SMARTCOLS_2.25>:
   1369c:	stp	x29, x30, [sp, #-80]!
   136a0:	mov	x29, sp
   136a4:	str	x19, [sp, #16]
   136a8:	str	x0, [sp, #40]
   136ac:	str	x1, [sp, #32]
   136b0:	ldr	x0, [sp, #40]
   136b4:	cmp	x0, #0x0
   136b8:	b.ne	136c4 <scols_print_table_to_string@@SMARTCOLS_2.25+0x28>  // b.any
   136bc:	mov	w0, #0xffffffea            	// #-22
   136c0:	b	1378c <scols_print_table_to_string@@SMARTCOLS_2.25+0xf0>
   136c4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   136c8:	ldr	x0, [x0, #4024]
   136cc:	ldr	w0, [x0]
   136d0:	and	w0, w0, #0x10
   136d4:	cmp	w0, #0x0
   136d8:	b.eq	13724 <scols_print_table_to_string@@SMARTCOLS_2.25+0x88>  // b.none
   136dc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   136e0:	ldr	x0, [x0, #4016]
   136e4:	ldr	x19, [x0]
   136e8:	bl	7870 <getpid@plt>
   136ec:	mov	w1, w0
   136f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   136f4:	add	x4, x0, #0xe40
   136f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   136fc:	add	x3, x0, #0xe48
   13700:	mov	w2, w1
   13704:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13708:	add	x1, x0, #0xe58
   1370c:	mov	x0, x19
   13710:	bl	8380 <fprintf@plt>
   13714:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13718:	add	x1, x0, #0xee0
   1371c:	ldr	x0, [sp, #40]
   13720:	bl	13014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4644>
   13724:	add	x0, sp, #0x30
   13728:	mov	x1, x0
   1372c:	ldr	x0, [sp, #32]
   13730:	bl	82b0 <open_memstream@plt>
   13734:	str	x0, [sp, #72]
   13738:	ldr	x0, [sp, #72]
   1373c:	cmp	x0, #0x0
   13740:	b.ne	1374c <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>  // b.any
   13744:	mov	w0, #0xfffffff4            	// #-12
   13748:	b	1378c <scols_print_table_to_string@@SMARTCOLS_2.25+0xf0>
   1374c:	ldr	x0, [sp, #40]
   13750:	bl	7800 <scols_table_get_stream@plt>
   13754:	str	x0, [sp, #64]
   13758:	ldr	x1, [sp, #72]
   1375c:	ldr	x0, [sp, #40]
   13760:	bl	78c0 <scols_table_set_stream@plt>
   13764:	mov	x1, #0x0                   	// #0
   13768:	ldr	x0, [sp, #40]
   1376c:	bl	133a8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x108>
   13770:	str	w0, [sp, #60]
   13774:	ldr	x0, [sp, #72]
   13778:	bl	7850 <fclose@plt>
   1377c:	ldr	x1, [sp, #64]
   13780:	ldr	x0, [sp, #40]
   13784:	bl	78c0 <scols_table_set_stream@plt>
   13788:	ldr	w0, [sp, #60]
   1378c:	ldr	x19, [sp, #16]
   13790:	ldp	x29, x30, [sp], #80
   13794:	ret

0000000000013798 <scols_parse_version_string@@SMARTCOLS_2.25>:
   13798:	stp	x29, x30, [sp, #-48]!
   1379c:	mov	x29, sp
   137a0:	str	x0, [sp, #24]
   137a4:	str	wzr, [sp, #36]
   137a8:	ldr	x0, [sp, #24]
   137ac:	cmp	x0, #0x0
   137b0:	b.ne	137d4 <scols_parse_version_string@@SMARTCOLS_2.25+0x3c>  // b.any
   137b4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   137b8:	add	x3, x0, #0xf30
   137bc:	mov	w2, #0x25                  	// #37
   137c0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   137c4:	add	x1, x0, #0xf00
   137c8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   137cc:	add	x0, x0, #0xf20
   137d0:	bl	8230 <__assert_fail@plt>
   137d4:	ldr	x0, [sp, #24]
   137d8:	str	x0, [sp, #40]
   137dc:	b	1385c <scols_parse_version_string@@SMARTCOLS_2.25+0xc4>
   137e0:	ldr	x0, [sp, #40]
   137e4:	ldrsb	w0, [x0]
   137e8:	cmp	w0, #0x2e
   137ec:	b.eq	1384c <scols_parse_version_string@@SMARTCOLS_2.25+0xb4>  // b.none
   137f0:	bl	7d50 <__ctype_b_loc@plt>
   137f4:	ldr	x1, [x0]
   137f8:	ldr	x0, [sp, #40]
   137fc:	ldrsb	w0, [x0]
   13800:	sxtb	x0, w0
   13804:	lsl	x0, x0, #1
   13808:	add	x0, x1, x0
   1380c:	ldrh	w0, [x0]
   13810:	and	w0, w0, #0x800
   13814:	cmp	w0, #0x0
   13818:	b.eq	13870 <scols_parse_version_string@@SMARTCOLS_2.25+0xd8>  // b.none
   1381c:	ldr	w1, [sp, #36]
   13820:	mov	w0, w1
   13824:	lsl	w0, w0, #2
   13828:	add	w0, w0, w1
   1382c:	lsl	w0, w0, #1
   13830:	mov	w1, w0
   13834:	ldr	x0, [sp, #40]
   13838:	ldrsb	w0, [x0]
   1383c:	sub	w0, w0, #0x30
   13840:	add	w0, w1, w0
   13844:	str	w0, [sp, #36]
   13848:	b	13850 <scols_parse_version_string@@SMARTCOLS_2.25+0xb8>
   1384c:	nop
   13850:	ldr	x0, [sp, #40]
   13854:	add	x0, x0, #0x1
   13858:	str	x0, [sp, #40]
   1385c:	ldr	x0, [sp, #40]
   13860:	ldrsb	w0, [x0]
   13864:	cmp	w0, #0x0
   13868:	b.ne	137e0 <scols_parse_version_string@@SMARTCOLS_2.25+0x48>  // b.any
   1386c:	b	13874 <scols_parse_version_string@@SMARTCOLS_2.25+0xdc>
   13870:	nop
   13874:	ldr	w0, [sp, #36]
   13878:	ldp	x29, x30, [sp], #48
   1387c:	ret

0000000000013880 <scols_get_library_version@@SMARTCOLS_2.25>:
   13880:	stp	x29, x30, [sp, #-32]!
   13884:	mov	x29, sp
   13888:	str	x0, [sp, #24]
   1388c:	ldr	x0, [sp, #24]
   13890:	cmp	x0, #0x0
   13894:	b.eq	138ac <scols_get_library_version@@SMARTCOLS_2.25+0x2c>  // b.none
   13898:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1389c:	add	x0, x0, #0x810
   138a0:	ldr	x1, [x0]
   138a4:	ldr	x0, [sp, #24]
   138a8:	str	x1, [x0]
   138ac:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   138b0:	add	x0, x0, #0x810
   138b4:	ldr	x0, [x0]
   138b8:	bl	7460 <scols_parse_version_string@plt>
   138bc:	ldp	x29, x30, [sp], #32
   138c0:	ret
   138c4:	stp	x29, x30, [sp, #-272]!
   138c8:	mov	x29, sp
   138cc:	str	x0, [sp, #56]
   138d0:	str	x1, [sp, #48]
   138d4:	str	x2, [sp, #224]
   138d8:	str	x3, [sp, #232]
   138dc:	str	x4, [sp, #240]
   138e0:	str	x5, [sp, #248]
   138e4:	str	x6, [sp, #256]
   138e8:	str	x7, [sp, #264]
   138ec:	str	q0, [sp, #96]
   138f0:	str	q1, [sp, #112]
   138f4:	str	q2, [sp, #128]
   138f8:	str	q3, [sp, #144]
   138fc:	str	q4, [sp, #160]
   13900:	str	q5, [sp, #176]
   13904:	str	q6, [sp, #192]
   13908:	str	q7, [sp, #208]
   1390c:	ldr	x0, [sp, #56]
   13910:	cmp	x0, #0x0
   13914:	b.eq	13950 <scols_get_library_version@@SMARTCOLS_2.25+0xd0>  // b.none
   13918:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1391c:	ldr	x0, [x0, #4024]
   13920:	ldr	w0, [x0]
   13924:	and	w0, w0, #0x1000000
   13928:	cmp	w0, #0x0
   1392c:	b.ne	13950 <scols_get_library_version@@SMARTCOLS_2.25+0xd0>  // b.any
   13930:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13934:	ldr	x0, [x0, #4016]
   13938:	ldr	x3, [x0]
   1393c:	ldr	x2, [sp, #56]
   13940:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13944:	add	x1, x0, #0xf50
   13948:	mov	x0, x3
   1394c:	bl	8380 <fprintf@plt>
   13950:	add	x0, sp, #0x110
   13954:	str	x0, [sp, #64]
   13958:	add	x0, sp, #0x110
   1395c:	str	x0, [sp, #72]
   13960:	add	x0, sp, #0xe0
   13964:	str	x0, [sp, #80]
   13968:	mov	w0, #0xffffffd0            	// #-48
   1396c:	str	w0, [sp, #88]
   13970:	mov	w0, #0xffffff80            	// #-128
   13974:	str	w0, [sp, #92]
   13978:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1397c:	ldr	x0, [x0, #4016]
   13980:	ldr	x4, [x0]
   13984:	add	x2, sp, #0x10
   13988:	add	x3, sp, #0x40
   1398c:	ldp	x0, x1, [x3]
   13990:	stp	x0, x1, [x2]
   13994:	ldp	x0, x1, [x3, #16]
   13998:	stp	x0, x1, [x2, #16]
   1399c:	add	x0, sp, #0x10
   139a0:	mov	x2, x0
   139a4:	ldr	x1, [sp, #48]
   139a8:	mov	x0, x4
   139ac:	bl	8210 <vfprintf@plt>
   139b0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   139b4:	ldr	x0, [x0, #4016]
   139b8:	ldr	x0, [x0]
   139bc:	mov	x1, x0
   139c0:	mov	w0, #0xa                   	// #10
   139c4:	bl	7720 <fputc@plt>
   139c8:	nop
   139cc:	ldp	x29, x30, [sp], #272
   139d0:	ret
   139d4:	stp	x29, x30, [sp, #-64]!
   139d8:	mov	x29, sp
   139dc:	str	x19, [sp, #16]
   139e0:	str	x0, [sp, #40]
   139e4:	ldr	x0, [sp, #40]
   139e8:	add	x0, x0, #0x28
   139ec:	bl	78e0 <malloc@plt>
   139f0:	str	x0, [sp, #56]
   139f4:	ldr	x0, [sp, #56]
   139f8:	cmp	x0, #0x0
   139fc:	b.ne	13a08 <scols_get_library_version@@SMARTCOLS_2.25+0x188>  // b.any
   13a00:	mov	x0, #0x0                   	// #0
   13a04:	b	13aa4 <scols_get_library_version@@SMARTCOLS_2.25+0x224>
   13a08:	ldr	x0, [sp, #56]
   13a0c:	add	x1, x0, #0x28
   13a10:	ldr	x0, [sp, #56]
   13a14:	str	x1, [x0]
   13a18:	ldr	x0, [sp, #56]
   13a1c:	ldr	x1, [x0]
   13a20:	ldr	x0, [sp, #56]
   13a24:	str	x1, [x0, #8]
   13a28:	ldr	x0, [sp, #56]
   13a2c:	str	xzr, [x0, #16]
   13a30:	ldr	x0, [sp, #56]
   13a34:	ldr	x1, [sp, #40]
   13a38:	str	x1, [x0, #24]
   13a3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13a40:	ldr	x0, [x0, #4024]
   13a44:	ldr	w0, [x0]
   13a48:	and	w0, w0, #0x40
   13a4c:	cmp	w0, #0x0
   13a50:	b.eq	13aa0 <scols_get_library_version@@SMARTCOLS_2.25+0x220>  // b.none
   13a54:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13a58:	ldr	x0, [x0, #4016]
   13a5c:	ldr	x19, [x0]
   13a60:	bl	7870 <getpid@plt>
   13a64:	mov	w1, w0
   13a68:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13a6c:	add	x4, x0, #0xf58
   13a70:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13a74:	add	x3, x0, #0xf60
   13a78:	mov	w2, w1
   13a7c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13a80:	add	x1, x0, #0xf70
   13a84:	mov	x0, x19
   13a88:	bl	8380 <fprintf@plt>
   13a8c:	ldr	x2, [sp, #40]
   13a90:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13a94:	add	x1, x0, #0xf80
   13a98:	ldr	x0, [sp, #56]
   13a9c:	bl	138c4 <scols_get_library_version@@SMARTCOLS_2.25+0x44>
   13aa0:	ldr	x0, [sp, #56]
   13aa4:	ldr	x19, [sp, #16]
   13aa8:	ldp	x29, x30, [sp], #64
   13aac:	ret
   13ab0:	stp	x29, x30, [sp, #-48]!
   13ab4:	mov	x29, sp
   13ab8:	str	x19, [sp, #16]
   13abc:	str	x0, [sp, #40]
   13ac0:	ldr	x0, [sp, #40]
   13ac4:	cmp	x0, #0x0
   13ac8:	b.eq	13b44 <scols_get_library_version@@SMARTCOLS_2.25+0x2c4>  // b.none
   13acc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13ad0:	ldr	x0, [x0, #4024]
   13ad4:	ldr	w0, [x0]
   13ad8:	and	w0, w0, #0x40
   13adc:	cmp	w0, #0x0
   13ae0:	b.eq	13b2c <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>  // b.none
   13ae4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   13ae8:	ldr	x0, [x0, #4016]
   13aec:	ldr	x19, [x0]
   13af0:	bl	7870 <getpid@plt>
   13af4:	mov	w1, w0
   13af8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13afc:	add	x4, x0, #0xf58
   13b00:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13b04:	add	x3, x0, #0xf60
   13b08:	mov	w2, w1
   13b0c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13b10:	add	x1, x0, #0xf70
   13b14:	mov	x0, x19
   13b18:	bl	8380 <fprintf@plt>
   13b1c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   13b20:	add	x1, x0, #0xf98
   13b24:	ldr	x0, [sp, #40]
   13b28:	bl	138c4 <scols_get_library_version@@SMARTCOLS_2.25+0x44>
   13b2c:	ldr	x0, [sp, #40]
   13b30:	ldr	x0, [x0, #16]
   13b34:	bl	7dc0 <free@plt>
   13b38:	ldr	x0, [sp, #40]
   13b3c:	bl	7dc0 <free@plt>
   13b40:	b	13b48 <scols_get_library_version@@SMARTCOLS_2.25+0x2c8>
   13b44:	nop
   13b48:	ldr	x19, [sp, #16]
   13b4c:	ldp	x29, x30, [sp], #48
   13b50:	ret
   13b54:	sub	sp, sp, #0x10
   13b58:	str	x0, [sp, #8]
   13b5c:	ldr	x0, [sp, #8]
   13b60:	cmp	x0, #0x0
   13b64:	b.ne	13b70 <scols_get_library_version@@SMARTCOLS_2.25+0x2f0>  // b.any
   13b68:	mov	w0, #0xffffffea            	// #-22
   13b6c:	b	13b98 <scols_get_library_version@@SMARTCOLS_2.25+0x318>
   13b70:	ldr	x0, [sp, #8]
   13b74:	ldr	x0, [x0]
   13b78:	strb	wzr, [x0]
   13b7c:	ldr	x0, [sp, #8]
   13b80:	ldr	x1, [x0]
   13b84:	ldr	x0, [sp, #8]
   13b88:	str	x1, [x0, #8]
   13b8c:	ldr	x0, [sp, #8]
   13b90:	str	xzr, [x0, #32]
   13b94:	mov	w0, #0x0                   	// #0
   13b98:	add	sp, sp, #0x10
   13b9c:	ret
   13ba0:	stp	x29, x30, [sp, #-48]!
   13ba4:	mov	x29, sp
   13ba8:	str	x0, [sp, #24]
   13bac:	str	x1, [sp, #16]
   13bb0:	ldr	x0, [sp, #24]
   13bb4:	cmp	x0, #0x0
   13bb8:	b.ne	13bc4 <scols_get_library_version@@SMARTCOLS_2.25+0x344>  // b.any
   13bbc:	mov	w0, #0xffffffea            	// #-22
   13bc0:	b	13c6c <scols_get_library_version@@SMARTCOLS_2.25+0x3ec>
   13bc4:	ldr	x0, [sp, #16]
   13bc8:	cmp	x0, #0x0
   13bcc:	b.eq	13be0 <scols_get_library_version@@SMARTCOLS_2.25+0x360>  // b.none
   13bd0:	ldr	x0, [sp, #16]
   13bd4:	ldrsb	w0, [x0]
   13bd8:	cmp	w0, #0x0
   13bdc:	b.ne	13be8 <scols_get_library_version@@SMARTCOLS_2.25+0x368>  // b.any
   13be0:	mov	w0, #0x0                   	// #0
   13be4:	b	13c6c <scols_get_library_version@@SMARTCOLS_2.25+0x3ec>
   13be8:	ldr	x0, [sp, #16]
   13bec:	bl	74f0 <strlen@plt>
   13bf0:	str	x0, [sp, #40]
   13bf4:	ldr	x0, [sp, #24]
   13bf8:	ldr	x0, [x0, #24]
   13bfc:	ldr	x1, [sp, #24]
   13c00:	ldr	x2, [x1, #8]
   13c04:	ldr	x1, [sp, #24]
   13c08:	ldr	x1, [x1]
   13c0c:	sub	x1, x2, x1
   13c10:	sub	x0, x0, x1
   13c14:	str	x0, [sp, #32]
   13c18:	ldr	x1, [sp, #32]
   13c1c:	ldr	x0, [sp, #40]
   13c20:	cmp	x1, x0
   13c24:	b.hi	13c30 <scols_get_library_version@@SMARTCOLS_2.25+0x3b0>  // b.pmore
   13c28:	mov	w0, #0xffffffea            	// #-22
   13c2c:	b	13c6c <scols_get_library_version@@SMARTCOLS_2.25+0x3ec>
   13c30:	ldr	x0, [sp, #24]
   13c34:	ldr	x3, [x0, #8]
   13c38:	ldr	x0, [sp, #40]
   13c3c:	add	x0, x0, #0x1
   13c40:	mov	x2, x0
   13c44:	ldr	x1, [sp, #16]
   13c48:	mov	x0, x3
   13c4c:	bl	7430 <memcpy@plt>
   13c50:	ldr	x0, [sp, #24]
   13c54:	ldr	x1, [x0, #8]
   13c58:	ldr	x0, [sp, #40]
   13c5c:	add	x1, x1, x0
   13c60:	ldr	x0, [sp, #24]
   13c64:	str	x1, [x0, #8]
   13c68:	mov	w0, #0x0                   	// #0
   13c6c:	ldp	x29, x30, [sp], #48
   13c70:	ret
   13c74:	stp	x29, x30, [sp, #-64]!
   13c78:	mov	x29, sp
   13c7c:	str	x0, [sp, #40]
   13c80:	str	x1, [sp, #32]
   13c84:	str	x2, [sp, #24]
   13c88:	str	xzr, [sp, #56]
   13c8c:	b	13cc0 <scols_get_library_version@@SMARTCOLS_2.25+0x440>
   13c90:	ldr	x1, [sp, #24]
   13c94:	ldr	x0, [sp, #40]
   13c98:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   13c9c:	str	w0, [sp, #52]
   13ca0:	ldr	w0, [sp, #52]
   13ca4:	cmp	w0, #0x0
   13ca8:	b.eq	13cb4 <scols_get_library_version@@SMARTCOLS_2.25+0x434>  // b.none
   13cac:	ldr	w0, [sp, #52]
   13cb0:	b	13cd4 <scols_get_library_version@@SMARTCOLS_2.25+0x454>
   13cb4:	ldr	x0, [sp, #56]
   13cb8:	add	x0, x0, #0x1
   13cbc:	str	x0, [sp, #56]
   13cc0:	ldr	x1, [sp, #56]
   13cc4:	ldr	x0, [sp, #32]
   13cc8:	cmp	x1, x0
   13ccc:	b.cc	13c90 <scols_get_library_version@@SMARTCOLS_2.25+0x410>  // b.lo, b.ul, b.last
   13cd0:	mov	w0, #0x0                   	// #0
   13cd4:	ldp	x29, x30, [sp], #64
   13cd8:	ret
   13cdc:	stp	x29, x30, [sp, #-48]!
   13ce0:	mov	x29, sp
   13ce4:	str	x0, [sp, #24]
   13ce8:	str	x1, [sp, #16]
   13cec:	ldr	x0, [sp, #24]
   13cf0:	bl	13b54 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   13cf4:	str	w0, [sp, #44]
   13cf8:	ldr	w0, [sp, #44]
   13cfc:	cmp	w0, #0x0
   13d00:	b.ne	13d14 <scols_get_library_version@@SMARTCOLS_2.25+0x494>  // b.any
   13d04:	ldr	x1, [sp, #16]
   13d08:	ldr	x0, [sp, #24]
   13d0c:	bl	13ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   13d10:	b	13d18 <scols_get_library_version@@SMARTCOLS_2.25+0x498>
   13d14:	ldr	w0, [sp, #44]
   13d18:	ldp	x29, x30, [sp], #48
   13d1c:	ret
   13d20:	sub	sp, sp, #0x10
   13d24:	str	x0, [sp, #8]
   13d28:	ldr	x0, [sp, #8]
   13d2c:	cmp	x0, #0x0
   13d30:	b.eq	13d54 <scols_get_library_version@@SMARTCOLS_2.25+0x4d4>  // b.none
   13d34:	ldr	x0, [sp, #8]
   13d38:	ldr	x1, [x0, #8]
   13d3c:	ldr	x0, [sp, #8]
   13d40:	ldr	x0, [x0]
   13d44:	sub	x0, x1, x0
   13d48:	mov	x1, x0
   13d4c:	ldr	x0, [sp, #8]
   13d50:	str	x1, [x0, #32]
   13d54:	nop
   13d58:	add	sp, sp, #0x10
   13d5c:	ret
   13d60:	sub	sp, sp, #0x10
   13d64:	str	x0, [sp, #8]
   13d68:	ldr	x0, [sp, #8]
   13d6c:	cmp	x0, #0x0
   13d70:	b.eq	13d80 <scols_get_library_version@@SMARTCOLS_2.25+0x500>  // b.none
   13d74:	ldr	x0, [sp, #8]
   13d78:	ldr	x0, [x0]
   13d7c:	b	13d84 <scols_get_library_version@@SMARTCOLS_2.25+0x504>
   13d80:	mov	x0, #0x0                   	// #0
   13d84:	add	sp, sp, #0x10
   13d88:	ret
   13d8c:	sub	sp, sp, #0x10
   13d90:	str	x0, [sp, #8]
   13d94:	ldr	x0, [sp, #8]
   13d98:	cmp	x0, #0x0
   13d9c:	b.eq	13dac <scols_get_library_version@@SMARTCOLS_2.25+0x52c>  // b.none
   13da0:	ldr	x0, [sp, #8]
   13da4:	ldr	x0, [x0, #24]
   13da8:	b	13db0 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   13dac:	mov	x0, #0x0                   	// #0
   13db0:	add	sp, sp, #0x10
   13db4:	ret
   13db8:	stp	x29, x30, [sp, #-64]!
   13dbc:	mov	x29, sp
   13dc0:	str	x0, [sp, #40]
   13dc4:	str	x1, [sp, #32]
   13dc8:	str	x2, [sp, #24]
   13dcc:	str	x3, [sp, #16]
   13dd0:	ldr	x0, [sp, #32]
   13dd4:	bl	13d60 <scols_get_library_version@@SMARTCOLS_2.25+0x4e0>
   13dd8:	str	x0, [sp, #48]
   13ddc:	str	xzr, [sp, #56]
   13de0:	ldr	x0, [sp, #48]
   13de4:	cmp	x0, #0x0
   13de8:	b.eq	13ecc <scols_get_library_version@@SMARTCOLS_2.25+0x64c>  // b.none
   13dec:	ldr	x0, [sp, #32]
   13df0:	ldr	x0, [x0, #16]
   13df4:	cmp	x0, #0x0
   13df8:	b.ne	13e2c <scols_get_library_version@@SMARTCOLS_2.25+0x5ac>  // b.any
   13dfc:	ldr	x0, [sp, #32]
   13e00:	ldr	x0, [x0, #24]
   13e04:	bl	1c5ec <scols_init_debug@@SMARTCOLS_2.25+0x3ba4>
   13e08:	add	x0, x0, #0x1
   13e0c:	bl	78e0 <malloc@plt>
   13e10:	mov	x1, x0
   13e14:	ldr	x0, [sp, #32]
   13e18:	str	x1, [x0, #16]
   13e1c:	ldr	x0, [sp, #32]
   13e20:	ldr	x0, [x0, #16]
   13e24:	cmp	x0, #0x0
   13e28:	b.eq	13ed4 <scols_get_library_version@@SMARTCOLS_2.25+0x654>  // b.none
   13e2c:	ldr	x0, [sp, #40]
   13e30:	ldrb	w0, [x0, #249]
   13e34:	and	w0, w0, #0x10
   13e38:	and	w0, w0, #0xff
   13e3c:	cmp	w0, #0x0
   13e40:	b.eq	13e78 <scols_get_library_version@@SMARTCOLS_2.25+0x5f8>  // b.none
   13e44:	ldr	x0, [sp, #48]
   13e48:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   13e4c:	mov	x1, x0
   13e50:	ldr	x0, [sp, #24]
   13e54:	str	x1, [x0]
   13e58:	ldr	x0, [sp, #32]
   13e5c:	ldr	x0, [x0, #16]
   13e60:	ldr	x1, [sp, #48]
   13e64:	bl	7f70 <strcpy@plt>
   13e68:	ldr	x0, [sp, #32]
   13e6c:	ldr	x0, [x0, #16]
   13e70:	str	x0, [sp, #56]
   13e74:	b	13e98 <scols_get_library_version@@SMARTCOLS_2.25+0x618>
   13e78:	ldr	x0, [sp, #32]
   13e7c:	ldr	x0, [x0, #16]
   13e80:	ldr	x3, [sp, #16]
   13e84:	mov	x2, x0
   13e88:	ldr	x1, [sp, #24]
   13e8c:	ldr	x0, [sp, #48]
   13e90:	bl	1c018 <scols_init_debug@@SMARTCOLS_2.25+0x35d0>
   13e94:	str	x0, [sp, #56]
   13e98:	ldr	x0, [sp, #56]
   13e9c:	cmp	x0, #0x0
   13ea0:	b.eq	13edc <scols_get_library_version@@SMARTCOLS_2.25+0x65c>  // b.none
   13ea4:	ldr	x0, [sp, #24]
   13ea8:	ldr	x0, [x0]
   13eac:	cmp	x0, #0x0
   13eb0:	b.eq	13edc <scols_get_library_version@@SMARTCOLS_2.25+0x65c>  // b.none
   13eb4:	ldr	x0, [sp, #24]
   13eb8:	ldr	x0, [x0]
   13ebc:	cmn	x0, #0x1
   13ec0:	b.eq	13edc <scols_get_library_version@@SMARTCOLS_2.25+0x65c>  // b.none
   13ec4:	ldr	x0, [sp, #56]
   13ec8:	b	13eec <scols_get_library_version@@SMARTCOLS_2.25+0x66c>
   13ecc:	nop
   13ed0:	b	13ee0 <scols_get_library_version@@SMARTCOLS_2.25+0x660>
   13ed4:	nop
   13ed8:	b	13ee0 <scols_get_library_version@@SMARTCOLS_2.25+0x660>
   13edc:	nop
   13ee0:	ldr	x0, [sp, #24]
   13ee4:	str	xzr, [x0]
   13ee8:	mov	x0, #0x0                   	// #0
   13eec:	ldp	x29, x30, [sp], #64
   13ef0:	ret
   13ef4:	stp	x29, x30, [sp, #-48]!
   13ef8:	mov	x29, sp
   13efc:	str	x0, [sp, #24]
   13f00:	ldr	x0, [sp, #24]
   13f04:	bl	13d60 <scols_get_library_version@@SMARTCOLS_2.25+0x4e0>
   13f08:	str	x0, [sp, #40]
   13f0c:	str	xzr, [sp, #32]
   13f10:	ldr	x0, [sp, #40]
   13f14:	cmp	x0, #0x0
   13f18:	b.eq	13f2c <scols_get_library_version@@SMARTCOLS_2.25+0x6ac>  // b.none
   13f1c:	ldr	x0, [sp, #24]
   13f20:	ldr	x0, [x0, #32]
   13f24:	cmp	x0, #0x0
   13f28:	b.ne	13f34 <scols_get_library_version@@SMARTCOLS_2.25+0x6b4>  // b.any
   13f2c:	mov	x0, #0x0                   	// #0
   13f30:	b	13f54 <scols_get_library_version@@SMARTCOLS_2.25+0x6d4>
   13f34:	ldr	x0, [sp, #24]
   13f38:	ldr	x0, [x0, #32]
   13f3c:	add	x1, sp, #0x20
   13f40:	mov	x2, x1
   13f44:	mov	x1, x0
   13f48:	ldr	x0, [sp, #40]
   13f4c:	bl	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x32f8>
   13f50:	ldr	x0, [sp, #32]
   13f54:	ldp	x29, x30, [sp], #48
   13f58:	ret
   13f5c:	sub	sp, sp, #0x10
   13f60:	str	x0, [sp, #8]
   13f64:	ldr	x0, [sp, #8]
   13f68:	ldr	x0, [x0]
   13f6c:	ldr	x1, [sp, #8]
   13f70:	cmp	x1, x0
   13f74:	cset	w0, eq  // eq = none
   13f78:	and	w0, w0, #0xff
   13f7c:	add	sp, sp, #0x10
   13f80:	ret
   13f84:	sub	sp, sp, #0x10
   13f88:	str	x0, [sp, #8]
   13f8c:	str	x1, [sp]
   13f90:	ldr	x0, [sp]
   13f94:	ldr	x0, [x0, #8]
   13f98:	ldr	x1, [sp, #8]
   13f9c:	cmp	x1, x0
   13fa0:	cset	w0, eq  // eq = none
   13fa4:	and	w0, w0, #0xff
   13fa8:	add	sp, sp, #0x10
   13fac:	ret
   13fb0:	stp	x29, x30, [sp, #-272]!
   13fb4:	mov	x29, sp
   13fb8:	str	x0, [sp, #56]
   13fbc:	str	x1, [sp, #48]
   13fc0:	str	x2, [sp, #224]
   13fc4:	str	x3, [sp, #232]
   13fc8:	str	x4, [sp, #240]
   13fcc:	str	x5, [sp, #248]
   13fd0:	str	x6, [sp, #256]
   13fd4:	str	x7, [sp, #264]
   13fd8:	str	q0, [sp, #96]
   13fdc:	str	q1, [sp, #112]
   13fe0:	str	q2, [sp, #128]
   13fe4:	str	q3, [sp, #144]
   13fe8:	str	q4, [sp, #160]
   13fec:	str	q5, [sp, #176]
   13ff0:	str	q6, [sp, #192]
   13ff4:	str	q7, [sp, #208]
   13ff8:	ldr	x0, [sp, #56]
   13ffc:	cmp	x0, #0x0
   14000:	b.eq	1403c <scols_get_library_version@@SMARTCOLS_2.25+0x7bc>  // b.none
   14004:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14008:	ldr	x0, [x0, #4024]
   1400c:	ldr	w0, [x0]
   14010:	and	w0, w0, #0x1000000
   14014:	cmp	w0, #0x0
   14018:	b.ne	1403c <scols_get_library_version@@SMARTCOLS_2.25+0x7bc>  // b.any
   1401c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14020:	ldr	x0, [x0, #4016]
   14024:	ldr	x3, [x0]
   14028:	ldr	x2, [sp, #56]
   1402c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14030:	add	x1, x0, #0xfa0
   14034:	mov	x0, x3
   14038:	bl	8380 <fprintf@plt>
   1403c:	add	x0, sp, #0x110
   14040:	str	x0, [sp, #64]
   14044:	add	x0, sp, #0x110
   14048:	str	x0, [sp, #72]
   1404c:	add	x0, sp, #0xe0
   14050:	str	x0, [sp, #80]
   14054:	mov	w0, #0xffffffd0            	// #-48
   14058:	str	w0, [sp, #88]
   1405c:	mov	w0, #0xffffff80            	// #-128
   14060:	str	w0, [sp, #92]
   14064:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14068:	ldr	x0, [x0, #4016]
   1406c:	ldr	x4, [x0]
   14070:	add	x2, sp, #0x10
   14074:	add	x3, sp, #0x40
   14078:	ldp	x0, x1, [x3]
   1407c:	stp	x0, x1, [x2]
   14080:	ldp	x0, x1, [x3, #16]
   14084:	stp	x0, x1, [x2, #16]
   14088:	add	x0, sp, #0x10
   1408c:	mov	x2, x0
   14090:	ldr	x1, [sp, #48]
   14094:	mov	x0, x4
   14098:	bl	8210 <vfprintf@plt>
   1409c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   140a0:	ldr	x0, [x0, #4016]
   140a4:	ldr	x0, [x0]
   140a8:	mov	x1, x0
   140ac:	mov	w0, #0xa                   	// #10
   140b0:	bl	7720 <fputc@plt>
   140b4:	nop
   140b8:	ldp	x29, x30, [sp], #272
   140bc:	ret
   140c0:	stp	x29, x30, [sp, #-48]!
   140c4:	mov	x29, sp
   140c8:	str	x0, [sp, #24]
   140cc:	ldr	x0, [sp, #24]
   140d0:	add	x2, x0, #0xc8
   140d4:	ldr	x0, [sp, #24]
   140d8:	ldr	x0, [x0, #216]
   140dc:	add	x0, x0, #0x60
   140e0:	mov	x1, x0
   140e4:	mov	x0, x2
   140e8:	bl	13f84 <scols_get_library_version@@SMARTCOLS_2.25+0x704>
   140ec:	cmp	w0, #0x0
   140f0:	b.eq	140fc <scols_get_library_version@@SMARTCOLS_2.25+0x87c>  // b.none
   140f4:	mov	w0, #0x1                   	// #1
   140f8:	b	1414c <scols_get_library_version@@SMARTCOLS_2.25+0x8cc>
   140fc:	ldr	x0, [sp, #24]
   14100:	ldr	x0, [x0, #200]
   14104:	str	x0, [sp, #40]
   14108:	ldr	x0, [sp, #40]
   1410c:	sub	x0, x0, #0xc8
   14110:	str	x0, [sp, #32]
   14114:	ldr	x0, [sp, #32]
   14118:	cmp	x0, #0x0
   1411c:	b.eq	14148 <scols_get_library_version@@SMARTCOLS_2.25+0x8c8>  // b.none
   14120:	ldr	x0, [sp, #32]
   14124:	bl	81a0 <scols_column_is_hidden@plt>
   14128:	cmp	w0, #0x0
   1412c:	b.eq	14148 <scols_get_library_version@@SMARTCOLS_2.25+0x8c8>  // b.none
   14130:	ldr	x0, [sp, #32]
   14134:	bl	140c0 <scols_get_library_version@@SMARTCOLS_2.25+0x840>
   14138:	cmp	w0, #0x0
   1413c:	b.eq	14148 <scols_get_library_version@@SMARTCOLS_2.25+0x8c8>  // b.none
   14140:	mov	w0, #0x1                   	// #1
   14144:	b	1414c <scols_get_library_version@@SMARTCOLS_2.25+0x8cc>
   14148:	mov	w0, #0x0                   	// #0
   1414c:	ldp	x29, x30, [sp], #48
   14150:	ret
   14154:	stp	x29, x30, [sp, #-32]!
   14158:	mov	x29, sp
   1415c:	str	x0, [sp, #24]
   14160:	ldr	x0, [sp, #24]
   14164:	cmp	x0, #0x0
   14168:	b.eq	14188 <scols_get_library_version@@SMARTCOLS_2.25+0x908>  // b.none
   1416c:	ldr	x0, [sp, #24]
   14170:	add	x0, x0, #0x80
   14174:	bl	13f5c <scols_get_library_version@@SMARTCOLS_2.25+0x6dc>
   14178:	cmp	w0, #0x0
   1417c:	b.ne	14188 <scols_get_library_version@@SMARTCOLS_2.25+0x908>  // b.any
   14180:	mov	w0, #0x1                   	// #1
   14184:	b	1418c <scols_get_library_version@@SMARTCOLS_2.25+0x90c>
   14188:	mov	w0, #0x0                   	// #0
   1418c:	ldp	x29, x30, [sp], #32
   14190:	ret
   14194:	sub	sp, sp, #0x50
   14198:	stp	x29, x30, [sp, #32]
   1419c:	add	x29, sp, #0x20
   141a0:	str	x19, [sp, #48]
   141a4:	str	x0, [sp, #72]
   141a8:	str	x1, [sp, #64]
   141ac:	ldr	x0, [sp, #64]
   141b0:	bl	81a0 <scols_column_is_hidden@plt>
   141b4:	cmp	w0, #0x0
   141b8:	b.eq	1422c <scols_get_library_version@@SMARTCOLS_2.25+0x9ac>  // b.none
   141bc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   141c0:	ldr	x0, [x0, #4024]
   141c4:	ldr	w0, [x0]
   141c8:	and	w0, w0, #0x20
   141cc:	cmp	w0, #0x0
   141d0:	b.eq	14374 <scols_get_library_version@@SMARTCOLS_2.25+0xaf4>  // b.none
   141d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   141d8:	ldr	x0, [x0, #4016]
   141dc:	ldr	x19, [x0]
   141e0:	bl	7870 <getpid@plt>
   141e4:	mov	w1, w0
   141e8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   141ec:	add	x4, x0, #0xfa8
   141f0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   141f4:	add	x3, x0, #0xfb0
   141f8:	mov	w2, w1
   141fc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14200:	add	x1, x0, #0xfc0
   14204:	mov	x0, x19
   14208:	bl	8380 <fprintf@plt>
   1420c:	ldr	x0, [sp, #64]
   14210:	ldr	x0, [x0, #168]
   14214:	mov	x2, x0
   14218:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1421c:	add	x1, x0, #0xfd0
   14220:	ldr	x0, [sp, #64]
   14224:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14228:	b	14374 <scols_get_library_version@@SMARTCOLS_2.25+0xaf4>
   1422c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14230:	ldr	x0, [x0, #4024]
   14234:	ldr	w0, [x0]
   14238:	and	w0, w0, #0x20
   1423c:	cmp	w0, #0x0
   14240:	b.eq	14378 <scols_get_library_version@@SMARTCOLS_2.25+0xaf8>  // b.none
   14244:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14248:	ldr	x0, [x0, #4016]
   1424c:	ldr	x19, [x0]
   14250:	bl	7870 <getpid@plt>
   14254:	mov	w1, w0
   14258:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1425c:	add	x4, x0, #0xfa8
   14260:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14264:	add	x3, x0, #0xfb0
   14268:	mov	w2, w1
   1426c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14270:	add	x1, x0, #0xfc0
   14274:	mov	x0, x19
   14278:	bl	8380 <fprintf@plt>
   1427c:	ldr	x0, [sp, #64]
   14280:	ldr	x8, [x0, #168]
   14284:	ldr	x0, [sp, #64]
   14288:	ldr	x9, [x0, #8]
   1428c:	ldr	x0, [sp, #64]
   14290:	ldr	x4, [x0, #16]
   14294:	ldr	x0, [sp, #64]
   14298:	ldr	d1, [x0, #56]
   1429c:	fmov	d0, #1.000000000000000000e+00
   142a0:	fcmpe	d1, d0
   142a4:	b.le	142b8 <scols_get_library_version@@SMARTCOLS_2.25+0xa38>
   142a8:	ldr	x0, [sp, #64]
   142ac:	ldr	d0, [x0, #56]
   142b0:	fcvtzs	w2, d0
   142b4:	b	142d4 <scols_get_library_version@@SMARTCOLS_2.25+0xa54>
   142b8:	ldr	x0, [sp, #64]
   142bc:	ldr	d1, [x0, #56]
   142c0:	ldr	x0, [sp, #72]
   142c4:	ldr	d0, [x0, #40]
   142c8:	ucvtf	d0, d0
   142cc:	fmul	d0, d1, d0
   142d0:	fcvtzs	w2, d0
   142d4:	ldr	x0, [sp, #64]
   142d8:	ldr	x5, [x0, #40]
   142dc:	ldr	x0, [sp, #64]
   142e0:	ldr	x6, [x0, #32]
   142e4:	ldr	x0, [sp, #64]
   142e8:	ldr	x3, [x0, #24]
   142ec:	ldr	x0, [sp, #64]
   142f0:	ldrb	w0, [x0, #224]
   142f4:	and	w0, w0, #0x1
   142f8:	and	w0, w0, #0xff
   142fc:	cmp	w0, #0x0
   14300:	b.eq	14310 <scols_get_library_version@@SMARTCOLS_2.25+0xa90>  // b.none
   14304:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14308:	add	x0, x0, #0xfe8
   1430c:	b	14318 <scols_get_library_version@@SMARTCOLS_2.25+0xa98>
   14310:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14314:	add	x0, x0, #0xff0
   14318:	ldr	x1, [sp, #64]
   1431c:	ldr	w1, [x1, #80]
   14320:	and	w1, w1, #0x1
   14324:	cmp	w1, #0x0
   14328:	b.eq	14338 <scols_get_library_version@@SMARTCOLS_2.25+0xab8>  // b.none
   1432c:	adrp	x1, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14330:	add	x1, x1, #0xff8
   14334:	b	14340 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>
   14338:	adrp	x1, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1433c:	add	x1, x1, #0x0
   14340:	str	x1, [sp, #16]
   14344:	str	x0, [sp, #8]
   14348:	str	x3, [sp]
   1434c:	mov	x7, x6
   14350:	mov	x6, x5
   14354:	mov	w5, w2
   14358:	mov	x3, x9
   1435c:	mov	x2, x8
   14360:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14364:	add	x1, x0, #0x8
   14368:	ldr	x0, [sp, #64]
   1436c:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14370:	b	14378 <scols_get_library_version@@SMARTCOLS_2.25+0xaf8>
   14374:	nop
   14378:	ldr	x19, [sp, #48]
   1437c:	ldp	x29, x30, [sp, #32]
   14380:	add	sp, sp, #0x50
   14384:	ret
   14388:	stp	x29, x30, [sp, #-64]!
   1438c:	mov	x29, sp
   14390:	str	x0, [sp, #24]
   14394:	add	x0, sp, #0x28
   14398:	mov	w1, #0x0                   	// #0
   1439c:	bl	75f0 <scols_reset_iter@plt>
   143a0:	b	143b4 <scols_get_library_version@@SMARTCOLS_2.25+0xb34>
   143a4:	ldr	x0, [sp, #32]
   143a8:	mov	x1, x0
   143ac:	ldr	x0, [sp, #24]
   143b0:	bl	14194 <scols_get_library_version@@SMARTCOLS_2.25+0x914>
   143b4:	add	x1, sp, #0x20
   143b8:	add	x0, sp, #0x28
   143bc:	mov	x2, x1
   143c0:	mov	x1, x0
   143c4:	ldr	x0, [sp, #24]
   143c8:	bl	80e0 <scols_table_next_column@plt>
   143cc:	cmp	w0, #0x0
   143d0:	b.eq	143a4 <scols_get_library_version@@SMARTCOLS_2.25+0xb24>  // b.none
   143d4:	nop
   143d8:	nop
   143dc:	ldp	x29, x30, [sp], #64
   143e0:	ret
   143e4:	stp	x29, x30, [sp, #-128]!
   143e8:	mov	x29, sp
   143ec:	str	x0, [sp, #40]
   143f0:	str	x1, [sp, #32]
   143f4:	str	x2, [sp, #24]
   143f8:	str	x3, [sp, #16]
   143fc:	ldr	x3, [sp, #16]
   14400:	ldr	x2, [sp, #24]
   14404:	ldr	x1, [sp, #32]
   14408:	ldr	x0, [sp, #40]
   1440c:	bl	11040 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2670>
   14410:	str	w0, [sp, #116]
   14414:	ldr	w0, [sp, #116]
   14418:	cmp	w0, #0x0
   1441c:	b.eq	14428 <scols_get_library_version@@SMARTCOLS_2.25+0xba8>  // b.none
   14420:	ldr	w0, [sp, #116]
   14424:	b	145c4 <scols_get_library_version@@SMARTCOLS_2.25+0xd44>
   14428:	ldr	x0, [sp, #16]
   1442c:	bl	13d60 <scols_get_library_version@@SMARTCOLS_2.25+0x4e0>
   14430:	str	x0, [sp, #104]
   14434:	ldr	x0, [sp, #104]
   14438:	cmp	x0, #0x0
   1443c:	b.ne	14448 <scols_get_library_version@@SMARTCOLS_2.25+0xbc8>  // b.any
   14440:	str	xzr, [sp, #120]
   14444:	b	1448c <scols_get_library_version@@SMARTCOLS_2.25+0xc0c>
   14448:	ldr	x0, [sp, #24]
   1444c:	bl	7a10 <scols_column_is_customwrap@plt>
   14450:	cmp	w0, #0x0
   14454:	b.eq	14480 <scols_get_library_version@@SMARTCOLS_2.25+0xc00>  // b.none
   14458:	ldr	x0, [sp, #24]
   1445c:	ldr	x3, [x0, #144]
   14460:	ldr	x0, [sp, #24]
   14464:	ldr	x0, [x0, #160]
   14468:	mov	x2, x0
   1446c:	ldr	x1, [sp, #104]
   14470:	ldr	x0, [sp, #24]
   14474:	blr	x3
   14478:	str	x0, [sp, #120]
   1447c:	b	1448c <scols_get_library_version@@SMARTCOLS_2.25+0xc0c>
   14480:	ldr	x0, [sp, #104]
   14484:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   14488:	str	x0, [sp, #120]
   1448c:	ldr	x0, [sp, #120]
   14490:	cmn	x0, #0x1
   14494:	b.ne	1449c <scols_get_library_version@@SMARTCOLS_2.25+0xc1c>  // b.any
   14498:	str	xzr, [sp, #120]
   1449c:	ldr	x0, [sp, #120]
   144a0:	str	x0, [sp, #88]
   144a4:	ldr	x0, [sp, #24]
   144a8:	ldr	x0, [x0, #32]
   144ac:	str	x0, [sp, #80]
   144b0:	ldr	x1, [sp, #80]
   144b4:	ldr	x0, [sp, #88]
   144b8:	cmp	x1, x0
   144bc:	csel	x1, x1, x0, cs  // cs = hs, nlast
   144c0:	ldr	x0, [sp, #24]
   144c4:	str	x1, [x0, #32]
   144c8:	ldr	x0, [sp, #24]
   144cc:	ldrb	w0, [x0, #224]
   144d0:	and	w0, w0, #0x1
   144d4:	and	w0, w0, #0xff
   144d8:	cmp	w0, #0x0
   144dc:	b.eq	14510 <scols_get_library_version@@SMARTCOLS_2.25+0xc90>  // b.none
   144e0:	ldr	x0, [sp, #24]
   144e4:	ldr	x0, [x0, #40]
   144e8:	cmp	x0, #0x0
   144ec:	b.eq	14510 <scols_get_library_version@@SMARTCOLS_2.25+0xc90>  // b.none
   144f0:	ldr	x0, [sp, #24]
   144f4:	ldr	x0, [x0, #40]
   144f8:	lsl	x0, x0, #1
   144fc:	ldr	x1, [sp, #120]
   14500:	cmp	x1, x0
   14504:	b.ls	14510 <scols_get_library_version@@SMARTCOLS_2.25+0xc90>  // b.plast
   14508:	mov	w0, #0x0                   	// #0
   1450c:	b	145c4 <scols_get_library_version@@SMARTCOLS_2.25+0xd44>
   14510:	ldr	x0, [sp, #24]
   14514:	bl	80a0 <scols_column_is_noextremes@plt>
   14518:	cmp	w0, #0x0
   1451c:	b.eq	1454c <scols_get_library_version@@SMARTCOLS_2.25+0xccc>  // b.none
   14520:	ldr	x0, [sp, #24]
   14524:	ldr	x1, [x0, #64]
   14528:	ldr	x0, [sp, #120]
   1452c:	add	x1, x1, x0
   14530:	ldr	x0, [sp, #24]
   14534:	str	x1, [x0, #64]
   14538:	ldr	x0, [sp, #24]
   1453c:	ldr	w0, [x0, #72]
   14540:	add	w1, w0, #0x1
   14544:	ldr	x0, [sp, #24]
   14548:	str	w1, [x0, #72]
   1454c:	ldr	x0, [sp, #120]
   14550:	str	x0, [sp, #72]
   14554:	ldr	x0, [sp, #24]
   14558:	ldr	x0, [x0, #16]
   1455c:	str	x0, [sp, #64]
   14560:	ldr	x1, [sp, #64]
   14564:	ldr	x0, [sp, #72]
   14568:	cmp	x1, x0
   1456c:	csel	x1, x1, x0, cs  // cs = hs, nlast
   14570:	ldr	x0, [sp, #24]
   14574:	str	x1, [x0, #16]
   14578:	ldr	x0, [sp, #24]
   1457c:	bl	7fd0 <scols_column_is_tree@plt>
   14580:	cmp	w0, #0x0
   14584:	b.eq	145c0 <scols_get_library_version@@SMARTCOLS_2.25+0xd40>  // b.none
   14588:	ldr	x0, [sp, #16]
   1458c:	bl	13ef4 <scols_get_library_version@@SMARTCOLS_2.25+0x674>
   14590:	str	x0, [sp, #96]
   14594:	ldr	x0, [sp, #24]
   14598:	ldr	x0, [x0, #48]
   1459c:	str	x0, [sp, #56]
   145a0:	ldr	x0, [sp, #96]
   145a4:	str	x0, [sp, #48]
   145a8:	ldr	x1, [sp, #48]
   145ac:	ldr	x0, [sp, #56]
   145b0:	cmp	x1, x0
   145b4:	csel	x1, x1, x0, cs  // cs = hs, nlast
   145b8:	ldr	x0, [sp, #24]
   145bc:	str	x1, [x0, #48]
   145c0:	mov	w0, #0x0                   	// #0
   145c4:	ldp	x29, x30, [sp], #128
   145c8:	ret
   145cc:	stp	x29, x30, [sp, #-48]!
   145d0:	mov	x29, sp
   145d4:	str	x0, [sp, #40]
   145d8:	str	x1, [sp, #32]
   145dc:	str	x2, [sp, #24]
   145e0:	str	x3, [sp, #16]
   145e4:	ldr	x3, [sp, #16]
   145e8:	ldr	x2, [sp, #24]
   145ec:	ldr	x1, [sp, #32]
   145f0:	ldr	x0, [sp, #40]
   145f4:	bl	143e4 <scols_get_library_version@@SMARTCOLS_2.25+0xb64>
   145f8:	ldp	x29, x30, [sp], #48
   145fc:	ret
   14600:	stp	x29, x30, [sp, #-128]!
   14604:	mov	x29, sp
   14608:	str	x0, [sp, #40]
   1460c:	str	x1, [sp, #32]
   14610:	str	x2, [sp, #24]
   14614:	str	wzr, [sp, #124]
   14618:	str	wzr, [sp, #120]
   1461c:	ldr	x0, [sp, #40]
   14620:	cmp	x0, #0x0
   14624:	b.ne	14648 <scols_get_library_version@@SMARTCOLS_2.25+0xdc8>  // b.any
   14628:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1462c:	add	x3, x0, #0x2b0
   14630:	mov	w2, #0x63                  	// #99
   14634:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14638:	add	x1, x0, #0x58
   1463c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14640:	add	x0, x0, #0x78
   14644:	bl	8230 <__assert_fail@plt>
   14648:	ldr	x0, [sp, #32]
   1464c:	cmp	x0, #0x0
   14650:	b.ne	14674 <scols_get_library_version@@SMARTCOLS_2.25+0xdf4>  // b.any
   14654:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14658:	add	x3, x0, #0x2b0
   1465c:	mov	w2, #0x64                  	// #100
   14660:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14664:	add	x1, x0, #0x58
   14668:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1466c:	add	x0, x0, #0x80
   14670:	bl	8230 <__assert_fail@plt>
   14674:	ldr	x0, [sp, #32]
   14678:	str	xzr, [x0, #16]
   1467c:	ldr	x0, [sp, #32]
   14680:	ldr	x0, [x0, #24]
   14684:	cmp	x0, #0x0
   14688:	b.ne	1479c <scols_get_library_version@@SMARTCOLS_2.25+0xf1c>  // b.any
   1468c:	ldr	x0, [sp, #32]
   14690:	ldr	d1, [x0, #56]
   14694:	fmov	d0, #1.000000000000000000e+00
   14698:	fcmpe	d1, d0
   1469c:	b.pl	14720 <scols_get_library_version@@SMARTCOLS_2.25+0xea0>  // b.nfrst
   146a0:	ldr	x0, [sp, #40]
   146a4:	bl	7ac0 <scols_table_is_maxout@plt>
   146a8:	cmp	w0, #0x0
   146ac:	b.eq	14720 <scols_get_library_version@@SMARTCOLS_2.25+0xea0>  // b.none
   146b0:	ldr	x0, [sp, #40]
   146b4:	ldrb	w0, [x0, #248]
   146b8:	and	w0, w0, #0x4
   146bc:	and	w0, w0, #0xff
   146c0:	cmp	w0, #0x0
   146c4:	b.eq	14720 <scols_get_library_version@@SMARTCOLS_2.25+0xea0>  // b.none
   146c8:	ldr	x0, [sp, #32]
   146cc:	ldr	d1, [x0, #56]
   146d0:	ldr	x0, [sp, #40]
   146d4:	ldr	d0, [x0, #40]
   146d8:	ucvtf	d0, d0
   146dc:	fmul	d0, d1, d0
   146e0:	fcvtzu	d0, d0
   146e4:	ldr	x0, [sp, #32]
   146e8:	str	d0, [x0, #24]
   146ec:	ldr	x0, [sp, #32]
   146f0:	ldr	x0, [x0, #24]
   146f4:	cmp	x0, #0x0
   146f8:	b.eq	14720 <scols_get_library_version@@SMARTCOLS_2.25+0xea0>  // b.none
   146fc:	ldr	x0, [sp, #32]
   14700:	bl	140c0 <scols_get_library_version@@SMARTCOLS_2.25+0x840>
   14704:	cmp	w0, #0x0
   14708:	b.ne	14720 <scols_get_library_version@@SMARTCOLS_2.25+0xea0>  // b.any
   1470c:	ldr	x0, [sp, #32]
   14710:	ldr	x0, [x0, #24]
   14714:	sub	x1, x0, #0x1
   14718:	ldr	x0, [sp, #32]
   1471c:	str	x1, [x0, #24]
   14720:	ldr	x0, [sp, #32]
   14724:	add	x0, x0, #0xa8
   14728:	bl	7730 <scols_cell_get_data@plt>
   1472c:	cmp	x0, #0x0
   14730:	b.eq	14778 <scols_get_library_version@@SMARTCOLS_2.25+0xef8>  // b.none
   14734:	ldr	x0, [sp, #32]
   14738:	add	x0, x0, #0xa8
   1473c:	bl	7730 <scols_cell_get_data@plt>
   14740:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   14744:	str	x0, [sp, #112]
   14748:	ldr	x0, [sp, #32]
   1474c:	ldr	x0, [x0, #24]
   14750:	str	x0, [sp, #96]
   14754:	ldr	x0, [sp, #112]
   14758:	str	x0, [sp, #88]
   1475c:	ldr	x1, [sp, #88]
   14760:	ldr	x0, [sp, #96]
   14764:	cmp	x1, x0
   14768:	csel	x1, x1, x0, cs  // cs = hs, nlast
   1476c:	ldr	x0, [sp, #32]
   14770:	str	x1, [x0, #24]
   14774:	b	14780 <scols_get_library_version@@SMARTCOLS_2.25+0xf00>
   14778:	mov	w0, #0x1                   	// #1
   1477c:	str	w0, [sp, #120]
   14780:	ldr	x0, [sp, #32]
   14784:	ldr	x0, [x0, #24]
   14788:	cmp	x0, #0x0
   1478c:	b.ne	1479c <scols_get_library_version@@SMARTCOLS_2.25+0xf1c>  // b.any
   14790:	ldr	x0, [sp, #32]
   14794:	mov	x1, #0x1                   	// #1
   14798:	str	x1, [x0, #24]
   1479c:	ldr	x0, [sp, #40]
   147a0:	bl	75d0 <scols_table_is_tree@plt>
   147a4:	cmp	w0, #0x0
   147a8:	b.eq	147d8 <scols_get_library_version@@SMARTCOLS_2.25+0xf58>  // b.none
   147ac:	ldr	x3, [sp, #24]
   147b0:	adrp	x0, 14000 <scols_get_library_version@@SMARTCOLS_2.25+0x780>
   147b4:	add	x2, x0, #0x5cc
   147b8:	ldr	x1, [sp, #32]
   147bc:	ldr	x0, [sp, #40]
   147c0:	bl	182f4 <scols_line_link_group@@SMARTCOLS_2.34+0xa38>
   147c4:	str	w0, [sp, #124]
   147c8:	ldr	w0, [sp, #124]
   147cc:	cmp	w0, #0x0
   147d0:	b.eq	14830 <scols_get_library_version@@SMARTCOLS_2.25+0xfb0>  // b.none
   147d4:	b	14a4c <scols_get_library_version@@SMARTCOLS_2.25+0x11cc>
   147d8:	add	x0, sp, #0x40
   147dc:	mov	w1, #0x0                   	// #0
   147e0:	bl	75f0 <scols_reset_iter@plt>
   147e4:	b	14810 <scols_get_library_version@@SMARTCOLS_2.25+0xf90>
   147e8:	ldr	x0, [sp, #56]
   147ec:	ldr	x3, [sp, #24]
   147f0:	ldr	x2, [sp, #32]
   147f4:	mov	x1, x0
   147f8:	ldr	x0, [sp, #40]
   147fc:	bl	143e4 <scols_get_library_version@@SMARTCOLS_2.25+0xb64>
   14800:	str	w0, [sp, #124]
   14804:	ldr	w0, [sp, #124]
   14808:	cmp	w0, #0x0
   1480c:	b.ne	14a40 <scols_get_library_version@@SMARTCOLS_2.25+0x11c0>  // b.any
   14810:	add	x1, sp, #0x38
   14814:	add	x0, sp, #0x40
   14818:	mov	x2, x1
   1481c:	mov	x1, x0
   14820:	ldr	x0, [sp, #40]
   14824:	bl	7fa0 <scols_table_next_line@plt>
   14828:	cmp	w0, #0x0
   1482c:	b.eq	147e8 <scols_get_library_version@@SMARTCOLS_2.25+0xf68>  // b.none
   14830:	ldr	x0, [sp, #32]
   14834:	bl	7fd0 <scols_column_is_tree@plt>
   14838:	cmp	w0, #0x0
   1483c:	b.eq	148d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>  // b.none
   14840:	ldr	x0, [sp, #40]
   14844:	bl	14154 <scols_get_library_version@@SMARTCOLS_2.25+0x8d4>
   14848:	cmp	w0, #0x0
   1484c:	b.eq	148d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>  // b.none
   14850:	ldr	x0, [sp, #40]
   14854:	ldr	x0, [x0, #152]
   14858:	add	x0, x0, #0x1
   1485c:	str	x0, [sp, #104]
   14860:	ldr	x0, [sp, #32]
   14864:	ldr	x1, [x0, #48]
   14868:	ldr	x0, [sp, #104]
   1486c:	add	x1, x1, x0
   14870:	ldr	x0, [sp, #32]
   14874:	str	x1, [x0, #48]
   14878:	ldr	x0, [sp, #32]
   1487c:	ldr	x1, [x0, #32]
   14880:	ldr	x0, [sp, #104]
   14884:	add	x1, x1, x0
   14888:	ldr	x0, [sp, #32]
   1488c:	str	x1, [x0, #32]
   14890:	ldr	x0, [sp, #32]
   14894:	ldr	x1, [x0, #16]
   14898:	ldr	x0, [sp, #104]
   1489c:	add	x1, x1, x0
   148a0:	ldr	x0, [sp, #32]
   148a4:	str	x1, [x0, #16]
   148a8:	ldr	x0, [sp, #32]
   148ac:	ldr	w0, [x0, #72]
   148b0:	cmp	w0, #0x0
   148b4:	b.eq	148d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>  // b.none
   148b8:	ldr	x0, [sp, #32]
   148bc:	ldr	x1, [x0, #64]
   148c0:	ldr	x0, [sp, #104]
   148c4:	add	x1, x1, x0
   148c8:	ldr	x0, [sp, #32]
   148cc:	str	x1, [x0, #64]
   148d0:	ldr	x0, [sp, #32]
   148d4:	ldr	w0, [x0, #72]
   148d8:	cmp	w0, #0x0
   148dc:	b.eq	1494c <scols_get_library_version@@SMARTCOLS_2.25+0x10cc>  // b.none
   148e0:	ldr	x0, [sp, #32]
   148e4:	ldr	x0, [x0, #40]
   148e8:	cmp	x0, #0x0
   148ec:	b.ne	1494c <scols_get_library_version@@SMARTCOLS_2.25+0x10cc>  // b.any
   148f0:	ldr	x0, [sp, #32]
   148f4:	ldr	x1, [x0, #64]
   148f8:	ldr	x0, [sp, #32]
   148fc:	ldr	w0, [x0, #72]
   14900:	sxtw	x0, w0
   14904:	udiv	x1, x1, x0
   14908:	ldr	x0, [sp, #32]
   1490c:	str	x1, [x0, #40]
   14910:	ldr	x0, [sp, #32]
   14914:	ldr	x0, [x0, #40]
   14918:	cmp	x0, #0x0
   1491c:	b.eq	1494c <scols_get_library_version@@SMARTCOLS_2.25+0x10cc>  // b.none
   14920:	ldr	x0, [sp, #32]
   14924:	ldr	x1, [x0, #32]
   14928:	ldr	x0, [sp, #32]
   1492c:	ldr	x0, [x0, #40]
   14930:	lsl	x0, x0, #1
   14934:	cmp	x1, x0
   14938:	b.ls	1494c <scols_get_library_version@@SMARTCOLS_2.25+0x10cc>  // b.plast
   1493c:	ldr	x0, [sp, #32]
   14940:	ldrb	w1, [x0, #224]
   14944:	orr	w1, w1, #0x1
   14948:	strb	w1, [x0, #224]
   1494c:	ldr	x0, [sp, #32]
   14950:	ldr	x1, [x0, #16]
   14954:	ldr	x0, [sp, #32]
   14958:	ldr	x0, [x0, #24]
   1495c:	cmp	x1, x0
   14960:	b.cs	14988 <scols_get_library_version@@SMARTCOLS_2.25+0x1108>  // b.hs, b.nlast
   14964:	ldr	x0, [sp, #32]
   14968:	bl	7500 <scols_column_is_strict_width@plt>
   1496c:	cmp	w0, #0x0
   14970:	b.ne	14988 <scols_get_library_version@@SMARTCOLS_2.25+0x1108>  // b.any
   14974:	ldr	x0, [sp, #32]
   14978:	ldr	x1, [x0, #24]
   1497c:	ldr	x0, [sp, #32]
   14980:	str	x1, [x0, #16]
   14984:	b	149e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1168>
   14988:	ldr	x0, [sp, #32]
   1498c:	ldr	d1, [x0, #56]
   14990:	fmov	d0, #1.000000000000000000e+00
   14994:	fcmpe	d1, d0
   14998:	b.lt	149e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1168>  // b.tstop
   1499c:	ldr	x0, [sp, #32]
   149a0:	ldr	x0, [x0, #16]
   149a4:	ldr	x1, [sp, #32]
   149a8:	ldr	d0, [x1, #56]
   149ac:	fcvtzu	x1, d0
   149b0:	cmp	x0, x1
   149b4:	b.cs	149e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1168>  // b.hs, b.nlast
   149b8:	ldr	x0, [sp, #32]
   149bc:	ldr	x0, [x0, #24]
   149c0:	ldr	x1, [sp, #32]
   149c4:	ldr	d0, [x1, #56]
   149c8:	fcvtzu	x1, d0
   149cc:	cmp	x0, x1
   149d0:	b.cs	149e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1168>  // b.hs, b.nlast
   149d4:	ldr	x0, [sp, #32]
   149d8:	ldr	d0, [x0, #56]
   149dc:	fcvtzu	d0, d0
   149e0:	ldr	x0, [sp, #32]
   149e4:	str	d0, [x0, #16]
   149e8:	ldr	x0, [sp, #32]
   149ec:	ldr	x0, [x0, #32]
   149f0:	cmp	x0, #0x0
   149f4:	b.ne	14a48 <scols_get_library_version@@SMARTCOLS_2.25+0x11c8>  // b.any
   149f8:	ldr	w0, [sp, #120]
   149fc:	cmp	w0, #0x0
   14a00:	b.eq	14a48 <scols_get_library_version@@SMARTCOLS_2.25+0x11c8>  // b.none
   14a04:	ldr	x0, [sp, #32]
   14a08:	ldr	x0, [x0, #24]
   14a0c:	cmp	x0, #0x1
   14a10:	b.ne	14a48 <scols_get_library_version@@SMARTCOLS_2.25+0x11c8>  // b.any
   14a14:	ldr	x0, [sp, #32]
   14a18:	ldr	x0, [x0, #16]
   14a1c:	cmp	x0, #0x1
   14a20:	b.hi	14a48 <scols_get_library_version@@SMARTCOLS_2.25+0x11c8>  // b.pmore
   14a24:	ldr	x0, [sp, #32]
   14a28:	str	xzr, [x0, #24]
   14a2c:	ldr	x0, [sp, #32]
   14a30:	ldr	x1, [x0, #24]
   14a34:	ldr	x0, [sp, #32]
   14a38:	str	x1, [x0, #16]
   14a3c:	b	14a4c <scols_get_library_version@@SMARTCOLS_2.25+0x11cc>
   14a40:	nop
   14a44:	b	14a4c <scols_get_library_version@@SMARTCOLS_2.25+0x11cc>
   14a48:	nop
   14a4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14a50:	ldr	x0, [x0, #4024]
   14a54:	ldr	w0, [x0]
   14a58:	and	w0, w0, #0x20
   14a5c:	cmp	w0, #0x0
   14a60:	b.eq	14a70 <scols_get_library_version@@SMARTCOLS_2.25+0x11f0>  // b.none
   14a64:	ldr	x1, [sp, #32]
   14a68:	ldr	x0, [sp, #40]
   14a6c:	bl	14194 <scols_get_library_version@@SMARTCOLS_2.25+0x914>
   14a70:	ldr	w0, [sp, #124]
   14a74:	ldp	x29, x30, [sp], #128
   14a78:	ret
   14a7c:	stp	x29, x30, [sp, #-192]!
   14a80:	mov	x29, sp
   14a84:	str	x19, [sp, #16]
   14a88:	str	x0, [sp, #40]
   14a8c:	str	x1, [sp, #32]
   14a90:	str	xzr, [sp, #184]
   14a94:	str	xzr, [sp, #176]
   14a98:	str	wzr, [sp, #168]
   14a9c:	str	wzr, [sp, #164]
   14aa0:	str	wzr, [sp, #160]
   14aa4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14aa8:	ldr	x0, [x0, #4024]
   14aac:	ldr	w0, [x0]
   14ab0:	and	w0, w0, #0x10
   14ab4:	cmp	w0, #0x0
   14ab8:	b.eq	14b10 <scols_get_library_version@@SMARTCOLS_2.25+0x1290>  // b.none
   14abc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14ac0:	ldr	x0, [x0, #4016]
   14ac4:	ldr	x19, [x0]
   14ac8:	bl	7870 <getpid@plt>
   14acc:	mov	w1, w0
   14ad0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14ad4:	add	x4, x0, #0x88
   14ad8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14adc:	add	x3, x0, #0xfb0
   14ae0:	mov	w2, w1
   14ae4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14ae8:	add	x1, x0, #0xfc0
   14aec:	mov	x0, x19
   14af0:	bl	8380 <fprintf@plt>
   14af4:	ldr	x0, [sp, #40]
   14af8:	ldr	x0, [x0, #40]
   14afc:	mov	x2, x0
   14b00:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14b04:	add	x1, x0, #0x90
   14b08:	ldr	x0, [sp, #40]
   14b0c:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14b10:	ldr	x0, [sp, #40]
   14b14:	ldrb	w1, [x0, #248]
   14b18:	orr	w1, w1, #0x10
   14b1c:	strb	w1, [x0, #248]
   14b20:	ldr	x0, [sp, #40]
   14b24:	ldr	x0, [x0, #80]
   14b28:	cmp	x0, #0x0
   14b2c:	b.eq	14b3c <scols_get_library_version@@SMARTCOLS_2.25+0x12bc>  // b.none
   14b30:	ldr	x0, [sp, #40]
   14b34:	ldr	x0, [x0, #80]
   14b38:	b	14b44 <scols_get_library_version@@SMARTCOLS_2.25+0x12c4>
   14b3c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14b40:	add	x0, x0, #0xb8
   14b44:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   14b48:	str	x0, [sp, #144]
   14b4c:	ldr	x0, [sp, #40]
   14b50:	bl	14154 <scols_get_library_version@@SMARTCOLS_2.25+0x8d4>
   14b54:	cmp	w0, #0x0
   14b58:	b.eq	14b64 <scols_get_library_version@@SMARTCOLS_2.25+0x12e4>  // b.none
   14b5c:	mov	w0, #0x1                   	// #1
   14b60:	str	w0, [sp, #160]
   14b64:	add	x0, sp, #0x38
   14b68:	mov	w1, #0x0                   	// #0
   14b6c:	bl	75f0 <scols_reset_iter@plt>
   14b70:	b	14c74 <scols_get_library_version@@SMARTCOLS_2.25+0x13f4>
   14b74:	ldr	x0, [sp, #80]
   14b78:	bl	81a0 <scols_column_is_hidden@plt>
   14b7c:	cmp	w0, #0x0
   14b80:	b.eq	14b88 <scols_get_library_version@@SMARTCOLS_2.25+0x1308>  // b.none
   14b84:	b	14c74 <scols_get_library_version@@SMARTCOLS_2.25+0x13f4>
   14b88:	ldr	x0, [sp, #80]
   14b8c:	bl	7fd0 <scols_column_is_tree@plt>
   14b90:	cmp	w0, #0x0
   14b94:	b.eq	14bc0 <scols_get_library_version@@SMARTCOLS_2.25+0x1340>  // b.none
   14b98:	ldr	w0, [sp, #160]
   14b9c:	cmp	w0, #0x1
   14ba0:	b.ne	14bc0 <scols_get_library_version@@SMARTCOLS_2.25+0x1340>  // b.any
   14ba4:	ldr	x0, [sp, #80]
   14ba8:	ldrb	w1, [x0, #224]
   14bac:	orr	w1, w1, #0x2
   14bb0:	strb	w1, [x0, #224]
   14bb4:	ldr	w0, [sp, #160]
   14bb8:	add	w0, w0, #0x1
   14bbc:	str	w0, [sp, #160]
   14bc0:	ldr	x0, [sp, #80]
   14bc4:	ldr	x2, [sp, #32]
   14bc8:	mov	x1, x0
   14bcc:	ldr	x0, [sp, #40]
   14bd0:	bl	14600 <scols_get_library_version@@SMARTCOLS_2.25+0xd80>
   14bd4:	str	w0, [sp, #168]
   14bd8:	ldr	w0, [sp, #168]
   14bdc:	cmp	w0, #0x0
   14be0:	b.ne	15938 <scols_get_library_version@@SMARTCOLS_2.25+0x20b8>  // b.any
   14be4:	ldr	x0, [sp, #80]
   14be8:	bl	140c0 <scols_get_library_version@@SMARTCOLS_2.25+0x840>
   14bec:	str	w0, [sp, #92]
   14bf0:	ldr	x0, [sp, #80]
   14bf4:	ldr	x1, [x0, #16]
   14bf8:	ldr	w0, [sp, #92]
   14bfc:	cmp	w0, #0x0
   14c00:	b.ne	14c0c <scols_get_library_version@@SMARTCOLS_2.25+0x138c>  // b.any
   14c04:	ldr	x0, [sp, #144]
   14c08:	b	14c10 <scols_get_library_version@@SMARTCOLS_2.25+0x1390>
   14c0c:	mov	x0, #0x0                   	// #0
   14c10:	add	x0, x0, x1
   14c14:	ldr	x1, [sp, #184]
   14c18:	add	x0, x1, x0
   14c1c:	str	x0, [sp, #184]
   14c20:	ldr	x0, [sp, #80]
   14c24:	ldr	x1, [x0, #24]
   14c28:	ldr	w0, [sp, #92]
   14c2c:	cmp	w0, #0x0
   14c30:	b.ne	14c3c <scols_get_library_version@@SMARTCOLS_2.25+0x13bc>  // b.any
   14c34:	ldr	x0, [sp, #144]
   14c38:	b	14c40 <scols_get_library_version@@SMARTCOLS_2.25+0x13c0>
   14c3c:	mov	x0, #0x0                   	// #0
   14c40:	add	x0, x0, x1
   14c44:	ldr	x1, [sp, #176]
   14c48:	add	x0, x1, x0
   14c4c:	str	x0, [sp, #176]
   14c50:	ldr	x0, [sp, #80]
   14c54:	ldrb	w0, [x0, #224]
   14c58:	and	w0, w0, #0x1
   14c5c:	and	w0, w0, #0xff
   14c60:	cmp	w0, #0x0
   14c64:	b.eq	14c74 <scols_get_library_version@@SMARTCOLS_2.25+0x13f4>  // b.none
   14c68:	ldr	w0, [sp, #164]
   14c6c:	add	w0, w0, #0x1
   14c70:	str	w0, [sp, #164]
   14c74:	add	x1, sp, #0x50
   14c78:	add	x0, sp, #0x38
   14c7c:	mov	x2, x1
   14c80:	mov	x1, x0
   14c84:	ldr	x0, [sp, #40]
   14c88:	bl	80e0 <scols_table_next_column@plt>
   14c8c:	cmp	w0, #0x0
   14c90:	b.eq	14b74 <scols_get_library_version@@SMARTCOLS_2.25+0x12f4>  // b.none
   14c94:	ldr	x0, [sp, #40]
   14c98:	ldrb	w0, [x0, #248]
   14c9c:	and	w0, w0, #0x4
   14ca0:	and	w0, w0, #0xff
   14ca4:	cmp	w0, #0x0
   14ca8:	b.ne	14d10 <scols_get_library_version@@SMARTCOLS_2.25+0x1490>  // b.any
   14cac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14cb0:	ldr	x0, [x0, #4024]
   14cb4:	ldr	w0, [x0]
   14cb8:	and	w0, w0, #0x10
   14cbc:	cmp	w0, #0x0
   14cc0:	b.eq	15940 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>  // b.none
   14cc4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14cc8:	ldr	x0, [x0, #4016]
   14ccc:	ldr	x19, [x0]
   14cd0:	bl	7870 <getpid@plt>
   14cd4:	mov	w1, w0
   14cd8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14cdc:	add	x4, x0, #0x88
   14ce0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14ce4:	add	x3, x0, #0xfb0
   14ce8:	mov	w2, w1
   14cec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14cf0:	add	x1, x0, #0xfc0
   14cf4:	mov	x0, x19
   14cf8:	bl	8380 <fprintf@plt>
   14cfc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14d00:	add	x1, x0, #0xc0
   14d04:	ldr	x0, [sp, #40]
   14d08:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14d0c:	b	15940 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>
   14d10:	ldr	x0, [sp, #40]
   14d14:	ldr	x0, [x0, #40]
   14d18:	ldr	x1, [sp, #176]
   14d1c:	cmp	x1, x0
   14d20:	b.ls	14e7c <scols_get_library_version@@SMARTCOLS_2.25+0x15fc>  // b.plast
   14d24:	ldr	x0, [sp, #40]
   14d28:	bl	7ac0 <scols_table_is_maxout@plt>
   14d2c:	cmp	w0, #0x0
   14d30:	b.eq	14e7c <scols_get_library_version@@SMARTCOLS_2.25+0x15fc>  // b.none
   14d34:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14d38:	ldr	x0, [x0, #4024]
   14d3c:	ldr	w0, [x0]
   14d40:	and	w0, w0, #0x10
   14d44:	cmp	w0, #0x0
   14d48:	b.eq	14da4 <scols_get_library_version@@SMARTCOLS_2.25+0x1524>  // b.none
   14d4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14d50:	ldr	x0, [x0, #4016]
   14d54:	ldr	x19, [x0]
   14d58:	bl	7870 <getpid@plt>
   14d5c:	mov	w1, w0
   14d60:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14d64:	add	x4, x0, #0x88
   14d68:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14d6c:	add	x3, x0, #0xfb0
   14d70:	mov	w2, w1
   14d74:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14d78:	add	x1, x0, #0xfc0
   14d7c:	mov	x0, x19
   14d80:	bl	8380 <fprintf@plt>
   14d84:	ldr	x0, [sp, #40]
   14d88:	ldr	x0, [x0, #40]
   14d8c:	mov	x3, x0
   14d90:	ldr	x2, [sp, #176]
   14d94:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14d98:	add	x1, x0, #0xd8
   14d9c:	ldr	x0, [sp, #40]
   14da0:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14da4:	add	x0, sp, #0x38
   14da8:	mov	w1, #0x0                   	// #0
   14dac:	bl	75f0 <scols_reset_iter@plt>
   14db0:	b	14de4 <scols_get_library_version@@SMARTCOLS_2.25+0x1564>
   14db4:	ldr	x0, [sp, #80]
   14db8:	bl	81a0 <scols_column_is_hidden@plt>
   14dbc:	cmp	w0, #0x0
   14dc0:	b.eq	14dc8 <scols_get_library_version@@SMARTCOLS_2.25+0x1548>  // b.none
   14dc4:	b	14de4 <scols_get_library_version@@SMARTCOLS_2.25+0x1564>
   14dc8:	ldr	x0, [sp, #176]
   14dcc:	sub	x0, x0, #0x1
   14dd0:	str	x0, [sp, #176]
   14dd4:	ldr	x0, [sp, #80]
   14dd8:	ldr	x1, [x0, #24]
   14ddc:	sub	x1, x1, #0x1
   14de0:	str	x1, [x0, #24]
   14de4:	ldr	x0, [sp, #40]
   14de8:	ldr	x0, [x0, #40]
   14dec:	ldr	x1, [sp, #176]
   14df0:	cmp	x1, x0
   14df4:	b.ls	14e18 <scols_get_library_version@@SMARTCOLS_2.25+0x1598>  // b.plast
   14df8:	add	x1, sp, #0x50
   14dfc:	add	x0, sp, #0x38
   14e00:	mov	x2, x1
   14e04:	mov	x1, x0
   14e08:	ldr	x0, [sp, #40]
   14e0c:	bl	80e0 <scols_table_next_column@plt>
   14e10:	cmp	w0, #0x0
   14e14:	b.eq	14db4 <scols_get_library_version@@SMARTCOLS_2.25+0x1534>  // b.none
   14e18:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14e1c:	ldr	x0, [x0, #4024]
   14e20:	ldr	w0, [x0]
   14e24:	and	w0, w0, #0x10
   14e28:	cmp	w0, #0x0
   14e2c:	b.eq	14e7c <scols_get_library_version@@SMARTCOLS_2.25+0x15fc>  // b.none
   14e30:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14e34:	ldr	x0, [x0, #4016]
   14e38:	ldr	x19, [x0]
   14e3c:	bl	7870 <getpid@plt>
   14e40:	mov	w1, w0
   14e44:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14e48:	add	x4, x0, #0x88
   14e4c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14e50:	add	x3, x0, #0xfb0
   14e54:	mov	w2, w1
   14e58:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14e5c:	add	x1, x0, #0xfc0
   14e60:	mov	x0, x19
   14e64:	bl	8380 <fprintf@plt>
   14e68:	ldr	x2, [sp, #176]
   14e6c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14e70:	add	x1, x0, #0x110
   14e74:	ldr	x0, [sp, #40]
   14e78:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14e7c:	ldr	x0, [sp, #40]
   14e80:	ldr	x0, [x0, #40]
   14e84:	ldr	x1, [sp, #184]
   14e88:	cmp	x1, x0
   14e8c:	b.ls	14fc8 <scols_get_library_version@@SMARTCOLS_2.25+0x1748>  // b.plast
   14e90:	ldr	w0, [sp, #164]
   14e94:	cmp	w0, #0x0
   14e98:	b.eq	14fc8 <scols_get_library_version@@SMARTCOLS_2.25+0x1748>  // b.none
   14e9c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14ea0:	ldr	x0, [x0, #4024]
   14ea4:	ldr	w0, [x0]
   14ea8:	and	w0, w0, #0x10
   14eac:	cmp	w0, #0x0
   14eb0:	b.eq	14efc <scols_get_library_version@@SMARTCOLS_2.25+0x167c>  // b.none
   14eb4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14eb8:	ldr	x0, [x0, #4016]
   14ebc:	ldr	x19, [x0]
   14ec0:	bl	7870 <getpid@plt>
   14ec4:	mov	w1, w0
   14ec8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14ecc:	add	x4, x0, #0x88
   14ed0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14ed4:	add	x3, x0, #0xfb0
   14ed8:	mov	w2, w1
   14edc:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   14ee0:	add	x1, x0, #0xfc0
   14ee4:	mov	x0, x19
   14ee8:	bl	8380 <fprintf@plt>
   14eec:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   14ef0:	add	x1, x0, #0x130
   14ef4:	ldr	x0, [sp, #40]
   14ef8:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   14efc:	add	x0, sp, #0x38
   14f00:	mov	w1, #0x0                   	// #0
   14f04:	bl	75f0 <scols_reset_iter@plt>
   14f08:	b	14fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1728>
   14f0c:	ldr	x0, [sp, #80]
   14f10:	ldrb	w0, [x0, #224]
   14f14:	and	w0, w0, #0x1
   14f18:	and	w0, w0, #0xff
   14f1c:	cmp	w0, #0x0
   14f20:	b.eq	14fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1728>  // b.none
   14f24:	ldr	x0, [sp, #80]
   14f28:	bl	81a0 <scols_column_is_hidden@plt>
   14f2c:	cmp	w0, #0x0
   14f30:	b.eq	14f38 <scols_get_library_version@@SMARTCOLS_2.25+0x16b8>  // b.none
   14f34:	b	14fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1728>
   14f38:	ldr	x0, [sp, #80]
   14f3c:	ldr	x0, [x0, #16]
   14f40:	str	x0, [sp, #136]
   14f44:	ldr	x0, [sp, #80]
   14f48:	ldr	x2, [sp, #32]
   14f4c:	mov	x1, x0
   14f50:	ldr	x0, [sp, #40]
   14f54:	bl	14600 <scols_get_library_version@@SMARTCOLS_2.25+0xd80>
   14f58:	str	w0, [sp, #168]
   14f5c:	ldr	w0, [sp, #168]
   14f60:	cmp	w0, #0x0
   14f64:	b.ne	15948 <scols_get_library_version@@SMARTCOLS_2.25+0x20c8>  // b.any
   14f68:	ldr	x0, [sp, #80]
   14f6c:	ldr	x0, [x0, #16]
   14f70:	ldr	x1, [sp, #136]
   14f74:	cmp	x1, x0
   14f78:	b.ls	14f9c <scols_get_library_version@@SMARTCOLS_2.25+0x171c>  // b.plast
   14f7c:	ldr	x0, [sp, #80]
   14f80:	ldr	x1, [x0, #16]
   14f84:	ldr	x0, [sp, #136]
   14f88:	sub	x0, x1, x0
   14f8c:	ldr	x1, [sp, #184]
   14f90:	add	x0, x1, x0
   14f94:	str	x0, [sp, #184]
   14f98:	b	14fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1728>
   14f9c:	ldr	w0, [sp, #164]
   14fa0:	sub	w0, w0, #0x1
   14fa4:	str	w0, [sp, #164]
   14fa8:	add	x1, sp, #0x50
   14fac:	add	x0, sp, #0x38
   14fb0:	mov	x2, x1
   14fb4:	mov	x1, x0
   14fb8:	ldr	x0, [sp, #40]
   14fbc:	bl	80e0 <scols_table_next_column@plt>
   14fc0:	cmp	w0, #0x0
   14fc4:	b.eq	14f0c <scols_get_library_version@@SMARTCOLS_2.25+0x168c>  // b.none
   14fc8:	ldr	x0, [sp, #40]
   14fcc:	ldr	x0, [x0, #40]
   14fd0:	ldr	x1, [sp, #184]
   14fd4:	cmp	x1, x0
   14fd8:	b.cs	15338 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>  // b.hs, b.nlast
   14fdc:	ldr	w0, [sp, #164]
   14fe0:	cmp	w0, #0x0
   14fe4:	b.eq	15140 <scols_get_library_version@@SMARTCOLS_2.25+0x18c0>  // b.none
   14fe8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   14fec:	ldr	x0, [x0, #4024]
   14ff0:	ldr	w0, [x0]
   14ff4:	and	w0, w0, #0x10
   14ff8:	cmp	w0, #0x0
   14ffc:	b.eq	15048 <scols_get_library_version@@SMARTCOLS_2.25+0x17c8>  // b.none
   15000:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15004:	ldr	x0, [x0, #4016]
   15008:	ldr	x19, [x0]
   1500c:	bl	7870 <getpid@plt>
   15010:	mov	w1, w0
   15014:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15018:	add	x4, x0, #0x88
   1501c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   15020:	add	x3, x0, #0xfb0
   15024:	mov	w2, w1
   15028:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1502c:	add	x1, x0, #0xfc0
   15030:	mov	x0, x19
   15034:	bl	8380 <fprintf@plt>
   15038:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1503c:	add	x1, x0, #0x150
   15040:	ldr	x0, [sp, #40]
   15044:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   15048:	add	x0, sp, #0x38
   1504c:	mov	w1, #0x0                   	// #0
   15050:	bl	75f0 <scols_reset_iter@plt>
   15054:	b	15118 <scols_get_library_version@@SMARTCOLS_2.25+0x1898>
   15058:	ldr	x0, [sp, #80]
   1505c:	ldrb	w0, [x0, #224]
   15060:	and	w0, w0, #0x1
   15064:	and	w0, w0, #0xff
   15068:	cmp	w0, #0x0
   1506c:	b.eq	15118 <scols_get_library_version@@SMARTCOLS_2.25+0x1898>  // b.none
   15070:	ldr	x0, [sp, #80]
   15074:	bl	81a0 <scols_column_is_hidden@plt>
   15078:	cmp	w0, #0x0
   1507c:	b.eq	15084 <scols_get_library_version@@SMARTCOLS_2.25+0x1804>  // b.none
   15080:	b	15118 <scols_get_library_version@@SMARTCOLS_2.25+0x1898>
   15084:	ldr	x0, [sp, #40]
   15088:	ldr	x1, [x0, #40]
   1508c:	ldr	x0, [sp, #184]
   15090:	sub	x0, x1, x0
   15094:	str	x0, [sp, #152]
   15098:	ldr	x0, [sp, #152]
   1509c:	cmp	x0, #0x0
   150a0:	b.eq	150dc <scols_get_library_version@@SMARTCOLS_2.25+0x185c>  // b.none
   150a4:	ldr	x0, [sp, #80]
   150a8:	ldr	x1, [x0, #16]
   150ac:	ldr	x0, [sp, #152]
   150b0:	add	x1, x1, x0
   150b4:	ldr	x0, [sp, #80]
   150b8:	ldr	x0, [x0, #32]
   150bc:	cmp	x1, x0
   150c0:	b.ls	150dc <scols_get_library_version@@SMARTCOLS_2.25+0x185c>  // b.plast
   150c4:	ldr	x0, [sp, #80]
   150c8:	ldr	x1, [x0, #32]
   150cc:	ldr	x0, [sp, #80]
   150d0:	ldr	x0, [x0, #16]
   150d4:	sub	x0, x1, x0
   150d8:	str	x0, [sp, #152]
   150dc:	ldr	x0, [sp, #80]
   150e0:	ldr	x2, [x0, #16]
   150e4:	ldr	x0, [sp, #80]
   150e8:	ldr	x1, [sp, #152]
   150ec:	add	x1, x2, x1
   150f0:	str	x1, [x0, #16]
   150f4:	ldr	x1, [sp, #184]
   150f8:	ldr	x0, [sp, #152]
   150fc:	add	x0, x1, x0
   15100:	str	x0, [sp, #184]
   15104:	ldr	x0, [sp, #40]
   15108:	ldr	x0, [x0, #40]
   1510c:	ldr	x1, [sp, #184]
   15110:	cmp	x1, x0
   15114:	b.eq	1513c <scols_get_library_version@@SMARTCOLS_2.25+0x18bc>  // b.none
   15118:	add	x1, sp, #0x50
   1511c:	add	x0, sp, #0x38
   15120:	mov	x2, x1
   15124:	mov	x1, x0
   15128:	ldr	x0, [sp, #40]
   1512c:	bl	80e0 <scols_table_next_column@plt>
   15130:	cmp	w0, #0x0
   15134:	b.eq	15058 <scols_get_library_version@@SMARTCOLS_2.25+0x17d8>  // b.none
   15138:	b	15140 <scols_get_library_version@@SMARTCOLS_2.25+0x18c0>
   1513c:	nop
   15140:	ldr	x0, [sp, #40]
   15144:	ldr	x0, [x0, #40]
   15148:	ldr	x1, [sp, #184]
   1514c:	cmp	x1, x0
   15150:	b.cs	15258 <scols_get_library_version@@SMARTCOLS_2.25+0x19d8>  // b.hs, b.nlast
   15154:	ldr	x0, [sp, #40]
   15158:	bl	7ac0 <scols_table_is_maxout@plt>
   1515c:	cmp	w0, #0x0
   15160:	b.eq	15258 <scols_get_library_version@@SMARTCOLS_2.25+0x19d8>  // b.none
   15164:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15168:	ldr	x0, [x0, #4024]
   1516c:	ldr	w0, [x0]
   15170:	and	w0, w0, #0x10
   15174:	cmp	w0, #0x0
   15178:	b.eq	15240 <scols_get_library_version@@SMARTCOLS_2.25+0x19c0>  // b.none
   1517c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15180:	ldr	x0, [x0, #4016]
   15184:	ldr	x19, [x0]
   15188:	bl	7870 <getpid@plt>
   1518c:	mov	w1, w0
   15190:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15194:	add	x4, x0, #0x88
   15198:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1519c:	add	x3, x0, #0xfb0
   151a0:	mov	w2, w1
   151a4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   151a8:	add	x1, x0, #0xfc0
   151ac:	mov	x0, x19
   151b0:	bl	8380 <fprintf@plt>
   151b4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   151b8:	add	x1, x0, #0x178
   151bc:	ldr	x0, [sp, #40]
   151c0:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   151c4:	b	15240 <scols_get_library_version@@SMARTCOLS_2.25+0x19c0>
   151c8:	add	x0, sp, #0x38
   151cc:	mov	w1, #0x0                   	// #0
   151d0:	bl	75f0 <scols_reset_iter@plt>
   151d4:	b	15220 <scols_get_library_version@@SMARTCOLS_2.25+0x19a0>
   151d8:	ldr	x0, [sp, #80]
   151dc:	bl	81a0 <scols_column_is_hidden@plt>
   151e0:	cmp	w0, #0x0
   151e4:	b.eq	151ec <scols_get_library_version@@SMARTCOLS_2.25+0x196c>  // b.none
   151e8:	b	15220 <scols_get_library_version@@SMARTCOLS_2.25+0x19a0>
   151ec:	ldr	x0, [sp, #80]
   151f0:	ldr	x1, [x0, #16]
   151f4:	add	x1, x1, #0x1
   151f8:	str	x1, [x0, #16]
   151fc:	ldr	x0, [sp, #184]
   15200:	add	x0, x0, #0x1
   15204:	str	x0, [sp, #184]
   15208:	ldr	x0, [sp, #40]
   1520c:	ldr	x0, [x0, #40]
   15210:	ldr	x1, [sp, #184]
   15214:	cmp	x1, x0
   15218:	b.ne	15220 <scols_get_library_version@@SMARTCOLS_2.25+0x19a0>  // b.any
   1521c:	b	15240 <scols_get_library_version@@SMARTCOLS_2.25+0x19c0>
   15220:	add	x1, sp, #0x50
   15224:	add	x0, sp, #0x38
   15228:	mov	x2, x1
   1522c:	mov	x1, x0
   15230:	ldr	x0, [sp, #40]
   15234:	bl	80e0 <scols_table_next_column@plt>
   15238:	cmp	w0, #0x0
   1523c:	b.eq	151d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1958>  // b.none
   15240:	ldr	x0, [sp, #40]
   15244:	ldr	x0, [x0, #40]
   15248:	ldr	x1, [sp, #184]
   1524c:	cmp	x1, x0
   15250:	b.cc	151c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1948>  // b.lo, b.ul, b.last
   15254:	b	15338 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>
   15258:	ldr	x0, [sp, #40]
   1525c:	ldr	x0, [x0, #40]
   15260:	ldr	x1, [sp, #184]
   15264:	cmp	x1, x0
   15268:	b.cs	15338 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>  // b.hs, b.nlast
   1526c:	ldr	x0, [sp, #40]
   15270:	ldr	x0, [x0, #104]
   15274:	str	x0, [sp, #128]
   15278:	ldr	x0, [sp, #128]
   1527c:	sub	x0, x0, #0xc8
   15280:	str	x0, [sp, #120]
   15284:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15288:	ldr	x0, [x0, #4024]
   1528c:	ldr	w0, [x0]
   15290:	and	w0, w0, #0x10
   15294:	cmp	w0, #0x0
   15298:	b.eq	152e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a64>  // b.none
   1529c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   152a0:	ldr	x0, [x0, #4016]
   152a4:	ldr	x19, [x0]
   152a8:	bl	7870 <getpid@plt>
   152ac:	mov	w1, w0
   152b0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   152b4:	add	x4, x0, #0x88
   152b8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   152bc:	add	x3, x0, #0xfb0
   152c0:	mov	w2, w1
   152c4:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   152c8:	add	x1, x0, #0xfc0
   152cc:	mov	x0, x19
   152d0:	bl	8380 <fprintf@plt>
   152d4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   152d8:	add	x1, x0, #0x198
   152dc:	ldr	x0, [sp, #40]
   152e0:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   152e4:	ldr	x0, [sp, #120]
   152e8:	bl	7d90 <scols_column_is_right@plt>
   152ec:	cmp	w0, #0x0
   152f0:	b.ne	15338 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>  // b.any
   152f4:	ldr	x0, [sp, #40]
   152f8:	ldr	x0, [x0, #40]
   152fc:	ldr	x1, [sp, #184]
   15300:	cmp	x1, x0
   15304:	b.eq	15338 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>  // b.none
   15308:	ldr	x0, [sp, #120]
   1530c:	ldr	x1, [x0, #16]
   15310:	ldr	x0, [sp, #40]
   15314:	ldr	x2, [x0, #40]
   15318:	ldr	x0, [sp, #184]
   1531c:	sub	x0, x2, x0
   15320:	add	x1, x1, x0
   15324:	ldr	x0, [sp, #120]
   15328:	str	x1, [x0, #16]
   1532c:	ldr	x0, [sp, #40]
   15330:	ldr	x0, [x0, #40]
   15334:	str	x0, [sp, #184]
   15338:	mov	w0, #0x1                   	// #1
   1533c:	str	w0, [sp, #172]
   15340:	b	157ec <scols_get_library_version@@SMARTCOLS_2.25+0x1f6c>
   15344:	ldr	x0, [sp, #184]
   15348:	str	x0, [sp, #112]
   1534c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15350:	ldr	x0, [x0, #4024]
   15354:	ldr	w0, [x0]
   15358:	and	w0, w0, #0x10
   1535c:	cmp	w0, #0x0
   15360:	b.eq	153c0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b40>  // b.none
   15364:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15368:	ldr	x0, [x0, #4016]
   1536c:	ldr	x19, [x0]
   15370:	bl	7870 <getpid@plt>
   15374:	mov	w1, w0
   15378:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1537c:	add	x4, x0, #0x88
   15380:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   15384:	add	x3, x0, #0xfb0
   15388:	mov	w2, w1
   1538c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   15390:	add	x1, x0, #0xfc0
   15394:	mov	x0, x19
   15398:	bl	8380 <fprintf@plt>
   1539c:	ldr	x0, [sp, #40]
   153a0:	ldr	x0, [x0, #40]
   153a4:	mov	x4, x0
   153a8:	ldr	x3, [sp, #184]
   153ac:	ldr	w2, [sp, #172]
   153b0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   153b4:	add	x1, x0, #0x1b8
   153b8:	ldr	x0, [sp, #40]
   153bc:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   153c0:	add	x0, sp, #0x38
   153c4:	mov	w1, #0x0                   	// #0
   153c8:	bl	75f0 <scols_reset_iter@plt>
   153cc:	b	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>
   153d0:	str	wzr, [sp, #108]
   153d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   153d8:	ldr	x0, [x0, #4024]
   153dc:	ldr	w0, [x0]
   153e0:	and	w0, w0, #0x10
   153e4:	cmp	w0, #0x0
   153e8:	b.eq	1545c <scols_get_library_version@@SMARTCOLS_2.25+0x1bdc>  // b.none
   153ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   153f0:	ldr	x0, [x0, #4016]
   153f4:	ldr	x19, [x0]
   153f8:	bl	7870 <getpid@plt>
   153fc:	mov	w1, w0
   15400:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15404:	add	x4, x0, #0x88
   15408:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1540c:	add	x3, x0, #0xfb0
   15410:	mov	w2, w1
   15414:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   15418:	add	x1, x0, #0xfc0
   1541c:	mov	x0, x19
   15420:	bl	8380 <fprintf@plt>
   15424:	ldr	x5, [sp, #80]
   15428:	ldr	x0, [sp, #80]
   1542c:	ldr	x1, [x0, #168]
   15430:	ldr	x0, [sp, #80]
   15434:	ldr	x2, [x0, #16]
   15438:	ldr	x0, [sp, #80]
   1543c:	ldr	x0, [x0, #48]
   15440:	mov	x4, x0
   15444:	mov	x3, x2
   15448:	mov	x2, x1
   1544c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15450:	add	x1, x0, #0x1f0
   15454:	mov	x0, x5
   15458:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   1545c:	ldr	x0, [sp, #80]
   15460:	bl	81a0 <scols_column_is_hidden@plt>
   15464:	cmp	w0, #0x0
   15468:	b.eq	15470 <scols_get_library_version@@SMARTCOLS_2.25+0x1bf0>  // b.none
   1546c:	b	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>
   15470:	ldr	x0, [sp, #40]
   15474:	ldr	x0, [x0, #40]
   15478:	ldr	x1, [sp, #184]
   1547c:	cmp	x1, x0
   15480:	b.ls	157cc <scols_get_library_version@@SMARTCOLS_2.25+0x1f4c>  // b.plast
   15484:	ldr	x0, [sp, #80]
   15488:	ldr	x1, [x0, #16]
   1548c:	ldr	x0, [sp, #80]
   15490:	ldr	x0, [x0, #24]
   15494:	cmp	x1, x0
   15498:	b.ne	154a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1c20>  // b.any
   1549c:	b	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>
   154a0:	ldr	x0, [sp, #80]
   154a4:	bl	7fd0 <scols_column_is_tree@plt>
   154a8:	cmp	w0, #0x0
   154ac:	b.eq	154c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c48>  // b.none
   154b0:	ldr	x0, [sp, #80]
   154b4:	ldr	x0, [x0, #48]
   154b8:	ldr	x1, [sp, #184]
   154bc:	cmp	x1, x0
   154c0:	b.hi	154c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c48>  // b.pmore
   154c4:	b	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>
   154c8:	ldr	x0, [sp, #80]
   154cc:	ldr	x0, [x0, #16]
   154d0:	cmp	x0, #0x0
   154d4:	b.eq	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>  // b.none
   154d8:	ldr	x0, [sp, #184]
   154dc:	cmp	x0, #0x0
   154e0:	b.ne	154e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c68>  // b.any
   154e4:	b	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>
   154e8:	ldr	x0, [sp, #80]
   154ec:	bl	8150 <scols_column_is_trunc@plt>
   154f0:	cmp	w0, #0x0
   154f4:	b.ne	15518 <scols_get_library_version@@SMARTCOLS_2.25+0x1c98>  // b.any
   154f8:	ldr	x0, [sp, #80]
   154fc:	bl	7aa0 <scols_column_is_wrap@plt>
   15500:	cmp	w0, #0x0
   15504:	b.eq	15520 <scols_get_library_version@@SMARTCOLS_2.25+0x1ca0>  // b.none
   15508:	ldr	x0, [sp, #80]
   1550c:	bl	7a10 <scols_column_is_customwrap@plt>
   15510:	cmp	w0, #0x0
   15514:	b.ne	15520 <scols_get_library_version@@SMARTCOLS_2.25+0x1ca0>  // b.any
   15518:	mov	w0, #0x1                   	// #1
   1551c:	b	15524 <scols_get_library_version@@SMARTCOLS_2.25+0x1ca4>
   15520:	mov	w0, #0x0                   	// #0
   15524:	str	w0, [sp, #108]
   15528:	ldr	w0, [sp, #172]
   1552c:	cmp	w0, #0x3
   15530:	b.eq	156c4 <scols_get_library_version@@SMARTCOLS_2.25+0x1e44>  // b.none
   15534:	ldr	w0, [sp, #172]
   15538:	cmp	w0, #0x3
   1553c:	b.gt	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   15540:	ldr	w0, [sp, #172]
   15544:	cmp	w0, #0x1
   15548:	b.eq	1555c <scols_get_library_version@@SMARTCOLS_2.25+0x1cdc>  // b.none
   1554c:	ldr	w0, [sp, #172]
   15550:	cmp	w0, #0x2
   15554:	b.eq	15638 <scols_get_library_version@@SMARTCOLS_2.25+0x1db8>  // b.none
   15558:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   1555c:	ldr	w0, [sp, #108]
   15560:	cmp	w0, #0x0
   15564:	b.eq	15768 <scols_get_library_version@@SMARTCOLS_2.25+0x1ee8>  // b.none
   15568:	ldr	x0, [sp, #80]
   1556c:	ldr	d0, [x0, #56]
   15570:	fcmpe	d0, #0.0
   15574:	b.ls	15770 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef0>  // b.plast
   15578:	ldr	x0, [sp, #80]
   1557c:	ldr	d1, [x0, #56]
   15580:	fmov	d0, #1.000000000000000000e+00
   15584:	fcmpe	d1, d0
   15588:	b.ge	15770 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef0>  // b.tcont
   1558c:	ldr	x0, [sp, #80]
   15590:	ldr	x0, [x0, #16]
   15594:	ldr	x1, [sp, #80]
   15598:	ldr	d1, [x1, #56]
   1559c:	ldr	x1, [sp, #40]
   155a0:	ldr	d0, [x1, #40]
   155a4:	ucvtf	d0, d0
   155a8:	fmul	d0, d1, d0
   155ac:	fcvtzu	x1, d0
   155b0:	cmp	x0, x1
   155b4:	b.cc	15778 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef8>  // b.lo, b.ul, b.last
   155b8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   155bc:	ldr	x0, [x0, #4024]
   155c0:	ldr	w0, [x0]
   155c4:	and	w0, w0, #0x10
   155c8:	cmp	w0, #0x0
   155cc:	b.eq	15618 <scols_get_library_version@@SMARTCOLS_2.25+0x1d98>  // b.none
   155d0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   155d4:	ldr	x0, [x0, #4016]
   155d8:	ldr	x19, [x0]
   155dc:	bl	7870 <getpid@plt>
   155e0:	mov	w1, w0
   155e4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   155e8:	add	x4, x0, #0x88
   155ec:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   155f0:	add	x3, x0, #0xfb0
   155f4:	mov	w2, w1
   155f8:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   155fc:	add	x1, x0, #0xfc0
   15600:	mov	x0, x19
   15604:	bl	8380 <fprintf@plt>
   15608:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1560c:	add	x1, x0, #0x218
   15610:	ldr	x0, [sp, #40]
   15614:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   15618:	ldr	x0, [sp, #80]
   1561c:	ldr	x1, [x0, #16]
   15620:	sub	x1, x1, #0x1
   15624:	str	x1, [x0, #16]
   15628:	ldr	x0, [sp, #184]
   1562c:	sub	x0, x0, #0x1
   15630:	str	x0, [sp, #184]
   15634:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   15638:	ldr	w0, [sp, #108]
   1563c:	cmp	w0, #0x0
   15640:	b.eq	15780 <scols_get_library_version@@SMARTCOLS_2.25+0x1f00>  // b.none
   15644:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15648:	ldr	x0, [x0, #4024]
   1564c:	ldr	w0, [x0]
   15650:	and	w0, w0, #0x10
   15654:	cmp	w0, #0x0
   15658:	b.eq	156a4 <scols_get_library_version@@SMARTCOLS_2.25+0x1e24>  // b.none
   1565c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15660:	ldr	x0, [x0, #4016]
   15664:	ldr	x19, [x0]
   15668:	bl	7870 <getpid@plt>
   1566c:	mov	w1, w0
   15670:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15674:	add	x4, x0, #0x88
   15678:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1567c:	add	x3, x0, #0xfb0
   15680:	mov	w2, w1
   15684:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   15688:	add	x1, x0, #0xfc0
   1568c:	mov	x0, x19
   15690:	bl	8380 <fprintf@plt>
   15694:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15698:	add	x1, x0, #0x240
   1569c:	ldr	x0, [sp, #40]
   156a0:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   156a4:	ldr	x0, [sp, #80]
   156a8:	ldr	x1, [x0, #16]
   156ac:	sub	x1, x1, #0x1
   156b0:	str	x1, [x0, #16]
   156b4:	ldr	x0, [sp, #184]
   156b8:	sub	x0, x0, #0x1
   156bc:	str	x0, [sp, #184]
   156c0:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   156c4:	ldr	x0, [sp, #80]
   156c8:	ldr	d0, [x0, #56]
   156cc:	fcmpe	d0, #0.0
   156d0:	b.ls	15770 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef0>  // b.plast
   156d4:	ldr	x0, [sp, #80]
   156d8:	ldr	d1, [x0, #56]
   156dc:	fmov	d0, #1.000000000000000000e+00
   156e0:	fcmpe	d1, d0
   156e4:	b.ge	15770 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef0>  // b.tcont
   156e8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   156ec:	ldr	x0, [x0, #4024]
   156f0:	ldr	w0, [x0]
   156f4:	and	w0, w0, #0x10
   156f8:	cmp	w0, #0x0
   156fc:	b.eq	15748 <scols_get_library_version@@SMARTCOLS_2.25+0x1ec8>  // b.none
   15700:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15704:	ldr	x0, [x0, #4016]
   15708:	ldr	x19, [x0]
   1570c:	bl	7870 <getpid@plt>
   15710:	mov	w1, w0
   15714:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15718:	add	x4, x0, #0x88
   1571c:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   15720:	add	x3, x0, #0xfb0
   15724:	mov	w2, w1
   15728:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   1572c:	add	x1, x0, #0xfc0
   15730:	mov	x0, x19
   15734:	bl	8380 <fprintf@plt>
   15738:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1573c:	add	x1, x0, #0x260
   15740:	ldr	x0, [sp, #40]
   15744:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   15748:	ldr	x0, [sp, #80]
   1574c:	ldr	x1, [x0, #16]
   15750:	sub	x1, x1, #0x1
   15754:	str	x1, [x0, #16]
   15758:	ldr	x0, [sp, #184]
   1575c:	sub	x0, x0, #0x1
   15760:	str	x0, [sp, #184]
   15764:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   15768:	nop
   1576c:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   15770:	nop
   15774:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   15778:	nop
   1577c:	b	15784 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   15780:	nop
   15784:	ldr	x0, [sp, #80]
   15788:	ldr	x0, [x0, #16]
   1578c:	cmp	x0, #0x0
   15790:	b.ne	157a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f28>  // b.any
   15794:	ldr	x0, [sp, #80]
   15798:	ldr	w1, [x0, #80]
   1579c:	ldr	x0, [sp, #80]
   157a0:	orr	w1, w1, #0x20
   157a4:	str	w1, [x0, #80]
   157a8:	add	x1, sp, #0x50
   157ac:	add	x0, sp, #0x38
   157b0:	mov	x2, x1
   157b4:	mov	x1, x0
   157b8:	ldr	x0, [sp, #40]
   157bc:	bl	80e0 <scols_table_next_column@plt>
   157c0:	cmp	w0, #0x0
   157c4:	b.eq	153d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>  // b.none
   157c8:	b	157d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1f50>
   157cc:	nop
   157d0:	ldr	x1, [sp, #112]
   157d4:	ldr	x0, [sp, #184]
   157d8:	cmp	x1, x0
   157dc:	b.ne	157ec <scols_get_library_version@@SMARTCOLS_2.25+0x1f6c>  // b.any
   157e0:	ldr	w0, [sp, #172]
   157e4:	add	w0, w0, #0x1
   157e8:	str	w0, [sp, #172]
   157ec:	ldr	x0, [sp, #40]
   157f0:	ldr	x0, [x0, #40]
   157f4:	ldr	x1, [sp, #184]
   157f8:	cmp	x1, x0
   157fc:	b.ls	1580c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8c>  // b.plast
   15800:	ldr	w0, [sp, #172]
   15804:	cmp	w0, #0x3
   15808:	b.le	15344 <scols_get_library_version@@SMARTCOLS_2.25+0x1ac4>
   1580c:	ldr	x0, [sp, #40]
   15810:	ldrb	w0, [x0, #249]
   15814:	and	w0, w0, #0x40
   15818:	and	w0, w0, #0xff
   1581c:	cmp	w0, #0x0
   15820:	b.eq	15950 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>  // b.none
   15824:	ldr	x0, [sp, #40]
   15828:	ldr	x0, [x0, #40]
   1582c:	ldr	x1, [sp, #184]
   15830:	cmp	x1, x0
   15834:	b.ls	15950 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>  // b.plast
   15838:	add	x0, sp, #0x38
   1583c:	mov	w1, #0x1                   	// #1
   15840:	bl	75f0 <scols_reset_iter@plt>
   15844:	b	15914 <scols_get_library_version@@SMARTCOLS_2.25+0x2094>
   15848:	ldr	x0, [sp, #80]
   1584c:	bl	81a0 <scols_column_is_hidden@plt>
   15850:	cmp	w0, #0x0
   15854:	b.eq	1585c <scols_get_library_version@@SMARTCOLS_2.25+0x1fdc>  // b.none
   15858:	b	15914 <scols_get_library_version@@SMARTCOLS_2.25+0x2094>
   1585c:	ldr	x0, [sp, #40]
   15860:	ldr	x0, [x0, #40]
   15864:	ldr	x1, [sp, #184]
   15868:	cmp	x1, x0
   1586c:	b.ls	15958 <scols_get_library_version@@SMARTCOLS_2.25+0x20d8>  // b.plast
   15870:	ldr	x0, [sp, #80]
   15874:	ldr	x0, [x0, #16]
   15878:	ldr	x1, [sp, #184]
   1587c:	sub	x1, x1, x0
   15880:	ldr	x0, [sp, #40]
   15884:	ldr	x0, [x0, #40]
   15888:	cmp	x1, x0
   1588c:	b.cs	158e4 <scols_get_library_version@@SMARTCOLS_2.25+0x2064>  // b.hs, b.nlast
   15890:	ldr	x0, [sp, #40]
   15894:	ldr	x0, [x0, #40]
   15898:	ldr	x1, [sp, #184]
   1589c:	sub	x0, x1, x0
   158a0:	str	x0, [sp, #96]
   158a4:	ldr	x0, [sp, #80]
   158a8:	ldr	w1, [x0, #80]
   158ac:	ldr	x0, [sp, #80]
   158b0:	orr	w1, w1, #0x1
   158b4:	str	w1, [x0, #80]
   158b8:	ldr	x0, [sp, #80]
   158bc:	ldr	x2, [x0, #16]
   158c0:	ldr	x0, [sp, #80]
   158c4:	ldr	x1, [sp, #96]
   158c8:	sub	x1, x2, x1
   158cc:	str	x1, [x0, #16]
   158d0:	ldr	x1, [sp, #184]
   158d4:	ldr	x0, [sp, #96]
   158d8:	sub	x0, x1, x0
   158dc:	str	x0, [sp, #184]
   158e0:	b	15914 <scols_get_library_version@@SMARTCOLS_2.25+0x2094>
   158e4:	ldr	x0, [sp, #80]
   158e8:	ldr	w1, [x0, #80]
   158ec:	ldr	x0, [sp, #80]
   158f0:	orr	w1, w1, #0x20
   158f4:	str	w1, [x0, #80]
   158f8:	ldr	x0, [sp, #80]
   158fc:	ldr	x1, [x0, #16]
   15900:	ldr	x0, [sp, #144]
   15904:	add	x0, x1, x0
   15908:	ldr	x1, [sp, #184]
   1590c:	sub	x0, x1, x0
   15910:	str	x0, [sp, #184]
   15914:	add	x1, sp, #0x50
   15918:	add	x0, sp, #0x38
   1591c:	mov	x2, x1
   15920:	mov	x1, x0
   15924:	ldr	x0, [sp, #40]
   15928:	bl	80e0 <scols_table_next_column@plt>
   1592c:	cmp	w0, #0x0
   15930:	b.eq	15848 <scols_get_library_version@@SMARTCOLS_2.25+0x1fc8>  // b.none
   15934:	b	15950 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>
   15938:	nop
   1593c:	b	1595c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   15940:	nop
   15944:	b	1595c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   15948:	nop
   1594c:	b	1595c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   15950:	nop
   15954:	b	1595c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   15958:	nop
   1595c:	ldr	x0, [sp, #40]
   15960:	ldrb	w1, [x0, #248]
   15964:	and	w1, w1, #0xffffffef
   15968:	strb	w1, [x0, #248]
   1596c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15970:	ldr	x0, [x0, #4024]
   15974:	ldr	w0, [x0]
   15978:	and	w0, w0, #0x10
   1597c:	cmp	w0, #0x0
   15980:	b.eq	159d4 <scols_get_library_version@@SMARTCOLS_2.25+0x2154>  // b.none
   15984:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15988:	ldr	x0, [x0, #4016]
   1598c:	ldr	x19, [x0]
   15990:	bl	7870 <getpid@plt>
   15994:	mov	w1, w0
   15998:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1599c:	add	x4, x0, #0x88
   159a0:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   159a4:	add	x3, x0, #0xfb0
   159a8:	mov	w2, w1
   159ac:	adrp	x0, 35000 <scols_init_debug@@SMARTCOLS_2.25+0x1c5b8>
   159b0:	add	x1, x0, #0xfc0
   159b4:	mov	x0, x19
   159b8:	bl	8380 <fprintf@plt>
   159bc:	ldr	w3, [sp, #168]
   159c0:	ldr	x2, [sp, #184]
   159c4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   159c8:	add	x1, x0, #0x288
   159cc:	ldr	x0, [sp, #40]
   159d0:	bl	13fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   159d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   159d8:	ldr	x0, [x0, #4024]
   159dc:	ldr	w0, [x0]
   159e0:	and	w0, w0, #0x10
   159e4:	cmp	w0, #0x0
   159e8:	b.eq	159f4 <scols_get_library_version@@SMARTCOLS_2.25+0x2174>  // b.none
   159ec:	ldr	x0, [sp, #40]
   159f0:	bl	14388 <scols_get_library_version@@SMARTCOLS_2.25+0xb08>
   159f4:	ldr	w0, [sp, #168]
   159f8:	ldr	x19, [sp, #16]
   159fc:	ldp	x29, x30, [sp], #192
   15a00:	ret
   15a04:	sub	sp, sp, #0x20
   15a08:	str	x0, [sp, #24]
   15a0c:	str	x1, [sp, #16]
   15a10:	str	x2, [sp, #8]
   15a14:	ldr	x0, [sp, #8]
   15a18:	ldr	x1, [sp, #24]
   15a1c:	str	x1, [x0, #8]
   15a20:	ldr	x0, [sp, #24]
   15a24:	ldr	x1, [sp, #8]
   15a28:	str	x1, [x0]
   15a2c:	ldr	x0, [sp, #24]
   15a30:	ldr	x1, [sp, #16]
   15a34:	str	x1, [x0, #8]
   15a38:	ldr	x0, [sp, #16]
   15a3c:	ldr	x1, [sp, #24]
   15a40:	str	x1, [x0]
   15a44:	nop
   15a48:	add	sp, sp, #0x20
   15a4c:	ret
   15a50:	stp	x29, x30, [sp, #-32]!
   15a54:	mov	x29, sp
   15a58:	str	x0, [sp, #24]
   15a5c:	str	x1, [sp, #16]
   15a60:	ldr	x0, [sp, #16]
   15a64:	ldr	x0, [x0, #8]
   15a68:	ldr	x2, [sp, #16]
   15a6c:	mov	x1, x0
   15a70:	ldr	x0, [sp, #24]
   15a74:	bl	15a04 <scols_get_library_version@@SMARTCOLS_2.25+0x2184>
   15a78:	nop
   15a7c:	ldp	x29, x30, [sp], #32
   15a80:	ret
   15a84:	sub	sp, sp, #0x10
   15a88:	str	x0, [sp, #8]
   15a8c:	str	x1, [sp]
   15a90:	ldr	x0, [sp]
   15a94:	ldr	x1, [sp, #8]
   15a98:	str	x1, [x0, #8]
   15a9c:	ldr	x0, [sp, #8]
   15aa0:	ldr	x1, [sp]
   15aa4:	str	x1, [x0]
   15aa8:	nop
   15aac:	add	sp, sp, #0x10
   15ab0:	ret
   15ab4:	stp	x29, x30, [sp, #-32]!
   15ab8:	mov	x29, sp
   15abc:	str	x0, [sp, #24]
   15ac0:	ldr	x0, [sp, #24]
   15ac4:	ldr	x2, [x0, #8]
   15ac8:	ldr	x0, [sp, #24]
   15acc:	ldr	x0, [x0]
   15ad0:	mov	x1, x0
   15ad4:	mov	x0, x2
   15ad8:	bl	15a84 <scols_get_library_version@@SMARTCOLS_2.25+0x2204>
   15adc:	nop
   15ae0:	ldp	x29, x30, [sp], #32
   15ae4:	ret
   15ae8:	stp	x29, x30, [sp, #-32]!
   15aec:	mov	x29, sp
   15af0:	str	x0, [sp, #24]
   15af4:	ldr	x0, [sp, #24]
   15af8:	ldr	x2, [x0, #8]
   15afc:	ldr	x0, [sp, #24]
   15b00:	ldr	x0, [x0]
   15b04:	mov	x1, x0
   15b08:	mov	x0, x2
   15b0c:	bl	15a84 <scols_get_library_version@@SMARTCOLS_2.25+0x2204>
   15b10:	ldr	x0, [sp, #24]
   15b14:	ldr	x1, [sp, #24]
   15b18:	str	x1, [x0]
   15b1c:	ldr	x0, [sp, #24]
   15b20:	ldr	x1, [sp, #24]
   15b24:	str	x1, [x0, #8]
   15b28:	nop
   15b2c:	ldp	x29, x30, [sp], #32
   15b30:	ret
   15b34:	sub	sp, sp, #0x10
   15b38:	str	x0, [sp, #8]
   15b3c:	ldr	x0, [sp, #8]
   15b40:	ldr	x0, [x0]
   15b44:	ldr	x1, [sp, #8]
   15b48:	cmp	x1, x0
   15b4c:	cset	w0, eq  // eq = none
   15b50:	and	w0, w0, #0xff
   15b54:	add	sp, sp, #0x10
   15b58:	ret
   15b5c:	sub	sp, sp, #0x10
   15b60:	str	x0, [sp, #8]
   15b64:	str	x1, [sp]
   15b68:	ldr	x0, [sp]
   15b6c:	ldr	x0, [x0, #8]
   15b70:	ldr	x1, [sp, #8]
   15b74:	cmp	x1, x0
   15b78:	cset	w0, eq  // eq = none
   15b7c:	and	w0, w0, #0xff
   15b80:	add	sp, sp, #0x10
   15b84:	ret
   15b88:	sub	sp, sp, #0x10
   15b8c:	str	x0, [sp, #8]
   15b90:	str	x1, [sp]
   15b94:	ldr	x0, [sp]
   15b98:	ldr	x0, [x0]
   15b9c:	ldr	x1, [sp, #8]
   15ba0:	cmp	x1, x0
   15ba4:	cset	w0, eq  // eq = none
   15ba8:	and	w0, w0, #0xff
   15bac:	add	sp, sp, #0x10
   15bb0:	ret
   15bb4:	sub	sp, sp, #0x20
   15bb8:	str	x0, [sp, #8]
   15bbc:	str	xzr, [sp, #16]
   15bc0:	ldr	x0, [sp, #8]
   15bc4:	ldr	x0, [x0]
   15bc8:	str	x0, [sp, #24]
   15bcc:	b	15be8 <scols_get_library_version@@SMARTCOLS_2.25+0x2368>
   15bd0:	ldr	x0, [sp, #16]
   15bd4:	add	x0, x0, #0x1
   15bd8:	str	x0, [sp, #16]
   15bdc:	ldr	x0, [sp, #24]
   15be0:	ldr	x0, [x0]
   15be4:	str	x0, [sp, #24]
   15be8:	ldr	x1, [sp, #24]
   15bec:	ldr	x0, [sp, #8]
   15bf0:	cmp	x1, x0
   15bf4:	b.ne	15bd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2350>  // b.any
   15bf8:	ldr	x0, [sp, #16]
   15bfc:	add	sp, sp, #0x20
   15c00:	ret
   15c04:	stp	x29, x30, [sp, #-272]!
   15c08:	mov	x29, sp
   15c0c:	str	x0, [sp, #56]
   15c10:	str	x1, [sp, #48]
   15c14:	str	x2, [sp, #224]
   15c18:	str	x3, [sp, #232]
   15c1c:	str	x4, [sp, #240]
   15c20:	str	x5, [sp, #248]
   15c24:	str	x6, [sp, #256]
   15c28:	str	x7, [sp, #264]
   15c2c:	str	q0, [sp, #96]
   15c30:	str	q1, [sp, #112]
   15c34:	str	q2, [sp, #128]
   15c38:	str	q3, [sp, #144]
   15c3c:	str	q4, [sp, #160]
   15c40:	str	q5, [sp, #176]
   15c44:	str	q6, [sp, #192]
   15c48:	str	q7, [sp, #208]
   15c4c:	ldr	x0, [sp, #56]
   15c50:	cmp	x0, #0x0
   15c54:	b.eq	15c90 <scols_get_library_version@@SMARTCOLS_2.25+0x2410>  // b.none
   15c58:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15c5c:	ldr	x0, [x0, #4024]
   15c60:	ldr	w0, [x0]
   15c64:	and	w0, w0, #0x1000000
   15c68:	cmp	w0, #0x0
   15c6c:	b.ne	15c90 <scols_get_library_version@@SMARTCOLS_2.25+0x2410>  // b.any
   15c70:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15c74:	ldr	x0, [x0, #4016]
   15c78:	ldr	x3, [x0]
   15c7c:	ldr	x2, [sp, #56]
   15c80:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15c84:	add	x1, x0, #0x2c8
   15c88:	mov	x0, x3
   15c8c:	bl	8380 <fprintf@plt>
   15c90:	add	x0, sp, #0x110
   15c94:	str	x0, [sp, #64]
   15c98:	add	x0, sp, #0x110
   15c9c:	str	x0, [sp, #72]
   15ca0:	add	x0, sp, #0xe0
   15ca4:	str	x0, [sp, #80]
   15ca8:	mov	w0, #0xffffffd0            	// #-48
   15cac:	str	w0, [sp, #88]
   15cb0:	mov	w0, #0xffffff80            	// #-128
   15cb4:	str	w0, [sp, #92]
   15cb8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15cbc:	ldr	x0, [x0, #4016]
   15cc0:	ldr	x4, [x0]
   15cc4:	add	x2, sp, #0x10
   15cc8:	add	x3, sp, #0x40
   15ccc:	ldp	x0, x1, [x3]
   15cd0:	stp	x0, x1, [x2]
   15cd4:	ldp	x0, x1, [x3, #16]
   15cd8:	stp	x0, x1, [x2, #16]
   15cdc:	add	x0, sp, #0x10
   15ce0:	mov	x2, x0
   15ce4:	ldr	x1, [sp, #48]
   15ce8:	mov	x0, x4
   15cec:	bl	8210 <vfprintf@plt>
   15cf0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15cf4:	ldr	x0, [x0, #4016]
   15cf8:	ldr	x0, [x0]
   15cfc:	mov	x1, x0
   15d00:	mov	w0, #0xa                   	// #10
   15d04:	bl	7720 <fputc@plt>
   15d08:	nop
   15d0c:	ldp	x29, x30, [sp], #272
   15d10:	ret
   15d14:	stp	x29, x30, [sp, #-32]!
   15d18:	mov	x29, sp
   15d1c:	str	x0, [sp, #24]
   15d20:	ldr	x0, [sp, #24]
   15d24:	cmp	x0, #0x0
   15d28:	b.eq	15d3c <scols_get_library_version@@SMARTCOLS_2.25+0x24bc>  // b.none
   15d2c:	ldr	x0, [sp, #24]
   15d30:	ldr	x0, [x0, #128]
   15d34:	cmp	x0, #0x0
   15d38:	b.ne	15d44 <scols_get_library_version@@SMARTCOLS_2.25+0x24c4>  // b.any
   15d3c:	mov	w0, #0x0                   	// #0
   15d40:	b	15d64 <scols_get_library_version@@SMARTCOLS_2.25+0x24e4>
   15d44:	ldr	x0, [sp, #24]
   15d48:	add	x2, x0, #0x60
   15d4c:	ldr	x0, [sp, #24]
   15d50:	ldr	x0, [x0, #128]
   15d54:	add	x0, x0, #0x10
   15d58:	mov	x1, x0
   15d5c:	mov	x0, x2
   15d60:	bl	15b5c <scols_get_library_version@@SMARTCOLS_2.25+0x22dc>
   15d64:	ldp	x29, x30, [sp], #32
   15d68:	ret
   15d6c:	stp	x29, x30, [sp, #-32]!
   15d70:	mov	x29, sp
   15d74:	str	x0, [sp, #24]
   15d78:	ldr	x0, [sp, #24]
   15d7c:	cmp	x0, #0x0
   15d80:	b.eq	15d94 <scols_get_library_version@@SMARTCOLS_2.25+0x2514>  // b.none
   15d84:	ldr	x0, [sp, #24]
   15d88:	ldr	x0, [x0, #128]
   15d8c:	cmp	x0, #0x0
   15d90:	b.ne	15d9c <scols_get_library_version@@SMARTCOLS_2.25+0x251c>  // b.any
   15d94:	mov	w0, #0x0                   	// #0
   15d98:	b	15dbc <scols_get_library_version@@SMARTCOLS_2.25+0x253c>
   15d9c:	ldr	x0, [sp, #24]
   15da0:	add	x2, x0, #0x60
   15da4:	ldr	x0, [sp, #24]
   15da8:	ldr	x0, [x0, #128]
   15dac:	add	x0, x0, #0x10
   15db0:	mov	x1, x0
   15db4:	mov	x0, x2
   15db8:	bl	15b88 <scols_get_library_version@@SMARTCOLS_2.25+0x2308>
   15dbc:	ldp	x29, x30, [sp], #32
   15dc0:	ret
   15dc4:	sub	sp, sp, #0x10
   15dc8:	str	x0, [sp, #8]
   15dcc:	ldr	x0, [sp, #8]
   15dd0:	cmp	x0, #0x0
   15dd4:	b.eq	15df0 <scols_get_library_version@@SMARTCOLS_2.25+0x2570>  // b.none
   15dd8:	ldr	x0, [sp, #8]
   15ddc:	ldr	x0, [x0, #128]
   15de0:	cmp	x0, #0x0
   15de4:	b.eq	15df0 <scols_get_library_version@@SMARTCOLS_2.25+0x2570>  // b.none
   15de8:	mov	w0, #0x1                   	// #1
   15dec:	b	15df4 <scols_get_library_version@@SMARTCOLS_2.25+0x2574>
   15df0:	mov	w0, #0x0                   	// #0
   15df4:	add	sp, sp, #0x10
   15df8:	ret
   15dfc:	stp	x29, x30, [sp, #-32]!
   15e00:	mov	x29, sp
   15e04:	str	x0, [sp, #24]
   15e08:	ldr	x0, [sp, #24]
   15e0c:	cmp	x0, #0x0
   15e10:	b.eq	15e24 <scols_get_library_version@@SMARTCOLS_2.25+0x25a4>  // b.none
   15e14:	ldr	x0, [sp, #24]
   15e18:	ldr	x0, [x0, #120]
   15e1c:	cmp	x0, #0x0
   15e20:	b.ne	15e2c <scols_get_library_version@@SMARTCOLS_2.25+0x25ac>  // b.any
   15e24:	mov	w0, #0x0                   	// #0
   15e28:	b	15e4c <scols_get_library_version@@SMARTCOLS_2.25+0x25cc>
   15e2c:	ldr	x0, [sp, #24]
   15e30:	add	x2, x0, #0x50
   15e34:	ldr	x0, [sp, #24]
   15e38:	ldr	x0, [x0, #120]
   15e3c:	add	x0, x0, #0x20
   15e40:	mov	x1, x0
   15e44:	mov	x0, x2
   15e48:	bl	15b5c <scols_get_library_version@@SMARTCOLS_2.25+0x22dc>
   15e4c:	ldp	x29, x30, [sp], #32
   15e50:	ret
   15e54:	sub	sp, sp, #0x10
   15e58:	str	x0, [sp, #8]
   15e5c:	ldr	x0, [sp, #8]
   15e60:	cmp	x0, #0x0
   15e64:	b.eq	15e80 <scols_get_library_version@@SMARTCOLS_2.25+0x2600>  // b.none
   15e68:	ldr	x0, [sp, #8]
   15e6c:	ldr	x0, [x0, #120]
   15e70:	cmp	x0, #0x0
   15e74:	b.eq	15e80 <scols_get_library_version@@SMARTCOLS_2.25+0x2600>  // b.none
   15e78:	mov	w0, #0x1                   	// #1
   15e7c:	b	15e84 <scols_get_library_version@@SMARTCOLS_2.25+0x2604>
   15e80:	mov	w0, #0x0                   	// #0
   15e84:	add	sp, sp, #0x10
   15e88:	ret
   15e8c:	sub	sp, sp, #0x10
   15e90:	str	x0, [sp, #8]
   15e94:	ldr	x0, [sp, #8]
   15e98:	cmp	x0, #0x0
   15e9c:	b.eq	15eb4 <scols_get_library_version@@SMARTCOLS_2.25+0x2634>  // b.none
   15ea0:	ldr	x0, [sp, #8]
   15ea4:	ldr	w0, [x0]
   15ea8:	add	w1, w0, #0x1
   15eac:	ldr	x0, [sp, #8]
   15eb0:	str	w1, [x0]
   15eb4:	nop
   15eb8:	add	sp, sp, #0x10
   15ebc:	ret
   15ec0:	stp	x29, x30, [sp, #-64]!
   15ec4:	mov	x29, sp
   15ec8:	str	x19, [sp, #16]
   15ecc:	str	x0, [sp, #40]
   15ed0:	ldr	x0, [sp, #40]
   15ed4:	cmp	x0, #0x0
   15ed8:	b.eq	15f98 <scols_get_library_version@@SMARTCOLS_2.25+0x2718>  // b.none
   15edc:	b	15f80 <scols_get_library_version@@SMARTCOLS_2.25+0x2700>
   15ee0:	ldr	x0, [sp, #40]
   15ee4:	ldr	x0, [x0, #32]
   15ee8:	str	x0, [sp, #56]
   15eec:	ldr	x0, [sp, #56]
   15ef0:	sub	x0, x0, #0x50
   15ef4:	str	x0, [sp, #48]
   15ef8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15efc:	ldr	x0, [x0, #4024]
   15f00:	ldr	w0, [x0]
   15f04:	and	w0, w0, #0x80
   15f08:	cmp	w0, #0x0
   15f0c:	b.eq	15f58 <scols_get_library_version@@SMARTCOLS_2.25+0x26d8>  // b.none
   15f10:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15f14:	ldr	x0, [x0, #4016]
   15f18:	ldr	x19, [x0]
   15f1c:	bl	7870 <getpid@plt>
   15f20:	mov	w1, w0
   15f24:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15f28:	add	x4, x0, #0x2d0
   15f2c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15f30:	add	x3, x0, #0x2d8
   15f34:	mov	w2, w1
   15f38:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15f3c:	add	x1, x0, #0x2e8
   15f40:	mov	x0, x19
   15f44:	bl	8380 <fprintf@plt>
   15f48:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   15f4c:	add	x1, x0, #0x2f8
   15f50:	ldr	x0, [sp, #40]
   15f54:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   15f58:	ldr	x0, [sp, #48]
   15f5c:	add	x0, x0, #0x50
   15f60:	bl	15ae8 <scols_get_library_version@@SMARTCOLS_2.25+0x2268>
   15f64:	ldr	x0, [sp, #48]
   15f68:	ldr	x0, [x0, #120]
   15f6c:	bl	15e8c <scols_get_library_version@@SMARTCOLS_2.25+0x260c>
   15f70:	ldr	x0, [sp, #48]
   15f74:	str	xzr, [x0, #120]
   15f78:	ldr	x0, [sp, #48]
   15f7c:	bl	7ae0 <scols_unref_line@plt>
   15f80:	ldr	x0, [sp, #40]
   15f84:	add	x0, x0, #0x20
   15f88:	bl	15b34 <scols_get_library_version@@SMARTCOLS_2.25+0x22b4>
   15f8c:	cmp	w0, #0x0
   15f90:	b.eq	15ee0 <scols_get_library_version@@SMARTCOLS_2.25+0x2660>  // b.none
   15f94:	b	15f9c <scols_get_library_version@@SMARTCOLS_2.25+0x271c>
   15f98:	nop
   15f9c:	ldr	x19, [sp, #16]
   15fa0:	ldp	x29, x30, [sp], #64
   15fa4:	ret
   15fa8:	stp	x29, x30, [sp, #-64]!
   15fac:	mov	x29, sp
   15fb0:	str	x19, [sp, #16]
   15fb4:	str	x0, [sp, #40]
   15fb8:	ldr	x0, [sp, #40]
   15fbc:	cmp	x0, #0x0
   15fc0:	b.eq	16098 <scols_get_library_version@@SMARTCOLS_2.25+0x2818>  // b.none
   15fc4:	b	16080 <scols_get_library_version@@SMARTCOLS_2.25+0x2800>
   15fc8:	ldr	x0, [sp, #40]
   15fcc:	ldr	x0, [x0, #16]
   15fd0:	str	x0, [sp, #56]
   15fd4:	ldr	x0, [sp, #56]
   15fd8:	sub	x0, x0, #0x60
   15fdc:	str	x0, [sp, #48]
   15fe0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15fe4:	ldr	x0, [x0, #4024]
   15fe8:	ldr	w0, [x0]
   15fec:	and	w0, w0, #0x80
   15ff0:	cmp	w0, #0x0
   15ff4:	b.eq	16044 <scols_get_library_version@@SMARTCOLS_2.25+0x27c4>  // b.none
   15ff8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   15ffc:	ldr	x0, [x0, #4016]
   16000:	ldr	x19, [x0]
   16004:	bl	7870 <getpid@plt>
   16008:	mov	w1, w0
   1600c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16010:	add	x4, x0, #0x2d0
   16014:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16018:	add	x3, x0, #0x2d8
   1601c:	mov	w2, w1
   16020:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16024:	add	x1, x0, #0x2e8
   16028:	mov	x0, x19
   1602c:	bl	8380 <fprintf@plt>
   16030:	ldr	x2, [sp, #48]
   16034:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16038:	add	x1, x0, #0x308
   1603c:	ldr	x0, [sp, #40]
   16040:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16044:	ldr	x0, [sp, #48]
   16048:	add	x0, x0, #0x60
   1604c:	bl	15ae8 <scols_get_library_version@@SMARTCOLS_2.25+0x2268>
   16050:	ldr	x0, [sp, #48]
   16054:	ldr	x0, [x0, #128]
   16058:	bl	160a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2828>
   1605c:	ldr	x0, [sp, #48]
   16060:	ldr	x0, [x0, #128]
   16064:	ldr	x1, [x0, #8]
   16068:	add	x1, x1, #0x1
   1606c:	str	x1, [x0, #8]
   16070:	ldr	x0, [sp, #48]
   16074:	str	xzr, [x0, #128]
   16078:	ldr	x0, [sp, #48]
   1607c:	bl	7ae0 <scols_unref_line@plt>
   16080:	ldr	x0, [sp, #40]
   16084:	add	x0, x0, #0x10
   16088:	bl	15b34 <scols_get_library_version@@SMARTCOLS_2.25+0x22b4>
   1608c:	cmp	w0, #0x0
   16090:	b.eq	15fc8 <scols_get_library_version@@SMARTCOLS_2.25+0x2748>  // b.none
   16094:	b	1609c <scols_get_library_version@@SMARTCOLS_2.25+0x281c>
   16098:	nop
   1609c:	ldr	x19, [sp, #16]
   160a0:	ldp	x29, x30, [sp], #64
   160a4:	ret
   160a8:	stp	x29, x30, [sp, #-48]!
   160ac:	mov	x29, sp
   160b0:	str	x19, [sp, #16]
   160b4:	str	x0, [sp, #40]
   160b8:	ldr	x0, [sp, #40]
   160bc:	cmp	x0, #0x0
   160c0:	b.eq	16168 <scols_get_library_version@@SMARTCOLS_2.25+0x28e8>  // b.none
   160c4:	ldr	x0, [sp, #40]
   160c8:	ldr	w0, [x0]
   160cc:	sub	w1, w0, #0x1
   160d0:	ldr	x0, [sp, #40]
   160d4:	str	w1, [x0]
   160d8:	ldr	x0, [sp, #40]
   160dc:	ldr	w0, [x0]
   160e0:	cmp	w0, #0x0
   160e4:	b.gt	16168 <scols_get_library_version@@SMARTCOLS_2.25+0x28e8>
   160e8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   160ec:	ldr	x0, [x0, #4024]
   160f0:	ldr	w0, [x0]
   160f4:	and	w0, w0, #0x80
   160f8:	cmp	w0, #0x0
   160fc:	b.eq	16148 <scols_get_library_version@@SMARTCOLS_2.25+0x28c8>  // b.none
   16100:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16104:	ldr	x0, [x0, #4016]
   16108:	ldr	x19, [x0]
   1610c:	bl	7870 <getpid@plt>
   16110:	mov	w1, w0
   16114:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16118:	add	x4, x0, #0x2d0
   1611c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16120:	add	x3, x0, #0x2d8
   16124:	mov	w2, w1
   16128:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1612c:	add	x1, x0, #0x2e8
   16130:	mov	x0, x19
   16134:	bl	8380 <fprintf@plt>
   16138:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1613c:	add	x1, x0, #0x320
   16140:	ldr	x0, [sp, #40]
   16144:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16148:	ldr	x0, [sp, #40]
   1614c:	bl	15ec0 <scols_get_library_version@@SMARTCOLS_2.25+0x2640>
   16150:	ldr	x0, [sp, #40]
   16154:	add	x0, x0, #0x30
   16158:	bl	15ab4 <scols_get_library_version@@SMARTCOLS_2.25+0x2234>
   1615c:	ldr	x0, [sp, #40]
   16160:	bl	7dc0 <free@plt>
   16164:	nop
   16168:	ldr	x19, [sp, #16]
   1616c:	ldp	x29, x30, [sp], #48
   16170:	ret
   16174:	stp	x29, x30, [sp, #-80]!
   16178:	mov	x29, sp
   1617c:	stp	x19, x20, [sp, #16]
   16180:	str	x0, [sp, #40]
   16184:	ldr	x0, [sp, #40]
   16188:	ldr	x0, [x0, #128]
   1618c:	cmp	x0, #0x0
   16190:	b.eq	16264 <scols_get_library_version@@SMARTCOLS_2.25+0x29e4>  // b.none
   16194:	ldr	x0, [sp, #40]
   16198:	add	x1, x0, #0x60
   1619c:	ldr	x0, [sp, #40]
   161a0:	str	x1, [x0, #96]
   161a4:	ldr	x0, [sp, #40]
   161a8:	add	x1, x0, #0x60
   161ac:	ldr	x0, [sp, #40]
   161b0:	str	x1, [x0, #104]
   161b4:	ldr	x0, [sp, #40]
   161b8:	add	x2, x0, #0x60
   161bc:	ldr	x0, [sp, #40]
   161c0:	ldr	x0, [x0, #128]
   161c4:	add	x0, x0, #0x10
   161c8:	mov	x1, x0
   161cc:	mov	x0, x2
   161d0:	bl	15a50 <scols_get_library_version@@SMARTCOLS_2.25+0x21d0>
   161d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   161d8:	ldr	x0, [x0, #4024]
   161dc:	ldr	w0, [x0]
   161e0:	and	w0, w0, #0x80
   161e4:	cmp	w0, #0x0
   161e8:	b.eq	16264 <scols_get_library_version@@SMARTCOLS_2.25+0x29e4>  // b.none
   161ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   161f0:	ldr	x0, [x0, #4016]
   161f4:	ldr	x19, [x0]
   161f8:	bl	7870 <getpid@plt>
   161fc:	mov	w1, w0
   16200:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16204:	add	x4, x0, #0x2d0
   16208:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1620c:	add	x3, x0, #0x2d8
   16210:	mov	w2, w1
   16214:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16218:	add	x1, x0, #0x2e8
   1621c:	mov	x0, x19
   16220:	bl	8380 <fprintf@plt>
   16224:	ldr	x0, [sp, #40]
   16228:	ldr	x19, [x0, #128]
   1622c:	ldr	x0, [sp, #40]
   16230:	ldr	x0, [x0, #128]
   16234:	ldr	x20, [x0, #8]
   16238:	ldr	x0, [sp, #40]
   1623c:	ldr	x0, [x0, #128]
   16240:	add	x0, x0, #0x10
   16244:	bl	15bb4 <scols_get_library_version@@SMARTCOLS_2.25+0x2334>
   16248:	mov	x4, x0
   1624c:	mov	x3, x20
   16250:	ldr	x2, [sp, #40]
   16254:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16258:	add	x1, x0, #0x328
   1625c:	mov	x0, x19
   16260:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16264:	add	x0, sp, #0x38
   16268:	mov	w1, #0x0                   	// #0
   1626c:	bl	75f0 <scols_reset_iter@plt>
   16270:	b	1627c <scols_get_library_version@@SMARTCOLS_2.25+0x29fc>
   16274:	ldr	x0, [sp, #48]
   16278:	bl	16174 <scols_get_library_version@@SMARTCOLS_2.25+0x28f4>
   1627c:	add	x1, sp, #0x30
   16280:	add	x0, sp, #0x38
   16284:	mov	x2, x1
   16288:	mov	x1, x0
   1628c:	ldr	x0, [sp, #40]
   16290:	bl	83d0 <scols_line_next_child@plt>
   16294:	cmp	w0, #0x0
   16298:	b.eq	16274 <scols_get_library_version@@SMARTCOLS_2.25+0x29f4>  // b.none
   1629c:	ldr	x0, [sp, #40]
   162a0:	ldr	x0, [x0, #128]
   162a4:	cmp	x0, #0x0
   162a8:	b.eq	16380 <scols_get_library_version@@SMARTCOLS_2.25+0x2b00>  // b.none
   162ac:	ldr	x0, [sp, #40]
   162b0:	bl	15d14 <scols_get_library_version@@SMARTCOLS_2.25+0x2494>
   162b4:	cmp	w0, #0x0
   162b8:	b.eq	16380 <scols_get_library_version@@SMARTCOLS_2.25+0x2b00>  // b.none
   162bc:	ldr	x0, [sp, #40]
   162c0:	ldr	x0, [x0, #128]
   162c4:	ldr	x19, [x0, #8]
   162c8:	ldr	x0, [sp, #40]
   162cc:	ldr	x0, [x0, #128]
   162d0:	add	x0, x0, #0x10
   162d4:	bl	15bb4 <scols_get_library_version@@SMARTCOLS_2.25+0x2334>
   162d8:	cmp	x19, x0
   162dc:	b.ne	16380 <scols_get_library_version@@SMARTCOLS_2.25+0x2b00>  // b.any
   162e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   162e4:	ldr	x0, [x0, #4024]
   162e8:	ldr	w0, [x0]
   162ec:	and	w0, w0, #0x80
   162f0:	cmp	w0, #0x0
   162f4:	b.eq	16348 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac8>  // b.none
   162f8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   162fc:	ldr	x0, [x0, #4016]
   16300:	ldr	x19, [x0]
   16304:	bl	7870 <getpid@plt>
   16308:	mov	w1, w0
   1630c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16310:	add	x4, x0, #0x2d0
   16314:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16318:	add	x3, x0, #0x2d8
   1631c:	mov	w2, w1
   16320:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16324:	add	x1, x0, #0x2e8
   16328:	mov	x0, x19
   1632c:	bl	8380 <fprintf@plt>
   16330:	ldr	x0, [sp, #40]
   16334:	ldr	x2, [x0, #128]
   16338:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1633c:	add	x1, x0, #0x348
   16340:	mov	x0, x2
   16344:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16348:	add	x0, sp, #0x38
   1634c:	mov	w1, #0x0                   	// #0
   16350:	bl	75f0 <scols_reset_iter@plt>
   16354:	b	16360 <scols_get_library_version@@SMARTCOLS_2.25+0x2ae0>
   16358:	ldr	x0, [sp, #48]
   1635c:	bl	16174 <scols_get_library_version@@SMARTCOLS_2.25+0x28f4>
   16360:	add	x1, sp, #0x30
   16364:	add	x0, sp, #0x38
   16368:	mov	x2, x1
   1636c:	mov	x1, x0
   16370:	ldr	x0, [sp, #40]
   16374:	bl	ab1c <scols_line_next_child@@SMARTCOLS_2.25+0x110>
   16378:	cmp	w0, #0x0
   1637c:	b.eq	16358 <scols_get_library_version@@SMARTCOLS_2.25+0x2ad8>  // b.none
   16380:	nop
   16384:	ldp	x19, x20, [sp, #16]
   16388:	ldp	x29, x30, [sp], #80
   1638c:	ret
   16390:	stp	x29, x30, [sp, #-96]!
   16394:	mov	x29, sp
   16398:	str	x0, [sp, #24]
   1639c:	add	x0, sp, #0x38
   163a0:	mov	w1, #0x0                   	// #0
   163a4:	bl	75f0 <scols_reset_iter@plt>
   163a8:	b	163e4 <scols_get_library_version@@SMARTCOLS_2.25+0x2b64>
   163ac:	ldr	x0, [sp, #40]
   163b0:	ldr	x0, [x0, #16]
   163b4:	str	x0, [sp, #88]
   163b8:	ldr	x0, [sp, #88]
   163bc:	sub	x0, x0, #0x60
   163c0:	str	x0, [sp, #80]
   163c4:	ldr	x0, [sp, #80]
   163c8:	add	x0, x0, #0x60
   163cc:	bl	15ae8 <scols_get_library_version@@SMARTCOLS_2.25+0x2268>
   163d0:	ldr	x0, [sp, #40]
   163d4:	add	x0, x0, #0x10
   163d8:	bl	15b34 <scols_get_library_version@@SMARTCOLS_2.25+0x22b4>
   163dc:	cmp	w0, #0x0
   163e0:	b.eq	163ac <scols_get_library_version@@SMARTCOLS_2.25+0x2b2c>  // b.none
   163e4:	add	x1, sp, #0x28
   163e8:	add	x0, sp, #0x38
   163ec:	mov	x2, x1
   163f0:	mov	x1, x0
   163f4:	ldr	x0, [sp, #24]
   163f8:	bl	bd48 <scols_unref_table@@SMARTCOLS_2.25+0x174>
   163fc:	cmp	w0, #0x0
   16400:	b.eq	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2b50>  // b.none
   16404:	add	x0, sp, #0x38
   16408:	mov	w1, #0x0                   	// #0
   1640c:	bl	75f0 <scols_reset_iter@plt>
   16410:	b	16440 <scols_get_library_version@@SMARTCOLS_2.25+0x2bc0>
   16414:	ldr	x0, [sp, #48]
   16418:	ldr	x0, [x0, #112]
   1641c:	cmp	x0, #0x0
   16420:	b.ne	16440 <scols_get_library_version@@SMARTCOLS_2.25+0x2bc0>  // b.any
   16424:	ldr	x0, [sp, #48]
   16428:	ldr	x0, [x0, #120]
   1642c:	cmp	x0, #0x0
   16430:	b.eq	16438 <scols_get_library_version@@SMARTCOLS_2.25+0x2bb8>  // b.none
   16434:	b	16440 <scols_get_library_version@@SMARTCOLS_2.25+0x2bc0>
   16438:	ldr	x0, [sp, #48]
   1643c:	bl	16174 <scols_get_library_version@@SMARTCOLS_2.25+0x28f4>
   16440:	add	x1, sp, #0x30
   16444:	add	x0, sp, #0x38
   16448:	mov	x2, x1
   1644c:	mov	x1, x0
   16450:	ldr	x0, [sp, #24]
   16454:	bl	7fa0 <scols_table_next_line@plt>
   16458:	cmp	w0, #0x0
   1645c:	b.eq	16414 <scols_get_library_version@@SMARTCOLS_2.25+0x2b94>  // b.none
   16460:	nop
   16464:	nop
   16468:	ldp	x29, x30, [sp], #96
   1646c:	ret
   16470:	stp	x29, x30, [sp, #-32]!
   16474:	mov	x29, sp
   16478:	str	w0, [sp, #28]
   1647c:	ldr	w0, [sp, #28]
   16480:	cmp	w0, #0x0
   16484:	b.ge	164a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2c28>  // b.tcont
   16488:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1648c:	add	x3, x0, #0x6b0
   16490:	mov	w2, #0x9c                  	// #156
   16494:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16498:	add	x1, x0, #0x358
   1649c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   164a0:	add	x0, x0, #0x378
   164a4:	bl	8230 <__assert_fail@plt>
   164a8:	ldr	w0, [sp, #28]
   164ac:	cmp	w0, #0x7
   164b0:	b.ls	164d4 <scols_get_library_version@@SMARTCOLS_2.25+0x2c54>  // b.plast
   164b4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   164b8:	add	x3, x0, #0x6b0
   164bc:	mov	w2, #0x9d                  	// #157
   164c0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   164c4:	add	x1, x0, #0x358
   164c8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   164cc:	add	x0, x0, #0x388
   164d0:	bl	8230 <__assert_fail@plt>
   164d4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   164d8:	add	x0, x0, #0x818
   164dc:	ldrsw	x1, [sp, #28]
   164e0:	ldr	x0, [x0, x1, lsl #3]
   164e4:	ldp	x29, x30, [sp], #32
   164e8:	ret
   164ec:	stp	x29, x30, [sp, #-32]!
   164f0:	mov	x29, sp
   164f4:	str	x0, [sp, #24]
   164f8:	str	x1, [sp, #16]
   164fc:	ldr	x0, [sp, #24]
   16500:	ldr	w0, [x0, #64]
   16504:	cmp	w0, #0x0
   16508:	b.ne	16538 <scols_get_library_version@@SMARTCOLS_2.25+0x2cb8>  // b.any
   1650c:	ldr	x0, [sp, #16]
   16510:	ldr	x0, [x0, #128]
   16514:	ldr	x1, [sp, #24]
   16518:	cmp	x1, x0
   1651c:	b.ne	16530 <scols_get_library_version@@SMARTCOLS_2.25+0x2cb0>  // b.any
   16520:	ldr	x0, [sp, #16]
   16524:	bl	15d6c <scols_get_library_version@@SMARTCOLS_2.25+0x24ec>
   16528:	cmp	w0, #0x0
   1652c:	b.ne	16538 <scols_get_library_version@@SMARTCOLS_2.25+0x2cb8>  // b.any
   16530:	mov	w0, #0x0                   	// #0
   16534:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   16538:	ldr	x0, [sp, #16]
   1653c:	ldr	x0, [x0, #128]
   16540:	ldr	x1, [sp, #24]
   16544:	cmp	x1, x0
   16548:	b.eq	165d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2d50>  // b.none
   1654c:	ldr	x0, [sp, #16]
   16550:	ldr	x0, [x0, #120]
   16554:	ldr	x1, [sp, #24]
   16558:	cmp	x1, x0
   1655c:	b.eq	165d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2d50>  // b.none
   16560:	ldr	x0, [sp, #24]
   16564:	ldr	w0, [x0, #64]
   16568:	cmp	w0, #0x1
   1656c:	b.eq	16590 <scols_get_library_version@@SMARTCOLS_2.25+0x2d10>  // b.none
   16570:	ldr	x0, [sp, #24]
   16574:	ldr	w0, [x0, #64]
   16578:	cmp	w0, #0x2
   1657c:	b.eq	16590 <scols_get_library_version@@SMARTCOLS_2.25+0x2d10>  // b.none
   16580:	ldr	x0, [sp, #24]
   16584:	ldr	w0, [x0, #64]
   16588:	cmp	w0, #0x6
   1658c:	b.ne	16598 <scols_get_library_version@@SMARTCOLS_2.25+0x2d18>  // b.any
   16590:	mov	w0, #0x6                   	// #6
   16594:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   16598:	ldr	x0, [sp, #24]
   1659c:	ldr	w0, [x0, #64]
   165a0:	cmp	w0, #0x3
   165a4:	b.eq	165c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2d48>  // b.none
   165a8:	ldr	x0, [sp, #24]
   165ac:	ldr	w0, [x0, #64]
   165b0:	cmp	w0, #0x4
   165b4:	b.eq	165c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2d48>  // b.none
   165b8:	ldr	x0, [sp, #24]
   165bc:	ldr	w0, [x0, #64]
   165c0:	cmp	w0, #0x7
   165c4:	b.ne	166ac <scols_get_library_version@@SMARTCOLS_2.25+0x2e2c>  // b.any
   165c8:	mov	w0, #0x7                   	// #7
   165cc:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   165d0:	ldr	x0, [sp, #16]
   165d4:	ldr	x0, [x0, #128]
   165d8:	ldr	x1, [sp, #24]
   165dc:	cmp	x1, x0
   165e0:	b.ne	165fc <scols_get_library_version@@SMARTCOLS_2.25+0x2d7c>  // b.any
   165e4:	ldr	x0, [sp, #16]
   165e8:	bl	15d6c <scols_get_library_version@@SMARTCOLS_2.25+0x24ec>
   165ec:	cmp	w0, #0x0
   165f0:	b.eq	165fc <scols_get_library_version@@SMARTCOLS_2.25+0x2d7c>  // b.none
   165f4:	mov	w0, #0x1                   	// #1
   165f8:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   165fc:	ldr	x0, [sp, #16]
   16600:	ldr	x0, [x0, #128]
   16604:	ldr	x1, [sp, #24]
   16608:	cmp	x1, x0
   1660c:	b.ne	16628 <scols_get_library_version@@SMARTCOLS_2.25+0x2da8>  // b.any
   16610:	ldr	x0, [sp, #16]
   16614:	bl	15d14 <scols_get_library_version@@SMARTCOLS_2.25+0x2494>
   16618:	cmp	w0, #0x0
   1661c:	b.eq	16628 <scols_get_library_version@@SMARTCOLS_2.25+0x2da8>  // b.none
   16620:	mov	w0, #0x3                   	// #3
   16624:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   16628:	ldr	x0, [sp, #16]
   1662c:	ldr	x0, [x0, #128]
   16630:	ldr	x1, [sp, #24]
   16634:	cmp	x1, x0
   16638:	b.ne	16654 <scols_get_library_version@@SMARTCOLS_2.25+0x2dd4>  // b.any
   1663c:	ldr	x0, [sp, #16]
   16640:	bl	15dc4 <scols_get_library_version@@SMARTCOLS_2.25+0x2544>
   16644:	cmp	w0, #0x0
   16648:	b.eq	16654 <scols_get_library_version@@SMARTCOLS_2.25+0x2dd4>  // b.none
   1664c:	mov	w0, #0x2                   	// #2
   16650:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   16654:	ldr	x0, [sp, #16]
   16658:	ldr	x0, [x0, #120]
   1665c:	ldr	x1, [sp, #24]
   16660:	cmp	x1, x0
   16664:	b.ne	16680 <scols_get_library_version@@SMARTCOLS_2.25+0x2e00>  // b.any
   16668:	ldr	x0, [sp, #16]
   1666c:	bl	15dfc <scols_get_library_version@@SMARTCOLS_2.25+0x257c>
   16670:	cmp	w0, #0x0
   16674:	b.eq	16680 <scols_get_library_version@@SMARTCOLS_2.25+0x2e00>  // b.none
   16678:	mov	w0, #0x5                   	// #5
   1667c:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   16680:	ldr	x0, [sp, #16]
   16684:	ldr	x0, [x0, #120]
   16688:	ldr	x1, [sp, #24]
   1668c:	cmp	x1, x0
   16690:	b.ne	166b0 <scols_get_library_version@@SMARTCOLS_2.25+0x2e30>  // b.any
   16694:	ldr	x0, [sp, #16]
   16698:	bl	15e54 <scols_get_library_version@@SMARTCOLS_2.25+0x25d4>
   1669c:	cmp	w0, #0x0
   166a0:	b.eq	166b0 <scols_get_library_version@@SMARTCOLS_2.25+0x2e30>  // b.none
   166a4:	mov	w0, #0x4                   	// #4
   166a8:	b	166b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e34>
   166ac:	nop
   166b0:	mov	w0, #0x0                   	// #0
   166b4:	ldp	x29, x30, [sp], #32
   166b8:	ret
   166bc:	stp	x29, x30, [sp, #-80]!
   166c0:	mov	x29, sp
   166c4:	str	x19, [sp, #16]
   166c8:	str	x0, [sp, #56]
   166cc:	str	w1, [sp, #52]
   166d0:	str	x2, [sp, #40]
   166d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   166d8:	ldr	x0, [x0, #4024]
   166dc:	ldr	w0, [x0]
   166e0:	and	w0, w0, #0x80
   166e4:	cmp	w0, #0x0
   166e8:	b.eq	16734 <scols_get_library_version@@SMARTCOLS_2.25+0x2eb4>  // b.none
   166ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   166f0:	ldr	x0, [x0, #4016]
   166f4:	ldr	x19, [x0]
   166f8:	bl	7870 <getpid@plt>
   166fc:	mov	w1, w0
   16700:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16704:	add	x4, x0, #0x2d0
   16708:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1670c:	add	x3, x0, #0x2d8
   16710:	mov	w2, w1
   16714:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16718:	add	x1, x0, #0x2e8
   1671c:	mov	x0, x19
   16720:	bl	8380 <fprintf@plt>
   16724:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16728:	add	x1, x0, #0x3b0
   1672c:	ldr	x0, [sp, #40]
   16730:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16734:	str	xzr, [sp, #72]
   16738:	b	16774 <scols_get_library_version@@SMARTCOLS_2.25+0x2ef4>
   1673c:	ldr	w0, [sp, #52]
   16740:	cmp	w0, #0x0
   16744:	b.eq	16750 <scols_get_library_version@@SMARTCOLS_2.25+0x2ed0>  // b.none
   16748:	ldr	x0, [sp, #40]
   1674c:	b	16754 <scols_get_library_version@@SMARTCOLS_2.25+0x2ed4>
   16750:	mov	x0, #0x0                   	// #0
   16754:	ldr	x1, [sp, #72]
   16758:	lsl	x1, x1, #3
   1675c:	ldr	x2, [sp, #56]
   16760:	add	x1, x2, x1
   16764:	str	x0, [x1]
   16768:	ldr	x0, [sp, #72]
   1676c:	add	x0, x0, #0x1
   16770:	str	x0, [sp, #72]
   16774:	ldr	x0, [sp, #72]
   16778:	cmp	x0, #0x2
   1677c:	b.ls	1673c <scols_get_library_version@@SMARTCOLS_2.25+0x2ebc>  // b.plast
   16780:	ldr	x0, [sp, #40]
   16784:	ldr	w1, [sp, #52]
   16788:	str	w1, [x0, #64]
   1678c:	nop
   16790:	ldr	x19, [sp, #16]
   16794:	ldp	x29, x30, [sp], #80
   16798:	ret
   1679c:	stp	x29, x30, [sp, #-96]!
   167a0:	mov	x29, sp
   167a4:	str	x19, [sp, #16]
   167a8:	str	x0, [sp, #40]
   167ac:	str	w1, [sp, #36]
   167b0:	str	w2, [sp, #32]
   167b4:	str	xzr, [sp, #80]
   167b8:	str	xzr, [sp, #72]
   167bc:	ldr	w1, [sp, #36]
   167c0:	mov	w0, w1
   167c4:	lsl	w0, w0, #1
   167c8:	add	w0, w0, w1
   167cc:	sxtw	x0, w0
   167d0:	str	x0, [sp, #64]
   167d4:	ldr	x0, [sp, #40]
   167d8:	ldr	x0, [x0, #152]
   167dc:	cmp	x0, #0x0
   167e0:	b.ne	167e8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f68>  // b.any
   167e4:	str	wzr, [sp, #32]
   167e8:	ldr	w0, [sp, #32]
   167ec:	cmp	w0, #0x0
   167f0:	b.eq	1687c <scols_get_library_version@@SMARTCOLS_2.25+0x2ffc>  // b.none
   167f4:	ldr	x0, [sp, #40]
   167f8:	ldr	x0, [x0, #152]
   167fc:	sub	x0, x0, #0x1
   16800:	str	x0, [sp, #88]
   16804:	ldr	x0, [sp, #40]
   16808:	ldr	x1, [x0, #144]
   1680c:	ldr	x0, [sp, #88]
   16810:	lsl	x0, x0, #3
   16814:	add	x0, x1, x0
   16818:	ldr	x0, [x0]
   1681c:	cmp	x0, #0x0
   16820:	b.ne	1684c <scols_get_library_version@@SMARTCOLS_2.25+0x2fcc>  // b.any
   16824:	ldr	x0, [sp, #40]
   16828:	ldr	x1, [x0, #144]
   1682c:	ldr	x0, [sp, #88]
   16830:	lsl	x0, x0, #3
   16834:	add	x0, x1, x0
   16838:	str	x0, [sp, #72]
   1683c:	ldr	x0, [sp, #80]
   16840:	add	x0, x0, #0x1
   16844:	str	x0, [sp, #80]
   16848:	b	16850 <scols_get_library_version@@SMARTCOLS_2.25+0x2fd0>
   1684c:	str	xzr, [sp, #80]
   16850:	ldr	x1, [sp, #80]
   16854:	ldr	x0, [sp, #64]
   16858:	cmp	x1, x0
   1685c:	b.eq	16ae8 <scols_get_library_version@@SMARTCOLS_2.25+0x3268>  // b.none
   16860:	ldr	x0, [sp, #88]
   16864:	cmp	x0, #0x0
   16868:	b.eq	16910 <scols_get_library_version@@SMARTCOLS_2.25+0x3090>  // b.none
   1686c:	ldr	x0, [sp, #88]
   16870:	sub	x0, x0, #0x1
   16874:	str	x0, [sp, #88]
   16878:	b	16804 <scols_get_library_version@@SMARTCOLS_2.25+0x2f84>
   1687c:	str	xzr, [sp, #88]
   16880:	b	168f8 <scols_get_library_version@@SMARTCOLS_2.25+0x3078>
   16884:	ldr	x0, [sp, #40]
   16888:	ldr	x1, [x0, #144]
   1688c:	ldr	x0, [sp, #88]
   16890:	lsl	x0, x0, #3
   16894:	add	x0, x1, x0
   16898:	ldr	x0, [x0]
   1689c:	cmp	x0, #0x0
   168a0:	b.ne	168d8 <scols_get_library_version@@SMARTCOLS_2.25+0x3058>  // b.any
   168a4:	ldr	x0, [sp, #80]
   168a8:	cmp	x0, #0x0
   168ac:	b.ne	168c8 <scols_get_library_version@@SMARTCOLS_2.25+0x3048>  // b.any
   168b0:	ldr	x0, [sp, #40]
   168b4:	ldr	x1, [x0, #144]
   168b8:	ldr	x0, [sp, #88]
   168bc:	lsl	x0, x0, #3
   168c0:	add	x0, x1, x0
   168c4:	str	x0, [sp, #72]
   168c8:	ldr	x0, [sp, #80]
   168cc:	add	x0, x0, #0x1
   168d0:	str	x0, [sp, #80]
   168d4:	b	168dc <scols_get_library_version@@SMARTCOLS_2.25+0x305c>
   168d8:	str	xzr, [sp, #80]
   168dc:	ldr	x1, [sp, #80]
   168e0:	ldr	x0, [sp, #64]
   168e4:	cmp	x1, x0
   168e8:	b.eq	16af0 <scols_get_library_version@@SMARTCOLS_2.25+0x3270>  // b.none
   168ec:	ldr	x0, [sp, #88]
   168f0:	add	x0, x0, #0x1
   168f4:	str	x0, [sp, #88]
   168f8:	ldr	x0, [sp, #40]
   168fc:	ldr	x0, [x0, #152]
   16900:	ldr	x1, [sp, #88]
   16904:	cmp	x1, x0
   16908:	b.cc	16884 <scols_get_library_version@@SMARTCOLS_2.25+0x3004>  // b.lo, b.ul, b.last
   1690c:	b	16914 <scols_get_library_version@@SMARTCOLS_2.25+0x3094>
   16910:	nop
   16914:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16918:	ldr	x0, [x0, #4024]
   1691c:	ldr	w0, [x0]
   16920:	and	w0, w0, #0x10
   16924:	cmp	w0, #0x0
   16928:	b.eq	16994 <scols_get_library_version@@SMARTCOLS_2.25+0x3114>  // b.none
   1692c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16930:	ldr	x0, [x0, #4016]
   16934:	ldr	x19, [x0]
   16938:	bl	7870 <getpid@plt>
   1693c:	mov	w1, w0
   16940:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16944:	add	x4, x0, #0x3d0
   16948:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1694c:	add	x3, x0, #0x2d8
   16950:	mov	w2, w1
   16954:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16958:	add	x1, x0, #0x2e8
   1695c:	mov	x0, x19
   16960:	bl	8380 <fprintf@plt>
   16964:	ldr	x0, [sp, #40]
   16968:	ldr	x2, [x0, #152]
   1696c:	ldr	x0, [sp, #40]
   16970:	ldr	x1, [x0, #152]
   16974:	ldr	x0, [sp, #64]
   16978:	add	x0, x1, x0
   1697c:	ldr	w4, [sp, #36]
   16980:	mov	x3, x0
   16984:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16988:	add	x1, x0, #0x3d8
   1698c:	ldr	x0, [sp, #40]
   16990:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16994:	ldr	x0, [sp, #40]
   16998:	ldr	x2, [x0, #144]
   1699c:	ldr	x0, [sp, #40]
   169a0:	ldr	x1, [x0, #152]
   169a4:	ldr	x0, [sp, #64]
   169a8:	add	x0, x1, x0
   169ac:	lsl	x0, x0, #3
   169b0:	mov	x1, x0
   169b4:	mov	x0, x2
   169b8:	bl	7b40 <realloc@plt>
   169bc:	str	x0, [sp, #56]
   169c0:	ldr	x0, [sp, #56]
   169c4:	cmp	x0, #0x0
   169c8:	b.ne	169d4 <scols_get_library_version@@SMARTCOLS_2.25+0x3154>  // b.any
   169cc:	mov	x0, #0x0                   	// #0
   169d0:	b	16af8 <scols_get_library_version@@SMARTCOLS_2.25+0x3278>
   169d4:	ldr	x0, [sp, #40]
   169d8:	ldr	x1, [sp, #56]
   169dc:	str	x1, [x0, #144]
   169e0:	ldr	w0, [sp, #32]
   169e4:	cmp	w0, #0x0
   169e8:	b.eq	16a98 <scols_get_library_version@@SMARTCOLS_2.25+0x3218>  // b.none
   169ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   169f0:	ldr	x0, [x0, #4024]
   169f4:	ldr	w0, [x0]
   169f8:	and	w0, w0, #0x10
   169fc:	cmp	w0, #0x0
   16a00:	b.eq	16a4c <scols_get_library_version@@SMARTCOLS_2.25+0x31cc>  // b.none
   16a04:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16a08:	ldr	x0, [x0, #4016]
   16a0c:	ldr	x19, [x0]
   16a10:	bl	7870 <getpid@plt>
   16a14:	mov	w1, w0
   16a18:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16a1c:	add	x4, x0, #0x3d0
   16a20:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16a24:	add	x3, x0, #0x2d8
   16a28:	mov	w2, w1
   16a2c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16a30:	add	x1, x0, #0x2e8
   16a34:	mov	x0, x19
   16a38:	bl	8380 <fprintf@plt>
   16a3c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16a40:	add	x1, x0, #0x418
   16a44:	ldr	x0, [sp, #40]
   16a48:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16a4c:	ldr	x0, [sp, #40]
   16a50:	ldr	x0, [x0, #144]
   16a54:	str	x0, [sp, #48]
   16a58:	ldr	x0, [sp, #64]
   16a5c:	lsl	x0, x0, #3
   16a60:	ldr	x1, [sp, #48]
   16a64:	add	x3, x1, x0
   16a68:	ldr	x0, [sp, #40]
   16a6c:	ldr	x1, [x0, #144]
   16a70:	ldr	x0, [sp, #40]
   16a74:	ldr	x0, [x0, #152]
   16a78:	lsl	x0, x0, #3
   16a7c:	mov	x2, x0
   16a80:	mov	x0, x3
   16a84:	bl	7450 <memmove@plt>
   16a88:	ldr	x0, [sp, #40]
   16a8c:	ldr	x0, [x0, #144]
   16a90:	str	x0, [sp, #72]
   16a94:	b	16ab4 <scols_get_library_version@@SMARTCOLS_2.25+0x3234>
   16a98:	ldr	x0, [sp, #40]
   16a9c:	ldr	x1, [x0, #144]
   16aa0:	ldr	x0, [sp, #40]
   16aa4:	ldr	x0, [x0, #152]
   16aa8:	lsl	x0, x0, #3
   16aac:	add	x0, x1, x0
   16ab0:	str	x0, [sp, #72]
   16ab4:	ldr	x0, [sp, #64]
   16ab8:	lsl	x0, x0, #3
   16abc:	mov	x2, x0
   16ac0:	mov	w1, #0x0                   	// #0
   16ac4:	ldr	x0, [sp, #72]
   16ac8:	bl	7a30 <memset@plt>
   16acc:	ldr	x0, [sp, #40]
   16ad0:	ldr	x1, [x0, #152]
   16ad4:	ldr	x0, [sp, #64]
   16ad8:	add	x1, x1, x0
   16adc:	ldr	x0, [sp, #40]
   16ae0:	str	x1, [x0, #152]
   16ae4:	b	16af4 <scols_get_library_version@@SMARTCOLS_2.25+0x3274>
   16ae8:	nop
   16aec:	b	16af4 <scols_get_library_version@@SMARTCOLS_2.25+0x3274>
   16af0:	nop
   16af4:	ldr	x0, [sp, #72]
   16af8:	ldr	x19, [sp, #16]
   16afc:	ldp	x29, x30, [sp], #96
   16b00:	ret
   16b04:	sub	sp, sp, #0x20
   16b08:	str	x0, [sp, #8]
   16b0c:	str	x1, [sp]
   16b10:	str	xzr, [sp, #24]
   16b14:	b	16b60 <scols_get_library_version@@SMARTCOLS_2.25+0x32e0>
   16b18:	ldr	x0, [sp, #8]
   16b1c:	ldr	x1, [x0, #144]
   16b20:	ldr	x0, [sp, #24]
   16b24:	lsl	x0, x0, #3
   16b28:	add	x0, x1, x0
   16b2c:	ldr	x0, [x0]
   16b30:	ldr	x1, [sp]
   16b34:	cmp	x1, x0
   16b38:	b.ne	16b54 <scols_get_library_version@@SMARTCOLS_2.25+0x32d4>  // b.any
   16b3c:	ldr	x0, [sp, #8]
   16b40:	ldr	x1, [x0, #144]
   16b44:	ldr	x0, [sp, #24]
   16b48:	lsl	x0, x0, #3
   16b4c:	add	x0, x1, x0
   16b50:	b	16b78 <scols_get_library_version@@SMARTCOLS_2.25+0x32f8>
   16b54:	ldr	x0, [sp, #24]
   16b58:	add	x0, x0, #0x1
   16b5c:	str	x0, [sp, #24]
   16b60:	ldr	x0, [sp, #8]
   16b64:	ldr	x0, [x0, #152]
   16b68:	ldr	x1, [sp, #24]
   16b6c:	cmp	x1, x0
   16b70:	b.cc	16b18 <scols_get_library_version@@SMARTCOLS_2.25+0x3298>  // b.lo, b.ul, b.last
   16b74:	mov	x0, #0x0                   	// #0
   16b78:	add	sp, sp, #0x20
   16b7c:	ret
   16b80:	stp	x29, x30, [sp, #-80]!
   16b84:	mov	x29, sp
   16b88:	str	x19, [sp, #16]
   16b8c:	str	x0, [sp, #56]
   16b90:	str	x1, [sp, #48]
   16b94:	str	x2, [sp, #40]
   16b98:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16b9c:	ldr	x0, [x0, #4024]
   16ba0:	ldr	w0, [x0]
   16ba4:	and	w0, w0, #0x8
   16ba8:	cmp	w0, #0x0
   16bac:	b.eq	16c08 <scols_get_library_version@@SMARTCOLS_2.25+0x3388>  // b.none
   16bb0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16bb4:	ldr	x0, [x0, #4016]
   16bb8:	ldr	x19, [x0]
   16bbc:	bl	7870 <getpid@plt>
   16bc0:	mov	w1, w0
   16bc4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16bc8:	add	x4, x0, #0x438
   16bcc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16bd0:	add	x3, x0, #0x2d8
   16bd4:	mov	w2, w1
   16bd8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16bdc:	add	x1, x0, #0x2e8
   16be0:	mov	x0, x19
   16be4:	bl	8380 <fprintf@plt>
   16be8:	ldr	x0, [sp, #56]
   16bec:	ldr	x0, [x0, #152]
   16bf0:	mov	x3, x0
   16bf4:	ldr	x2, [sp, #40]
   16bf8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16bfc:	add	x1, x0, #0x440
   16c00:	ldr	x0, [sp, #48]
   16c04:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16c08:	ldr	x1, [sp, #48]
   16c0c:	ldr	x0, [sp, #40]
   16c10:	bl	164ec <scols_get_library_version@@SMARTCOLS_2.25+0x2c6c>
   16c14:	str	w0, [sp, #68]
   16c18:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16c1c:	ldr	x0, [x0, #4024]
   16c20:	ldr	w0, [x0]
   16c24:	and	w0, w0, #0x8
   16c28:	cmp	w0, #0x0
   16c2c:	b.eq	16c98 <scols_get_library_version@@SMARTCOLS_2.25+0x3418>  // b.none
   16c30:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16c34:	ldr	x0, [x0, #4016]
   16c38:	ldr	x19, [x0]
   16c3c:	bl	7870 <getpid@plt>
   16c40:	mov	w1, w0
   16c44:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16c48:	add	x4, x0, #0x438
   16c4c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16c50:	add	x3, x0, #0x2d8
   16c54:	mov	w2, w1
   16c58:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16c5c:	add	x1, x0, #0x2e8
   16c60:	mov	x0, x19
   16c64:	bl	8380 <fprintf@plt>
   16c68:	ldr	x0, [sp, #40]
   16c6c:	ldr	w0, [x0, #64]
   16c70:	bl	16470 <scols_get_library_version@@SMARTCOLS_2.25+0x2bf0>
   16c74:	mov	x19, x0
   16c78:	ldr	w0, [sp, #68]
   16c7c:	bl	16470 <scols_get_library_version@@SMARTCOLS_2.25+0x2bf0>
   16c80:	mov	x3, x0
   16c84:	mov	x2, x19
   16c88:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16c8c:	add	x1, x0, #0x470
   16c90:	ldr	x0, [sp, #48]
   16c94:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16c98:	ldr	w0, [sp, #68]
   16c9c:	cmp	w0, #0x1
   16ca0:	b.ne	16d28 <scols_get_library_version@@SMARTCOLS_2.25+0x34a8>  // b.any
   16ca4:	ldr	x0, [sp, #40]
   16ca8:	ldr	w0, [x0, #64]
   16cac:	cmp	w0, #0x0
   16cb0:	b.eq	16d28 <scols_get_library_version@@SMARTCOLS_2.25+0x34a8>  // b.none
   16cb4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16cb8:	ldr	x0, [x0, #4024]
   16cbc:	ldr	w0, [x0]
   16cc0:	and	w0, w0, #0x8
   16cc4:	cmp	w0, #0x0
   16cc8:	b.eq	16d24 <scols_get_library_version@@SMARTCOLS_2.25+0x34a4>  // b.none
   16ccc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16cd0:	ldr	x0, [x0, #4016]
   16cd4:	ldr	x19, [x0]
   16cd8:	bl	7870 <getpid@plt>
   16cdc:	mov	w1, w0
   16ce0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16ce4:	add	x4, x0, #0x438
   16ce8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16cec:	add	x3, x0, #0x2d8
   16cf0:	mov	w2, w1
   16cf4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16cf8:	add	x1, x0, #0x2e8
   16cfc:	mov	x0, x19
   16d00:	bl	8380 <fprintf@plt>
   16d04:	ldr	x0, [sp, #40]
   16d08:	ldr	w0, [x0, #64]
   16d0c:	bl	16470 <scols_get_library_version@@SMARTCOLS_2.25+0x2bf0>
   16d10:	mov	x2, x0
   16d14:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16d18:	add	x1, x0, #0x488
   16d1c:	ldr	x0, [sp, #48]
   16d20:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16d24:	bl	7c50 <abort@plt>
   16d28:	ldr	w0, [sp, #68]
   16d2c:	cmp	w0, #0x0
   16d30:	b.eq	16db8 <scols_get_library_version@@SMARTCOLS_2.25+0x3538>  // b.none
   16d34:	ldr	x0, [sp, #40]
   16d38:	ldr	w0, [x0, #64]
   16d3c:	cmp	w0, #0x5
   16d40:	b.ne	16db8 <scols_get_library_version@@SMARTCOLS_2.25+0x3538>  // b.any
   16d44:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16d48:	ldr	x0, [x0, #4024]
   16d4c:	ldr	w0, [x0]
   16d50:	and	w0, w0, #0x8
   16d54:	cmp	w0, #0x0
   16d58:	b.eq	16db4 <scols_get_library_version@@SMARTCOLS_2.25+0x3534>  // b.none
   16d5c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16d60:	ldr	x0, [x0, #4016]
   16d64:	ldr	x19, [x0]
   16d68:	bl	7870 <getpid@plt>
   16d6c:	mov	w1, w0
   16d70:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16d74:	add	x4, x0, #0x438
   16d78:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16d7c:	add	x3, x0, #0x2d8
   16d80:	mov	w2, w1
   16d84:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16d88:	add	x1, x0, #0x2e8
   16d8c:	mov	x0, x19
   16d90:	bl	8380 <fprintf@plt>
   16d94:	ldr	x0, [sp, #40]
   16d98:	ldr	w0, [x0, #64]
   16d9c:	bl	16470 <scols_get_library_version@@SMARTCOLS_2.25+0x2bf0>
   16da0:	mov	x2, x0
   16da4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16da8:	add	x1, x0, #0x4a8
   16dac:	ldr	x0, [sp, #48]
   16db0:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16db4:	bl	7c50 <abort@plt>
   16db8:	ldr	x0, [sp, #40]
   16dbc:	ldr	w0, [x0, #64]
   16dc0:	cmp	w0, #0x3
   16dc4:	b.ne	16e5c <scols_get_library_version@@SMARTCOLS_2.25+0x35dc>  // b.any
   16dc8:	ldr	w0, [sp, #68]
   16dcc:	cmp	w0, #0x5
   16dd0:	b.eq	16e5c <scols_get_library_version@@SMARTCOLS_2.25+0x35dc>  // b.none
   16dd4:	ldr	w0, [sp, #68]
   16dd8:	cmp	w0, #0x7
   16ddc:	b.eq	16e5c <scols_get_library_version@@SMARTCOLS_2.25+0x35dc>  // b.none
   16de0:	ldr	w0, [sp, #68]
   16de4:	cmp	w0, #0x4
   16de8:	b.eq	16e5c <scols_get_library_version@@SMARTCOLS_2.25+0x35dc>  // b.none
   16dec:	ldr	w0, [sp, #68]
   16df0:	cmp	w0, #0x0
   16df4:	b.eq	16e5c <scols_get_library_version@@SMARTCOLS_2.25+0x35dc>  // b.none
   16df8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16dfc:	ldr	x0, [x0, #4024]
   16e00:	ldr	w0, [x0]
   16e04:	and	w0, w0, #0x8
   16e08:	cmp	w0, #0x0
   16e0c:	b.eq	16e58 <scols_get_library_version@@SMARTCOLS_2.25+0x35d8>  // b.none
   16e10:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16e14:	ldr	x0, [x0, #4016]
   16e18:	ldr	x19, [x0]
   16e1c:	bl	7870 <getpid@plt>
   16e20:	mov	w1, w0
   16e24:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16e28:	add	x4, x0, #0x438
   16e2c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16e30:	add	x3, x0, #0x2d8
   16e34:	mov	w2, w1
   16e38:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16e3c:	add	x1, x0, #0x2e8
   16e40:	mov	x0, x19
   16e44:	bl	8380 <fprintf@plt>
   16e48:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16e4c:	add	x1, x0, #0x4c8
   16e50:	ldr	x0, [sp, #48]
   16e54:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16e58:	bl	7c50 <abort@plt>
   16e5c:	ldr	x0, [sp, #40]
   16e60:	ldr	w0, [x0, #64]
   16e64:	cmp	w0, #0x0
   16e68:	b.ne	16e80 <scols_get_library_version@@SMARTCOLS_2.25+0x3600>  // b.any
   16e6c:	ldr	w0, [sp, #68]
   16e70:	cmp	w0, #0x0
   16e74:	b.ne	16e80 <scols_get_library_version@@SMARTCOLS_2.25+0x3600>  // b.any
   16e78:	mov	w0, #0x0                   	// #0
   16e7c:	b	16f50 <scols_get_library_version@@SMARTCOLS_2.25+0x36d0>
   16e80:	ldr	x0, [sp, #56]
   16e84:	ldr	x0, [x0, #144]
   16e88:	cmp	x0, #0x0
   16e8c:	b.eq	16ea0 <scols_get_library_version@@SMARTCOLS_2.25+0x3620>  // b.none
   16e90:	ldr	x0, [sp, #40]
   16e94:	ldr	w0, [x0, #64]
   16e98:	cmp	w0, #0x0
   16e9c:	b.ne	16eb8 <scols_get_library_version@@SMARTCOLS_2.25+0x3638>  // b.any
   16ea0:	mov	w2, #0x1                   	// #1
   16ea4:	mov	w1, #0x1                   	// #1
   16ea8:	ldr	x0, [sp, #56]
   16eac:	bl	1679c <scols_get_library_version@@SMARTCOLS_2.25+0x2f1c>
   16eb0:	str	x0, [sp, #72]
   16eb4:	b	16ec8 <scols_get_library_version@@SMARTCOLS_2.25+0x3648>
   16eb8:	ldr	x1, [sp, #40]
   16ebc:	ldr	x0, [sp, #56]
   16ec0:	bl	16b04 <scols_get_library_version@@SMARTCOLS_2.25+0x3284>
   16ec4:	str	x0, [sp, #72]
   16ec8:	ldr	x0, [sp, #72]
   16ecc:	cmp	x0, #0x0
   16ed0:	b.ne	16f3c <scols_get_library_version@@SMARTCOLS_2.25+0x36bc>  // b.any
   16ed4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16ed8:	ldr	x0, [x0, #4024]
   16edc:	ldr	w0, [x0]
   16ee0:	and	w0, w0, #0x8
   16ee4:	cmp	w0, #0x0
   16ee8:	b.eq	16f34 <scols_get_library_version@@SMARTCOLS_2.25+0x36b4>  // b.none
   16eec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16ef0:	ldr	x0, [x0, #4016]
   16ef4:	ldr	x19, [x0]
   16ef8:	bl	7870 <getpid@plt>
   16efc:	mov	w1, w0
   16f00:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16f04:	add	x4, x0, #0x438
   16f08:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16f0c:	add	x3, x0, #0x2d8
   16f10:	mov	w2, w1
   16f14:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16f18:	add	x1, x0, #0x2e8
   16f1c:	mov	x0, x19
   16f20:	bl	8380 <fprintf@plt>
   16f24:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16f28:	add	x1, x0, #0x4e8
   16f2c:	ldr	x0, [sp, #48]
   16f30:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16f34:	mov	w0, #0xfffffff4            	// #-12
   16f38:	b	16f50 <scols_get_library_version@@SMARTCOLS_2.25+0x36d0>
   16f3c:	ldr	x2, [sp, #40]
   16f40:	ldr	w1, [sp, #68]
   16f44:	ldr	x0, [sp, #72]
   16f48:	bl	166bc <scols_get_library_version@@SMARTCOLS_2.25+0x2e3c>
   16f4c:	mov	w0, #0x0                   	// #0
   16f50:	ldr	x19, [sp, #16]
   16f54:	ldp	x29, x30, [sp], #80
   16f58:	ret
   16f5c:	stp	x29, x30, [sp, #-80]!
   16f60:	mov	x29, sp
   16f64:	str	x19, [sp, #16]
   16f68:	str	x0, [sp, #40]
   16f6c:	str	x1, [sp, #32]
   16f70:	str	wzr, [sp, #76]
   16f74:	str	xzr, [sp, #56]
   16f78:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16f7c:	ldr	x0, [x0, #4024]
   16f80:	ldr	w0, [x0]
   16f84:	and	w0, w0, #0x8
   16f88:	cmp	w0, #0x0
   16f8c:	b.eq	16fd8 <scols_get_library_version@@SMARTCOLS_2.25+0x3758>  // b.none
   16f90:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   16f94:	ldr	x0, [x0, #4016]
   16f98:	ldr	x19, [x0]
   16f9c:	bl	7870 <getpid@plt>
   16fa0:	mov	w1, w0
   16fa4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16fa8:	add	x4, x0, #0x438
   16fac:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16fb0:	add	x3, x0, #0x2d8
   16fb4:	mov	w2, w1
   16fb8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16fbc:	add	x1, x0, #0x2e8
   16fc0:	mov	x0, x19
   16fc4:	bl	8380 <fprintf@plt>
   16fc8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   16fcc:	add	x1, x0, #0x518
   16fd0:	ldr	x0, [sp, #32]
   16fd4:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   16fd8:	str	xzr, [sp, #64]
   16fdc:	b	17054 <scols_get_library_version@@SMARTCOLS_2.25+0x37d4>
   16fe0:	ldr	x0, [sp, #40]
   16fe4:	ldr	x1, [x0, #144]
   16fe8:	ldr	x0, [sp, #64]
   16fec:	lsl	x0, x0, #3
   16ff0:	add	x0, x1, x0
   16ff4:	ldr	x0, [x0]
   16ff8:	str	x0, [sp, #48]
   16ffc:	ldr	x0, [sp, #48]
   17000:	cmp	x0, #0x0
   17004:	b.eq	17044 <scols_get_library_version@@SMARTCOLS_2.25+0x37c4>  // b.none
   17008:	ldr	x1, [sp, #56]
   1700c:	ldr	x0, [sp, #48]
   17010:	cmp	x1, x0
   17014:	b.eq	17044 <scols_get_library_version@@SMARTCOLS_2.25+0x37c4>  // b.none
   17018:	ldr	x0, [sp, #48]
   1701c:	str	x0, [sp, #56]
   17020:	ldr	x2, [sp, #48]
   17024:	ldr	x1, [sp, #32]
   17028:	ldr	x0, [sp, #40]
   1702c:	bl	16b80 <scols_get_library_version@@SMARTCOLS_2.25+0x3300>
   17030:	str	w0, [sp, #76]
   17034:	ldr	w0, [sp, #76]
   17038:	cmp	w0, #0x0
   1703c:	b.ne	1706c <scols_get_library_version@@SMARTCOLS_2.25+0x37ec>  // b.any
   17040:	b	17048 <scols_get_library_version@@SMARTCOLS_2.25+0x37c8>
   17044:	nop
   17048:	ldr	x0, [sp, #64]
   1704c:	add	x0, x0, #0x1
   17050:	str	x0, [sp, #64]
   17054:	ldr	x0, [sp, #40]
   17058:	ldr	x0, [x0, #152]
   1705c:	ldr	x1, [sp, #64]
   17060:	cmp	x1, x0
   17064:	b.cc	16fe0 <scols_get_library_version@@SMARTCOLS_2.25+0x3760>  // b.lo, b.ul, b.last
   17068:	b	17070 <scols_get_library_version@@SMARTCOLS_2.25+0x37f0>
   1706c:	nop
   17070:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17074:	ldr	x0, [x0, #4024]
   17078:	ldr	w0, [x0]
   1707c:	and	w0, w0, #0x8
   17080:	cmp	w0, #0x0
   17084:	b.eq	170d4 <scols_get_library_version@@SMARTCOLS_2.25+0x3854>  // b.none
   17088:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1708c:	ldr	x0, [x0, #4016]
   17090:	ldr	x19, [x0]
   17094:	bl	7870 <getpid@plt>
   17098:	mov	w1, w0
   1709c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   170a0:	add	x4, x0, #0x438
   170a4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   170a8:	add	x3, x0, #0x2d8
   170ac:	mov	w2, w1
   170b0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   170b4:	add	x1, x0, #0x2e8
   170b8:	mov	x0, x19
   170bc:	bl	8380 <fprintf@plt>
   170c0:	ldr	w2, [sp, #76]
   170c4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   170c8:	add	x1, x0, #0x538
   170cc:	ldr	x0, [sp, #32]
   170d0:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   170d4:	ldr	w0, [sp, #76]
   170d8:	ldr	x19, [sp, #16]
   170dc:	ldp	x29, x30, [sp], #80
   170e0:	ret
   170e4:	stp	x29, x30, [sp, #-64]!
   170e8:	mov	x29, sp
   170ec:	str	x19, [sp, #16]
   170f0:	str	x0, [sp, #40]
   170f4:	str	x1, [sp, #32]
   170f8:	str	wzr, [sp, #60]
   170fc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17100:	ldr	x0, [x0, #4024]
   17104:	ldr	w0, [x0]
   17108:	and	w0, w0, #0x8
   1710c:	cmp	w0, #0x0
   17110:	b.eq	17174 <scols_get_library_version@@SMARTCOLS_2.25+0x38f4>  // b.none
   17114:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17118:	ldr	x0, [x0, #4016]
   1711c:	ldr	x19, [x0]
   17120:	bl	7870 <getpid@plt>
   17124:	mov	w1, w0
   17128:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1712c:	add	x4, x0, #0x438
   17130:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17134:	add	x3, x0, #0x2d8
   17138:	mov	w2, w1
   1713c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17140:	add	x1, x0, #0x2e8
   17144:	mov	x0, x19
   17148:	bl	8380 <fprintf@plt>
   1714c:	ldr	x0, [sp, #32]
   17150:	ldr	x1, [x0, #128]
   17154:	ldr	x0, [sp, #32]
   17158:	ldr	x0, [x0, #120]
   1715c:	mov	x3, x0
   17160:	mov	x2, x1
   17164:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17168:	add	x1, x0, #0x560
   1716c:	ldr	x0, [sp, #32]
   17170:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   17174:	ldr	x1, [sp, #32]
   17178:	ldr	x0, [sp, #40]
   1717c:	bl	16f5c <scols_get_library_version@@SMARTCOLS_2.25+0x36dc>
   17180:	str	w0, [sp, #60]
   17184:	ldr	w0, [sp, #60]
   17188:	cmp	w0, #0x0
   1718c:	b.ne	17230 <scols_get_library_version@@SMARTCOLS_2.25+0x39b0>  // b.any
   17190:	ldr	x0, [sp, #32]
   17194:	ldr	x0, [x0, #128]
   17198:	cmp	x0, #0x0
   1719c:	b.eq	17230 <scols_get_library_version@@SMARTCOLS_2.25+0x39b0>  // b.none
   171a0:	ldr	x0, [sp, #32]
   171a4:	ldr	x0, [x0, #128]
   171a8:	ldr	w0, [x0, #64]
   171ac:	cmp	w0, #0x0
   171b0:	b.ne	17230 <scols_get_library_version@@SMARTCOLS_2.25+0x39b0>  // b.any
   171b4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   171b8:	ldr	x0, [x0, #4024]
   171bc:	ldr	w0, [x0]
   171c0:	and	w0, w0, #0x8
   171c4:	cmp	w0, #0x0
   171c8:	b.eq	17214 <scols_get_library_version@@SMARTCOLS_2.25+0x3994>  // b.none
   171cc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   171d0:	ldr	x0, [x0, #4016]
   171d4:	ldr	x19, [x0]
   171d8:	bl	7870 <getpid@plt>
   171dc:	mov	w1, w0
   171e0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   171e4:	add	x4, x0, #0x438
   171e8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   171ec:	add	x3, x0, #0x2d8
   171f0:	mov	w2, w1
   171f4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   171f8:	add	x1, x0, #0x2e8
   171fc:	mov	x0, x19
   17200:	bl	8380 <fprintf@plt>
   17204:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17208:	add	x1, x0, #0x598
   1720c:	ldr	x0, [sp, #32]
   17210:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   17214:	ldr	x0, [sp, #32]
   17218:	ldr	x0, [x0, #128]
   1721c:	mov	x2, x0
   17220:	ldr	x1, [sp, #32]
   17224:	ldr	x0, [sp, #40]
   17228:	bl	16b80 <scols_get_library_version@@SMARTCOLS_2.25+0x3300>
   1722c:	str	w0, [sp, #60]
   17230:	ldr	w0, [sp, #60]
   17234:	ldr	x19, [sp, #16]
   17238:	ldp	x29, x30, [sp], #64
   1723c:	ret
   17240:	stp	x29, x30, [sp, #-80]!
   17244:	mov	x29, sp
   17248:	str	x19, [sp, #16]
   1724c:	str	x0, [sp, #40]
   17250:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17254:	ldr	x0, [x0, #4024]
   17258:	ldr	w0, [x0]
   1725c:	and	w0, w0, #0x10
   17260:	cmp	w0, #0x0
   17264:	b.eq	172b0 <scols_get_library_version@@SMARTCOLS_2.25+0x3a30>  // b.none
   17268:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1726c:	ldr	x0, [x0, #4016]
   17270:	ldr	x19, [x0]
   17274:	bl	7870 <getpid@plt>
   17278:	mov	w1, w0
   1727c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17280:	add	x4, x0, #0x3d0
   17284:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17288:	add	x3, x0, #0x2d8
   1728c:	mov	w2, w1
   17290:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17294:	add	x1, x0, #0x2e8
   17298:	mov	x0, x19
   1729c:	bl	8380 <fprintf@plt>
   172a0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   172a4:	add	x1, x0, #0x5b0
   172a8:	ldr	x0, [sp, #40]
   172ac:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   172b0:	add	x0, sp, #0x38
   172b4:	mov	w1, #0x0                   	// #0
   172b8:	bl	75f0 <scols_reset_iter@plt>
   172bc:	b	1732c <scols_get_library_version@@SMARTCOLS_2.25+0x3aac>
   172c0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   172c4:	ldr	x0, [x0, #4024]
   172c8:	ldr	w0, [x0]
   172cc:	and	w0, w0, #0x80
   172d0:	cmp	w0, #0x0
   172d4:	b.eq	17324 <scols_get_library_version@@SMARTCOLS_2.25+0x3aa4>  // b.none
   172d8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   172dc:	ldr	x0, [x0, #4016]
   172e0:	ldr	x19, [x0]
   172e4:	bl	7870 <getpid@plt>
   172e8:	mov	w1, w0
   172ec:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   172f0:	add	x4, x0, #0x2d0
   172f4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   172f8:	add	x3, x0, #0x2d8
   172fc:	mov	w2, w1
   17300:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17304:	add	x1, x0, #0x2e8
   17308:	mov	x0, x19
   1730c:	bl	8380 <fprintf@plt>
   17310:	ldr	x2, [sp, #48]
   17314:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17318:	add	x1, x0, #0x5c8
   1731c:	mov	x0, x2
   17320:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   17324:	ldr	x0, [sp, #48]
   17328:	str	wzr, [x0, #64]
   1732c:	add	x1, sp, #0x30
   17330:	add	x0, sp, #0x38
   17334:	mov	x2, x1
   17338:	mov	x1, x0
   1733c:	ldr	x0, [sp, #40]
   17340:	bl	bd48 <scols_unref_table@@SMARTCOLS_2.25+0x174>
   17344:	cmp	w0, #0x0
   17348:	b.eq	172c0 <scols_get_library_version@@SMARTCOLS_2.25+0x3a40>  // b.none
   1734c:	ldr	x0, [sp, #40]
   17350:	ldr	x0, [x0, #144]
   17354:	cmp	x0, #0x0
   17358:	b.eq	173e0 <scols_get_library_version@@SMARTCOLS_2.25+0x3b60>  // b.none
   1735c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17360:	ldr	x0, [x0, #4024]
   17364:	ldr	w0, [x0]
   17368:	and	w0, w0, #0x10
   1736c:	cmp	w0, #0x0
   17370:	b.eq	173bc <scols_get_library_version@@SMARTCOLS_2.25+0x3b3c>  // b.none
   17374:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17378:	ldr	x0, [x0, #4016]
   1737c:	ldr	x19, [x0]
   17380:	bl	7870 <getpid@plt>
   17384:	mov	w1, w0
   17388:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1738c:	add	x4, x0, #0x3d0
   17390:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17394:	add	x3, x0, #0x2d8
   17398:	mov	w2, w1
   1739c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   173a0:	add	x1, x0, #0x2e8
   173a4:	mov	x0, x19
   173a8:	bl	8380 <fprintf@plt>
   173ac:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   173b0:	add	x1, x0, #0x5d8
   173b4:	ldr	x0, [sp, #40]
   173b8:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   173bc:	ldr	x0, [sp, #40]
   173c0:	ldr	x3, [x0, #144]
   173c4:	ldr	x0, [sp, #40]
   173c8:	ldr	x0, [x0, #152]
   173cc:	lsl	x0, x0, #3
   173d0:	mov	x2, x0
   173d4:	mov	w1, #0x0                   	// #0
   173d8:	mov	x0, x3
   173dc:	bl	7a30 <memset@plt>
   173e0:	ldr	x0, [sp, #40]
   173e4:	str	xzr, [x0, #160]
   173e8:	nop
   173ec:	ldr	x19, [sp, #16]
   173f0:	ldp	x29, x30, [sp], #80
   173f4:	ret
   173f8:	stp	x29, x30, [sp, #-48]!
   173fc:	mov	x29, sp
   17400:	str	x19, [sp, #16]
   17404:	str	x0, [sp, #40]
   17408:	str	x1, [sp, #32]
   1740c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17410:	ldr	x0, [x0, #4024]
   17414:	ldr	w0, [x0]
   17418:	and	w0, w0, #0x80
   1741c:	cmp	w0, #0x0
   17420:	b.eq	17470 <scols_get_library_version@@SMARTCOLS_2.25+0x3bf0>  // b.none
   17424:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17428:	ldr	x0, [x0, #4016]
   1742c:	ldr	x19, [x0]
   17430:	bl	7870 <getpid@plt>
   17434:	mov	w1, w0
   17438:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1743c:	add	x4, x0, #0x2d0
   17440:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17444:	add	x3, x0, #0x2d8
   17448:	mov	w2, w1
   1744c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17450:	add	x1, x0, #0x2e8
   17454:	mov	x0, x19
   17458:	bl	8380 <fprintf@plt>
   1745c:	ldr	x2, [sp, #32]
   17460:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17464:	add	x1, x0, #0x5e8
   17468:	ldr	x0, [sp, #40]
   1746c:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   17470:	ldr	x0, [sp, #32]
   17474:	ldr	x1, [sp, #40]
   17478:	str	x1, [x0, #128]
   1747c:	ldr	x0, [sp, #40]
   17480:	ldr	x0, [x0, #8]
   17484:	add	x1, x0, #0x1
   17488:	ldr	x0, [sp, #40]
   1748c:	str	x1, [x0, #8]
   17490:	ldr	x0, [sp, #40]
   17494:	bl	15e8c <scols_get_library_version@@SMARTCOLS_2.25+0x260c>
   17498:	ldr	x0, [sp, #32]
   1749c:	add	x1, x0, #0x60
   174a0:	ldr	x0, [sp, #32]
   174a4:	str	x1, [x0, #96]
   174a8:	ldr	x0, [sp, #32]
   174ac:	add	x1, x0, #0x60
   174b0:	ldr	x0, [sp, #32]
   174b4:	str	x1, [x0, #104]
   174b8:	ldr	x0, [sp, #32]
   174bc:	add	x2, x0, #0x60
   174c0:	ldr	x0, [sp, #40]
   174c4:	add	x0, x0, #0x10
   174c8:	mov	x1, x0
   174cc:	mov	x0, x2
   174d0:	bl	15a50 <scols_get_library_version@@SMARTCOLS_2.25+0x21d0>
   174d4:	ldr	x0, [sp, #32]
   174d8:	bl	7e90 <scols_ref_line@plt>
   174dc:	nop
   174e0:	ldr	x19, [sp, #16]
   174e4:	ldp	x29, x30, [sp], #48
   174e8:	ret
   174ec:	sub	sp, sp, #0x20
   174f0:	str	x0, [sp, #8]
   174f4:	ldr	x0, [sp, #8]
   174f8:	ldr	x0, [x0, #152]
   174fc:	str	x0, [sp, #24]
   17500:	b	17568 <scols_get_library_version@@SMARTCOLS_2.25+0x3ce8>
   17504:	ldr	x0, [sp, #8]
   17508:	ldr	x1, [x0, #144]
   1750c:	ldr	x0, [sp, #24]
   17510:	lsl	x0, x0, #3
   17514:	sub	x0, x0, #0x8
   17518:	add	x0, x1, x0
   1751c:	ldr	x0, [x0]
   17520:	str	x0, [sp, #16]
   17524:	ldr	x0, [sp, #16]
   17528:	cmp	x0, #0x0
   1752c:	b.eq	17558 <scols_get_library_version@@SMARTCOLS_2.25+0x3cd8>  // b.none
   17530:	ldr	x0, [sp, #16]
   17534:	ldr	w0, [x0, #64]
   17538:	cmp	w0, #0x7
   1753c:	b.eq	17550 <scols_get_library_version@@SMARTCOLS_2.25+0x3cd0>  // b.none
   17540:	ldr	x0, [sp, #16]
   17544:	ldr	w0, [x0, #64]
   17548:	cmp	w0, #0x3
   1754c:	b.ne	1755c <scols_get_library_version@@SMARTCOLS_2.25+0x3cdc>  // b.any
   17550:	ldr	x0, [sp, #16]
   17554:	b	17578 <scols_get_library_version@@SMARTCOLS_2.25+0x3cf8>
   17558:	nop
   1755c:	ldr	x0, [sp, #24]
   17560:	sub	x0, x0, #0x3
   17564:	str	x0, [sp, #24]
   17568:	ldr	x0, [sp, #24]
   1756c:	cmp	x0, #0x0
   17570:	b.ne	17504 <scols_get_library_version@@SMARTCOLS_2.25+0x3c84>  // b.any
   17574:	mov	x0, #0x0                   	// #0
   17578:	add	sp, sp, #0x20
   1757c:	ret

0000000000017580 <scols_table_group_lines@@SMARTCOLS_2.34>:
   17580:	stp	x29, x30, [sp, #-80]!
   17584:	mov	x29, sp
   17588:	str	x19, [sp, #16]
   1758c:	str	x0, [sp, #56]
   17590:	str	x1, [sp, #48]
   17594:	str	x2, [sp, #40]
   17598:	str	w3, [sp, #36]
   1759c:	str	xzr, [sp, #72]
   175a0:	ldr	x0, [sp, #56]
   175a4:	cmp	x0, #0x0
   175a8:	b.eq	175b8 <scols_table_group_lines@@SMARTCOLS_2.34+0x38>  // b.none
   175ac:	ldr	x0, [sp, #40]
   175b0:	cmp	x0, #0x0
   175b4:	b.ne	17620 <scols_table_group_lines@@SMARTCOLS_2.34+0xa0>  // b.any
   175b8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   175bc:	ldr	x0, [x0, #4024]
   175c0:	ldr	w0, [x0]
   175c4:	and	w0, w0, #0x80
   175c8:	cmp	w0, #0x0
   175cc:	b.eq	17618 <scols_table_group_lines@@SMARTCOLS_2.34+0x98>  // b.none
   175d0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   175d4:	ldr	x0, [x0, #4016]
   175d8:	ldr	x19, [x0]
   175dc:	bl	7870 <getpid@plt>
   175e0:	mov	w1, w0
   175e4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   175e8:	add	x4, x0, #0x2d0
   175ec:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   175f0:	add	x3, x0, #0x2d8
   175f4:	mov	w2, w1
   175f8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   175fc:	add	x1, x0, #0x2e8
   17600:	mov	x0, x19
   17604:	bl	8380 <fprintf@plt>
   17608:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1760c:	add	x1, x0, #0x5f8
   17610:	ldr	x0, [sp, #72]
   17614:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   17618:	mov	w0, #0xffffffea            	// #-22
   1761c:	b	178b0 <scols_table_group_lines@@SMARTCOLS_2.34+0x330>
   17620:	ldr	x0, [sp, #48]
   17624:	cmp	x0, #0x0
   17628:	b.eq	17754 <scols_table_group_lines@@SMARTCOLS_2.34+0x1d4>  // b.none
   1762c:	ldr	x0, [sp, #48]
   17630:	ldr	x0, [x0, #128]
   17634:	cmp	x0, #0x0
   17638:	b.eq	176b4 <scols_table_group_lines@@SMARTCOLS_2.34+0x134>  // b.none
   1763c:	ldr	x0, [sp, #40]
   17640:	ldr	x0, [x0, #128]
   17644:	cmp	x0, #0x0
   17648:	b.ne	176b4 <scols_table_group_lines@@SMARTCOLS_2.34+0x134>  // b.any
   1764c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17650:	ldr	x0, [x0, #4024]
   17654:	ldr	w0, [x0]
   17658:	and	w0, w0, #0x80
   1765c:	cmp	w0, #0x0
   17660:	b.eq	176ac <scols_table_group_lines@@SMARTCOLS_2.34+0x12c>  // b.none
   17664:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17668:	ldr	x0, [x0, #4016]
   1766c:	ldr	x19, [x0]
   17670:	bl	7870 <getpid@plt>
   17674:	mov	w1, w0
   17678:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1767c:	add	x4, x0, #0x2d0
   17680:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17684:	add	x3, x0, #0x2d8
   17688:	mov	w2, w1
   1768c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17690:	add	x1, x0, #0x2e8
   17694:	mov	x0, x19
   17698:	bl	8380 <fprintf@plt>
   1769c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   176a0:	add	x1, x0, #0x620
   176a4:	ldr	x0, [sp, #72]
   176a8:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   176ac:	mov	w0, #0xffffffea            	// #-22
   176b0:	b	178b0 <scols_table_group_lines@@SMARTCOLS_2.34+0x330>
   176b4:	ldr	x0, [sp, #48]
   176b8:	ldr	x0, [x0, #128]
   176bc:	cmp	x0, #0x0
   176c0:	b.eq	17754 <scols_table_group_lines@@SMARTCOLS_2.34+0x1d4>  // b.none
   176c4:	ldr	x0, [sp, #40]
   176c8:	ldr	x0, [x0, #128]
   176cc:	cmp	x0, #0x0
   176d0:	b.eq	17754 <scols_table_group_lines@@SMARTCOLS_2.34+0x1d4>  // b.none
   176d4:	ldr	x0, [sp, #48]
   176d8:	ldr	x1, [x0, #128]
   176dc:	ldr	x0, [sp, #40]
   176e0:	ldr	x0, [x0, #128]
   176e4:	cmp	x1, x0
   176e8:	b.eq	17754 <scols_table_group_lines@@SMARTCOLS_2.34+0x1d4>  // b.none
   176ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   176f0:	ldr	x0, [x0, #4024]
   176f4:	ldr	w0, [x0]
   176f8:	and	w0, w0, #0x80
   176fc:	cmp	w0, #0x0
   17700:	b.eq	1774c <scols_table_group_lines@@SMARTCOLS_2.34+0x1cc>  // b.none
   17704:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17708:	ldr	x0, [x0, #4016]
   1770c:	ldr	x19, [x0]
   17710:	bl	7870 <getpid@plt>
   17714:	mov	w1, w0
   17718:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1771c:	add	x4, x0, #0x2d0
   17720:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17724:	add	x3, x0, #0x2d8
   17728:	mov	w2, w1
   1772c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17730:	add	x1, x0, #0x2e8
   17734:	mov	x0, x19
   17738:	bl	8380 <fprintf@plt>
   1773c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17740:	add	x1, x0, #0x658
   17744:	ldr	x0, [sp, #72]
   17748:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   1774c:	mov	w0, #0xffffffea            	// #-22
   17750:	b	178b0 <scols_table_group_lines@@SMARTCOLS_2.34+0x330>
   17754:	ldr	x0, [sp, #40]
   17758:	ldr	x0, [x0, #128]
   1775c:	str	x0, [sp, #72]
   17760:	ldr	x0, [sp, #72]
   17764:	cmp	x0, #0x0
   17768:	b.ne	17884 <scols_table_group_lines@@SMARTCOLS_2.34+0x304>  // b.any
   1776c:	mov	x1, #0x48                  	// #72
   17770:	mov	x0, #0x1                   	// #1
   17774:	bl	7ab0 <calloc@plt>
   17778:	str	x0, [sp, #72]
   1777c:	ldr	x0, [sp, #72]
   17780:	cmp	x0, #0x0
   17784:	b.ne	17790 <scols_table_group_lines@@SMARTCOLS_2.34+0x210>  // b.any
   17788:	mov	w0, #0xfffffff4            	// #-12
   1778c:	b	178b0 <scols_table_group_lines@@SMARTCOLS_2.34+0x330>
   17790:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17794:	ldr	x0, [x0, #4024]
   17798:	ldr	w0, [x0]
   1779c:	and	w0, w0, #0x80
   177a0:	cmp	w0, #0x0
   177a4:	b.eq	177f0 <scols_table_group_lines@@SMARTCOLS_2.34+0x270>  // b.none
   177a8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   177ac:	ldr	x0, [x0, #4016]
   177b0:	ldr	x19, [x0]
   177b4:	bl	7870 <getpid@plt>
   177b8:	mov	w1, w0
   177bc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   177c0:	add	x4, x0, #0x2d0
   177c4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   177c8:	add	x3, x0, #0x2d8
   177cc:	mov	w2, w1
   177d0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   177d4:	add	x1, x0, #0x2e8
   177d8:	mov	x0, x19
   177dc:	bl	8380 <fprintf@plt>
   177e0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   177e4:	add	x1, x0, #0x698
   177e8:	ldr	x0, [sp, #72]
   177ec:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   177f0:	ldr	x0, [sp, #72]
   177f4:	mov	w1, #0x1                   	// #1
   177f8:	str	w1, [x0]
   177fc:	ldr	x0, [sp, #72]
   17800:	add	x1, x0, #0x10
   17804:	ldr	x0, [sp, #72]
   17808:	str	x1, [x0, #16]
   1780c:	ldr	x0, [sp, #72]
   17810:	add	x1, x0, #0x10
   17814:	ldr	x0, [sp, #72]
   17818:	str	x1, [x0, #24]
   1781c:	ldr	x0, [sp, #72]
   17820:	add	x1, x0, #0x20
   17824:	ldr	x0, [sp, #72]
   17828:	str	x1, [x0, #32]
   1782c:	ldr	x0, [sp, #72]
   17830:	add	x1, x0, #0x20
   17834:	ldr	x0, [sp, #72]
   17838:	str	x1, [x0, #40]
   1783c:	ldr	x0, [sp, #72]
   17840:	add	x1, x0, #0x30
   17844:	ldr	x0, [sp, #72]
   17848:	str	x1, [x0, #48]
   1784c:	ldr	x0, [sp, #72]
   17850:	add	x1, x0, #0x30
   17854:	ldr	x0, [sp, #72]
   17858:	str	x1, [x0, #56]
   1785c:	ldr	x0, [sp, #72]
   17860:	add	x2, x0, #0x30
   17864:	ldr	x0, [sp, #56]
   17868:	add	x0, x0, #0x80
   1786c:	mov	x1, x0
   17870:	mov	x0, x2
   17874:	bl	15a50 <scols_get_library_version@@SMARTCOLS_2.25+0x21d0>
   17878:	ldr	x1, [sp, #40]
   1787c:	ldr	x0, [sp, #72]
   17880:	bl	173f8 <scols_get_library_version@@SMARTCOLS_2.25+0x3b78>
   17884:	ldr	x0, [sp, #48]
   17888:	cmp	x0, #0x0
   1788c:	b.eq	178ac <scols_table_group_lines@@SMARTCOLS_2.34+0x32c>  // b.none
   17890:	ldr	x0, [sp, #48]
   17894:	ldr	x0, [x0, #128]
   17898:	cmp	x0, #0x0
   1789c:	b.ne	178ac <scols_table_group_lines@@SMARTCOLS_2.34+0x32c>  // b.any
   178a0:	ldr	x1, [sp, #48]
   178a4:	ldr	x0, [sp, #72]
   178a8:	bl	173f8 <scols_get_library_version@@SMARTCOLS_2.25+0x3b78>
   178ac:	mov	w0, #0x0                   	// #0
   178b0:	ldr	x19, [sp, #16]
   178b4:	ldp	x29, x30, [sp], #80
   178b8:	ret

00000000000178bc <scols_line_link_group@@SMARTCOLS_2.34>:
   178bc:	stp	x29, x30, [sp, #-64]!
   178c0:	mov	x29, sp
   178c4:	str	x19, [sp, #16]
   178c8:	str	x0, [sp, #56]
   178cc:	str	x1, [sp, #48]
   178d0:	str	w2, [sp, #44]
   178d4:	ldr	x0, [sp, #56]
   178d8:	cmp	x0, #0x0
   178dc:	b.eq	1790c <scols_line_link_group@@SMARTCOLS_2.34+0x50>  // b.none
   178e0:	ldr	x0, [sp, #48]
   178e4:	cmp	x0, #0x0
   178e8:	b.eq	1790c <scols_line_link_group@@SMARTCOLS_2.34+0x50>  // b.none
   178ec:	ldr	x0, [sp, #48]
   178f0:	ldr	x0, [x0, #128]
   178f4:	cmp	x0, #0x0
   178f8:	b.eq	1790c <scols_line_link_group@@SMARTCOLS_2.34+0x50>  // b.none
   178fc:	ldr	x0, [sp, #56]
   17900:	ldr	x0, [x0, #112]
   17904:	cmp	x0, #0x0
   17908:	b.eq	17914 <scols_line_link_group@@SMARTCOLS_2.34+0x58>  // b.none
   1790c:	mov	w0, #0xffffffea            	// #-22
   17910:	b	179e0 <scols_line_link_group@@SMARTCOLS_2.34+0x124>
   17914:	ldr	x0, [sp, #56]
   17918:	add	x0, x0, #0x50
   1791c:	bl	15b34 <scols_get_library_version@@SMARTCOLS_2.25+0x22b4>
   17920:	cmp	w0, #0x0
   17924:	b.ne	17930 <scols_line_link_group@@SMARTCOLS_2.34+0x74>  // b.any
   17928:	mov	w0, #0xffffffea            	// #-22
   1792c:	b	179e0 <scols_line_link_group@@SMARTCOLS_2.34+0x124>
   17930:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17934:	ldr	x0, [x0, #4024]
   17938:	ldr	w0, [x0]
   1793c:	and	w0, w0, #0x80
   17940:	cmp	w0, #0x0
   17944:	b.eq	17998 <scols_line_link_group@@SMARTCOLS_2.34+0xdc>  // b.none
   17948:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1794c:	ldr	x0, [x0, #4016]
   17950:	ldr	x19, [x0]
   17954:	bl	7870 <getpid@plt>
   17958:	mov	w1, w0
   1795c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17960:	add	x4, x0, #0x2d0
   17964:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17968:	add	x3, x0, #0x2d8
   1796c:	mov	w2, w1
   17970:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17974:	add	x1, x0, #0x2e8
   17978:	mov	x0, x19
   1797c:	bl	8380 <fprintf@plt>
   17980:	ldr	x0, [sp, #48]
   17984:	ldr	x2, [x0, #128]
   17988:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1798c:	add	x1, x0, #0x6a0
   17990:	mov	x0, x2
   17994:	bl	15c04 <scols_get_library_version@@SMARTCOLS_2.25+0x2384>
   17998:	ldr	x0, [sp, #56]
   1799c:	add	x2, x0, #0x50
   179a0:	ldr	x0, [sp, #48]
   179a4:	ldr	x0, [x0, #128]
   179a8:	add	x0, x0, #0x20
   179ac:	mov	x1, x0
   179b0:	mov	x0, x2
   179b4:	bl	15a50 <scols_get_library_version@@SMARTCOLS_2.25+0x21d0>
   179b8:	ldr	x0, [sp, #56]
   179bc:	bl	7e90 <scols_ref_line@plt>
   179c0:	ldr	x0, [sp, #48]
   179c4:	ldr	x1, [x0, #128]
   179c8:	ldr	x0, [sp, #56]
   179cc:	str	x1, [x0, #120]
   179d0:	ldr	x0, [sp, #48]
   179d4:	ldr	x0, [x0, #128]
   179d8:	bl	15e8c <scols_get_library_version@@SMARTCOLS_2.25+0x260c>
   179dc:	mov	w0, #0x0                   	// #0
   179e0:	ldr	x19, [sp, #16]
   179e4:	ldp	x29, x30, [sp], #64
   179e8:	ret
   179ec:	sub	sp, sp, #0x10
   179f0:	str	x0, [sp, #8]
   179f4:	ldr	x0, [sp, #8]
   179f8:	ldr	x0, [x0]
   179fc:	ldr	x1, [sp, #8]
   17a00:	cmp	x1, x0
   17a04:	cset	w0, eq  // eq = none
   17a08:	and	w0, w0, #0xff
   17a0c:	add	sp, sp, #0x10
   17a10:	ret
   17a14:	sub	sp, sp, #0x10
   17a18:	str	x0, [sp, #8]
   17a1c:	str	x1, [sp]
   17a20:	ldr	x0, [sp]
   17a24:	ldr	x0, [x0, #8]
   17a28:	ldr	x1, [sp, #8]
   17a2c:	cmp	x1, x0
   17a30:	cset	w0, eq  // eq = none
   17a34:	and	w0, w0, #0xff
   17a38:	add	sp, sp, #0x10
   17a3c:	ret
   17a40:	stp	x29, x30, [sp, #-272]!
   17a44:	mov	x29, sp
   17a48:	str	x0, [sp, #56]
   17a4c:	str	x1, [sp, #48]
   17a50:	str	x2, [sp, #224]
   17a54:	str	x3, [sp, #232]
   17a58:	str	x4, [sp, #240]
   17a5c:	str	x5, [sp, #248]
   17a60:	str	x6, [sp, #256]
   17a64:	str	x7, [sp, #264]
   17a68:	str	q0, [sp, #96]
   17a6c:	str	q1, [sp, #112]
   17a70:	str	q2, [sp, #128]
   17a74:	str	q3, [sp, #144]
   17a78:	str	q4, [sp, #160]
   17a7c:	str	q5, [sp, #176]
   17a80:	str	q6, [sp, #192]
   17a84:	str	q7, [sp, #208]
   17a88:	ldr	x0, [sp, #56]
   17a8c:	cmp	x0, #0x0
   17a90:	b.eq	17acc <scols_line_link_group@@SMARTCOLS_2.34+0x210>  // b.none
   17a94:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17a98:	ldr	x0, [x0, #4024]
   17a9c:	ldr	w0, [x0]
   17aa0:	and	w0, w0, #0x1000000
   17aa4:	cmp	w0, #0x0
   17aa8:	b.ne	17acc <scols_line_link_group@@SMARTCOLS_2.34+0x210>  // b.any
   17aac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17ab0:	ldr	x0, [x0, #4016]
   17ab4:	ldr	x3, [x0]
   17ab8:	ldr	x2, [sp, #56]
   17abc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17ac0:	add	x1, x0, #0x750
   17ac4:	mov	x0, x3
   17ac8:	bl	8380 <fprintf@plt>
   17acc:	add	x0, sp, #0x110
   17ad0:	str	x0, [sp, #64]
   17ad4:	add	x0, sp, #0x110
   17ad8:	str	x0, [sp, #72]
   17adc:	add	x0, sp, #0xe0
   17ae0:	str	x0, [sp, #80]
   17ae4:	mov	w0, #0xffffffd0            	// #-48
   17ae8:	str	w0, [sp, #88]
   17aec:	mov	w0, #0xffffff80            	// #-128
   17af0:	str	w0, [sp, #92]
   17af4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17af8:	ldr	x0, [x0, #4016]
   17afc:	ldr	x4, [x0]
   17b00:	add	x2, sp, #0x10
   17b04:	add	x3, sp, #0x40
   17b08:	ldp	x0, x1, [x3]
   17b0c:	stp	x0, x1, [x2]
   17b10:	ldp	x0, x1, [x3, #16]
   17b14:	stp	x0, x1, [x2, #16]
   17b18:	add	x0, sp, #0x10
   17b1c:	mov	x2, x0
   17b20:	ldr	x1, [sp, #48]
   17b24:	mov	x0, x4
   17b28:	bl	8210 <vfprintf@plt>
   17b2c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17b30:	ldr	x0, [x0, #4016]
   17b34:	ldr	x0, [x0]
   17b38:	mov	x1, x0
   17b3c:	mov	w0, #0xa                   	// #10
   17b40:	bl	7720 <fputc@plt>
   17b44:	nop
   17b48:	ldp	x29, x30, [sp], #272
   17b4c:	ret
   17b50:	sub	sp, sp, #0x10
   17b54:	str	x0, [sp, #8]
   17b58:	ldr	x0, [sp, #8]
   17b5c:	cmp	x0, #0x0
   17b60:	b.eq	17b8c <scols_line_link_group@@SMARTCOLS_2.34+0x2d0>  // b.none
   17b64:	ldr	x0, [sp, #8]
   17b68:	ldr	x0, [x0, #112]
   17b6c:	cmp	x0, #0x0
   17b70:	b.ne	17b8c <scols_line_link_group@@SMARTCOLS_2.34+0x2d0>  // b.any
   17b74:	ldr	x0, [sp, #8]
   17b78:	ldr	x0, [x0, #120]
   17b7c:	cmp	x0, #0x0
   17b80:	b.ne	17b8c <scols_line_link_group@@SMARTCOLS_2.34+0x2d0>  // b.any
   17b84:	mov	w0, #0x1                   	// #1
   17b88:	b	17b90 <scols_line_link_group@@SMARTCOLS_2.34+0x2d4>
   17b8c:	mov	w0, #0x0                   	// #0
   17b90:	add	sp, sp, #0x10
   17b94:	ret
   17b98:	sub	sp, sp, #0x10
   17b9c:	str	x0, [sp, #8]
   17ba0:	str	x1, [sp]
   17ba4:	ldr	x0, [sp]
   17ba8:	cmp	x0, #0x0
   17bac:	b.eq	17bd0 <scols_line_link_group@@SMARTCOLS_2.34+0x314>  // b.none
   17bb0:	ldr	x0, [sp, #8]
   17bb4:	cmp	x0, #0x0
   17bb8:	b.eq	17bd0 <scols_line_link_group@@SMARTCOLS_2.34+0x314>  // b.none
   17bbc:	ldr	x0, [sp, #8]
   17bc0:	ldr	x0, [x0, #168]
   17bc4:	ldr	x1, [sp]
   17bc8:	cmp	x1, x0
   17bcc:	b.eq	17bd8 <scols_line_link_group@@SMARTCOLS_2.34+0x31c>  // b.none
   17bd0:	mov	w0, #0x0                   	// #0
   17bd4:	b	17bdc <scols_line_link_group@@SMARTCOLS_2.34+0x320>
   17bd8:	mov	w0, #0x1                   	// #1
   17bdc:	add	sp, sp, #0x10
   17be0:	ret
   17be4:	sub	sp, sp, #0x10
   17be8:	str	x0, [sp, #8]
   17bec:	ldr	x0, [sp, #8]
   17bf0:	cmp	x0, #0x0
   17bf4:	b.eq	17c10 <scols_line_link_group@@SMARTCOLS_2.34+0x354>  // b.none
   17bf8:	ldr	x0, [sp, #8]
   17bfc:	ldr	x0, [x0, #112]
   17c00:	cmp	x0, #0x0
   17c04:	b.eq	17c10 <scols_line_link_group@@SMARTCOLS_2.34+0x354>  // b.none
   17c08:	mov	w0, #0x1                   	// #1
   17c0c:	b	17c14 <scols_line_link_group@@SMARTCOLS_2.34+0x358>
   17c10:	mov	w0, #0x0                   	// #0
   17c14:	add	sp, sp, #0x10
   17c18:	ret
   17c1c:	stp	x29, x30, [sp, #-32]!
   17c20:	mov	x29, sp
   17c24:	str	x0, [sp, #24]
   17c28:	ldr	x0, [sp, #24]
   17c2c:	cmp	x0, #0x0
   17c30:	b.eq	17c44 <scols_line_link_group@@SMARTCOLS_2.34+0x388>  // b.none
   17c34:	ldr	x0, [sp, #24]
   17c38:	ldr	x0, [x0, #112]
   17c3c:	cmp	x0, #0x0
   17c40:	b.ne	17c4c <scols_line_link_group@@SMARTCOLS_2.34+0x390>  // b.any
   17c44:	mov	w0, #0x0                   	// #0
   17c48:	b	17c6c <scols_line_link_group@@SMARTCOLS_2.34+0x3b0>
   17c4c:	ldr	x0, [sp, #24]
   17c50:	add	x2, x0, #0x50
   17c54:	ldr	x0, [sp, #24]
   17c58:	ldr	x0, [x0, #112]
   17c5c:	add	x0, x0, #0x40
   17c60:	mov	x1, x0
   17c64:	mov	x0, x2
   17c68:	bl	17a14 <scols_line_link_group@@SMARTCOLS_2.34+0x158>
   17c6c:	ldp	x29, x30, [sp], #32
   17c70:	ret
   17c74:	stp	x29, x30, [sp, #-32]!
   17c78:	mov	x29, sp
   17c7c:	str	x0, [sp, #24]
   17c80:	ldr	x0, [sp, #24]
   17c84:	cmp	x0, #0x0
   17c88:	b.eq	17c9c <scols_line_link_group@@SMARTCOLS_2.34+0x3e0>  // b.none
   17c8c:	ldr	x0, [sp, #24]
   17c90:	ldr	x0, [x0, #128]
   17c94:	cmp	x0, #0x0
   17c98:	b.ne	17ca4 <scols_line_link_group@@SMARTCOLS_2.34+0x3e8>  // b.any
   17c9c:	mov	w0, #0x0                   	// #0
   17ca0:	b	17cc4 <scols_line_link_group@@SMARTCOLS_2.34+0x408>
   17ca4:	ldr	x0, [sp, #24]
   17ca8:	add	x2, x0, #0x60
   17cac:	ldr	x0, [sp, #24]
   17cb0:	ldr	x0, [x0, #128]
   17cb4:	add	x0, x0, #0x10
   17cb8:	mov	x1, x0
   17cbc:	mov	x0, x2
   17cc0:	bl	17a14 <scols_line_link_group@@SMARTCOLS_2.34+0x158>
   17cc4:	ldp	x29, x30, [sp], #32
   17cc8:	ret
   17ccc:	sub	sp, sp, #0x10
   17cd0:	str	x0, [sp, #8]
   17cd4:	ldr	x0, [sp, #8]
   17cd8:	cmp	x0, #0x0
   17cdc:	b.eq	17cf8 <scols_line_link_group@@SMARTCOLS_2.34+0x43c>  // b.none
   17ce0:	ldr	x0, [sp, #8]
   17ce4:	ldr	x0, [x0, #128]
   17ce8:	cmp	x0, #0x0
   17cec:	b.eq	17cf8 <scols_line_link_group@@SMARTCOLS_2.34+0x43c>  // b.none
   17cf0:	mov	w0, #0x1                   	// #1
   17cf4:	b	17cfc <scols_line_link_group@@SMARTCOLS_2.34+0x440>
   17cf8:	mov	w0, #0x0                   	// #0
   17cfc:	add	sp, sp, #0x10
   17d00:	ret
   17d04:	stp	x29, x30, [sp, #-32]!
   17d08:	mov	x29, sp
   17d0c:	str	x0, [sp, #24]
   17d10:	ldr	x0, [sp, #24]
   17d14:	cmp	x0, #0x0
   17d18:	b.eq	17d2c <scols_line_link_group@@SMARTCOLS_2.34+0x470>  // b.none
   17d1c:	ldr	x0, [sp, #24]
   17d20:	ldr	x0, [x0, #120]
   17d24:	cmp	x0, #0x0
   17d28:	b.ne	17d34 <scols_line_link_group@@SMARTCOLS_2.34+0x478>  // b.any
   17d2c:	mov	w0, #0x0                   	// #0
   17d30:	b	17d54 <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   17d34:	ldr	x0, [sp, #24]
   17d38:	add	x2, x0, #0x50
   17d3c:	ldr	x0, [sp, #24]
   17d40:	ldr	x0, [x0, #120]
   17d44:	add	x0, x0, #0x20
   17d48:	mov	x1, x0
   17d4c:	mov	x0, x2
   17d50:	bl	17a14 <scols_line_link_group@@SMARTCOLS_2.34+0x158>
   17d54:	ldp	x29, x30, [sp], #32
   17d58:	ret
   17d5c:	sub	sp, sp, #0x10
   17d60:	str	x0, [sp, #8]
   17d64:	ldr	x0, [sp, #8]
   17d68:	cmp	x0, #0x0
   17d6c:	b.eq	17d88 <scols_line_link_group@@SMARTCOLS_2.34+0x4cc>  // b.none
   17d70:	ldr	x0, [sp, #8]
   17d74:	ldr	x0, [x0, #120]
   17d78:	cmp	x0, #0x0
   17d7c:	b.eq	17d88 <scols_line_link_group@@SMARTCOLS_2.34+0x4cc>  // b.none
   17d80:	mov	w0, #0x1                   	// #1
   17d84:	b	17d8c <scols_line_link_group@@SMARTCOLS_2.34+0x4d0>
   17d88:	mov	w0, #0x0                   	// #0
   17d8c:	add	sp, sp, #0x10
   17d90:	ret
   17d94:	stp	x29, x30, [sp, #-32]!
   17d98:	mov	x29, sp
   17d9c:	str	x0, [sp, #24]
   17da0:	ldr	x0, [sp, #24]
   17da4:	cmp	x0, #0x0
   17da8:	b.eq	17dc8 <scols_line_link_group@@SMARTCOLS_2.34+0x50c>  // b.none
   17dac:	ldr	x0, [sp, #24]
   17db0:	add	x0, x0, #0x80
   17db4:	bl	179ec <scols_line_link_group@@SMARTCOLS_2.34+0x130>
   17db8:	cmp	w0, #0x0
   17dbc:	b.ne	17dc8 <scols_line_link_group@@SMARTCOLS_2.34+0x50c>  // b.any
   17dc0:	mov	w0, #0x1                   	// #1
   17dc4:	b	17dcc <scols_line_link_group@@SMARTCOLS_2.34+0x510>
   17dc8:	mov	w0, #0x0                   	// #0
   17dcc:	ldp	x29, x30, [sp], #32
   17dd0:	ret
   17dd4:	stp	x29, x30, [sp, #-32]!
   17dd8:	mov	x29, sp
   17ddc:	str	x0, [sp, #24]
   17de0:	ldr	x0, [sp, #24]
   17de4:	cmp	x0, #0x0
   17de8:	b.eq	17e08 <scols_line_link_group@@SMARTCOLS_2.34+0x54c>  // b.none
   17dec:	ldr	x0, [sp, #24]
   17df0:	add	x0, x0, #0x40
   17df4:	bl	179ec <scols_line_link_group@@SMARTCOLS_2.34+0x130>
   17df8:	cmp	w0, #0x0
   17dfc:	b.ne	17e08 <scols_line_link_group@@SMARTCOLS_2.34+0x54c>  // b.any
   17e00:	mov	w0, #0x1                   	// #1
   17e04:	b	17e0c <scols_line_link_group@@SMARTCOLS_2.34+0x550>
   17e08:	mov	w0, #0x0                   	// #0
   17e0c:	ldp	x29, x30, [sp], #32
   17e10:	ret
   17e14:	stp	x29, x30, [sp, #-32]!
   17e18:	mov	x29, sp
   17e1c:	str	x0, [sp, #24]
   17e20:	ldr	x0, [sp, #24]
   17e24:	cmp	x0, #0x0
   17e28:	b.eq	17e5c <scols_line_link_group@@SMARTCOLS_2.34+0x5a0>  // b.none
   17e2c:	ldr	x0, [sp, #24]
   17e30:	ldr	x0, [x0, #128]
   17e34:	cmp	x0, #0x0
   17e38:	b.eq	17e5c <scols_line_link_group@@SMARTCOLS_2.34+0x5a0>  // b.none
   17e3c:	ldr	x0, [sp, #24]
   17e40:	ldr	x0, [x0, #128]
   17e44:	add	x0, x0, #0x20
   17e48:	bl	179ec <scols_line_link_group@@SMARTCOLS_2.34+0x130>
   17e4c:	cmp	w0, #0x0
   17e50:	b.ne	17e5c <scols_line_link_group@@SMARTCOLS_2.34+0x5a0>  // b.any
   17e54:	mov	w0, #0x1                   	// #1
   17e58:	b	17e60 <scols_line_link_group@@SMARTCOLS_2.34+0x5a4>
   17e5c:	mov	w0, #0x0                   	// #0
   17e60:	ldp	x29, x30, [sp], #32
   17e64:	ret
   17e68:	stp	x29, x30, [sp, #-112]!
   17e6c:	mov	x29, sp
   17e70:	str	x19, [sp, #16]
   17e74:	str	x0, [sp, #72]
   17e78:	str	x1, [sp, #64]
   17e7c:	str	x2, [sp, #56]
   17e80:	str	x3, [sp, #48]
   17e84:	str	x4, [sp, #40]
   17e88:	str	wzr, [sp, #108]
   17e8c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17e90:	ldr	x0, [x0, #4024]
   17e94:	ldr	w0, [x0]
   17e98:	and	w0, w0, #0x8
   17e9c:	cmp	w0, #0x0
   17ea0:	b.eq	17eec <scols_line_link_group@@SMARTCOLS_2.34+0x630>  // b.none
   17ea4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17ea8:	ldr	x0, [x0, #4016]
   17eac:	ldr	x19, [x0]
   17eb0:	bl	7870 <getpid@plt>
   17eb4:	mov	w1, w0
   17eb8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17ebc:	add	x4, x0, #0x758
   17ec0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17ec4:	add	x3, x0, #0x760
   17ec8:	mov	w2, w1
   17ecc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17ed0:	add	x1, x0, #0x770
   17ed4:	mov	x0, x19
   17ed8:	bl	8380 <fprintf@plt>
   17edc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17ee0:	add	x1, x0, #0x780
   17ee4:	ldr	x0, [sp, #64]
   17ee8:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   17eec:	ldr	x0, [sp, #64]
   17ef0:	bl	17ccc <scols_line_link_group@@SMARTCOLS_2.34+0x410>
   17ef4:	cmp	w0, #0x0
   17ef8:	b.eq	17f30 <scols_line_link_group@@SMARTCOLS_2.34+0x674>  // b.none
   17efc:	ldr	x0, [sp, #64]
   17f00:	bl	17c74 <scols_line_link_group@@SMARTCOLS_2.34+0x3b8>
   17f04:	cmp	w0, #0x0
   17f08:	b.eq	17f30 <scols_line_link_group@@SMARTCOLS_2.34+0x674>  // b.none
   17f0c:	ldr	x0, [sp, #64]
   17f10:	bl	17e14 <scols_line_link_group@@SMARTCOLS_2.34+0x558>
   17f14:	cmp	w0, #0x0
   17f18:	b.eq	17f30 <scols_line_link_group@@SMARTCOLS_2.34+0x674>  // b.none
   17f1c:	ldr	x0, [sp, #72]
   17f20:	ldr	x0, [x0, #160]
   17f24:	add	x1, x0, #0x1
   17f28:	ldr	x0, [sp, #72]
   17f2c:	str	x1, [x0, #160]
   17f30:	ldr	x0, [sp, #72]
   17f34:	bl	17d94 <scols_line_link_group@@SMARTCOLS_2.34+0x4d8>
   17f38:	cmp	w0, #0x0
   17f3c:	b.eq	17f50 <scols_line_link_group@@SMARTCOLS_2.34+0x694>  // b.none
   17f40:	ldr	x1, [sp, #64]
   17f44:	ldr	x0, [sp, #72]
   17f48:	bl	170e4 <scols_get_library_version@@SMARTCOLS_2.25+0x3864>
   17f4c:	str	w0, [sp, #108]
   17f50:	ldr	w0, [sp, #108]
   17f54:	cmp	w0, #0x0
   17f58:	b.ne	17f78 <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>  // b.any
   17f5c:	ldr	x4, [sp, #48]
   17f60:	ldr	x3, [sp, #40]
   17f64:	ldr	x2, [sp, #56]
   17f68:	ldr	x1, [sp, #64]
   17f6c:	ldr	x0, [sp, #72]
   17f70:	blr	x4
   17f74:	str	w0, [sp, #108]
   17f78:	ldr	w0, [sp, #108]
   17f7c:	cmp	w0, #0x0
   17f80:	b.ne	18068 <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>  // b.any
   17f84:	ldr	x0, [sp, #64]
   17f88:	bl	17dd4 <scols_line_link_group@@SMARTCOLS_2.34+0x518>
   17f8c:	cmp	w0, #0x0
   17f90:	b.eq	18068 <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>  // b.none
   17f94:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17f98:	ldr	x0, [x0, #4024]
   17f9c:	ldr	w0, [x0]
   17fa0:	and	w0, w0, #0x8
   17fa4:	cmp	w0, #0x0
   17fa8:	b.eq	17ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x738>  // b.none
   17fac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   17fb0:	ldr	x0, [x0, #4016]
   17fb4:	ldr	x19, [x0]
   17fb8:	bl	7870 <getpid@plt>
   17fbc:	mov	w1, w0
   17fc0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17fc4:	add	x4, x0, #0x758
   17fc8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17fcc:	add	x3, x0, #0x760
   17fd0:	mov	w2, w1
   17fd4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17fd8:	add	x1, x0, #0x770
   17fdc:	mov	x0, x19
   17fe0:	bl	8380 <fprintf@plt>
   17fe4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   17fe8:	add	x1, x0, #0x790
   17fec:	ldr	x0, [sp, #64]
   17ff0:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   17ff4:	ldr	x0, [sp, #64]
   17ff8:	ldr	x0, [x0, #64]
   17ffc:	str	x0, [sp, #96]
   18000:	b	1804c <scols_line_link_group@@SMARTCOLS_2.34+0x790>
   18004:	ldr	x0, [sp, #96]
   18008:	str	x0, [sp, #88]
   1800c:	ldr	x0, [sp, #88]
   18010:	sub	x0, x0, #0x50
   18014:	str	x0, [sp, #80]
   18018:	ldr	x4, [sp, #40]
   1801c:	ldr	x3, [sp, #48]
   18020:	ldr	x2, [sp, #56]
   18024:	ldr	x1, [sp, #80]
   18028:	ldr	x0, [sp, #72]
   1802c:	bl	17e68 <scols_line_link_group@@SMARTCOLS_2.34+0x5ac>
   18030:	str	w0, [sp, #108]
   18034:	ldr	w0, [sp, #108]
   18038:	cmp	w0, #0x0
   1803c:	b.ne	18064 <scols_line_link_group@@SMARTCOLS_2.34+0x7a8>  // b.any
   18040:	ldr	x0, [sp, #96]
   18044:	ldr	x0, [x0]
   18048:	str	x0, [sp, #96]
   1804c:	ldr	x0, [sp, #64]
   18050:	add	x0, x0, #0x40
   18054:	ldr	x1, [sp, #96]
   18058:	cmp	x1, x0
   1805c:	b.ne	18004 <scols_line_link_group@@SMARTCOLS_2.34+0x748>  // b.any
   18060:	b	18068 <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>
   18064:	nop
   18068:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1806c:	ldr	x0, [x0, #4024]
   18070:	ldr	w0, [x0]
   18074:	and	w0, w0, #0x8
   18078:	cmp	w0, #0x0
   1807c:	b.eq	180cc <scols_line_link_group@@SMARTCOLS_2.34+0x810>  // b.none
   18080:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18084:	ldr	x0, [x0, #4016]
   18088:	ldr	x19, [x0]
   1808c:	bl	7870 <getpid@plt>
   18090:	mov	w1, w0
   18094:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18098:	add	x4, x0, #0x758
   1809c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   180a0:	add	x3, x0, #0x760
   180a4:	mov	w2, w1
   180a8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   180ac:	add	x1, x0, #0x770
   180b0:	mov	x0, x19
   180b4:	bl	8380 <fprintf@plt>
   180b8:	ldr	w2, [sp, #108]
   180bc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   180c0:	add	x1, x0, #0x7a0
   180c4:	ldr	x0, [sp, #64]
   180c8:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   180cc:	ldr	w0, [sp, #108]
   180d0:	ldr	x19, [sp, #16]
   180d4:	ldp	x29, x30, [sp], #112
   180d8:	ret
   180dc:	stp	x29, x30, [sp, #-64]!
   180e0:	mov	x29, sp
   180e4:	str	x19, [sp, #16]
   180e8:	str	x0, [sp, #40]
   180ec:	str	x1, [sp, #32]
   180f0:	ldr	x0, [sp, #40]
   180f4:	ldrb	w0, [x0, #249]
   180f8:	and	w0, w0, #0x4
   180fc:	and	w0, w0, #0xff
   18100:	cmp	w0, #0x0
   18104:	b.ne	18110 <scols_line_link_group@@SMARTCOLS_2.34+0x854>  // b.any
   18108:	mov	w0, #0x0                   	// #0
   1810c:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   18110:	ldr	x0, [sp, #40]
   18114:	ldr	x0, [x0, #160]
   18118:	cmp	x0, #0x0
   1811c:	b.eq	18128 <scols_line_link_group@@SMARTCOLS_2.34+0x86c>  // b.none
   18120:	mov	w0, #0x0                   	// #0
   18124:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   18128:	ldr	x0, [sp, #32]
   1812c:	bl	17dd4 <scols_line_link_group@@SMARTCOLS_2.34+0x518>
   18130:	cmp	w0, #0x0
   18134:	b.eq	18140 <scols_line_link_group@@SMARTCOLS_2.34+0x884>  // b.none
   18138:	mov	w0, #0x0                   	// #0
   1813c:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   18140:	ldr	x0, [sp, #32]
   18144:	bl	17b50 <scols_line_link_group@@SMARTCOLS_2.34+0x294>
   18148:	cmp	w0, #0x0
   1814c:	b.eq	1816c <scols_line_link_group@@SMARTCOLS_2.34+0x8b0>  // b.none
   18150:	ldr	x1, [sp, #32]
   18154:	ldr	x0, [sp, #40]
   18158:	bl	17b98 <scols_line_link_group@@SMARTCOLS_2.34+0x2dc>
   1815c:	cmp	w0, #0x0
   18160:	b.ne	1816c <scols_line_link_group@@SMARTCOLS_2.34+0x8b0>  // b.any
   18164:	mov	w0, #0x0                   	// #0
   18168:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   1816c:	ldr	x0, [sp, #32]
   18170:	bl	17ccc <scols_line_link_group@@SMARTCOLS_2.34+0x410>
   18174:	cmp	w0, #0x0
   18178:	b.eq	181a4 <scols_line_link_group@@SMARTCOLS_2.34+0x8e8>  // b.none
   1817c:	ldr	x0, [sp, #32]
   18180:	bl	17c74 <scols_line_link_group@@SMARTCOLS_2.34+0x3b8>
   18184:	cmp	w0, #0x0
   18188:	b.eq	1819c <scols_line_link_group@@SMARTCOLS_2.34+0x8e0>  // b.none
   1818c:	ldr	x0, [sp, #32]
   18190:	bl	17e14 <scols_line_link_group@@SMARTCOLS_2.34+0x558>
   18194:	cmp	w0, #0x0
   18198:	b.eq	181a4 <scols_line_link_group@@SMARTCOLS_2.34+0x8e8>  // b.none
   1819c:	mov	w0, #0x0                   	// #0
   181a0:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   181a4:	ldr	x0, [sp, #32]
   181a8:	bl	17be4 <scols_line_link_group@@SMARTCOLS_2.34+0x328>
   181ac:	cmp	w0, #0x0
   181b0:	b.eq	1825c <scols_line_link_group@@SMARTCOLS_2.34+0x9a0>  // b.none
   181b4:	ldr	x0, [sp, #32]
   181b8:	ldr	x0, [x0, #112]
   181bc:	str	x0, [sp, #56]
   181c0:	ldr	x0, [sp, #32]
   181c4:	bl	17c1c <scols_line_link_group@@SMARTCOLS_2.34+0x360>
   181c8:	cmp	w0, #0x0
   181cc:	b.ne	1821c <scols_line_link_group@@SMARTCOLS_2.34+0x960>  // b.any
   181d0:	mov	w0, #0x0                   	// #0
   181d4:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   181d8:	ldr	x0, [sp, #56]
   181dc:	bl	17be4 <scols_line_link_group@@SMARTCOLS_2.34+0x328>
   181e0:	cmp	w0, #0x0
   181e4:	b.eq	18200 <scols_line_link_group@@SMARTCOLS_2.34+0x944>  // b.none
   181e8:	ldr	x0, [sp, #56]
   181ec:	bl	17c1c <scols_line_link_group@@SMARTCOLS_2.34+0x360>
   181f0:	cmp	w0, #0x0
   181f4:	b.ne	18200 <scols_line_link_group@@SMARTCOLS_2.34+0x944>  // b.any
   181f8:	mov	w0, #0x0                   	// #0
   181fc:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   18200:	ldr	x0, [sp, #56]
   18204:	ldr	x0, [x0, #112]
   18208:	cmp	x0, #0x0
   1820c:	b.eq	1822c <scols_line_link_group@@SMARTCOLS_2.34+0x970>  // b.none
   18210:	ldr	x0, [sp, #56]
   18214:	ldr	x0, [x0, #112]
   18218:	str	x0, [sp, #56]
   1821c:	ldr	x0, [sp, #56]
   18220:	cmp	x0, #0x0
   18224:	b.ne	181d8 <scols_line_link_group@@SMARTCOLS_2.34+0x91c>  // b.any
   18228:	b	18230 <scols_line_link_group@@SMARTCOLS_2.34+0x974>
   1822c:	nop
   18230:	ldr	x0, [sp, #56]
   18234:	bl	17b50 <scols_line_link_group@@SMARTCOLS_2.34+0x294>
   18238:	cmp	w0, #0x0
   1823c:	b.eq	1825c <scols_line_link_group@@SMARTCOLS_2.34+0x9a0>  // b.none
   18240:	ldr	x1, [sp, #56]
   18244:	ldr	x0, [sp, #40]
   18248:	bl	17b98 <scols_line_link_group@@SMARTCOLS_2.34+0x2dc>
   1824c:	cmp	w0, #0x0
   18250:	b.ne	1825c <scols_line_link_group@@SMARTCOLS_2.34+0x9a0>  // b.any
   18254:	mov	w0, #0x0                   	// #0
   18258:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   1825c:	ldr	x0, [sp, #32]
   18260:	bl	17d5c <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   18264:	cmp	w0, #0x0
   18268:	b.eq	18284 <scols_line_link_group@@SMARTCOLS_2.34+0x9c8>  // b.none
   1826c:	ldr	x0, [sp, #32]
   18270:	bl	17d04 <scols_line_link_group@@SMARTCOLS_2.34+0x448>
   18274:	cmp	w0, #0x0
   18278:	b.ne	18284 <scols_line_link_group@@SMARTCOLS_2.34+0x9c8>  // b.any
   1827c:	mov	w0, #0x0                   	// #0
   18280:	b	182e8 <scols_line_link_group@@SMARTCOLS_2.34+0xa2c>
   18284:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18288:	ldr	x0, [x0, #4024]
   1828c:	ldr	w0, [x0]
   18290:	and	w0, w0, #0x8
   18294:	cmp	w0, #0x0
   18298:	b.eq	182e4 <scols_line_link_group@@SMARTCOLS_2.34+0xa28>  // b.none
   1829c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   182a0:	ldr	x0, [x0, #4016]
   182a4:	ldr	x19, [x0]
   182a8:	bl	7870 <getpid@plt>
   182ac:	mov	w1, w0
   182b0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   182b4:	add	x4, x0, #0x758
   182b8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   182bc:	add	x3, x0, #0x760
   182c0:	mov	w2, w1
   182c4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   182c8:	add	x1, x0, #0x770
   182cc:	mov	x0, x19
   182d0:	bl	8380 <fprintf@plt>
   182d4:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   182d8:	add	x1, x0, #0x7c0
   182dc:	ldr	x0, [sp, #32]
   182e0:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   182e4:	mov	w0, #0x1                   	// #1
   182e8:	ldr	x19, [sp, #16]
   182ec:	ldp	x29, x30, [sp], #64
   182f0:	ret
   182f4:	stp	x29, x30, [sp, #-144]!
   182f8:	mov	x29, sp
   182fc:	str	x19, [sp, #16]
   18300:	str	x0, [sp, #56]
   18304:	str	x1, [sp, #48]
   18308:	str	x2, [sp, #40]
   1830c:	str	x3, [sp, #32]
   18310:	str	wzr, [sp, #140]
   18314:	ldr	x0, [sp, #56]
   18318:	cmp	x0, #0x0
   1831c:	b.ne	18340 <scols_line_link_group@@SMARTCOLS_2.34+0xa84>  // b.any
   18320:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18324:	add	x3, x0, #0x870
   18328:	mov	w2, #0x5c                  	// #92
   1832c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18330:	add	x1, x0, #0x7d0
   18334:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18338:	add	x0, x0, #0x7e8
   1833c:	bl	8230 <__assert_fail@plt>
   18340:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18344:	ldr	x0, [x0, #4024]
   18348:	ldr	w0, [x0]
   1834c:	and	w0, w0, #0x10
   18350:	cmp	w0, #0x0
   18354:	b.eq	183a0 <scols_line_link_group@@SMARTCOLS_2.34+0xae4>  // b.none
   18358:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1835c:	ldr	x0, [x0, #4016]
   18360:	ldr	x19, [x0]
   18364:	bl	7870 <getpid@plt>
   18368:	mov	w1, w0
   1836c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18370:	add	x4, x0, #0x7f0
   18374:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18378:	add	x3, x0, #0x760
   1837c:	mov	w2, w1
   18380:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18384:	add	x1, x0, #0x770
   18388:	mov	x0, x19
   1838c:	bl	8380 <fprintf@plt>
   18390:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18394:	add	x1, x0, #0x7f8
   18398:	ldr	x0, [sp, #56]
   1839c:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   183a0:	ldr	x0, [sp, #56]
   183a4:	str	xzr, [x0, #160]
   183a8:	ldr	x0, [sp, #56]
   183ac:	str	xzr, [x0, #168]
   183b0:	ldr	x0, [sp, #56]
   183b4:	ldrb	w1, [x0, #249]
   183b8:	and	w1, w1, #0xfffffffb
   183bc:	strb	w1, [x0, #249]
   183c0:	ldr	x0, [sp, #56]
   183c4:	bl	17d94 <scols_line_link_group@@SMARTCOLS_2.34+0x4d8>
   183c8:	cmp	w0, #0x0
   183cc:	b.eq	183d8 <scols_line_link_group@@SMARTCOLS_2.34+0xb1c>  // b.none
   183d0:	ldr	x0, [sp, #56]
   183d4:	bl	17240 <scols_get_library_version@@SMARTCOLS_2.25+0x39c0>
   183d8:	add	x0, sp, #0x48
   183dc:	mov	w1, #0x0                   	// #0
   183e0:	bl	75f0 <scols_reset_iter@plt>
   183e4:	b	18434 <scols_line_link_group@@SMARTCOLS_2.34+0xb78>
   183e8:	ldr	x0, [sp, #56]
   183ec:	ldr	x0, [x0, #168]
   183f0:	cmp	x0, #0x0
   183f4:	b.ne	18404 <scols_line_link_group@@SMARTCOLS_2.34+0xb48>  // b.any
   183f8:	ldr	x1, [sp, #96]
   183fc:	ldr	x0, [sp, #56]
   18400:	str	x1, [x0, #168]
   18404:	ldr	x0, [sp, #96]
   18408:	bl	17be4 <scols_line_link_group@@SMARTCOLS_2.34+0x328>
   1840c:	cmp	w0, #0x0
   18410:	b.ne	18434 <scols_line_link_group@@SMARTCOLS_2.34+0xb78>  // b.any
   18414:	ldr	x0, [sp, #96]
   18418:	bl	17d5c <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   1841c:	cmp	w0, #0x0
   18420:	b.eq	18428 <scols_line_link_group@@SMARTCOLS_2.34+0xb6c>  // b.none
   18424:	b	18434 <scols_line_link_group@@SMARTCOLS_2.34+0xb78>
   18428:	ldr	x1, [sp, #96]
   1842c:	ldr	x0, [sp, #56]
   18430:	str	x1, [x0, #168]
   18434:	add	x1, sp, #0x60
   18438:	add	x0, sp, #0x48
   1843c:	mov	x2, x1
   18440:	mov	x1, x0
   18444:	ldr	x0, [sp, #56]
   18448:	bl	7fa0 <scols_table_next_line@plt>
   1844c:	cmp	w0, #0x0
   18450:	b.eq	183e8 <scols_line_link_group@@SMARTCOLS_2.34+0xb2c>  // b.none
   18454:	add	x0, sp, #0x48
   18458:	mov	w1, #0x0                   	// #0
   1845c:	bl	75f0 <scols_reset_iter@plt>
   18460:	b	18668 <scols_line_link_group@@SMARTCOLS_2.34+0xdac>
   18464:	ldr	x0, [sp, #96]
   18468:	ldr	x0, [x0, #112]
   1846c:	cmp	x0, #0x0
   18470:	b.ne	18668 <scols_line_link_group@@SMARTCOLS_2.34+0xdac>  // b.any
   18474:	ldr	x0, [sp, #96]
   18478:	ldr	x0, [x0, #120]
   1847c:	cmp	x0, #0x0
   18480:	b.eq	18488 <scols_line_link_group@@SMARTCOLS_2.34+0xbcc>  // b.none
   18484:	b	18668 <scols_line_link_group@@SMARTCOLS_2.34+0xdac>
   18488:	ldr	x0, [sp, #56]
   1848c:	ldr	x1, [x0, #168]
   18490:	ldr	x0, [sp, #96]
   18494:	cmp	x1, x0
   18498:	b.ne	184ac <scols_line_link_group@@SMARTCOLS_2.34+0xbf0>  // b.any
   1849c:	ldr	x0, [sp, #56]
   184a0:	ldrb	w1, [x0, #249]
   184a4:	orr	w1, w1, #0x4
   184a8:	strb	w1, [x0, #249]
   184ac:	ldr	x0, [sp, #96]
   184b0:	ldr	x4, [sp, #32]
   184b4:	ldr	x3, [sp, #40]
   184b8:	ldr	x2, [sp, #48]
   184bc:	mov	x1, x0
   184c0:	ldr	x0, [sp, #56]
   184c4:	bl	17e68 <scols_line_link_group@@SMARTCOLS_2.34+0x5ac>
   184c8:	str	w0, [sp, #140]
   184cc:	b	1864c <scols_line_link_group@@SMARTCOLS_2.34+0xd90>
   184d0:	ldr	x0, [sp, #56]
   184d4:	bl	174ec <scols_get_library_version@@SMARTCOLS_2.25+0x3c6c>
   184d8:	str	x0, [sp, #120]
   184dc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   184e0:	ldr	x0, [x0, #4024]
   184e4:	ldr	w0, [x0]
   184e8:	and	w0, w0, #0x8
   184ec:	cmp	w0, #0x0
   184f0:	b.eq	1854c <scols_line_link_group@@SMARTCOLS_2.34+0xc90>  // b.none
   184f4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   184f8:	ldr	x0, [x0, #4016]
   184fc:	ldr	x19, [x0]
   18500:	bl	7870 <getpid@plt>
   18504:	mov	w1, w0
   18508:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1850c:	add	x4, x0, #0x758
   18510:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18514:	add	x3, x0, #0x760
   18518:	mov	w2, w1
   1851c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18520:	add	x1, x0, #0x770
   18524:	mov	x0, x19
   18528:	bl	8380 <fprintf@plt>
   1852c:	ldr	x3, [sp, #96]
   18530:	ldr	x0, [sp, #56]
   18534:	ldr	x0, [x0, #160]
   18538:	mov	x2, x0
   1853c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18540:	add	x1, x0, #0x808
   18544:	mov	x0, x3
   18548:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   1854c:	ldr	x0, [sp, #120]
   18550:	cmp	x0, #0x0
   18554:	b.ne	185c8 <scols_line_link_group@@SMARTCOLS_2.34+0xd0c>  // b.any
   18558:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1855c:	ldr	x0, [x0, #4024]
   18560:	ldr	w0, [x0]
   18564:	and	w0, w0, #0x8
   18568:	cmp	w0, #0x0
   1856c:	b.eq	185bc <scols_line_link_group@@SMARTCOLS_2.34+0xd00>  // b.none
   18570:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18574:	ldr	x0, [x0, #4016]
   18578:	ldr	x19, [x0]
   1857c:	bl	7870 <getpid@plt>
   18580:	mov	w1, w0
   18584:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18588:	add	x4, x0, #0x758
   1858c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18590:	add	x3, x0, #0x760
   18594:	mov	w2, w1
   18598:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1859c:	add	x1, x0, #0x770
   185a0:	mov	x0, x19
   185a4:	bl	8380 <fprintf@plt>
   185a8:	ldr	x2, [sp, #96]
   185ac:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   185b0:	add	x1, x0, #0x830
   185b4:	mov	x0, x2
   185b8:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   185bc:	ldr	x0, [sp, #56]
   185c0:	str	xzr, [x0, #160]
   185c4:	b	18668 <scols_line_link_group@@SMARTCOLS_2.34+0xdac>
   185c8:	ldr	x0, [sp, #56]
   185cc:	ldr	x0, [x0, #160]
   185d0:	sub	x1, x0, #0x1
   185d4:	ldr	x0, [sp, #56]
   185d8:	str	x1, [x0, #160]
   185dc:	ldr	x0, [sp, #120]
   185e0:	ldr	x0, [x0, #32]
   185e4:	str	x0, [sp, #128]
   185e8:	b	18638 <scols_line_link_group@@SMARTCOLS_2.34+0xd7c>
   185ec:	ldr	x0, [sp, #128]
   185f0:	str	x0, [sp, #112]
   185f4:	ldr	x0, [sp, #112]
   185f8:	sub	x0, x0, #0x50
   185fc:	str	x0, [sp, #104]
   18600:	ldr	x4, [sp, #32]
   18604:	ldr	x3, [sp, #40]
   18608:	ldr	x2, [sp, #48]
   1860c:	ldr	x1, [sp, #104]
   18610:	ldr	x0, [sp, #56]
   18614:	bl	17e68 <scols_line_link_group@@SMARTCOLS_2.34+0x5ac>
   18618:	str	w0, [sp, #140]
   1861c:	ldr	w0, [sp, #140]
   18620:	cmp	w0, #0x0
   18624:	b.eq	1862c <scols_line_link_group@@SMARTCOLS_2.34+0xd70>  // b.none
   18628:	b	1864c <scols_line_link_group@@SMARTCOLS_2.34+0xd90>
   1862c:	ldr	x0, [sp, #128]
   18630:	ldr	x0, [x0]
   18634:	str	x0, [sp, #128]
   18638:	ldr	x0, [sp, #120]
   1863c:	add	x0, x0, #0x20
   18640:	ldr	x1, [sp, #128]
   18644:	cmp	x1, x0
   18648:	b.ne	185ec <scols_line_link_group@@SMARTCOLS_2.34+0xd30>  // b.any
   1864c:	ldr	w0, [sp, #140]
   18650:	cmp	w0, #0x0
   18654:	b.ne	18668 <scols_line_link_group@@SMARTCOLS_2.34+0xdac>  // b.any
   18658:	ldr	x0, [sp, #56]
   1865c:	ldr	x0, [x0, #160]
   18660:	cmp	x0, #0x0
   18664:	b.ne	184d0 <scols_line_link_group@@SMARTCOLS_2.34+0xc14>  // b.any
   18668:	ldr	w0, [sp, #140]
   1866c:	cmp	w0, #0x0
   18670:	b.ne	18694 <scols_line_link_group@@SMARTCOLS_2.34+0xdd8>  // b.any
   18674:	add	x1, sp, #0x60
   18678:	add	x0, sp, #0x48
   1867c:	mov	x2, x1
   18680:	mov	x1, x0
   18684:	ldr	x0, [sp, #56]
   18688:	bl	7fa0 <scols_table_next_line@plt>
   1868c:	cmp	w0, #0x0
   18690:	b.eq	18464 <scols_line_link_group@@SMARTCOLS_2.34+0xba8>  // b.none
   18694:	ldr	x0, [sp, #56]
   18698:	str	xzr, [x0, #160]
   1869c:	ldr	x0, [sp, #56]
   186a0:	ldrb	w1, [x0, #249]
   186a4:	and	w1, w1, #0xfffffffb
   186a8:	strb	w1, [x0, #249]
   186ac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   186b0:	ldr	x0, [x0, #4024]
   186b4:	ldr	w0, [x0]
   186b8:	and	w0, w0, #0x10
   186bc:	cmp	w0, #0x0
   186c0:	b.eq	18710 <scols_line_link_group@@SMARTCOLS_2.34+0xe54>  // b.none
   186c4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   186c8:	ldr	x0, [x0, #4016]
   186cc:	ldr	x19, [x0]
   186d0:	bl	7870 <getpid@plt>
   186d4:	mov	w1, w0
   186d8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   186dc:	add	x4, x0, #0x7f0
   186e0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   186e4:	add	x3, x0, #0x760
   186e8:	mov	w2, w1
   186ec:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   186f0:	add	x1, x0, #0x770
   186f4:	mov	x0, x19
   186f8:	bl	8380 <fprintf@plt>
   186fc:	ldr	w2, [sp, #140]
   18700:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18704:	add	x1, x0, #0x858
   18708:	ldr	x0, [sp, #56]
   1870c:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   18710:	ldr	w0, [sp, #140]
   18714:	ldr	x19, [sp, #16]
   18718:	ldp	x29, x30, [sp], #144
   1871c:	ret
   18720:	stp	x29, x30, [sp, #-288]!
   18724:	mov	x29, sp
   18728:	str	x0, [sp, #56]
   1872c:	str	x1, [sp, #232]
   18730:	str	x2, [sp, #240]
   18734:	str	x3, [sp, #248]
   18738:	str	x4, [sp, #256]
   1873c:	str	x5, [sp, #264]
   18740:	str	x6, [sp, #272]
   18744:	str	x7, [sp, #280]
   18748:	str	q0, [sp, #96]
   1874c:	str	q1, [sp, #112]
   18750:	str	q2, [sp, #128]
   18754:	str	q3, [sp, #144]
   18758:	str	q4, [sp, #160]
   1875c:	str	q5, [sp, #176]
   18760:	str	q6, [sp, #192]
   18764:	str	q7, [sp, #208]
   18768:	add	x0, sp, #0x120
   1876c:	str	x0, [sp, #64]
   18770:	add	x0, sp, #0x120
   18774:	str	x0, [sp, #72]
   18778:	add	x0, sp, #0xe0
   1877c:	str	x0, [sp, #80]
   18780:	mov	w0, #0xffffffc8            	// #-56
   18784:	str	w0, [sp, #88]
   18788:	mov	w0, #0xffffff80            	// #-128
   1878c:	str	w0, [sp, #92]
   18790:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18794:	ldr	x0, [x0, #4016]
   18798:	ldr	x4, [x0]
   1879c:	add	x2, sp, #0x10
   187a0:	add	x3, sp, #0x40
   187a4:	ldp	x0, x1, [x3]
   187a8:	stp	x0, x1, [x2]
   187ac:	ldp	x0, x1, [x3, #16]
   187b0:	stp	x0, x1, [x2, #16]
   187b4:	add	x0, sp, #0x10
   187b8:	mov	x2, x0
   187bc:	ldr	x1, [sp, #56]
   187c0:	mov	x0, x4
   187c4:	bl	8210 <vfprintf@plt>
   187c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   187cc:	ldr	x0, [x0, #4016]
   187d0:	ldr	x0, [x0]
   187d4:	mov	x1, x0
   187d8:	mov	w0, #0xa                   	// #10
   187dc:	bl	7720 <fputc@plt>
   187e0:	nop
   187e4:	ldp	x29, x30, [sp], #288
   187e8:	ret
   187ec:	stp	x29, x30, [sp, #-80]!
   187f0:	mov	x29, sp
   187f4:	str	x0, [sp, #24]
   187f8:	str	x1, [sp, #16]
   187fc:	add	x0, sp, #0x20
   18800:	mov	w2, #0x0                   	// #0
   18804:	mov	x1, x0
   18808:	ldr	x0, [sp, #16]
   1880c:	bl	74e0 <strtoul@plt>
   18810:	str	w0, [sp, #76]
   18814:	ldr	x0, [sp, #32]
   18818:	cmp	x0, #0x0
   1881c:	b.eq	18934 <scols_line_link_group@@SMARTCOLS_2.34+0x1078>  // b.none
   18820:	ldr	x0, [sp, #32]
   18824:	ldrsb	w0, [x0]
   18828:	cmp	w0, #0x0
   1882c:	b.eq	18934 <scols_line_link_group@@SMARTCOLS_2.34+0x1078>  // b.none
   18830:	ldr	x0, [sp, #24]
   18834:	cmp	x0, #0x0
   18838:	b.eq	18934 <scols_line_link_group@@SMARTCOLS_2.34+0x1078>  // b.none
   1883c:	ldr	x0, [sp, #24]
   18840:	ldr	x0, [x0]
   18844:	cmp	x0, #0x0
   18848:	b.eq	18934 <scols_line_link_group@@SMARTCOLS_2.34+0x1078>  // b.none
   1884c:	str	wzr, [sp, #76]
   18850:	ldr	x0, [sp, #16]
   18854:	bl	7b70 <strdup@plt>
   18858:	str	x0, [sp, #48]
   1885c:	ldr	x0, [sp, #48]
   18860:	str	x0, [sp, #64]
   18864:	ldr	x0, [sp, #64]
   18868:	cmp	x0, #0x0
   1886c:	b.ne	188f8 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>  // b.any
   18870:	ldr	w0, [sp, #76]
   18874:	b	18968 <scols_line_link_group@@SMARTCOLS_2.34+0x10ac>
   18878:	ldr	x0, [sp, #32]
   1887c:	str	x0, [sp, #64]
   18880:	ldr	x0, [sp, #24]
   18884:	str	x0, [sp, #56]
   18888:	b	188cc <scols_line_link_group@@SMARTCOLS_2.34+0x1010>
   1888c:	ldr	x0, [sp, #56]
   18890:	ldr	x0, [x0]
   18894:	mov	x1, x0
   18898:	ldr	x0, [sp, #40]
   1889c:	bl	7d20 <strcmp@plt>
   188a0:	cmp	w0, #0x0
   188a4:	b.ne	188c0 <scols_line_link_group@@SMARTCOLS_2.34+0x1004>  // b.any
   188a8:	ldr	x0, [sp, #56]
   188ac:	ldr	w0, [x0, #8]
   188b0:	ldr	w1, [sp, #76]
   188b4:	orr	w0, w1, w0
   188b8:	str	w0, [sp, #76]
   188bc:	b	188e8 <scols_line_link_group@@SMARTCOLS_2.34+0x102c>
   188c0:	ldr	x0, [sp, #56]
   188c4:	add	x0, x0, #0x18
   188c8:	str	x0, [sp, #56]
   188cc:	ldr	x0, [sp, #56]
   188d0:	cmp	x0, #0x0
   188d4:	b.eq	188e8 <scols_line_link_group@@SMARTCOLS_2.34+0x102c>  // b.none
   188d8:	ldr	x0, [sp, #56]
   188dc:	ldr	x0, [x0]
   188e0:	cmp	x0, #0x0
   188e4:	b.ne	1888c <scols_line_link_group@@SMARTCOLS_2.34+0xfd0>  // b.any
   188e8:	ldr	w1, [sp, #76]
   188ec:	mov	w0, #0xffff                	// #65535
   188f0:	cmp	w1, w0
   188f4:	b.eq	18924 <scols_line_link_group@@SMARTCOLS_2.34+0x1068>  // b.none
   188f8:	add	x0, sp, #0x20
   188fc:	mov	x2, x0
   18900:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18904:	add	x1, x0, #0x880
   18908:	ldr	x0, [sp, #64]
   1890c:	bl	7890 <strtok_r@plt>
   18910:	str	x0, [sp, #40]
   18914:	ldr	x0, [sp, #40]
   18918:	cmp	x0, #0x0
   1891c:	b.ne	18878 <scols_line_link_group@@SMARTCOLS_2.34+0xfbc>  // b.any
   18920:	b	18928 <scols_line_link_group@@SMARTCOLS_2.34+0x106c>
   18924:	nop
   18928:	ldr	x0, [sp, #48]
   1892c:	bl	7dc0 <free@plt>
   18930:	b	18964 <scols_line_link_group@@SMARTCOLS_2.34+0x10a8>
   18934:	ldr	x0, [sp, #32]
   18938:	cmp	x0, #0x0
   1893c:	b.eq	18964 <scols_line_link_group@@SMARTCOLS_2.34+0x10a8>  // b.none
   18940:	ldr	x2, [sp, #32]
   18944:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18948:	add	x1, x0, #0x888
   1894c:	mov	x0, x2
   18950:	bl	7d20 <strcmp@plt>
   18954:	cmp	w0, #0x0
   18958:	b.ne	18964 <scols_line_link_group@@SMARTCOLS_2.34+0x10a8>  // b.any
   1895c:	mov	w0, #0xffff                	// #65535
   18960:	str	w0, [sp, #76]
   18964:	ldr	w0, [sp, #76]
   18968:	ldp	x29, x30, [sp], #80
   1896c:	ret
   18970:	stp	x29, x30, [sp, #-48]!
   18974:	mov	x29, sp
   18978:	str	x0, [sp, #24]
   1897c:	str	x1, [sp, #16]
   18980:	ldr	x0, [sp, #16]
   18984:	cmp	x0, #0x0
   18988:	b.eq	18a3c <scols_line_link_group@@SMARTCOLS_2.34+0x1180>  // b.none
   1898c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18990:	ldr	x0, [x0, #4016]
   18994:	ldr	x3, [x0]
   18998:	ldr	x2, [sp, #24]
   1899c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   189a0:	add	x1, x0, #0x890
   189a4:	mov	x0, x3
   189a8:	bl	8380 <fprintf@plt>
   189ac:	ldr	x0, [sp, #16]
   189b0:	str	x0, [sp, #40]
   189b4:	b	18a1c <scols_line_link_group@@SMARTCOLS_2.34+0x1160>
   189b8:	ldr	x0, [sp, #40]
   189bc:	ldr	x0, [x0, #16]
   189c0:	cmp	x0, #0x0
   189c4:	b.eq	18a0c <scols_line_link_group@@SMARTCOLS_2.34+0x1150>  // b.none
   189c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   189cc:	ldr	x0, [x0, #4016]
   189d0:	ldr	x5, [x0]
   189d4:	ldr	x0, [sp, #40]
   189d8:	ldr	x1, [x0]
   189dc:	ldr	x0, [sp, #40]
   189e0:	ldr	w2, [x0, #8]
   189e4:	ldr	x0, [sp, #40]
   189e8:	ldr	x0, [x0, #16]
   189ec:	mov	x4, x0
   189f0:	mov	w3, w2
   189f4:	mov	x2, x1
   189f8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   189fc:	add	x1, x0, #0x8c8
   18a00:	mov	x0, x5
   18a04:	bl	8380 <fprintf@plt>
   18a08:	b	18a10 <scols_line_link_group@@SMARTCOLS_2.34+0x1154>
   18a0c:	nop
   18a10:	ldr	x0, [sp, #40]
   18a14:	add	x0, x0, #0x18
   18a18:	str	x0, [sp, #40]
   18a1c:	ldr	x0, [sp, #40]
   18a20:	cmp	x0, #0x0
   18a24:	b.eq	18a40 <scols_line_link_group@@SMARTCOLS_2.34+0x1184>  // b.none
   18a28:	ldr	x0, [sp, #40]
   18a2c:	ldr	x0, [x0]
   18a30:	cmp	x0, #0x0
   18a34:	b.ne	189b8 <scols_line_link_group@@SMARTCOLS_2.34+0x10fc>  // b.any
   18a38:	b	18a40 <scols_line_link_group@@SMARTCOLS_2.34+0x1184>
   18a3c:	nop
   18a40:	ldp	x29, x30, [sp], #48
   18a44:	ret

0000000000018a48 <scols_init_debug@@SMARTCOLS_2.25>:
   18a48:	stp	x29, x30, [sp, #-64]!
   18a4c:	mov	x29, sp
   18a50:	str	x19, [sp, #16]
   18a54:	str	w0, [sp, #44]
   18a58:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18a5c:	ldr	x0, [x0, #4024]
   18a60:	ldr	w0, [x0]
   18a64:	cmp	w0, #0x0
   18a68:	b.ne	18ccc <scols_init_debug@@SMARTCOLS_2.25+0x284>  // b.any
   18a6c:	ldr	w0, [sp, #44]
   18a70:	cmp	w0, #0x0
   18a74:	b.ne	18a88 <scols_init_debug@@SMARTCOLS_2.25+0x40>  // b.any
   18a78:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18a7c:	add	x0, x0, #0x9c8
   18a80:	bl	8270 <getenv@plt>
   18a84:	b	18a8c <scols_init_debug@@SMARTCOLS_2.25+0x44>
   18a88:	mov	x0, #0x0                   	// #0
   18a8c:	str	x0, [sp, #56]
   18a90:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18a94:	ldr	x0, [x0, #4024]
   18a98:	ldr	w0, [x0]
   18a9c:	and	w0, w0, #0x2
   18aa0:	cmp	w0, #0x0
   18aa4:	b.ne	18af4 <scols_init_debug@@SMARTCOLS_2.25+0xac>  // b.any
   18aa8:	ldr	w0, [sp, #44]
   18aac:	cmp	w0, #0x0
   18ab0:	b.ne	18ae4 <scols_init_debug@@SMARTCOLS_2.25+0x9c>  // b.any
   18ab4:	ldr	x0, [sp, #56]
   18ab8:	cmp	x0, #0x0
   18abc:	b.eq	18ae4 <scols_init_debug@@SMARTCOLS_2.25+0x9c>  // b.none
   18ac0:	ldr	x1, [sp, #56]
   18ac4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18ac8:	add	x0, x0, #0x5e0
   18acc:	bl	187ec <scols_line_link_group@@SMARTCOLS_2.34+0xf30>
   18ad0:	mov	w1, w0
   18ad4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18ad8:	ldr	x0, [x0, #4024]
   18adc:	str	w1, [x0]
   18ae0:	b	18af4 <scols_init_debug@@SMARTCOLS_2.25+0xac>
   18ae4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18ae8:	ldr	x0, [x0, #4024]
   18aec:	ldr	w1, [sp, #44]
   18af0:	str	w1, [x0]
   18af4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18af8:	ldr	x0, [x0, #4024]
   18afc:	ldr	w0, [x0]
   18b00:	cmp	w0, #0x0
   18b04:	b.eq	18b7c <scols_init_debug@@SMARTCOLS_2.25+0x134>  // b.none
   18b08:	bl	76d0 <getuid@plt>
   18b0c:	mov	w19, w0
   18b10:	bl	7640 <geteuid@plt>
   18b14:	cmp	w19, w0
   18b18:	b.ne	18b30 <scols_init_debug@@SMARTCOLS_2.25+0xe8>  // b.any
   18b1c:	bl	7df0 <getgid@plt>
   18b20:	mov	w19, w0
   18b24:	bl	7600 <getegid@plt>
   18b28:	cmp	w19, w0
   18b2c:	b.eq	18b7c <scols_init_debug@@SMARTCOLS_2.25+0x134>  // b.none
   18b30:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18b34:	ldr	x0, [x0, #4024]
   18b38:	ldr	w0, [x0]
   18b3c:	orr	w1, w0, #0x1000000
   18b40:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18b44:	ldr	x0, [x0, #4024]
   18b48:	str	w1, [x0]
   18b4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18b50:	ldr	x0, [x0, #4016]
   18b54:	ldr	x19, [x0]
   18b58:	bl	7870 <getpid@plt>
   18b5c:	mov	w1, w0
   18b60:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18b64:	add	x3, x0, #0x9e0
   18b68:	mov	w2, w1
   18b6c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18b70:	add	x1, x0, #0x9f0
   18b74:	mov	x0, x19
   18b78:	bl	8380 <fprintf@plt>
   18b7c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18b80:	ldr	x0, [x0, #4024]
   18b84:	ldr	w0, [x0]
   18b88:	orr	w1, w0, #0x2
   18b8c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18b90:	ldr	x0, [x0, #4024]
   18b94:	str	w1, [x0]
   18b98:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18b9c:	ldr	x0, [x0, #4024]
   18ba0:	ldr	w0, [x0]
   18ba4:	cmp	w0, #0x2
   18ba8:	b.eq	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x254>  // b.none
   18bac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18bb0:	ldr	x0, [x0, #4024]
   18bb4:	ldr	w0, [x0]
   18bb8:	cmp	w0, #0x3
   18bbc:	b.eq	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x254>  // b.none
   18bc0:	str	xzr, [sp, #48]
   18bc4:	add	x0, sp, #0x30
   18bc8:	bl	7dd0 <scols_get_library_version@plt>
   18bcc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18bd0:	ldr	x0, [x0, #4024]
   18bd4:	ldr	w0, [x0]
   18bd8:	and	w0, w0, #0x2
   18bdc:	cmp	w0, #0x0
   18be0:	b.eq	18c38 <scols_init_debug@@SMARTCOLS_2.25+0x1f0>  // b.none
   18be4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18be8:	ldr	x0, [x0, #4016]
   18bec:	ldr	x19, [x0]
   18bf0:	bl	7870 <getpid@plt>
   18bf4:	mov	w1, w0
   18bf8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18bfc:	add	x4, x0, #0xa30
   18c00:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c04:	add	x3, x0, #0x9e0
   18c08:	mov	w2, w1
   18c0c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c10:	add	x1, x0, #0xa38
   18c14:	mov	x0, x19
   18c18:	bl	8380 <fprintf@plt>
   18c1c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18c20:	ldr	x0, [x0, #4024]
   18c24:	ldr	w0, [x0]
   18c28:	mov	w1, w0
   18c2c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c30:	add	x0, x0, #0xa48
   18c34:	bl	18720 <scols_line_link_group@@SMARTCOLS_2.34+0xe64>
   18c38:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18c3c:	ldr	x0, [x0, #4024]
   18c40:	ldr	w0, [x0]
   18c44:	and	w0, w0, #0x2
   18c48:	cmp	w0, #0x0
   18c4c:	b.eq	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x254>  // b.none
   18c50:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18c54:	ldr	x0, [x0, #4016]
   18c58:	ldr	x19, [x0]
   18c5c:	bl	7870 <getpid@plt>
   18c60:	mov	w1, w0
   18c64:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c68:	add	x4, x0, #0xa30
   18c6c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c70:	add	x3, x0, #0x9e0
   18c74:	mov	w2, w1
   18c78:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c7c:	add	x1, x0, #0xa38
   18c80:	mov	x0, x19
   18c84:	bl	8380 <fprintf@plt>
   18c88:	ldr	x0, [sp, #48]
   18c8c:	mov	x1, x0
   18c90:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18c94:	add	x0, x0, #0xa68
   18c98:	bl	18720 <scols_line_link_group@@SMARTCOLS_2.34+0xe64>
   18c9c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18ca0:	ldr	x0, [x0, #4024]
   18ca4:	ldr	w0, [x0]
   18ca8:	and	w0, w0, #0x1
   18cac:	cmp	w0, #0x0
   18cb0:	b.eq	18cd0 <scols_init_debug@@SMARTCOLS_2.25+0x288>  // b.none
   18cb4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   18cb8:	add	x1, x0, #0x5e0
   18cbc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   18cc0:	add	x0, x0, #0x9c8
   18cc4:	bl	18970 <scols_line_link_group@@SMARTCOLS_2.34+0x10b4>
   18cc8:	b	18cd0 <scols_init_debug@@SMARTCOLS_2.25+0x288>
   18ccc:	nop
   18cd0:	ldr	x19, [sp, #16]
   18cd4:	ldp	x29, x30, [sp], #64
   18cd8:	ret
   18cdc:	stp	x29, x30, [sp, #-160]!
   18ce0:	mov	x29, sp
   18ce4:	str	w0, [sp, #28]
   18ce8:	str	x1, [sp, #16]
   18cec:	add	x0, sp, #0x20
   18cf0:	mov	x1, x0
   18cf4:	ldr	w0, [sp, #28]
   18cf8:	bl	35368 <scols_init_debug@@SMARTCOLS_2.25+0x1c920>
   18cfc:	cmp	w0, #0x0
   18d00:	b.ge	18d0c <scols_init_debug@@SMARTCOLS_2.25+0x2c4>  // b.tcont
   18d04:	mov	w0, #0x0                   	// #0
   18d08:	b	18d40 <scols_init_debug@@SMARTCOLS_2.25+0x2f8>
   18d0c:	ldr	x1, [sp, #32]
   18d10:	ldr	x0, [sp, #16]
   18d14:	ldr	x0, [x0]
   18d18:	cmp	x1, x0
   18d1c:	b.ne	18d34 <scols_init_debug@@SMARTCOLS_2.25+0x2ec>  // b.any
   18d20:	ldr	x1, [sp, #40]
   18d24:	ldr	x0, [sp, #16]
   18d28:	ldr	x0, [x0, #8]
   18d2c:	cmp	x1, x0
   18d30:	b.eq	18d3c <scols_init_debug@@SMARTCOLS_2.25+0x2f4>  // b.none
   18d34:	mov	w0, #0x0                   	// #0
   18d38:	b	18d40 <scols_init_debug@@SMARTCOLS_2.25+0x2f8>
   18d3c:	mov	w0, #0x1                   	// #1
   18d40:	ldp	x29, x30, [sp], #160
   18d44:	ret
   18d48:	stp	x29, x30, [sp, #-48]!
   18d4c:	mov	x29, sp
   18d50:	str	w0, [sp, #28]
   18d54:	str	x1, [sp, #16]
   18d58:	mov	w2, #0x0                   	// #0
   18d5c:	ldr	x1, [sp, #16]
   18d60:	ldr	w0, [sp, #28]
   18d64:	bl	77a0 <lseek@plt>
   18d68:	cmp	x0, #0x0
   18d6c:	b.ge	18d78 <scols_init_debug@@SMARTCOLS_2.25+0x330>  // b.tcont
   18d70:	mov	x0, #0x0                   	// #0
   18d74:	b	18da0 <scols_init_debug@@SMARTCOLS_2.25+0x358>
   18d78:	add	x0, sp, #0x2f
   18d7c:	mov	x2, #0x1                   	// #1
   18d80:	mov	x1, x0
   18d84:	ldr	w0, [sp, #28]
   18d88:	bl	7ff0 <read@plt>
   18d8c:	cmp	x0, #0x0
   18d90:	b.gt	18d9c <scols_init_debug@@SMARTCOLS_2.25+0x354>
   18d94:	mov	x0, #0x0                   	// #0
   18d98:	b	18da0 <scols_init_debug@@SMARTCOLS_2.25+0x358>
   18d9c:	mov	x0, #0x1                   	// #1
   18da0:	ldp	x29, x30, [sp], #48
   18da4:	ret
   18da8:	stp	x29, x30, [sp, #-160]!
   18dac:	mov	x29, sp
   18db0:	str	w0, [sp, #28]
   18db4:	add	x0, sp, #0x20
   18db8:	mov	x1, x0
   18dbc:	ldr	w0, [sp, #28]
   18dc0:	bl	35368 <scols_init_debug@@SMARTCOLS_2.25+0x1c920>
   18dc4:	cmp	w0, #0x0
   18dc8:	b.ne	18de4 <scols_init_debug@@SMARTCOLS_2.25+0x39c>  // b.any
   18dcc:	ldr	w0, [sp, #48]
   18dd0:	and	w0, w0, #0xf000
   18dd4:	cmp	w0, #0x6, lsl #12
   18dd8:	b.ne	18de4 <scols_init_debug@@SMARTCOLS_2.25+0x39c>  // b.any
   18ddc:	mov	w0, #0x1                   	// #1
   18de0:	b	18de8 <scols_init_debug@@SMARTCOLS_2.25+0x3a0>
   18de4:	mov	w0, #0x0                   	// #0
   18de8:	ldp	x29, x30, [sp], #160
   18dec:	ret
   18df0:	stp	x29, x30, [sp, #-64]!
   18df4:	mov	x29, sp
   18df8:	str	w0, [sp, #28]
   18dfc:	str	xzr, [sp, #48]
   18e00:	mov	x0, #0x400                 	// #1024
   18e04:	str	x0, [sp, #56]
   18e08:	b	18e50 <scols_init_debug@@SMARTCOLS_2.25+0x408>
   18e0c:	ldr	x0, [sp, #56]
   18e10:	cmn	x0, #0x1
   18e14:	b.ne	18e20 <scols_init_debug@@SMARTCOLS_2.25+0x3d8>  // b.any
   18e18:	mov	x0, #0xffffffffffffffff    	// #-1
   18e1c:	b	18ed4 <scols_init_debug@@SMARTCOLS_2.25+0x48c>
   18e20:	ldr	x0, [sp, #56]
   18e24:	str	x0, [sp, #48]
   18e28:	ldr	x1, [sp, #56]
   18e2c:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
   18e30:	cmp	x1, x0
   18e34:	b.ls	18e44 <scols_init_debug@@SMARTCOLS_2.25+0x3fc>  // b.plast
   18e38:	mov	x0, #0xffffffffffffffff    	// #-1
   18e3c:	str	x0, [sp, #56]
   18e40:	b	18e50 <scols_init_debug@@SMARTCOLS_2.25+0x408>
   18e44:	ldr	x0, [sp, #56]
   18e48:	lsl	x0, x0, #1
   18e4c:	str	x0, [sp, #56]
   18e50:	ldr	x0, [sp, #56]
   18e54:	mov	x1, x0
   18e58:	ldr	w0, [sp, #28]
   18e5c:	bl	18d48 <scols_init_debug@@SMARTCOLS_2.25+0x300>
   18e60:	cmp	x0, #0x0
   18e64:	b.ne	18e0c <scols_init_debug@@SMARTCOLS_2.25+0x3c4>  // b.any
   18e68:	b	18eac <scols_init_debug@@SMARTCOLS_2.25+0x464>
   18e6c:	ldr	x1, [sp, #48]
   18e70:	ldr	x0, [sp, #56]
   18e74:	add	x0, x1, x0
   18e78:	lsr	x0, x0, #1
   18e7c:	str	x0, [sp, #40]
   18e80:	ldr	x0, [sp, #40]
   18e84:	mov	x1, x0
   18e88:	ldr	w0, [sp, #28]
   18e8c:	bl	18d48 <scols_init_debug@@SMARTCOLS_2.25+0x300>
   18e90:	cmp	x0, #0x0
   18e94:	b.eq	18ea4 <scols_init_debug@@SMARTCOLS_2.25+0x45c>  // b.none
   18e98:	ldr	x0, [sp, #40]
   18e9c:	str	x0, [sp, #48]
   18ea0:	b	18eac <scols_init_debug@@SMARTCOLS_2.25+0x464>
   18ea4:	ldr	x0, [sp, #40]
   18ea8:	str	x0, [sp, #56]
   18eac:	ldr	x0, [sp, #56]
   18eb0:	sub	x0, x0, #0x1
   18eb4:	ldr	x1, [sp, #48]
   18eb8:	cmp	x1, x0
   18ebc:	b.cc	18e6c <scols_init_debug@@SMARTCOLS_2.25+0x424>  // b.lo, b.ul, b.last
   18ec0:	mov	x1, #0x0                   	// #0
   18ec4:	ldr	w0, [sp, #28]
   18ec8:	bl	18d48 <scols_init_debug@@SMARTCOLS_2.25+0x300>
   18ecc:	ldr	x0, [sp, #48]
   18ed0:	add	x0, x0, #0x1
   18ed4:	ldp	x29, x30, [sp], #64
   18ed8:	ret
   18edc:	stp	x29, x30, [sp, #-176]!
   18ee0:	mov	x29, sp
   18ee4:	str	w0, [sp, #28]
   18ee8:	str	x1, [sp, #16]
   18eec:	ldr	x2, [sp, #16]
   18ef0:	mov	x1, #0x1272                	// #4722
   18ef4:	movk	x1, #0x8008, lsl #16
   18ef8:	ldr	w0, [sp, #28]
   18efc:	bl	83c0 <ioctl@plt>
   18f00:	cmp	w0, #0x0
   18f04:	b.lt	18f10 <scols_init_debug@@SMARTCOLS_2.25+0x4c8>  // b.tstop
   18f08:	mov	w0, #0x0                   	// #0
   18f0c:	b	18ff0 <scols_init_debug@@SMARTCOLS_2.25+0x5a8>
   18f10:	add	x0, sp, #0xa8
   18f14:	mov	x2, x0
   18f18:	mov	x1, #0x1260                	// #4704
   18f1c:	ldr	w0, [sp, #28]
   18f20:	bl	83c0 <ioctl@plt>
   18f24:	cmp	w0, #0x0
   18f28:	b.lt	18f44 <scols_init_debug@@SMARTCOLS_2.25+0x4fc>  // b.tstop
   18f2c:	ldr	x0, [sp, #168]
   18f30:	lsl	x1, x0, #9
   18f34:	ldr	x0, [sp, #16]
   18f38:	str	x1, [x0]
   18f3c:	mov	w0, #0x0                   	// #0
   18f40:	b	18ff0 <scols_init_debug@@SMARTCOLS_2.25+0x5a8>
   18f44:	add	x0, sp, #0x28
   18f48:	mov	x2, x0
   18f4c:	mov	x1, #0x204                 	// #516
   18f50:	movk	x1, #0x8020, lsl #16
   18f54:	ldr	w0, [sp, #28]
   18f58:	bl	83c0 <ioctl@plt>
   18f5c:	cmp	w0, #0x0
   18f60:	b.lt	18f80 <scols_init_debug@@SMARTCOLS_2.25+0x538>  // b.tstop
   18f64:	ldr	w0, [sp, #40]
   18f68:	mov	w0, w0
   18f6c:	lsl	x1, x0, #9
   18f70:	ldr	x0, [sp, #16]
   18f74:	str	x1, [x0]
   18f78:	mov	w0, #0x0                   	// #0
   18f7c:	b	18ff0 <scols_init_debug@@SMARTCOLS_2.25+0x5a8>
   18f80:	add	x0, sp, #0x28
   18f84:	mov	x1, x0
   18f88:	ldr	w0, [sp, #28]
   18f8c:	bl	35368 <scols_init_debug@@SMARTCOLS_2.25+0x1c920>
   18f90:	cmp	w0, #0x0
   18f94:	b.ne	18fc0 <scols_init_debug@@SMARTCOLS_2.25+0x578>  // b.any
   18f98:	ldr	w0, [sp, #56]
   18f9c:	and	w0, w0, #0xf000
   18fa0:	cmp	w0, #0x8, lsl #12
   18fa4:	b.ne	18fc0 <scols_init_debug@@SMARTCOLS_2.25+0x578>  // b.any
   18fa8:	ldr	x0, [sp, #88]
   18fac:	mov	x1, x0
   18fb0:	ldr	x0, [sp, #16]
   18fb4:	str	x1, [x0]
   18fb8:	mov	w0, #0x0                   	// #0
   18fbc:	b	18ff0 <scols_init_debug@@SMARTCOLS_2.25+0x5a8>
   18fc0:	ldr	w0, [sp, #56]
   18fc4:	and	w0, w0, #0xf000
   18fc8:	cmp	w0, #0x6, lsl #12
   18fcc:	b.eq	18fd8 <scols_init_debug@@SMARTCOLS_2.25+0x590>  // b.none
   18fd0:	mov	w0, #0xffffffff            	// #-1
   18fd4:	b	18ff0 <scols_init_debug@@SMARTCOLS_2.25+0x5a8>
   18fd8:	ldr	w0, [sp, #28]
   18fdc:	bl	18df0 <scols_init_debug@@SMARTCOLS_2.25+0x3a8>
   18fe0:	mov	x1, x0
   18fe4:	ldr	x0, [sp, #16]
   18fe8:	str	x1, [x0]
   18fec:	mov	w0, #0x0                   	// #0
   18ff0:	ldp	x29, x30, [sp], #176
   18ff4:	ret
   18ff8:	stp	x29, x30, [sp, #-48]!
   18ffc:	mov	x29, sp
   19000:	str	w0, [sp, #28]
   19004:	str	x1, [sp, #16]
   19008:	add	x0, sp, #0x28
   1900c:	mov	x1, x0
   19010:	ldr	w0, [sp, #28]
   19014:	bl	18edc <scols_init_debug@@SMARTCOLS_2.25+0x494>
   19018:	cmp	w0, #0x0
   1901c:	b.ne	19038 <scols_init_debug@@SMARTCOLS_2.25+0x5f0>  // b.any
   19020:	ldr	x0, [sp, #40]
   19024:	lsr	x1, x0, #9
   19028:	ldr	x0, [sp, #16]
   1902c:	str	x1, [x0]
   19030:	mov	w0, #0x0                   	// #0
   19034:	b	1903c <scols_init_debug@@SMARTCOLS_2.25+0x5f4>
   19038:	mov	w0, #0xffffffff            	// #-1
   1903c:	ldp	x29, x30, [sp], #48
   19040:	ret
   19044:	stp	x29, x30, [sp, #-32]!
   19048:	mov	x29, sp
   1904c:	str	w0, [sp, #28]
   19050:	str	x1, [sp, #16]
   19054:	ldr	x2, [sp, #16]
   19058:	mov	x1, #0x1268                	// #4712
   1905c:	ldr	w0, [sp, #28]
   19060:	bl	83c0 <ioctl@plt>
   19064:	cmp	w0, #0x0
   19068:	b.lt	19074 <scols_init_debug@@SMARTCOLS_2.25+0x62c>  // b.tstop
   1906c:	mov	w0, #0x0                   	// #0
   19070:	b	19078 <scols_init_debug@@SMARTCOLS_2.25+0x630>
   19074:	mov	w0, #0xffffffff            	// #-1
   19078:	ldp	x29, x30, [sp], #32
   1907c:	ret
   19080:	stp	x29, x30, [sp, #-32]!
   19084:	mov	x29, sp
   19088:	str	w0, [sp, #28]
   1908c:	str	x1, [sp, #16]
   19090:	add	x0, sp, #0x10
   19094:	mov	x2, x0
   19098:	mov	x1, #0x127b                	// #4731
   1909c:	ldr	w0, [sp, #28]
   190a0:	bl	83c0 <ioctl@plt>
   190a4:	cmp	w0, #0x0
   190a8:	b.lt	190b4 <scols_init_debug@@SMARTCOLS_2.25+0x66c>  // b.tstop
   190ac:	mov	w0, #0x0                   	// #0
   190b0:	b	190b8 <scols_init_debug@@SMARTCOLS_2.25+0x670>
   190b4:	mov	w0, #0xffffffff            	// #-1
   190b8:	ldp	x29, x30, [sp], #32
   190bc:	ret
   190c0:	stp	x29, x30, [sp, #-48]!
   190c4:	mov	x29, sp
   190c8:	str	w0, [sp, #28]
   190cc:	add	x0, sp, #0x2c
   190d0:	mov	x2, x0
   190d4:	mov	x1, #0x127a                	// #4730
   190d8:	ldr	w0, [sp, #28]
   190dc:	bl	83c0 <ioctl@plt>
   190e0:	cmp	w0, #0x0
   190e4:	b.ge	190f0 <scols_init_debug@@SMARTCOLS_2.25+0x6a8>  // b.tcont
   190e8:	mov	w0, #0x0                   	// #0
   190ec:	b	19100 <scols_init_debug@@SMARTCOLS_2.25+0x6b8>
   190f0:	ldr	w0, [sp, #44]
   190f4:	cmp	w0, #0x0
   190f8:	cset	w0, ne  // ne = any
   190fc:	and	w0, w0, #0xff
   19100:	ldp	x29, x30, [sp], #48
   19104:	ret
   19108:	stp	x29, x30, [sp, #-64]!
   1910c:	mov	x29, sp
   19110:	str	x0, [sp, #40]
   19114:	str	x1, [sp, #32]
   19118:	str	w2, [sp, #28]
   1911c:	ldr	x0, [sp, #40]
   19120:	ldr	w0, [x0, #16]
   19124:	and	w0, w0, #0xf000
   19128:	cmp	w0, #0x6, lsl #12
   1912c:	b.ne	1914c <scols_init_debug@@SMARTCOLS_2.25+0x704>  // b.any
   19130:	ldr	w0, [sp, #28]
   19134:	orr	w0, w0, #0x80
   19138:	mov	w1, w0
   1913c:	ldr	x0, [sp, #32]
   19140:	bl	7960 <open@plt>
   19144:	str	w0, [sp, #60]
   19148:	b	1915c <scols_init_debug@@SMARTCOLS_2.25+0x714>
   1914c:	ldr	w1, [sp, #28]
   19150:	ldr	x0, [sp, #32]
   19154:	bl	7960 <open@plt>
   19158:	str	w0, [sp, #60]
   1915c:	ldr	w0, [sp, #60]
   19160:	cmp	w0, #0x0
   19164:	b.lt	1919c <scols_init_debug@@SMARTCOLS_2.25+0x754>  // b.tstop
   19168:	ldr	x1, [sp, #40]
   1916c:	ldr	w0, [sp, #60]
   19170:	bl	18cdc <scols_init_debug@@SMARTCOLS_2.25+0x294>
   19174:	cmp	w0, #0x0
   19178:	b.ne	1919c <scols_init_debug@@SMARTCOLS_2.25+0x754>  // b.any
   1917c:	ldr	w0, [sp, #60]
   19180:	bl	7bb0 <close@plt>
   19184:	bl	8240 <__errno_location@plt>
   19188:	mov	x1, x0
   1918c:	mov	w0, #0x4d                  	// #77
   19190:	str	w0, [x1]
   19194:	mov	w0, #0xffffffff            	// #-1
   19198:	b	191e4 <scols_init_debug@@SMARTCOLS_2.25+0x79c>
   1919c:	ldr	w0, [sp, #60]
   191a0:	cmp	w0, #0x0
   191a4:	b.lt	191e0 <scols_init_debug@@SMARTCOLS_2.25+0x798>  // b.tstop
   191a8:	ldr	x0, [sp, #40]
   191ac:	ldr	w0, [x0, #16]
   191b0:	and	w0, w0, #0xf000
   191b4:	cmp	w0, #0x6, lsl #12
   191b8:	b.ne	191e0 <scols_init_debug@@SMARTCOLS_2.25+0x798>  // b.any
   191bc:	ldr	w0, [sp, #60]
   191c0:	bl	190c0 <scols_init_debug@@SMARTCOLS_2.25+0x678>
   191c4:	cmp	w0, #0x0
   191c8:	b.eq	191e0 <scols_init_debug@@SMARTCOLS_2.25+0x798>  // b.none
   191cc:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   191d0:	add	x0, x0, #0xa80
   191d4:	bl	8330 <gettext@plt>
   191d8:	ldr	x1, [sp, #32]
   191dc:	bl	7fe0 <warnx@plt>
   191e0:	ldr	w0, [sp, #60]
   191e4:	ldp	x29, x30, [sp], #64
   191e8:	ret
   191ec:	stp	x29, x30, [sp, #-48]!
   191f0:	mov	x29, sp
   191f4:	str	w0, [sp, #28]
   191f8:	mov	x2, #0x0                   	// #0
   191fc:	mov	x1, #0x5331                	// #21297
   19200:	ldr	w0, [sp, #28]
   19204:	bl	83c0 <ioctl@plt>
   19208:	str	w0, [sp, #44]
   1920c:	ldr	w0, [sp, #44]
   19210:	cmp	w0, #0x0
   19214:	b.ge	19220 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>  // b.tcont
   19218:	mov	w0, #0x0                   	// #0
   1921c:	b	19224 <scols_init_debug@@SMARTCOLS_2.25+0x7dc>
   19220:	ldr	w0, [sp, #44]
   19224:	ldp	x29, x30, [sp], #48
   19228:	ret
   1922c:	stp	x29, x30, [sp, #-64]!
   19230:	mov	x29, sp
   19234:	str	w0, [sp, #44]
   19238:	str	x1, [sp, #32]
   1923c:	str	x2, [sp, #24]
   19240:	add	x0, sp, #0x30
   19244:	mov	x2, x0
   19248:	mov	x1, #0x301                 	// #769
   1924c:	ldr	w0, [sp, #44]
   19250:	bl	83c0 <ioctl@plt>
   19254:	cmp	w0, #0x0
   19258:	b.ne	19284 <scols_init_debug@@SMARTCOLS_2.25+0x83c>  // b.any
   1925c:	ldrb	w0, [sp, #48]
   19260:	mov	w1, w0
   19264:	ldr	x0, [sp, #32]
   19268:	str	w1, [x0]
   1926c:	ldrb	w0, [sp, #49]
   19270:	mov	w1, w0
   19274:	ldr	x0, [sp, #24]
   19278:	str	w1, [x0]
   1927c:	mov	w0, #0x0                   	// #0
   19280:	b	19288 <scols_init_debug@@SMARTCOLS_2.25+0x840>
   19284:	mov	w0, #0xffffffff            	// #-1
   19288:	ldp	x29, x30, [sp], #64
   1928c:	ret
   19290:	sub	sp, sp, #0x10
   19294:	str	w0, [sp, #12]
   19298:	ldr	w0, [sp, #12]
   1929c:	cmp	w0, #0x7f
   192a0:	b.eq	19494 <scols_init_debug@@SMARTCOLS_2.25+0xa4c>  // b.none
   192a4:	ldr	w0, [sp, #12]
   192a8:	cmp	w0, #0x7f
   192ac:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   192b0:	ldr	w0, [sp, #12]
   192b4:	cmp	w0, #0x11
   192b8:	b.eq	19488 <scols_init_debug@@SMARTCOLS_2.25+0xa40>  // b.none
   192bc:	ldr	w0, [sp, #12]
   192c0:	cmp	w0, #0x11
   192c4:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   192c8:	ldr	w0, [sp, #12]
   192cc:	cmp	w0, #0xe
   192d0:	b.eq	1947c <scols_init_debug@@SMARTCOLS_2.25+0xa34>  // b.none
   192d4:	ldr	w0, [sp, #12]
   192d8:	cmp	w0, #0xe
   192dc:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   192e0:	ldr	w0, [sp, #12]
   192e4:	cmp	w0, #0xd
   192e8:	b.eq	19470 <scols_init_debug@@SMARTCOLS_2.25+0xa28>  // b.none
   192ec:	ldr	w0, [sp, #12]
   192f0:	cmp	w0, #0xd
   192f4:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   192f8:	ldr	w0, [sp, #12]
   192fc:	cmp	w0, #0xc
   19300:	b.eq	19464 <scols_init_debug@@SMARTCOLS_2.25+0xa1c>  // b.none
   19304:	ldr	w0, [sp, #12]
   19308:	cmp	w0, #0xc
   1930c:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   19310:	ldr	w0, [sp, #12]
   19314:	cmp	w0, #0x9
   19318:	b.eq	19458 <scols_init_debug@@SMARTCOLS_2.25+0xa10>  // b.none
   1931c:	ldr	w0, [sp, #12]
   19320:	cmp	w0, #0x9
   19324:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   19328:	ldr	w0, [sp, #12]
   1932c:	cmp	w0, #0x8
   19330:	b.eq	1944c <scols_init_debug@@SMARTCOLS_2.25+0xa04>  // b.none
   19334:	ldr	w0, [sp, #12]
   19338:	cmp	w0, #0x8
   1933c:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   19340:	ldr	w0, [sp, #12]
   19344:	cmp	w0, #0x7
   19348:	b.eq	19440 <scols_init_debug@@SMARTCOLS_2.25+0x9f8>  // b.none
   1934c:	ldr	w0, [sp, #12]
   19350:	cmp	w0, #0x7
   19354:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   19358:	ldr	w0, [sp, #12]
   1935c:	cmp	w0, #0x6
   19360:	b.eq	19434 <scols_init_debug@@SMARTCOLS_2.25+0x9ec>  // b.none
   19364:	ldr	w0, [sp, #12]
   19368:	cmp	w0, #0x6
   1936c:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   19370:	ldr	w0, [sp, #12]
   19374:	cmp	w0, #0x5
   19378:	b.eq	19428 <scols_init_debug@@SMARTCOLS_2.25+0x9e0>  // b.none
   1937c:	ldr	w0, [sp, #12]
   19380:	cmp	w0, #0x5
   19384:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   19388:	ldr	w0, [sp, #12]
   1938c:	cmp	w0, #0x4
   19390:	b.eq	1941c <scols_init_debug@@SMARTCOLS_2.25+0x9d4>  // b.none
   19394:	ldr	w0, [sp, #12]
   19398:	cmp	w0, #0x4
   1939c:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   193a0:	ldr	w0, [sp, #12]
   193a4:	cmp	w0, #0x3
   193a8:	b.eq	19410 <scols_init_debug@@SMARTCOLS_2.25+0x9c8>  // b.none
   193ac:	ldr	w0, [sp, #12]
   193b0:	cmp	w0, #0x3
   193b4:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   193b8:	ldr	w0, [sp, #12]
   193bc:	cmp	w0, #0x2
   193c0:	b.eq	19404 <scols_init_debug@@SMARTCOLS_2.25+0x9bc>  // b.none
   193c4:	ldr	w0, [sp, #12]
   193c8:	cmp	w0, #0x2
   193cc:	b.gt	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   193d0:	ldr	w0, [sp, #12]
   193d4:	cmp	w0, #0x0
   193d8:	b.eq	193ec <scols_init_debug@@SMARTCOLS_2.25+0x9a4>  // b.none
   193dc:	ldr	w0, [sp, #12]
   193e0:	cmp	w0, #0x1
   193e4:	b.eq	193f8 <scols_init_debug@@SMARTCOLS_2.25+0x9b0>  // b.none
   193e8:	b	194a0 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   193ec:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   193f0:	add	x0, x0, #0xaa0
   193f4:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   193f8:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   193fc:	add	x0, x0, #0xaa8
   19400:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19404:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19408:	add	x0, x0, #0xab0
   1940c:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19410:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19414:	add	x0, x0, #0xab8
   19418:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   1941c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19420:	add	x0, x0, #0xac8
   19424:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19428:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1942c:	add	x0, x0, #0xad0
   19430:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19434:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19438:	add	x0, x0, #0xad8
   1943c:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19440:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19444:	add	x0, x0, #0xae0
   19448:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   1944c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19450:	add	x0, x0, #0xae8
   19454:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19458:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1945c:	add	x0, x0, #0xaf0
   19460:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19464:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19468:	add	x0, x0, #0xaf8
   1946c:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19470:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19474:	add	x0, x0, #0xb00
   19478:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   1947c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19480:	add	x0, x0, #0xb10
   19484:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19488:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1948c:	add	x0, x0, #0xb18
   19490:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   19494:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19498:	add	x0, x0, #0xb20
   1949c:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   194a0:	nop
   194a4:	mov	x0, #0x0                   	// #0
   194a8:	add	sp, sp, #0x10
   194ac:	ret
   194b0:	stp	x29, x30, [sp, #-48]!
   194b4:	mov	x29, sp
   194b8:	str	w0, [sp, #28]
   194bc:	ldr	w1, [sp, #28]
   194c0:	mov	w0, #0xde83                	// #56963
   194c4:	movk	w0, #0x431b, lsl #16
   194c8:	umull	x0, w1, w0
   194cc:	lsr	x0, x0, #32
   194d0:	lsr	w0, w0, #18
   194d4:	mov	w0, w0
   194d8:	str	x0, [sp, #32]
   194dc:	ldr	w1, [sp, #28]
   194e0:	mov	w0, #0xde83                	// #56963
   194e4:	movk	w0, #0x431b, lsl #16
   194e8:	umull	x0, w1, w0
   194ec:	lsr	x0, x0, #32
   194f0:	lsr	w0, w0, #18
   194f4:	mov	w2, #0x4240                	// #16960
   194f8:	movk	w2, #0xf, lsl #16
   194fc:	mul	w0, w0, w2
   19500:	sub	w0, w1, w0
   19504:	mov	w1, w0
   19508:	mov	x0, x1
   1950c:	lsl	x0, x0, #5
   19510:	sub	x0, x0, x1
   19514:	lsl	x0, x0, #2
   19518:	add	x0, x0, x1
   1951c:	lsl	x0, x0, #3
   19520:	str	x0, [sp, #40]
   19524:	add	x0, sp, #0x20
   19528:	mov	x1, #0x0                   	// #0
   1952c:	bl	7e40 <nanosleep@plt>
   19530:	ldp	x29, x30, [sp], #48
   19534:	ret
   19538:	stp	x29, x30, [sp, #-48]!
   1953c:	mov	x29, sp
   19540:	str	x0, [sp, #24]
   19544:	str	x1, [sp, #16]
   19548:	ldr	x0, [sp, #16]
   1954c:	cmp	x0, #0x0
   19550:	b.eq	19560 <scols_init_debug@@SMARTCOLS_2.25+0xb18>  // b.none
   19554:	ldr	x0, [sp, #16]
   19558:	bl	74f0 <strlen@plt>
   1955c:	b	19564 <scols_init_debug@@SMARTCOLS_2.25+0xb1c>
   19560:	mov	x0, #0x0                   	// #0
   19564:	str	x0, [sp, #40]
   19568:	ldr	x0, [sp, #24]
   1956c:	cmp	x0, #0x0
   19570:	b.eq	195a8 <scols_init_debug@@SMARTCOLS_2.25+0xb60>  // b.none
   19574:	ldr	x0, [sp, #40]
   19578:	cmp	x0, #0x0
   1957c:	b.eq	195a8 <scols_init_debug@@SMARTCOLS_2.25+0xb60>  // b.none
   19580:	ldr	x2, [sp, #40]
   19584:	ldr	x1, [sp, #16]
   19588:	ldr	x0, [sp, #24]
   1958c:	bl	79d0 <strncmp@plt>
   19590:	cmp	w0, #0x0
   19594:	b.ne	195a8 <scols_init_debug@@SMARTCOLS_2.25+0xb60>  // b.any
   19598:	ldr	x1, [sp, #24]
   1959c:	ldr	x0, [sp, #40]
   195a0:	add	x0, x1, x0
   195a4:	b	195ac <scols_init_debug@@SMARTCOLS_2.25+0xb64>
   195a8:	mov	x0, #0x0                   	// #0
   195ac:	ldp	x29, x30, [sp], #48
   195b0:	ret
   195b4:	sub	sp, sp, #0x10
   195b8:	str	x0, [sp, #8]
   195bc:	ldr	x0, [sp, #8]
   195c0:	cmp	x0, #0x0
   195c4:	b.eq	195d8 <scols_init_debug@@SMARTCOLS_2.25+0xb90>  // b.none
   195c8:	ldr	x0, [sp, #8]
   195cc:	ldrsb	w0, [x0]
   195d0:	cmp	w0, #0x2f
   195d4:	b.ne	195e0 <scols_init_debug@@SMARTCOLS_2.25+0xb98>  // b.any
   195d8:	mov	w0, #0x0                   	// #0
   195dc:	b	195e4 <scols_init_debug@@SMARTCOLS_2.25+0xb9c>
   195e0:	mov	w0, #0x1                   	// #1
   195e4:	add	sp, sp, #0x10
   195e8:	ret
   195ec:	stp	x29, x30, [sp, #-64]!
   195f0:	mov	x29, sp
   195f4:	str	w0, [sp, #44]
   195f8:	str	x1, [sp, #32]
   195fc:	str	x2, [sp, #24]
   19600:	b	196a0 <scols_init_debug@@SMARTCOLS_2.25+0xc58>
   19604:	bl	8240 <__errno_location@plt>
   19608:	str	wzr, [x0]
   1960c:	ldr	x2, [sp, #24]
   19610:	ldr	x1, [sp, #32]
   19614:	ldr	w0, [sp, #44]
   19618:	bl	7c20 <write@plt>
   1961c:	str	x0, [sp, #56]
   19620:	ldr	x0, [sp, #56]
   19624:	cmp	x0, #0x0
   19628:	b.le	1965c <scols_init_debug@@SMARTCOLS_2.25+0xc14>
   1962c:	ldr	x0, [sp, #56]
   19630:	ldr	x1, [sp, #24]
   19634:	sub	x0, x1, x0
   19638:	str	x0, [sp, #24]
   1963c:	ldr	x0, [sp, #24]
   19640:	cmp	x0, #0x0
   19644:	b.eq	19684 <scols_init_debug@@SMARTCOLS_2.25+0xc3c>  // b.none
   19648:	ldr	x0, [sp, #56]
   1964c:	ldr	x1, [sp, #32]
   19650:	add	x0, x1, x0
   19654:	str	x0, [sp, #32]
   19658:	b	19684 <scols_init_debug@@SMARTCOLS_2.25+0xc3c>
   1965c:	bl	8240 <__errno_location@plt>
   19660:	ldr	w0, [x0]
   19664:	cmp	w0, #0x4
   19668:	b.eq	19684 <scols_init_debug@@SMARTCOLS_2.25+0xc3c>  // b.none
   1966c:	bl	8240 <__errno_location@plt>
   19670:	ldr	w0, [x0]
   19674:	cmp	w0, #0xb
   19678:	b.eq	19684 <scols_init_debug@@SMARTCOLS_2.25+0xc3c>  // b.none
   1967c:	mov	w0, #0xffffffff            	// #-1
   19680:	b	196b0 <scols_init_debug@@SMARTCOLS_2.25+0xc68>
   19684:	bl	8240 <__errno_location@plt>
   19688:	ldr	w0, [x0]
   1968c:	cmp	w0, #0xb
   19690:	b.ne	196a0 <scols_init_debug@@SMARTCOLS_2.25+0xc58>  // b.any
   19694:	mov	w0, #0xd090                	// #53392
   19698:	movk	w0, #0x3, lsl #16
   1969c:	bl	194b0 <scols_init_debug@@SMARTCOLS_2.25+0xa68>
   196a0:	ldr	x0, [sp, #24]
   196a4:	cmp	x0, #0x0
   196a8:	b.ne	19604 <scols_init_debug@@SMARTCOLS_2.25+0xbbc>  // b.any
   196ac:	mov	w0, #0x0                   	// #0
   196b0:	ldp	x29, x30, [sp], #64
   196b4:	ret
   196b8:	stp	x29, x30, [sp, #-80]!
   196bc:	mov	x29, sp
   196c0:	str	w0, [sp, #44]
   196c4:	str	x1, [sp, #32]
   196c8:	str	x2, [sp, #24]
   196cc:	str	xzr, [sp, #72]
   196d0:	str	wzr, [sp, #68]
   196d4:	ldr	x2, [sp, #24]
   196d8:	mov	w1, #0x0                   	// #0
   196dc:	ldr	x0, [sp, #32]
   196e0:	bl	7a30 <memset@plt>
   196e4:	b	197a8 <scols_init_debug@@SMARTCOLS_2.25+0xd60>
   196e8:	ldr	x2, [sp, #24]
   196ec:	ldr	x1, [sp, #32]
   196f0:	ldr	w0, [sp, #44]
   196f4:	bl	7ff0 <read@plt>
   196f8:	str	x0, [sp, #56]
   196fc:	ldr	x0, [sp, #56]
   19700:	cmp	x0, #0x0
   19704:	b.gt	19774 <scols_init_debug@@SMARTCOLS_2.25+0xd2c>
   19708:	ldr	x0, [sp, #56]
   1970c:	cmp	x0, #0x0
   19710:	b.ge	19758 <scols_init_debug@@SMARTCOLS_2.25+0xd10>  // b.tcont
   19714:	bl	8240 <__errno_location@plt>
   19718:	ldr	w0, [x0]
   1971c:	cmp	w0, #0xb
   19720:	b.eq	19734 <scols_init_debug@@SMARTCOLS_2.25+0xcec>  // b.none
   19724:	bl	8240 <__errno_location@plt>
   19728:	ldr	w0, [x0]
   1972c:	cmp	w0, #0x4
   19730:	b.ne	19758 <scols_init_debug@@SMARTCOLS_2.25+0xd10>  // b.any
   19734:	ldr	w0, [sp, #68]
   19738:	add	w1, w0, #0x1
   1973c:	str	w1, [sp, #68]
   19740:	cmp	w0, #0x4
   19744:	b.gt	19758 <scols_init_debug@@SMARTCOLS_2.25+0xd10>
   19748:	mov	w0, #0xd090                	// #53392
   1974c:	movk	w0, #0x3, lsl #16
   19750:	bl	194b0 <scols_init_debug@@SMARTCOLS_2.25+0xa68>
   19754:	b	197a8 <scols_init_debug@@SMARTCOLS_2.25+0xd60>
   19758:	ldr	x0, [sp, #72]
   1975c:	cmp	x0, #0x0
   19760:	b.eq	1976c <scols_init_debug@@SMARTCOLS_2.25+0xd24>  // b.none
   19764:	ldr	x0, [sp, #72]
   19768:	b	197b8 <scols_init_debug@@SMARTCOLS_2.25+0xd70>
   1976c:	mov	x0, #0xffffffffffffffff    	// #-1
   19770:	b	197b8 <scols_init_debug@@SMARTCOLS_2.25+0xd70>
   19774:	str	wzr, [sp, #68]
   19778:	ldr	x0, [sp, #56]
   1977c:	ldr	x1, [sp, #24]
   19780:	sub	x0, x1, x0
   19784:	str	x0, [sp, #24]
   19788:	ldr	x0, [sp, #56]
   1978c:	ldr	x1, [sp, #32]
   19790:	add	x0, x1, x0
   19794:	str	x0, [sp, #32]
   19798:	ldr	x1, [sp, #72]
   1979c:	ldr	x0, [sp, #56]
   197a0:	add	x0, x1, x0
   197a4:	str	x0, [sp, #72]
   197a8:	ldr	x0, [sp, #24]
   197ac:	cmp	x0, #0x0
   197b0:	b.ne	196e8 <scols_init_debug@@SMARTCOLS_2.25+0xca0>  // b.any
   197b4:	ldr	x0, [sp, #72]
   197b8:	ldp	x29, x30, [sp], #80
   197bc:	ret
   197c0:	sub	sp, sp, #0x230
   197c4:	stp	x29, x30, [sp]
   197c8:	mov	x29, sp
   197cc:	str	x0, [sp, #24]
   197d0:	str	x1, [sp, #16]
   197d4:	str	xzr, [sp, #552]
   197d8:	ldr	x0, [sp, #16]
   197dc:	cmp	x0, #0x0
   197e0:	b.eq	197f4 <scols_init_debug@@SMARTCOLS_2.25+0xdac>  // b.none
   197e4:	ldr	x0, [sp, #16]
   197e8:	ldrsb	w0, [x0]
   197ec:	cmp	w0, #0x0
   197f0:	b.ne	197fc <scols_init_debug@@SMARTCOLS_2.25+0xdb4>  // b.any
   197f4:	mov	x0, #0x0                   	// #0
   197f8:	b	19908 <scols_init_debug@@SMARTCOLS_2.25+0xec0>
   197fc:	ldr	x0, [sp, #24]
   19800:	cmp	x0, #0x0
   19804:	b.ne	19814 <scols_init_debug@@SMARTCOLS_2.25+0xdcc>  // b.any
   19808:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1980c:	add	x0, x0, #0xb28
   19810:	str	x0, [sp, #24]
   19814:	add	x5, sp, #0x118
   19818:	ldr	x4, [sp, #16]
   1981c:	ldr	x3, [sp, #24]
   19820:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19824:	add	x2, x0, #0xb30
   19828:	mov	x1, #0x100                 	// #256
   1982c:	mov	x0, x5
   19830:	bl	77c0 <snprintf@plt>
   19834:	add	x2, sp, #0x118
   19838:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1983c:	add	x1, x0, #0xb48
   19840:	mov	x0, x2
   19844:	bl	78a0 <fopen@plt>
   19848:	str	x0, [sp, #544]
   1984c:	ldr	x0, [sp, #544]
   19850:	cmp	x0, #0x0
   19854:	b.ne	19860 <scols_init_debug@@SMARTCOLS_2.25+0xe18>  // b.any
   19858:	mov	x0, #0x0                   	// #0
   1985c:	b	19908 <scols_init_debug@@SMARTCOLS_2.25+0xec0>
   19860:	add	x0, sp, #0x20
   19864:	ldr	x2, [sp, #544]
   19868:	mov	w1, #0xf4                  	// #244
   1986c:	bl	8390 <fgets@plt>
   19870:	cmp	x0, #0x0
   19874:	b.eq	198fc <scols_init_debug@@SMARTCOLS_2.25+0xeb4>  // b.none
   19878:	add	x0, sp, #0x20
   1987c:	bl	74f0 <strlen@plt>
   19880:	str	x0, [sp, #536]
   19884:	ldr	x0, [sp, #536]
   19888:	cmp	x0, #0x1
   1988c:	b.ls	198fc <scols_init_debug@@SMARTCOLS_2.25+0xeb4>  // b.plast
   19890:	ldr	x0, [sp, #536]
   19894:	sub	x0, x0, #0x1
   19898:	add	x1, sp, #0x20
   1989c:	strb	wzr, [x1, x0]
   198a0:	add	x0, sp, #0x20
   198a4:	add	x4, sp, #0x118
   198a8:	mov	x3, x0
   198ac:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   198b0:	add	x2, x0, #0xb50
   198b4:	mov	x1, #0x100                 	// #256
   198b8:	mov	x0, x4
   198bc:	bl	77c0 <snprintf@plt>
   198c0:	ldr	x0, [sp, #24]
   198c4:	cmp	x0, #0x0
   198c8:	b.eq	198dc <scols_init_debug@@SMARTCOLS_2.25+0xe94>  // b.none
   198cc:	ldr	x0, [sp, #24]
   198d0:	ldrsb	w0, [x0]
   198d4:	cmp	w0, #0x0
   198d8:	b.ne	198f0 <scols_init_debug@@SMARTCOLS_2.25+0xea8>  // b.any
   198dc:	add	x0, sp, #0x118
   198e0:	mov	w1, #0x0                   	// #0
   198e4:	bl	7c80 <access@plt>
   198e8:	cmp	w0, #0x0
   198ec:	b.ne	198fc <scols_init_debug@@SMARTCOLS_2.25+0xeb4>  // b.any
   198f0:	add	x0, sp, #0x118
   198f4:	bl	7b70 <strdup@plt>
   198f8:	str	x0, [sp, #552]
   198fc:	ldr	x0, [sp, #544]
   19900:	bl	7850 <fclose@plt>
   19904:	ldr	x0, [sp, #552]
   19908:	ldp	x29, x30, [sp]
   1990c:	add	sp, sp, #0x230
   19910:	ret
   19914:	stp	x29, x30, [sp, #-32]!
   19918:	mov	x29, sp
   1991c:	str	x0, [sp, #24]
   19920:	ldr	x1, [sp, #24]
   19924:	mov	x0, #0x0                   	// #0
   19928:	bl	197c0 <scols_init_debug@@SMARTCOLS_2.25+0xd78>
   1992c:	ldp	x29, x30, [sp], #32
   19930:	ret
   19934:	stp	x29, x30, [sp, #-176]!
   19938:	mov	x29, sp
   1993c:	str	x0, [sp, #24]
   19940:	str	x1, [sp, #16]
   19944:	mov	w1, #0x2f                  	// #47
   19948:	ldr	x0, [sp, #24]
   1994c:	bl	7be0 <strrchr@plt>
   19950:	str	x0, [sp, #168]
   19954:	ldr	x0, [sp, #16]
   19958:	str	xzr, [x0]
   1995c:	ldr	x0, [sp, #168]
   19960:	cmp	x0, #0x0
   19964:	b.eq	199dc <scols_init_debug@@SMARTCOLS_2.25+0xf94>  // b.none
   19968:	mov	x2, #0x4                   	// #4
   1996c:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19970:	add	x1, x0, #0xb60
   19974:	ldr	x0, [sp, #168]
   19978:	bl	79d0 <strncmp@plt>
   1997c:	cmp	w0, #0x0
   19980:	b.ne	199dc <scols_init_debug@@SMARTCOLS_2.25+0xf94>  // b.any
   19984:	bl	7d50 <__ctype_b_loc@plt>
   19988:	ldr	x1, [x0]
   1998c:	ldr	x0, [sp, #168]
   19990:	add	x0, x0, #0x4
   19994:	ldrsb	w0, [x0]
   19998:	sxtb	x0, w0
   1999c:	lsl	x0, x0, #1
   199a0:	add	x0, x1, x0
   199a4:	ldrh	w0, [x0]
   199a8:	and	w0, w0, #0x800
   199ac:	cmp	w0, #0x0
   199b0:	b.eq	199dc <scols_init_debug@@SMARTCOLS_2.25+0xf94>  // b.none
   199b4:	add	x0, sp, #0x28
   199b8:	mov	x1, x0
   199bc:	ldr	x0, [sp, #24]
   199c0:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   199c4:	cmp	w0, #0x0
   199c8:	b.ne	199dc <scols_init_debug@@SMARTCOLS_2.25+0xf94>  // b.any
   199cc:	ldr	w0, [sp, #56]
   199d0:	and	w0, w0, #0xf000
   199d4:	cmp	w0, #0x6, lsl #12
   199d8:	b.eq	199e4 <scols_init_debug@@SMARTCOLS_2.25+0xf9c>  // b.none
   199dc:	mov	w0, #0x0                   	// #0
   199e0:	b	199f8 <scols_init_debug@@SMARTCOLS_2.25+0xfb0>
   199e4:	ldr	x0, [sp, #168]
   199e8:	add	x1, x0, #0x1
   199ec:	ldr	x0, [sp, #16]
   199f0:	str	x1, [x0]
   199f4:	mov	w0, #0x1                   	// #1
   199f8:	ldp	x29, x30, [sp], #176
   199fc:	ret
   19a00:	mov	x12, #0x1040                	// #4160
   19a04:	sub	sp, sp, x12
   19a08:	stp	x29, x30, [sp]
   19a0c:	mov	x29, sp
   19a10:	str	x0, [sp, #24]
   19a14:	ldr	x0, [sp, #24]
   19a18:	bl	195b4 <scols_init_debug@@SMARTCOLS_2.25+0xb6c>
   19a1c:	cmp	w0, #0x0
   19a20:	b.ne	19a3c <scols_init_debug@@SMARTCOLS_2.25+0xff4>  // b.any
   19a24:	bl	8240 <__errno_location@plt>
   19a28:	mov	x1, x0
   19a2c:	mov	w0, #0x16                  	// #22
   19a30:	str	w0, [x1]
   19a34:	mov	x0, #0x0                   	// #0
   19a38:	b	19b64 <scols_init_debug@@SMARTCOLS_2.25+0x111c>
   19a3c:	add	x0, sp, #0x20
   19a40:	mov	x1, #0x1000                	// #4096
   19a44:	bl	7480 <getcwd@plt>
   19a48:	cmp	x0, #0x0
   19a4c:	b.ne	19a58 <scols_init_debug@@SMARTCOLS_2.25+0x1010>  // b.any
   19a50:	mov	x0, #0x0                   	// #0
   19a54:	b	19b64 <scols_init_debug@@SMARTCOLS_2.25+0x111c>
   19a58:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19a5c:	add	x1, x0, #0xb68
   19a60:	ldr	x0, [sp, #24]
   19a64:	bl	19538 <scols_init_debug@@SMARTCOLS_2.25+0xaf0>
   19a68:	cmp	x0, #0x0
   19a6c:	b.eq	19a80 <scols_init_debug@@SMARTCOLS_2.25+0x1038>  // b.none
   19a70:	ldr	x0, [sp, #24]
   19a74:	add	x0, x0, #0x2
   19a78:	str	x0, [sp, #24]
   19a7c:	b	19a9c <scols_init_debug@@SMARTCOLS_2.25+0x1054>
   19a80:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19a84:	add	x1, x0, #0xb70
   19a88:	ldr	x0, [sp, #24]
   19a8c:	bl	7d20 <strcmp@plt>
   19a90:	cmp	w0, #0x0
   19a94:	b.ne	19a9c <scols_init_debug@@SMARTCOLS_2.25+0x1054>  // b.any
   19a98:	str	xzr, [sp, #24]
   19a9c:	ldr	x0, [sp, #24]
   19aa0:	cmp	x0, #0x0
   19aa4:	b.eq	19ab8 <scols_init_debug@@SMARTCOLS_2.25+0x1070>  // b.none
   19aa8:	ldr	x0, [sp, #24]
   19aac:	ldrsb	w0, [x0]
   19ab0:	cmp	w0, #0x0
   19ab4:	b.ne	19ac4 <scols_init_debug@@SMARTCOLS_2.25+0x107c>  // b.any
   19ab8:	add	x0, sp, #0x20
   19abc:	bl	7b70 <strdup@plt>
   19ac0:	b	19b64 <scols_init_debug@@SMARTCOLS_2.25+0x111c>
   19ac4:	add	x0, sp, #0x20
   19ac8:	bl	74f0 <strlen@plt>
   19acc:	str	x0, [sp, #4152]
   19ad0:	ldr	x0, [sp, #24]
   19ad4:	bl	74f0 <strlen@plt>
   19ad8:	str	x0, [sp, #4144]
   19adc:	ldr	x1, [sp, #4152]
   19ae0:	ldr	x0, [sp, #4144]
   19ae4:	add	x0, x1, x0
   19ae8:	add	x0, x0, #0x2
   19aec:	bl	78e0 <malloc@plt>
   19af0:	str	x0, [sp, #4136]
   19af4:	ldr	x0, [sp, #4136]
   19af8:	str	x0, [sp, #4128]
   19afc:	ldr	x0, [sp, #4136]
   19b00:	cmp	x0, #0x0
   19b04:	b.ne	19b10 <scols_init_debug@@SMARTCOLS_2.25+0x10c8>  // b.any
   19b08:	mov	x0, #0x0                   	// #0
   19b0c:	b	19b64 <scols_init_debug@@SMARTCOLS_2.25+0x111c>
   19b10:	add	x0, sp, #0x20
   19b14:	ldr	x2, [sp, #4152]
   19b18:	mov	x1, x0
   19b1c:	ldr	x0, [sp, #4128]
   19b20:	bl	7430 <memcpy@plt>
   19b24:	ldr	x1, [sp, #4128]
   19b28:	ldr	x0, [sp, #4152]
   19b2c:	add	x0, x1, x0
   19b30:	str	x0, [sp, #4128]
   19b34:	ldr	x0, [sp, #4128]
   19b38:	add	x1, x0, #0x1
   19b3c:	str	x1, [sp, #4128]
   19b40:	mov	w1, #0x2f                  	// #47
   19b44:	strb	w1, [x0]
   19b48:	ldr	x0, [sp, #4144]
   19b4c:	add	x0, x0, #0x1
   19b50:	mov	x2, x0
   19b54:	ldr	x1, [sp, #24]
   19b58:	ldr	x0, [sp, #4128]
   19b5c:	bl	7430 <memcpy@plt>
   19b60:	ldr	x0, [sp, #4136]
   19b64:	ldp	x29, x30, [sp]
   19b68:	mov	x12, #0x1040                	// #4160
   19b6c:	add	sp, sp, x12
   19b70:	ret
   19b74:	stp	x29, x30, [sp, #-64]!
   19b78:	mov	x29, sp
   19b7c:	str	x0, [sp, #24]
   19b80:	ldr	x0, [sp, #24]
   19b84:	cmp	x0, #0x0
   19b88:	b.eq	19b9c <scols_init_debug@@SMARTCOLS_2.25+0x1154>  // b.none
   19b8c:	ldr	x0, [sp, #24]
   19b90:	ldrsb	w0, [x0]
   19b94:	cmp	w0, #0x0
   19b98:	b.ne	19ba4 <scols_init_debug@@SMARTCOLS_2.25+0x115c>  // b.any
   19b9c:	mov	x0, #0x0                   	// #0
   19ba0:	b	19c10 <scols_init_debug@@SMARTCOLS_2.25+0x11c8>
   19ba4:	mov	x1, #0x0                   	// #0
   19ba8:	ldr	x0, [sp, #24]
   19bac:	bl	80d0 <realpath@plt>
   19bb0:	str	x0, [sp, #56]
   19bb4:	ldr	x0, [sp, #56]
   19bb8:	cmp	x0, #0x0
   19bbc:	b.ne	19bcc <scols_init_debug@@SMARTCOLS_2.25+0x1184>  // b.any
   19bc0:	ldr	x0, [sp, #24]
   19bc4:	bl	7b70 <strdup@plt>
   19bc8:	b	19c10 <scols_init_debug@@SMARTCOLS_2.25+0x11c8>
   19bcc:	add	x0, sp, #0x28
   19bd0:	mov	x1, x0
   19bd4:	ldr	x0, [sp, #56]
   19bd8:	bl	19934 <scols_init_debug@@SMARTCOLS_2.25+0xeec>
   19bdc:	cmp	w0, #0x0
   19be0:	b.eq	19c0c <scols_init_debug@@SMARTCOLS_2.25+0x11c4>  // b.none
   19be4:	ldr	x0, [sp, #40]
   19be8:	bl	19914 <scols_init_debug@@SMARTCOLS_2.25+0xecc>
   19bec:	str	x0, [sp, #48]
   19bf0:	ldr	x0, [sp, #48]
   19bf4:	cmp	x0, #0x0
   19bf8:	b.eq	19c0c <scols_init_debug@@SMARTCOLS_2.25+0x11c4>  // b.none
   19bfc:	ldr	x0, [sp, #56]
   19c00:	bl	7dc0 <free@plt>
   19c04:	ldr	x0, [sp, #48]
   19c08:	b	19c10 <scols_init_debug@@SMARTCOLS_2.25+0x11c8>
   19c0c:	ldr	x0, [sp, #56]
   19c10:	ldp	x29, x30, [sp], #64
   19c14:	ret
   19c18:	stp	x29, x30, [sp, #-80]!
   19c1c:	mov	x29, sp
   19c20:	str	x0, [sp, #24]
   19c24:	str	xzr, [sp, #72]
   19c28:	str	wzr, [sp, #68]
   19c2c:	ldr	x0, [sp, #24]
   19c30:	cmp	x0, #0x0
   19c34:	b.eq	19c48 <scols_init_debug@@SMARTCOLS_2.25+0x1200>  // b.none
   19c38:	ldr	x0, [sp, #24]
   19c3c:	ldrsb	w0, [x0]
   19c40:	cmp	w0, #0x0
   19c44:	b.ne	19c50 <scols_init_debug@@SMARTCOLS_2.25+0x1208>  // b.any
   19c48:	mov	x0, #0x0                   	// #0
   19c4c:	b	19ebc <scols_init_debug@@SMARTCOLS_2.25+0x1474>
   19c50:	add	x0, sp, #0x30
   19c54:	bl	76e0 <pipe@plt>
   19c58:	cmp	w0, #0x0
   19c5c:	b.eq	19c68 <scols_init_debug@@SMARTCOLS_2.25+0x1220>  // b.none
   19c60:	mov	x0, #0x0                   	// #0
   19c64:	b	19ebc <scols_init_debug@@SMARTCOLS_2.25+0x1474>
   19c68:	bl	7780 <fork@plt>
   19c6c:	str	w0, [sp, #64]
   19c70:	ldr	w0, [sp, #64]
   19c74:	cmn	w0, #0x1
   19c78:	b.eq	19cb8 <scols_init_debug@@SMARTCOLS_2.25+0x1270>  // b.none
   19c7c:	ldr	w0, [sp, #64]
   19c80:	cmp	w0, #0x0
   19c84:	b.eq	19cd0 <scols_init_debug@@SMARTCOLS_2.25+0x1288>  // b.none
   19c88:	nop
   19c8c:	ldr	w0, [sp, #52]
   19c90:	bl	7bb0 <close@plt>
   19c94:	mov	w0, #0xffffffff            	// #-1
   19c98:	str	w0, [sp, #52]
   19c9c:	ldr	w0, [sp, #48]
   19ca0:	add	x1, sp, #0x28
   19ca4:	mov	x2, #0x8                   	// #8
   19ca8:	bl	196b8 <scols_init_debug@@SMARTCOLS_2.25+0xc70>
   19cac:	cmp	x0, #0x8
   19cb0:	b.eq	19dec <scols_init_debug@@SMARTCOLS_2.25+0x13a4>  // b.none
   19cb4:	b	19e78 <scols_init_debug@@SMARTCOLS_2.25+0x1430>
   19cb8:	ldr	w0, [sp, #48]
   19cbc:	bl	7bb0 <close@plt>
   19cc0:	ldr	w0, [sp, #52]
   19cc4:	bl	7bb0 <close@plt>
   19cc8:	mov	x0, #0x0                   	// #0
   19ccc:	b	19ebc <scols_init_debug@@SMARTCOLS_2.25+0x1474>
   19cd0:	ldr	w0, [sp, #48]
   19cd4:	bl	7bb0 <close@plt>
   19cd8:	mov	w0, #0xffffffff            	// #-1
   19cdc:	str	w0, [sp, #48]
   19ce0:	bl	8240 <__errno_location@plt>
   19ce4:	str	wzr, [x0]
   19ce8:	bl	7df0 <getgid@plt>
   19cec:	bl	7c70 <setgid@plt>
   19cf0:	cmp	w0, #0x0
   19cf4:	b.lt	19d08 <scols_init_debug@@SMARTCOLS_2.25+0x12c0>  // b.tstop
   19cf8:	bl	76d0 <getuid@plt>
   19cfc:	bl	74a0 <setuid@plt>
   19d00:	cmp	w0, #0x0
   19d04:	b.ge	19d10 <scols_init_debug@@SMARTCOLS_2.25+0x12c8>  // b.tcont
   19d08:	str	xzr, [sp, #72]
   19d0c:	b	19d70 <scols_init_debug@@SMARTCOLS_2.25+0x1328>
   19d10:	str	xzr, [sp, #32]
   19d14:	mov	x1, #0x0                   	// #0
   19d18:	ldr	x0, [sp, #24]
   19d1c:	bl	80d0 <realpath@plt>
   19d20:	str	x0, [sp, #72]
   19d24:	ldr	x0, [sp, #72]
   19d28:	cmp	x0, #0x0
   19d2c:	b.eq	19d70 <scols_init_debug@@SMARTCOLS_2.25+0x1328>  // b.none
   19d30:	add	x0, sp, #0x20
   19d34:	mov	x1, x0
   19d38:	ldr	x0, [sp, #72]
   19d3c:	bl	19934 <scols_init_debug@@SMARTCOLS_2.25+0xeec>
   19d40:	cmp	w0, #0x0
   19d44:	b.eq	19d70 <scols_init_debug@@SMARTCOLS_2.25+0x1328>  // b.none
   19d48:	ldr	x0, [sp, #32]
   19d4c:	bl	19914 <scols_init_debug@@SMARTCOLS_2.25+0xecc>
   19d50:	str	x0, [sp, #56]
   19d54:	ldr	x0, [sp, #56]
   19d58:	cmp	x0, #0x0
   19d5c:	b.eq	19d70 <scols_init_debug@@SMARTCOLS_2.25+0x1328>  // b.none
   19d60:	ldr	x0, [sp, #72]
   19d64:	bl	7dc0 <free@plt>
   19d68:	ldr	x0, [sp, #56]
   19d6c:	str	x0, [sp, #72]
   19d70:	ldr	x0, [sp, #72]
   19d74:	cmp	x0, #0x0
   19d78:	b.eq	19d88 <scols_init_debug@@SMARTCOLS_2.25+0x1340>  // b.none
   19d7c:	ldr	x0, [sp, #72]
   19d80:	bl	74f0 <strlen@plt>
   19d84:	b	19db0 <scols_init_debug@@SMARTCOLS_2.25+0x1368>
   19d88:	bl	8240 <__errno_location@plt>
   19d8c:	ldr	w0, [x0]
   19d90:	cmp	w0, #0x0
   19d94:	b.eq	19dac <scols_init_debug@@SMARTCOLS_2.25+0x1364>  // b.none
   19d98:	bl	8240 <__errno_location@plt>
   19d9c:	ldr	w0, [x0]
   19da0:	neg	w0, w0
   19da4:	sxtw	x0, w0
   19da8:	b	19db0 <scols_init_debug@@SMARTCOLS_2.25+0x1368>
   19dac:	mov	x0, #0xffffffffffffffea    	// #-22
   19db0:	str	x0, [sp, #40]
   19db4:	ldr	w0, [sp, #52]
   19db8:	add	x1, sp, #0x28
   19dbc:	mov	x2, #0x8                   	// #8
   19dc0:	bl	195ec <scols_init_debug@@SMARTCOLS_2.25+0xba4>
   19dc4:	ldr	x0, [sp, #72]
   19dc8:	cmp	x0, #0x0
   19dcc:	b.eq	19de4 <scols_init_debug@@SMARTCOLS_2.25+0x139c>  // b.none
   19dd0:	ldr	w0, [sp, #52]
   19dd4:	ldr	x1, [sp, #40]
   19dd8:	mov	x2, x1
   19ddc:	ldr	x1, [sp, #72]
   19de0:	bl	195ec <scols_init_debug@@SMARTCOLS_2.25+0xba4>
   19de4:	mov	w0, #0x0                   	// #0
   19de8:	bl	7540 <exit@plt>
   19dec:	ldr	x0, [sp, #40]
   19df0:	cmp	x0, #0x0
   19df4:	b.ge	19e08 <scols_init_debug@@SMARTCOLS_2.25+0x13c0>  // b.tcont
   19df8:	ldr	x0, [sp, #40]
   19dfc:	neg	w0, w0
   19e00:	str	w0, [sp, #68]
   19e04:	b	19e78 <scols_init_debug@@SMARTCOLS_2.25+0x1430>
   19e08:	ldr	x0, [sp, #40]
   19e0c:	add	x0, x0, #0x1
   19e10:	bl	78e0 <malloc@plt>
   19e14:	str	x0, [sp, #72]
   19e18:	ldr	x0, [sp, #72]
   19e1c:	cmp	x0, #0x0
   19e20:	b.ne	19e30 <scols_init_debug@@SMARTCOLS_2.25+0x13e8>  // b.any
   19e24:	mov	w0, #0xc                   	// #12
   19e28:	str	w0, [sp, #68]
   19e2c:	b	19e78 <scols_init_debug@@SMARTCOLS_2.25+0x1430>
   19e30:	ldr	w0, [sp, #48]
   19e34:	ldr	x1, [sp, #40]
   19e38:	mov	x2, x1
   19e3c:	ldr	x1, [sp, #72]
   19e40:	bl	196b8 <scols_init_debug@@SMARTCOLS_2.25+0xc70>
   19e44:	mov	x1, x0
   19e48:	ldr	x0, [sp, #40]
   19e4c:	cmp	x1, x0
   19e50:	b.eq	19e64 <scols_init_debug@@SMARTCOLS_2.25+0x141c>  // b.none
   19e54:	bl	8240 <__errno_location@plt>
   19e58:	ldr	w0, [x0]
   19e5c:	str	w0, [sp, #68]
   19e60:	b	19e78 <scols_init_debug@@SMARTCOLS_2.25+0x1430>
   19e64:	ldr	x0, [sp, #40]
   19e68:	mov	x1, x0
   19e6c:	ldr	x0, [sp, #72]
   19e70:	add	x0, x0, x1
   19e74:	strb	wzr, [x0]
   19e78:	ldr	w0, [sp, #68]
   19e7c:	cmp	w0, #0x0
   19e80:	b.eq	19e90 <scols_init_debug@@SMARTCOLS_2.25+0x1448>  // b.none
   19e84:	ldr	x0, [sp, #72]
   19e88:	bl	7dc0 <free@plt>
   19e8c:	str	xzr, [sp, #72]
   19e90:	ldr	w0, [sp, #48]
   19e94:	bl	7bb0 <close@plt>
   19e98:	mov	w2, #0x0                   	// #0
   19e9c:	mov	x1, #0x0                   	// #0
   19ea0:	ldr	w0, [sp, #64]
   19ea4:	bl	8310 <waitpid@plt>
   19ea8:	bl	8240 <__errno_location@plt>
   19eac:	mov	x1, x0
   19eb0:	ldr	w0, [sp, #68]
   19eb4:	str	w0, [x1]
   19eb8:	ldr	x0, [sp, #72]
   19ebc:	ldp	x29, x30, [sp], #80
   19ec0:	ret
   19ec4:	sub	sp, sp, #0x10
   19ec8:	str	w0, [sp, #12]
   19ecc:	strb	w1, [sp, #11]
   19ed0:	ldrb	w1, [sp, #11]
   19ed4:	ldr	w0, [sp, #12]
   19ed8:	eor	w0, w1, w0
   19edc:	and	w1, w0, #0xff
   19ee0:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   19ee4:	add	x0, x0, #0xb78
   19ee8:	mov	w1, w1
   19eec:	ldr	w1, [x0, x1, lsl #2]
   19ef0:	ldr	w0, [sp, #12]
   19ef4:	lsr	w0, w0, #8
   19ef8:	eor	w0, w1, w0
   19efc:	add	sp, sp, #0x10
   19f00:	ret
   19f04:	stp	x29, x30, [sp, #-64]!
   19f08:	mov	x29, sp
   19f0c:	str	w0, [sp, #44]
   19f10:	str	x1, [sp, #32]
   19f14:	str	x2, [sp, #24]
   19f18:	ldr	w0, [sp, #44]
   19f1c:	str	w0, [sp, #60]
   19f20:	ldr	x0, [sp, #32]
   19f24:	str	x0, [sp, #48]
   19f28:	b	19f58 <scols_init_debug@@SMARTCOLS_2.25+0x1510>
   19f2c:	ldr	x0, [sp, #48]
   19f30:	add	x1, x0, #0x1
   19f34:	str	x1, [sp, #48]
   19f38:	ldrb	w0, [x0]
   19f3c:	mov	w1, w0
   19f40:	ldr	w0, [sp, #60]
   19f44:	bl	19ec4 <scols_init_debug@@SMARTCOLS_2.25+0x147c>
   19f48:	str	w0, [sp, #60]
   19f4c:	ldr	x0, [sp, #24]
   19f50:	sub	x0, x0, #0x1
   19f54:	str	x0, [sp, #24]
   19f58:	ldr	x0, [sp, #24]
   19f5c:	cmp	x0, #0x0
   19f60:	b.ne	19f2c <scols_init_debug@@SMARTCOLS_2.25+0x14e4>  // b.any
   19f64:	ldr	w0, [sp, #60]
   19f68:	ldp	x29, x30, [sp], #64
   19f6c:	ret
   19f70:	stp	x29, x30, [sp, #-96]!
   19f74:	mov	x29, sp
   19f78:	str	w0, [sp, #60]
   19f7c:	str	x1, [sp, #48]
   19f80:	str	x2, [sp, #40]
   19f84:	str	x3, [sp, #32]
   19f88:	str	x4, [sp, #24]
   19f8c:	ldr	w0, [sp, #60]
   19f90:	str	w0, [sp, #92]
   19f94:	ldr	x0, [sp, #48]
   19f98:	str	x0, [sp, #80]
   19f9c:	str	xzr, [sp, #72]
   19fa0:	b	1a000 <scols_init_debug@@SMARTCOLS_2.25+0x15b8>
   19fa4:	ldr	x0, [sp, #80]
   19fa8:	add	x1, x0, #0x1
   19fac:	str	x1, [sp, #80]
   19fb0:	ldrb	w0, [x0]
   19fb4:	strb	w0, [sp, #71]
   19fb8:	ldr	x1, [sp, #72]
   19fbc:	ldr	x0, [sp, #32]
   19fc0:	cmp	x1, x0
   19fc4:	b.cc	19fe4 <scols_init_debug@@SMARTCOLS_2.25+0x159c>  // b.lo, b.ul, b.last
   19fc8:	ldr	x1, [sp, #32]
   19fcc:	ldr	x0, [sp, #24]
   19fd0:	add	x0, x1, x0
   19fd4:	ldr	x1, [sp, #72]
   19fd8:	cmp	x1, x0
   19fdc:	b.cs	19fe4 <scols_init_debug@@SMARTCOLS_2.25+0x159c>  // b.hs, b.nlast
   19fe0:	strb	wzr, [sp, #71]
   19fe4:	ldrb	w1, [sp, #71]
   19fe8:	ldr	w0, [sp, #92]
   19fec:	bl	19ec4 <scols_init_debug@@SMARTCOLS_2.25+0x147c>
   19ff0:	str	w0, [sp, #92]
   19ff4:	ldr	x0, [sp, #72]
   19ff8:	add	x0, x0, #0x1
   19ffc:	str	x0, [sp, #72]
   1a000:	ldr	x1, [sp, #72]
   1a004:	ldr	x0, [sp, #40]
   1a008:	cmp	x1, x0
   1a00c:	b.cc	19fa4 <scols_init_debug@@SMARTCOLS_2.25+0x155c>  // b.lo, b.ul, b.last
   1a010:	ldr	w0, [sp, #92]
   1a014:	ldp	x29, x30, [sp], #96
   1a018:	ret
   1a01c:	sub	sp, sp, #0x30
   1a020:	str	w0, [sp, #28]
   1a024:	str	x1, [sp, #16]
   1a028:	str	x2, [sp, #8]
   1a02c:	ldr	x0, [sp, #16]
   1a030:	str	x0, [sp, #40]
   1a034:	b	1a078 <scols_init_debug@@SMARTCOLS_2.25+0x1630>
   1a038:	ldr	x0, [sp, #40]
   1a03c:	add	x1, x0, #0x1
   1a040:	str	x1, [sp, #40]
   1a044:	ldrb	w0, [x0]
   1a048:	mov	w1, w0
   1a04c:	ldr	w0, [sp, #28]
   1a050:	eor	w0, w1, w0
   1a054:	and	w1, w0, #0xff
   1a058:	adrp	x0, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b8>
   1a05c:	add	x0, x0, #0xf78
   1a060:	mov	w1, w1
   1a064:	ldr	w1, [x0, x1, lsl #2]
   1a068:	ldr	w0, [sp, #28]
   1a06c:	lsr	w0, w0, #8
   1a070:	eor	w0, w1, w0
   1a074:	str	w0, [sp, #28]
   1a078:	ldr	x0, [sp, #8]
   1a07c:	sub	x1, x0, #0x1
   1a080:	str	x1, [sp, #8]
   1a084:	cmp	x0, #0x0
   1a088:	b.ne	1a038 <scols_init_debug@@SMARTCOLS_2.25+0x15f0>  // b.any
   1a08c:	ldr	w0, [sp, #28]
   1a090:	add	sp, sp, #0x30
   1a094:	ret
   1a098:	stp	x29, x30, [sp, #-64]!
   1a09c:	mov	x29, sp
   1a0a0:	stp	x19, x20, [sp, #16]
   1a0a4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1a0a8:	ldr	x0, [x0, #4048]
   1a0ac:	ldr	x0, [x0]
   1a0b0:	str	x0, [sp, #32]
   1a0b4:	ldr	x0, [sp, #32]
   1a0b8:	str	x0, [sp, #48]
   1a0bc:	b	1a174 <scols_init_debug@@SMARTCOLS_2.25+0x172c>
   1a0c0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1a0c4:	add	x0, x0, #0x6b8
   1a0c8:	str	x0, [sp, #56]
   1a0cc:	b	1a158 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   1a0d0:	ldr	x0, [sp, #48]
   1a0d4:	ldr	x19, [x0]
   1a0d8:	ldr	x0, [sp, #56]
   1a0dc:	ldr	x20, [x0]
   1a0e0:	ldr	x0, [sp, #56]
   1a0e4:	ldr	x0, [x0]
   1a0e8:	bl	74f0 <strlen@plt>
   1a0ec:	mov	x2, x0
   1a0f0:	mov	x1, x20
   1a0f4:	mov	x0, x19
   1a0f8:	bl	79d0 <strncmp@plt>
   1a0fc:	cmp	w0, #0x0
   1a100:	b.ne	1a14c <scols_init_debug@@SMARTCOLS_2.25+0x1704>  // b.any
   1a104:	ldr	x0, [sp, #48]
   1a108:	str	x0, [sp, #40]
   1a10c:	b	1a12c <scols_init_debug@@SMARTCOLS_2.25+0x16e4>
   1a110:	ldr	x0, [sp, #40]
   1a114:	ldr	x1, [x0, #8]
   1a118:	ldr	x0, [sp, #40]
   1a11c:	str	x1, [x0]
   1a120:	ldr	x0, [sp, #40]
   1a124:	add	x0, x0, #0x8
   1a128:	str	x0, [sp, #40]
   1a12c:	ldr	x0, [sp, #40]
   1a130:	ldr	x0, [x0]
   1a134:	cmp	x0, #0x0
   1a138:	b.ne	1a110 <scols_init_debug@@SMARTCOLS_2.25+0x16c8>  // b.any
   1a13c:	ldr	x0, [sp, #48]
   1a140:	sub	x0, x0, #0x8
   1a144:	str	x0, [sp, #48]
   1a148:	b	1a168 <scols_init_debug@@SMARTCOLS_2.25+0x1720>
   1a14c:	ldr	x0, [sp, #56]
   1a150:	add	x0, x0, #0x8
   1a154:	str	x0, [sp, #56]
   1a158:	ldr	x0, [sp, #56]
   1a15c:	ldr	x0, [x0]
   1a160:	cmp	x0, #0x0
   1a164:	b.ne	1a0d0 <scols_init_debug@@SMARTCOLS_2.25+0x1688>  // b.any
   1a168:	ldr	x0, [sp, #48]
   1a16c:	add	x0, x0, #0x8
   1a170:	str	x0, [sp, #48]
   1a174:	ldr	x0, [sp, #48]
   1a178:	ldr	x0, [x0]
   1a17c:	cmp	x0, #0x0
   1a180:	b.ne	1a0c0 <scols_init_debug@@SMARTCOLS_2.25+0x1678>  // b.any
   1a184:	ldr	x0, [sp, #32]
   1a188:	str	x0, [sp, #48]
   1a18c:	b	1a268 <scols_init_debug@@SMARTCOLS_2.25+0x1820>
   1a190:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1a194:	add	x0, x0, #0x720
   1a198:	str	x0, [sp, #56]
   1a19c:	b	1a24c <scols_init_debug@@SMARTCOLS_2.25+0x1804>
   1a1a0:	ldr	x0, [sp, #48]
   1a1a4:	ldr	x19, [x0]
   1a1a8:	ldr	x0, [sp, #56]
   1a1ac:	ldr	x20, [x0]
   1a1b0:	ldr	x0, [sp, #56]
   1a1b4:	ldr	x0, [x0]
   1a1b8:	bl	74f0 <strlen@plt>
   1a1bc:	mov	x2, x0
   1a1c0:	mov	x1, x20
   1a1c4:	mov	x0, x19
   1a1c8:	bl	79d0 <strncmp@plt>
   1a1cc:	cmp	w0, #0x0
   1a1d0:	b.ne	1a234 <scols_init_debug@@SMARTCOLS_2.25+0x17ec>  // b.any
   1a1d4:	ldr	x0, [sp, #48]
   1a1d8:	ldr	x0, [x0]
   1a1dc:	mov	w1, #0x2f                  	// #47
   1a1e0:	bl	7ed0 <strchr@plt>
   1a1e4:	cmp	x0, #0x0
   1a1e8:	b.eq	1a23c <scols_init_debug@@SMARTCOLS_2.25+0x17f4>  // b.none
   1a1ec:	ldr	x0, [sp, #48]
   1a1f0:	str	x0, [sp, #40]
   1a1f4:	b	1a214 <scols_init_debug@@SMARTCOLS_2.25+0x17cc>
   1a1f8:	ldr	x0, [sp, #40]
   1a1fc:	ldr	x1, [x0, #8]
   1a200:	ldr	x0, [sp, #40]
   1a204:	str	x1, [x0]
   1a208:	ldr	x0, [sp, #40]
   1a20c:	add	x0, x0, #0x8
   1a210:	str	x0, [sp, #40]
   1a214:	ldr	x0, [sp, #40]
   1a218:	ldr	x0, [x0]
   1a21c:	cmp	x0, #0x0
   1a220:	b.ne	1a1f8 <scols_init_debug@@SMARTCOLS_2.25+0x17b0>  // b.any
   1a224:	ldr	x0, [sp, #48]
   1a228:	sub	x0, x0, #0x8
   1a22c:	str	x0, [sp, #48]
   1a230:	b	1a25c <scols_init_debug@@SMARTCOLS_2.25+0x1814>
   1a234:	nop
   1a238:	b	1a240 <scols_init_debug@@SMARTCOLS_2.25+0x17f8>
   1a23c:	nop
   1a240:	ldr	x0, [sp, #56]
   1a244:	add	x0, x0, #0x8
   1a248:	str	x0, [sp, #56]
   1a24c:	ldr	x0, [sp, #56]
   1a250:	ldr	x0, [x0]
   1a254:	cmp	x0, #0x0
   1a258:	b.ne	1a1a0 <scols_init_debug@@SMARTCOLS_2.25+0x1758>  // b.any
   1a25c:	ldr	x0, [sp, #48]
   1a260:	add	x0, x0, #0x8
   1a264:	str	x0, [sp, #48]
   1a268:	ldr	x0, [sp, #48]
   1a26c:	ldr	x0, [x0]
   1a270:	cmp	x0, #0x0
   1a274:	b.ne	1a190 <scols_init_debug@@SMARTCOLS_2.25+0x1748>  // b.any
   1a278:	nop
   1a27c:	nop
   1a280:	ldp	x19, x20, [sp, #16]
   1a284:	ldp	x29, x30, [sp], #64
   1a288:	ret
   1a28c:	stp	x29, x30, [sp, #-64]!
   1a290:	mov	x29, sp
   1a294:	str	x19, [sp, #16]
   1a298:	str	x0, [sp, #40]
   1a29c:	bl	76d0 <getuid@plt>
   1a2a0:	str	w0, [sp, #60]
   1a2a4:	ldr	w0, [sp, #60]
   1a2a8:	cmp	w0, #0x0
   1a2ac:	b.ne	1a2d8 <scols_init_debug@@SMARTCOLS_2.25+0x1890>  // b.any
   1a2b0:	bl	7640 <geteuid@plt>
   1a2b4:	mov	w1, w0
   1a2b8:	ldr	w0, [sp, #60]
   1a2bc:	cmp	w0, w1
   1a2c0:	b.ne	1a2d8 <scols_init_debug@@SMARTCOLS_2.25+0x1890>  // b.any
   1a2c4:	bl	7df0 <getgid@plt>
   1a2c8:	mov	w19, w0
   1a2cc:	bl	7600 <getegid@plt>
   1a2d0:	cmp	w19, w0
   1a2d4:	b.eq	1a2e0 <scols_init_debug@@SMARTCOLS_2.25+0x1898>  // b.none
   1a2d8:	mov	x0, #0x0                   	// #0
   1a2dc:	b	1a310 <scols_init_debug@@SMARTCOLS_2.25+0x18c8>
   1a2e0:	mov	w4, #0x0                   	// #0
   1a2e4:	mov	w3, #0x0                   	// #0
   1a2e8:	mov	w2, #0x0                   	// #0
   1a2ec:	mov	w1, #0x0                   	// #0
   1a2f0:	mov	w0, #0x3                   	// #3
   1a2f4:	bl	82a0 <prctl@plt>
   1a2f8:	cmp	w0, #0x0
   1a2fc:	b.ne	1a308 <scols_init_debug@@SMARTCOLS_2.25+0x18c0>  // b.any
   1a300:	mov	x0, #0x0                   	// #0
   1a304:	b	1a310 <scols_init_debug@@SMARTCOLS_2.25+0x18c8>
   1a308:	ldr	x0, [sp, #40]
   1a30c:	bl	7650 <secure_getenv@plt>
   1a310:	ldr	x19, [sp, #16]
   1a314:	ldp	x29, x30, [sp], #64
   1a318:	ret
   1a31c:	sub	sp, sp, #0x20
   1a320:	str	x0, [sp, #8]
   1a324:	str	x1, [sp]
   1a328:	ldr	x0, [sp, #8]
   1a32c:	cmp	x0, #0x0
   1a330:	b.ne	1a33c <scols_init_debug@@SMARTCOLS_2.25+0x18f4>  // b.any
   1a334:	mov	x0, #0x0                   	// #0
   1a338:	b	1a384 <scols_init_debug@@SMARTCOLS_2.25+0x193c>
   1a33c:	ldr	x0, [sp, #8]
   1a340:	ldr	x0, [x0]
   1a344:	str	x0, [sp, #24]
   1a348:	b	1a374 <scols_init_debug@@SMARTCOLS_2.25+0x192c>
   1a34c:	ldr	x0, [sp, #24]
   1a350:	ldr	x0, [x0]
   1a354:	ldr	x1, [sp]
   1a358:	cmp	x1, x0
   1a35c:	b.ne	1a368 <scols_init_debug@@SMARTCOLS_2.25+0x1920>  // b.any
   1a360:	ldr	x0, [sp, #24]
   1a364:	b	1a384 <scols_init_debug@@SMARTCOLS_2.25+0x193c>
   1a368:	ldr	x0, [sp, #24]
   1a36c:	ldr	x0, [x0, #16]
   1a370:	str	x0, [sp, #24]
   1a374:	ldr	x0, [sp, #24]
   1a378:	cmp	x0, #0x0
   1a37c:	b.ne	1a34c <scols_init_debug@@SMARTCOLS_2.25+0x1904>  // b.any
   1a380:	mov	x0, #0x0                   	// #0
   1a384:	add	sp, sp, #0x20
   1a388:	ret
   1a38c:	stp	x29, x30, [sp, #-16]!
   1a390:	mov	x29, sp
   1a394:	mov	x1, #0x10                  	// #16
   1a398:	mov	x0, #0x1                   	// #1
   1a39c:	bl	7ab0 <calloc@plt>
   1a3a0:	ldp	x29, x30, [sp], #16
   1a3a4:	ret
   1a3a8:	stp	x29, x30, [sp, #-48]!
   1a3ac:	mov	x29, sp
   1a3b0:	str	x0, [sp, #24]
   1a3b4:	ldr	x0, [sp, #24]
   1a3b8:	ldr	x0, [x0]
   1a3bc:	str	x0, [sp, #40]
   1a3c0:	b	1a3ec <scols_init_debug@@SMARTCOLS_2.25+0x19a4>
   1a3c4:	ldr	x0, [sp, #40]
   1a3c8:	ldr	x0, [x0, #16]
   1a3cc:	str	x0, [sp, #32]
   1a3d0:	ldr	x0, [sp, #40]
   1a3d4:	ldr	x0, [x0, #8]
   1a3d8:	bl	7dc0 <free@plt>
   1a3dc:	ldr	x0, [sp, #40]
   1a3e0:	bl	7dc0 <free@plt>
   1a3e4:	ldr	x0, [sp, #32]
   1a3e8:	str	x0, [sp, #40]
   1a3ec:	ldr	x0, [sp, #40]
   1a3f0:	cmp	x0, #0x0
   1a3f4:	b.ne	1a3c4 <scols_init_debug@@SMARTCOLS_2.25+0x197c>  // b.any
   1a3f8:	ldr	x0, [sp, #24]
   1a3fc:	bl	7dc0 <free@plt>
   1a400:	nop
   1a404:	ldp	x29, x30, [sp], #48
   1a408:	ret
   1a40c:	sub	sp, sp, #0x450
   1a410:	stp	x29, x30, [sp]
   1a414:	mov	x29, sp
   1a418:	str	x0, [sp, #40]
   1a41c:	str	x1, [sp, #32]
   1a420:	str	x2, [sp, #24]
   1a424:	str	wzr, [sp, #1092]
   1a428:	mov	x1, #0x18                  	// #24
   1a42c:	mov	x0, #0x1                   	// #1
   1a430:	bl	7ab0 <calloc@plt>
   1a434:	str	x0, [sp, #1080]
   1a438:	ldr	x0, [sp, #1080]
   1a43c:	cmp	x0, #0x0
   1a440:	b.eq	1a5bc <scols_init_debug@@SMARTCOLS_2.25+0x1b74>  // b.none
   1a444:	ldr	x0, [sp, #1080]
   1a448:	ldr	x1, [sp, #24]
   1a44c:	str	x1, [x0]
   1a450:	ldr	x0, [sp, #32]
   1a454:	cmp	x0, #0x0
   1a458:	b.eq	1a498 <scols_init_debug@@SMARTCOLS_2.25+0x1a50>  // b.none
   1a45c:	add	x0, sp, #0x30
   1a460:	mov	x2, #0x100                 	// #256
   1a464:	ldr	x1, [sp, #32]
   1a468:	bl	7530 <mbstowcs@plt>
   1a46c:	cmp	x0, #0x0
   1a470:	b.eq	1a48c <scols_init_debug@@SMARTCOLS_2.25+0x1a44>  // b.none
   1a474:	str	wzr, [sp, #1072]
   1a478:	add	x0, sp, #0x30
   1a47c:	mov	x1, #0x100                 	// #256
   1a480:	bl	7990 <wcswidth@plt>
   1a484:	str	w0, [sp, #1092]
   1a488:	b	1a498 <scols_init_debug@@SMARTCOLS_2.25+0x1a50>
   1a48c:	ldr	x0, [sp, #32]
   1a490:	bl	74f0 <strlen@plt>
   1a494:	str	w0, [sp, #1092]
   1a498:	ldr	w0, [sp, #1092]
   1a49c:	cmp	w0, #0x0
   1a4a0:	b.le	1a4d4 <scols_init_debug@@SMARTCOLS_2.25+0x1a8c>
   1a4a4:	ldr	x0, [sp, #32]
   1a4a8:	bl	7b70 <strdup@plt>
   1a4ac:	mov	x1, x0
   1a4b0:	ldr	x0, [sp, #1080]
   1a4b4:	str	x1, [x0, #8]
   1a4b8:	ldr	x0, [sp, #1080]
   1a4bc:	ldr	x0, [x0, #8]
   1a4c0:	cmp	x0, #0x0
   1a4c4:	b.ne	1a504 <scols_init_debug@@SMARTCOLS_2.25+0x1abc>  // b.any
   1a4c8:	ldr	x0, [sp, #1080]
   1a4cc:	bl	7dc0 <free@plt>
   1a4d0:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x1b78>
   1a4d4:	ldr	x0, [sp, #1080]
   1a4d8:	add	x3, x0, #0x8
   1a4dc:	ldr	x2, [sp, #24]
   1a4e0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a4e4:	add	x1, x0, #0x420
   1a4e8:	mov	x0, x3
   1a4ec:	bl	7760 <asprintf@plt>
   1a4f0:	cmp	w0, #0x0
   1a4f4:	b.ge	1a504 <scols_init_debug@@SMARTCOLS_2.25+0x1abc>  // b.tcont
   1a4f8:	ldr	x0, [sp, #1080]
   1a4fc:	bl	7dc0 <free@plt>
   1a500:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x1b78>
   1a504:	ldr	x0, [sp, #40]
   1a508:	ldr	x0, [x0]
   1a50c:	str	x0, [sp, #1096]
   1a510:	b	1a520 <scols_init_debug@@SMARTCOLS_2.25+0x1ad8>
   1a514:	ldr	x0, [sp, #1096]
   1a518:	ldr	x0, [x0, #16]
   1a51c:	str	x0, [sp, #1096]
   1a520:	ldr	x0, [sp, #1096]
   1a524:	cmp	x0, #0x0
   1a528:	b.eq	1a53c <scols_init_debug@@SMARTCOLS_2.25+0x1af4>  // b.none
   1a52c:	ldr	x0, [sp, #1096]
   1a530:	ldr	x0, [x0, #16]
   1a534:	cmp	x0, #0x0
   1a538:	b.ne	1a514 <scols_init_debug@@SMARTCOLS_2.25+0x1acc>  // b.any
   1a53c:	ldr	x0, [sp, #1096]
   1a540:	cmp	x0, #0x0
   1a544:	b.eq	1a558 <scols_init_debug@@SMARTCOLS_2.25+0x1b10>  // b.none
   1a548:	ldr	x0, [sp, #1096]
   1a54c:	ldr	x1, [sp, #1080]
   1a550:	str	x1, [x0, #16]
   1a554:	b	1a564 <scols_init_debug@@SMARTCOLS_2.25+0x1b1c>
   1a558:	ldr	x0, [sp, #40]
   1a55c:	ldr	x1, [sp, #1080]
   1a560:	str	x1, [x0]
   1a564:	ldr	w0, [sp, #1092]
   1a568:	cmp	w0, #0x0
   1a56c:	b.gt	1a598 <scols_init_debug@@SMARTCOLS_2.25+0x1b50>
   1a570:	ldr	x0, [sp, #1080]
   1a574:	ldr	x0, [x0, #8]
   1a578:	cmp	x0, #0x0
   1a57c:	b.eq	1a590 <scols_init_debug@@SMARTCOLS_2.25+0x1b48>  // b.none
   1a580:	ldr	x0, [sp, #1080]
   1a584:	ldr	x0, [x0, #8]
   1a588:	bl	74f0 <strlen@plt>
   1a58c:	b	1a594 <scols_init_debug@@SMARTCOLS_2.25+0x1b4c>
   1a590:	mov	w0, #0x0                   	// #0
   1a594:	str	w0, [sp, #1092]
   1a598:	ldr	x0, [sp, #40]
   1a59c:	ldr	w0, [x0, #8]
   1a5a0:	ldr	w2, [sp, #1092]
   1a5a4:	ldr	w1, [sp, #1092]
   1a5a8:	cmp	w2, w0
   1a5ac:	csel	w1, w1, w0, ge  // ge = tcont
   1a5b0:	ldr	x0, [sp, #40]
   1a5b4:	str	w1, [x0, #8]
   1a5b8:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x1b78>
   1a5bc:	nop
   1a5c0:	ldp	x29, x30, [sp]
   1a5c4:	add	sp, sp, #0x450
   1a5c8:	ret
   1a5cc:	stp	x29, x30, [sp, #-48]!
   1a5d0:	mov	x29, sp
   1a5d4:	str	x0, [sp, #24]
   1a5d8:	str	x1, [sp, #16]
   1a5dc:	ldr	x1, [sp, #16]
   1a5e0:	ldr	x0, [sp, #24]
   1a5e4:	bl	1a31c <scols_init_debug@@SMARTCOLS_2.25+0x18d4>
   1a5e8:	str	x0, [sp, #40]
   1a5ec:	ldr	x0, [sp, #40]
   1a5f0:	cmp	x0, #0x0
   1a5f4:	b.ne	1a630 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>  // b.any
   1a5f8:	ldr	x0, [sp, #16]
   1a5fc:	bl	7d30 <getpwuid@plt>
   1a600:	str	x0, [sp, #32]
   1a604:	ldr	x0, [sp, #32]
   1a608:	cmp	x0, #0x0
   1a60c:	b.eq	1a61c <scols_init_debug@@SMARTCOLS_2.25+0x1bd4>  // b.none
   1a610:	ldr	x0, [sp, #32]
   1a614:	ldr	x0, [x0]
   1a618:	b	1a620 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>
   1a61c:	mov	x0, #0x0                   	// #0
   1a620:	ldr	x2, [sp, #16]
   1a624:	mov	x1, x0
   1a628:	ldr	x0, [sp, #24]
   1a62c:	bl	1a40c <scols_init_debug@@SMARTCOLS_2.25+0x19c4>
   1a630:	nop
   1a634:	ldp	x29, x30, [sp], #48
   1a638:	ret
   1a63c:	stp	x29, x30, [sp, #-48]!
   1a640:	mov	x29, sp
   1a644:	str	x0, [sp, #24]
   1a648:	str	x1, [sp, #16]
   1a64c:	ldr	x1, [sp, #16]
   1a650:	ldr	x0, [sp, #24]
   1a654:	bl	1a31c <scols_init_debug@@SMARTCOLS_2.25+0x18d4>
   1a658:	str	x0, [sp, #40]
   1a65c:	ldr	x0, [sp, #40]
   1a660:	cmp	x0, #0x0
   1a664:	b.ne	1a6a0 <scols_init_debug@@SMARTCOLS_2.25+0x1c58>  // b.any
   1a668:	ldr	x0, [sp, #16]
   1a66c:	bl	82c0 <getgrgid@plt>
   1a670:	str	x0, [sp, #32]
   1a674:	ldr	x0, [sp, #32]
   1a678:	cmp	x0, #0x0
   1a67c:	b.eq	1a68c <scols_init_debug@@SMARTCOLS_2.25+0x1c44>  // b.none
   1a680:	ldr	x0, [sp, #32]
   1a684:	ldr	x0, [x0]
   1a688:	b	1a690 <scols_init_debug@@SMARTCOLS_2.25+0x1c48>
   1a68c:	mov	x0, #0x0                   	// #0
   1a690:	ldr	x2, [sp, #16]
   1a694:	mov	x1, x0
   1a698:	ldr	x0, [sp, #24]
   1a69c:	bl	1a40c <scols_init_debug@@SMARTCOLS_2.25+0x19c4>
   1a6a0:	nop
   1a6a4:	ldp	x29, x30, [sp], #48
   1a6a8:	ret
   1a6ac:	stp	x29, x30, [sp, #-48]!
   1a6b0:	mov	x29, sp
   1a6b4:	str	x0, [sp, #24]
   1a6b8:	b	1a700 <scols_init_debug@@SMARTCOLS_2.25+0x1cb8>
   1a6bc:	ldr	x0, [sp, #40]
   1a6c0:	add	x2, x0, #0x13
   1a6c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a6c8:	add	x1, x0, #0x428
   1a6cc:	mov	x0, x2
   1a6d0:	bl	7d20 <strcmp@plt>
   1a6d4:	cmp	w0, #0x0
   1a6d8:	b.eq	1a6fc <scols_init_debug@@SMARTCOLS_2.25+0x1cb4>  // b.none
   1a6dc:	ldr	x0, [sp, #40]
   1a6e0:	add	x2, x0, #0x13
   1a6e4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a6e8:	add	x1, x0, #0x430
   1a6ec:	mov	x0, x2
   1a6f0:	bl	7d20 <strcmp@plt>
   1a6f4:	cmp	w0, #0x0
   1a6f8:	b.ne	1a71c <scols_init_debug@@SMARTCOLS_2.25+0x1cd4>  // b.any
   1a6fc:	nop
   1a700:	ldr	x0, [sp, #24]
   1a704:	bl	7b30 <readdir@plt>
   1a708:	str	x0, [sp, #40]
   1a70c:	ldr	x0, [sp, #40]
   1a710:	cmp	x0, #0x0
   1a714:	b.ne	1a6bc <scols_init_debug@@SMARTCOLS_2.25+0x1c74>  // b.any
   1a718:	b	1a720 <scols_init_debug@@SMARTCOLS_2.25+0x1cd8>
   1a71c:	nop
   1a720:	ldr	x0, [sp, #40]
   1a724:	ldp	x29, x30, [sp], #48
   1a728:	ret
   1a72c:	stp	x29, x30, [sp, #-32]!
   1a730:	mov	x29, sp
   1a734:	str	x0, [sp, #24]
   1a738:	mov	w1, #0xc2                  	// #194
   1a73c:	movk	w1, #0x8, lsl #16
   1a740:	ldr	x0, [sp, #24]
   1a744:	bl	7c60 <mkostemp@plt>
   1a748:	ldp	x29, x30, [sp], #32
   1a74c:	ret
   1a750:	stp	x29, x30, [sp, #-80]!
   1a754:	mov	x29, sp
   1a758:	str	x0, [sp, #40]
   1a75c:	str	x1, [sp, #32]
   1a760:	str	x2, [sp, #24]
   1a764:	ldr	x0, [sp, #32]
   1a768:	cmp	x0, #0x0
   1a76c:	b.ne	1a780 <scols_init_debug@@SMARTCOLS_2.25+0x1d38>  // b.any
   1a770:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a774:	add	x0, x0, #0x438
   1a778:	bl	8270 <getenv@plt>
   1a77c:	b	1a784 <scols_init_debug@@SMARTCOLS_2.25+0x1d3c>
   1a780:	ldr	x0, [sp, #32]
   1a784:	str	x0, [sp, #72]
   1a788:	ldr	x0, [sp, #72]
   1a78c:	cmp	x0, #0x0
   1a790:	b.ne	1a7a0 <scols_init_debug@@SMARTCOLS_2.25+0x1d58>  // b.any
   1a794:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a798:	add	x0, x0, #0x440
   1a79c:	str	x0, [sp, #72]
   1a7a0:	add	x4, sp, #0x30
   1a7a4:	ldr	x3, [sp, #24]
   1a7a8:	ldr	x2, [sp, #72]
   1a7ac:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a7b0:	add	x1, x0, #0x448
   1a7b4:	mov	x0, x4
   1a7b8:	bl	7760 <asprintf@plt>
   1a7bc:	str	w0, [sp, #68]
   1a7c0:	ldr	w0, [sp, #68]
   1a7c4:	cmp	w0, #0x0
   1a7c8:	b.ge	1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x1d8c>  // b.tcont
   1a7cc:	mov	w0, #0xffffffff            	// #-1
   1a7d0:	b	1a81c <scols_init_debug@@SMARTCOLS_2.25+0x1dd4>
   1a7d4:	mov	w0, #0x3f                  	// #63
   1a7d8:	bl	81e0 <umask@plt>
   1a7dc:	str	w0, [sp, #64]
   1a7e0:	ldr	x0, [sp, #48]
   1a7e4:	bl	1a72c <scols_init_debug@@SMARTCOLS_2.25+0x1ce4>
   1a7e8:	str	w0, [sp, #60]
   1a7ec:	ldr	w0, [sp, #64]
   1a7f0:	bl	81e0 <umask@plt>
   1a7f4:	ldr	w0, [sp, #60]
   1a7f8:	cmn	w0, #0x1
   1a7fc:	b.ne	1a80c <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>  // b.any
   1a800:	ldr	x0, [sp, #48]
   1a804:	bl	7dc0 <free@plt>
   1a808:	str	xzr, [sp, #48]
   1a80c:	ldr	x1, [sp, #48]
   1a810:	ldr	x0, [sp, #40]
   1a814:	str	x1, [x0]
   1a818:	ldr	w0, [sp, #60]
   1a81c:	ldp	x29, x30, [sp], #80
   1a820:	ret
   1a824:	stp	x29, x30, [sp, #-48]!
   1a828:	mov	x29, sp
   1a82c:	str	w0, [sp, #28]
   1a830:	str	w1, [sp, #24]
   1a834:	ldr	w2, [sp, #24]
   1a838:	mov	w1, #0x406                 	// #1030
   1a83c:	ldr	w0, [sp, #28]
   1a840:	bl	7f30 <fcntl@plt>
   1a844:	str	w0, [sp, #44]
   1a848:	ldr	w0, [sp, #44]
   1a84c:	cmp	w0, #0x0
   1a850:	b.lt	1a85c <scols_init_debug@@SMARTCOLS_2.25+0x1e14>  // b.tstop
   1a854:	ldr	w0, [sp, #44]
   1a858:	b	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x1eac>
   1a85c:	ldr	w0, [sp, #28]
   1a860:	bl	7590 <dup@plt>
   1a864:	str	w0, [sp, #44]
   1a868:	ldr	w0, [sp, #44]
   1a86c:	cmp	w0, #0x0
   1a870:	b.ge	1a87c <scols_init_debug@@SMARTCOLS_2.25+0x1e34>  // b.tcont
   1a874:	ldr	w0, [sp, #44]
   1a878:	b	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x1eac>
   1a87c:	mov	w1, #0x1                   	// #1
   1a880:	ldr	w0, [sp, #44]
   1a884:	bl	7f30 <fcntl@plt>
   1a888:	str	w0, [sp, #40]
   1a88c:	ldr	w0, [sp, #40]
   1a890:	cmp	w0, #0x0
   1a894:	b.lt	1a8c0 <scols_init_debug@@SMARTCOLS_2.25+0x1e78>  // b.tstop
   1a898:	ldr	w0, [sp, #40]
   1a89c:	orr	w0, w0, #0x1
   1a8a0:	mov	w2, w0
   1a8a4:	mov	w1, #0x2                   	// #2
   1a8a8:	ldr	w0, [sp, #44]
   1a8ac:	bl	7f30 <fcntl@plt>
   1a8b0:	cmp	w0, #0x0
   1a8b4:	b.lt	1a8c8 <scols_init_debug@@SMARTCOLS_2.25+0x1e80>  // b.tstop
   1a8b8:	ldr	w0, [sp, #44]
   1a8bc:	b	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x1eac>
   1a8c0:	nop
   1a8c4:	b	1a8cc <scols_init_debug@@SMARTCOLS_2.25+0x1e84>
   1a8c8:	nop
   1a8cc:	bl	8240 <__errno_location@plt>
   1a8d0:	ldr	w0, [x0]
   1a8d4:	str	w0, [sp, #36]
   1a8d8:	ldr	w0, [sp, #44]
   1a8dc:	bl	7bb0 <close@plt>
   1a8e0:	bl	8240 <__errno_location@plt>
   1a8e4:	mov	x1, x0
   1a8e8:	ldr	w0, [sp, #36]
   1a8ec:	str	w0, [x1]
   1a8f0:	mov	w0, #0xffffffff            	// #-1
   1a8f4:	ldp	x29, x30, [sp], #48
   1a8f8:	ret
   1a8fc:	stp	x29, x30, [sp, #-32]!
   1a900:	mov	x29, sp
   1a904:	bl	8340 <getdtablesize@plt>
   1a908:	str	w0, [sp, #28]
   1a90c:	ldr	w0, [sp, #28]
   1a910:	ldp	x29, x30, [sp], #32
   1a914:	ret
   1a918:	sub	sp, sp, #0x30
   1a91c:	str	w0, [sp, #28]
   1a920:	str	x1, [sp, #16]
   1a924:	str	x2, [sp, #8]
   1a928:	str	xzr, [sp, #40]
   1a92c:	b	1a964 <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   1a930:	ldr	x0, [sp, #40]
   1a934:	lsl	x0, x0, #2
   1a938:	ldr	x1, [sp, #16]
   1a93c:	add	x0, x1, x0
   1a940:	ldr	w0, [x0]
   1a944:	ldr	w1, [sp, #28]
   1a948:	cmp	w1, w0
   1a94c:	b.ne	1a958 <scols_init_debug@@SMARTCOLS_2.25+0x1f10>  // b.any
   1a950:	mov	w0, #0x1                   	// #1
   1a954:	b	1a978 <scols_init_debug@@SMARTCOLS_2.25+0x1f30>
   1a958:	ldr	x0, [sp, #40]
   1a95c:	add	x0, x0, #0x1
   1a960:	str	x0, [sp, #40]
   1a964:	ldr	x1, [sp, #40]
   1a968:	ldr	x0, [sp, #8]
   1a96c:	cmp	x1, x0
   1a970:	b.cc	1a930 <scols_init_debug@@SMARTCOLS_2.25+0x1ee8>  // b.lo, b.ul, b.last
   1a974:	mov	w0, #0x0                   	// #0
   1a978:	add	sp, sp, #0x30
   1a97c:	ret
   1a980:	stp	x29, x30, [sp, #-80]!
   1a984:	mov	x29, sp
   1a988:	str	x0, [sp, #24]
   1a98c:	str	x1, [sp, #16]
   1a990:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1a994:	add	x0, x0, #0x458
   1a998:	bl	76f0 <opendir@plt>
   1a99c:	str	x0, [sp, #64]
   1a9a0:	ldr	x0, [sp, #64]
   1a9a4:	cmp	x0, #0x0
   1a9a8:	b.eq	1aa84 <scols_init_debug@@SMARTCOLS_2.25+0x203c>  // b.none
   1a9ac:	b	1aa60 <scols_init_debug@@SMARTCOLS_2.25+0x2018>
   1a9b0:	bl	8240 <__errno_location@plt>
   1a9b4:	str	wzr, [x0]
   1a9b8:	ldr	x0, [sp, #48]
   1a9bc:	add	x0, x0, #0x13
   1a9c0:	add	x1, sp, #0x20
   1a9c4:	mov	w2, #0xa                   	// #10
   1a9c8:	bl	7d70 <strtol@plt>
   1a9cc:	str	w0, [sp, #44]
   1a9d0:	bl	8240 <__errno_location@plt>
   1a9d4:	ldr	w0, [x0]
   1a9d8:	cmp	w0, #0x0
   1a9dc:	b.ne	1aa4c <scols_init_debug@@SMARTCOLS_2.25+0x2004>  // b.any
   1a9e0:	ldr	x0, [sp, #48]
   1a9e4:	add	x1, x0, #0x13
   1a9e8:	ldr	x0, [sp, #32]
   1a9ec:	cmp	x1, x0
   1a9f0:	b.eq	1aa4c <scols_init_debug@@SMARTCOLS_2.25+0x2004>  // b.none
   1a9f4:	ldr	x0, [sp, #32]
   1a9f8:	cmp	x0, #0x0
   1a9fc:	b.eq	1aa4c <scols_init_debug@@SMARTCOLS_2.25+0x2004>  // b.none
   1aa00:	ldr	x0, [sp, #32]
   1aa04:	ldrsb	w0, [x0]
   1aa08:	cmp	w0, #0x0
   1aa0c:	b.ne	1aa4c <scols_init_debug@@SMARTCOLS_2.25+0x2004>  // b.any
   1aa10:	ldr	x0, [sp, #64]
   1aa14:	bl	7f80 <dirfd@plt>
   1aa18:	mov	w1, w0
   1aa1c:	ldr	w0, [sp, #44]
   1aa20:	cmp	w0, w1
   1aa24:	b.eq	1aa54 <scols_init_debug@@SMARTCOLS_2.25+0x200c>  // b.none
   1aa28:	ldr	x2, [sp, #16]
   1aa2c:	ldr	x1, [sp, #24]
   1aa30:	ldr	w0, [sp, #44]
   1aa34:	bl	1a918 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   1aa38:	cmp	w0, #0x0
   1aa3c:	b.ne	1aa5c <scols_init_debug@@SMARTCOLS_2.25+0x2014>  // b.any
   1aa40:	ldr	w0, [sp, #44]
   1aa44:	bl	7bb0 <close@plt>
   1aa48:	b	1aa60 <scols_init_debug@@SMARTCOLS_2.25+0x2018>
   1aa4c:	nop
   1aa50:	b	1aa60 <scols_init_debug@@SMARTCOLS_2.25+0x2018>
   1aa54:	nop
   1aa58:	b	1aa60 <scols_init_debug@@SMARTCOLS_2.25+0x2018>
   1aa5c:	nop
   1aa60:	ldr	x0, [sp, #64]
   1aa64:	bl	1a6ac <scols_init_debug@@SMARTCOLS_2.25+0x1c64>
   1aa68:	str	x0, [sp, #48]
   1aa6c:	ldr	x0, [sp, #48]
   1aa70:	cmp	x0, #0x0
   1aa74:	b.ne	1a9b0 <scols_init_debug@@SMARTCOLS_2.25+0x1f68>  // b.any
   1aa78:	ldr	x0, [sp, #64]
   1aa7c:	bl	7b80 <closedir@plt>
   1aa80:	b	1aad0 <scols_init_debug@@SMARTCOLS_2.25+0x2088>
   1aa84:	bl	1a8fc <scols_init_debug@@SMARTCOLS_2.25+0x1eb4>
   1aa88:	str	w0, [sp, #60]
   1aa8c:	str	wzr, [sp, #76]
   1aa90:	b	1aac0 <scols_init_debug@@SMARTCOLS_2.25+0x2078>
   1aa94:	ldr	x2, [sp, #16]
   1aa98:	ldr	x1, [sp, #24]
   1aa9c:	ldr	w0, [sp, #76]
   1aaa0:	bl	1a918 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   1aaa4:	cmp	w0, #0x0
   1aaa8:	b.ne	1aab4 <scols_init_debug@@SMARTCOLS_2.25+0x206c>  // b.any
   1aaac:	ldr	w0, [sp, #76]
   1aab0:	bl	7bb0 <close@plt>
   1aab4:	ldr	w0, [sp, #76]
   1aab8:	add	w0, w0, #0x1
   1aabc:	str	w0, [sp, #76]
   1aac0:	ldr	w1, [sp, #76]
   1aac4:	ldr	w0, [sp, #60]
   1aac8:	cmp	w1, w0
   1aacc:	b.lt	1aa94 <scols_init_debug@@SMARTCOLS_2.25+0x204c>  // b.tstop
   1aad0:	nop
   1aad4:	ldp	x29, x30, [sp], #80
   1aad8:	ret
   1aadc:	stp	x29, x30, [sp, #-64]!
   1aae0:	mov	x29, sp
   1aae4:	str	x0, [sp, #24]
   1aae8:	str	w1, [sp, #20]
   1aaec:	str	wzr, [sp, #52]
   1aaf0:	ldr	x0, [sp, #24]
   1aaf4:	cmp	x0, #0x0
   1aaf8:	b.eq	1ab0c <scols_init_debug@@SMARTCOLS_2.25+0x20c4>  // b.none
   1aafc:	ldr	x0, [sp, #24]
   1ab00:	ldrsb	w0, [x0]
   1ab04:	cmp	w0, #0x0
   1ab08:	b.ne	1ab14 <scols_init_debug@@SMARTCOLS_2.25+0x20cc>  // b.any
   1ab0c:	mov	w0, #0xffffffea            	// #-22
   1ab10:	b	1ac1c <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   1ab14:	ldr	x0, [sp, #24]
   1ab18:	bl	7b70 <strdup@plt>
   1ab1c:	str	x0, [sp, #56]
   1ab20:	ldr	x0, [sp, #56]
   1ab24:	str	x0, [sp, #40]
   1ab28:	ldr	x0, [sp, #40]
   1ab2c:	cmp	x0, #0x0
   1ab30:	b.ne	1ab3c <scols_init_debug@@SMARTCOLS_2.25+0x20f4>  // b.any
   1ab34:	mov	w0, #0xfffffff4            	// #-12
   1ab38:	b	1ac1c <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   1ab3c:	ldr	x0, [sp, #56]
   1ab40:	ldrsb	w0, [x0]
   1ab44:	cmp	w0, #0x2f
   1ab48:	b.ne	1abe4 <scols_init_debug@@SMARTCOLS_2.25+0x219c>  // b.any
   1ab4c:	ldr	x0, [sp, #56]
   1ab50:	add	x0, x0, #0x1
   1ab54:	str	x0, [sp, #56]
   1ab58:	b	1abe4 <scols_init_debug@@SMARTCOLS_2.25+0x219c>
   1ab5c:	mov	w1, #0x2f                  	// #47
   1ab60:	ldr	x0, [sp, #56]
   1ab64:	bl	7ed0 <strchr@plt>
   1ab68:	str	x0, [sp, #32]
   1ab6c:	ldr	x0, [sp, #32]
   1ab70:	cmp	x0, #0x0
   1ab74:	b.eq	1ab80 <scols_init_debug@@SMARTCOLS_2.25+0x2138>  // b.none
   1ab78:	ldr	x0, [sp, #32]
   1ab7c:	strb	wzr, [x0]
   1ab80:	ldr	x0, [sp, #56]
   1ab84:	ldrsb	w0, [x0]
   1ab88:	cmp	w0, #0x0
   1ab8c:	b.eq	1abc0 <scols_init_debug@@SMARTCOLS_2.25+0x2178>  // b.none
   1ab90:	ldr	w1, [sp, #20]
   1ab94:	ldr	x0, [sp, #40]
   1ab98:	bl	8360 <mkdir@plt>
   1ab9c:	str	w0, [sp, #52]
   1aba0:	ldr	w0, [sp, #52]
   1aba4:	cmp	w0, #0x0
   1aba8:	b.eq	1abbc <scols_init_debug@@SMARTCOLS_2.25+0x2174>  // b.none
   1abac:	bl	8240 <__errno_location@plt>
   1abb0:	ldr	w0, [x0]
   1abb4:	cmp	w0, #0x11
   1abb8:	b.ne	1ac04 <scols_init_debug@@SMARTCOLS_2.25+0x21bc>  // b.any
   1abbc:	str	wzr, [sp, #52]
   1abc0:	ldr	x0, [sp, #32]
   1abc4:	cmp	x0, #0x0
   1abc8:	b.eq	1ac0c <scols_init_debug@@SMARTCOLS_2.25+0x21c4>  // b.none
   1abcc:	ldr	x0, [sp, #32]
   1abd0:	mov	w1, #0x2f                  	// #47
   1abd4:	strb	w1, [x0]
   1abd8:	ldr	x0, [sp, #32]
   1abdc:	add	x0, x0, #0x1
   1abe0:	str	x0, [sp, #56]
   1abe4:	ldr	x0, [sp, #56]
   1abe8:	cmp	x0, #0x0
   1abec:	b.eq	1ac10 <scols_init_debug@@SMARTCOLS_2.25+0x21c8>  // b.none
   1abf0:	ldr	x0, [sp, #56]
   1abf4:	ldrsb	w0, [x0]
   1abf8:	cmp	w0, #0x0
   1abfc:	b.ne	1ab5c <scols_init_debug@@SMARTCOLS_2.25+0x2114>  // b.any
   1ac00:	b	1ac10 <scols_init_debug@@SMARTCOLS_2.25+0x21c8>
   1ac04:	nop
   1ac08:	b	1ac10 <scols_init_debug@@SMARTCOLS_2.25+0x21c8>
   1ac0c:	nop
   1ac10:	ldr	x0, [sp, #40]
   1ac14:	bl	7dc0 <free@plt>
   1ac18:	ldr	w0, [sp, #52]
   1ac1c:	ldp	x29, x30, [sp], #64
   1ac20:	ret
   1ac24:	stp	x29, x30, [sp, #-48]!
   1ac28:	mov	x29, sp
   1ac2c:	str	x0, [sp, #24]
   1ac30:	ldr	x0, [sp, #24]
   1ac34:	cmp	x0, #0x0
   1ac38:	b.eq	1ac4c <scols_init_debug@@SMARTCOLS_2.25+0x2204>  // b.none
   1ac3c:	mov	w1, #0x2f                  	// #47
   1ac40:	ldr	x0, [sp, #24]
   1ac44:	bl	7be0 <strrchr@plt>
   1ac48:	b	1ac50 <scols_init_debug@@SMARTCOLS_2.25+0x2208>
   1ac4c:	mov	x0, #0x0                   	// #0
   1ac50:	str	x0, [sp, #40]
   1ac54:	ldr	x0, [sp, #40]
   1ac58:	cmp	x0, #0x0
   1ac5c:	b.ne	1ac68 <scols_init_debug@@SMARTCOLS_2.25+0x2220>  // b.any
   1ac60:	mov	x0, #0x0                   	// #0
   1ac64:	b	1ac78 <scols_init_debug@@SMARTCOLS_2.25+0x2230>
   1ac68:	ldr	x0, [sp, #40]
   1ac6c:	strb	wzr, [x0]
   1ac70:	ldr	x0, [sp, #40]
   1ac74:	add	x0, x0, #0x1
   1ac78:	ldp	x29, x30, [sp], #48
   1ac7c:	ret
   1ac80:	stp	x29, x30, [sp, #-48]!
   1ac84:	mov	x29, sp
   1ac88:	str	x0, [sp, #40]
   1ac8c:	str	x1, [sp, #32]
   1ac90:	str	x2, [sp, #24]
   1ac94:	ldr	x0, [sp, #24]
   1ac98:	sub	x0, x0, #0x1
   1ac9c:	mov	x2, x0
   1aca0:	ldr	x1, [sp, #32]
   1aca4:	ldr	x0, [sp, #40]
   1aca8:	bl	8180 <strncpy@plt>
   1acac:	ldr	x0, [sp, #24]
   1acb0:	sub	x0, x0, #0x1
   1acb4:	ldr	x1, [sp, #40]
   1acb8:	add	x0, x1, x0
   1acbc:	strb	wzr, [x0]
   1acc0:	nop
   1acc4:	ldp	x29, x30, [sp], #48
   1acc8:	ret
   1accc:	stp	x29, x30, [sp, #-256]!
   1acd0:	mov	x29, sp
   1acd4:	str	x0, [sp, #56]
   1acd8:	str	x1, [sp, #48]
   1acdc:	str	x2, [sp, #40]
   1ace0:	str	x3, [sp, #32]
   1ace4:	str	w4, [sp, #28]
   1ace8:	str	wzr, [sp, #252]
   1acec:	str	xzr, [sp, #240]
   1acf0:	str	xzr, [sp, #232]
   1acf4:	str	xzr, [sp, #224]
   1acf8:	ldr	x0, [sp, #40]
   1acfc:	str	wzr, [x0]
   1ad00:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ad04:	add	x1, x0, #0x468
   1ad08:	ldr	x0, [sp, #56]
   1ad0c:	bl	7ad0 <setmntent@plt>
   1ad10:	str	x0, [sp, #216]
   1ad14:	ldr	x0, [sp, #216]
   1ad18:	cmp	x0, #0x0
   1ad1c:	b.ne	1ad2c <scols_init_debug@@SMARTCOLS_2.25+0x22e4>  // b.any
   1ad20:	bl	8240 <__errno_location@plt>
   1ad24:	ldr	w0, [x0]
   1ad28:	b	1b084 <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   1ad2c:	add	x0, sp, #0x48
   1ad30:	mov	x1, x0
   1ad34:	ldr	x0, [sp, #48]
   1ad38:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1ad3c:	cmp	w0, #0x0
   1ad40:	b.ne	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>  // b.any
   1ad44:	ldr	w0, [sp, #88]
   1ad48:	and	w0, w0, #0xf000
   1ad4c:	cmp	w0, #0x6, lsl #12
   1ad50:	b.ne	1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x2318>  // b.any
   1ad54:	ldr	x0, [sp, #104]
   1ad58:	str	x0, [sp, #232]
   1ad5c:	b	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>
   1ad60:	ldr	x0, [sp, #72]
   1ad64:	str	x0, [sp, #240]
   1ad68:	ldr	x0, [sp, #80]
   1ad6c:	str	x0, [sp, #224]
   1ad70:	b	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>
   1ad74:	ldr	x0, [sp, #208]
   1ad78:	ldr	x0, [x0]
   1ad7c:	ldrsb	w0, [x0]
   1ad80:	cmp	w0, #0x2f
   1ad84:	b.eq	1ad8c <scols_init_debug@@SMARTCOLS_2.25+0x2344>  // b.none
   1ad88:	b	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>
   1ad8c:	ldr	x0, [sp, #208]
   1ad90:	ldr	x0, [x0]
   1ad94:	mov	x1, x0
   1ad98:	ldr	x0, [sp, #48]
   1ad9c:	bl	7d20 <strcmp@plt>
   1ada0:	cmp	w0, #0x0
   1ada4:	b.eq	1ae7c <scols_init_debug@@SMARTCOLS_2.25+0x2434>  // b.none
   1ada8:	ldr	x0, [sp, #208]
   1adac:	ldr	x0, [x0]
   1adb0:	add	x1, sp, #0x48
   1adb4:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1adb8:	cmp	w0, #0x0
   1adbc:	b.eq	1adc4 <scols_init_debug@@SMARTCOLS_2.25+0x237c>  // b.none
   1adc0:	b	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>
   1adc4:	ldr	w0, [sp, #88]
   1adc8:	and	w0, w0, #0xf000
   1adcc:	cmp	w0, #0x6, lsl #12
   1add0:	b.ne	1ae34 <scols_init_debug@@SMARTCOLS_2.25+0x23ec>  // b.any
   1add4:	ldr	x0, [sp, #232]
   1add8:	cmp	x0, #0x0
   1addc:	b.eq	1adf0 <scols_init_debug@@SMARTCOLS_2.25+0x23a8>  // b.none
   1ade0:	ldr	x0, [sp, #104]
   1ade4:	ldr	x1, [sp, #232]
   1ade8:	cmp	x1, x0
   1adec:	b.eq	1ae84 <scols_init_debug@@SMARTCOLS_2.25+0x243c>  // b.none
   1adf0:	ldr	x0, [sp, #240]
   1adf4:	cmp	x0, #0x0
   1adf8:	b.eq	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>  // b.none
   1adfc:	ldr	x0, [sp, #104]
   1ae00:	bl	7cb0 <gnu_dev_major@plt>
   1ae04:	cmp	w0, #0x7
   1ae08:	b.ne	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>  // b.any
   1ae0c:	ldr	x0, [sp, #208]
   1ae10:	ldr	x0, [x0]
   1ae14:	mov	w4, #0x0                   	// #0
   1ae18:	mov	x3, #0x0                   	// #0
   1ae1c:	mov	x2, #0x0                   	// #0
   1ae20:	ldr	x1, [sp, #48]
   1ae24:	bl	2cc8c <scols_init_debug@@SMARTCOLS_2.25+0x14244>
   1ae28:	cmp	w0, #0x0
   1ae2c:	b.eq	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>  // b.none
   1ae30:	b	1ae90 <scols_init_debug@@SMARTCOLS_2.25+0x2448>
   1ae34:	ldr	x0, [sp, #240]
   1ae38:	cmp	x0, #0x0
   1ae3c:	b.eq	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>  // b.none
   1ae40:	ldr	x0, [sp, #72]
   1ae44:	ldr	x1, [sp, #240]
   1ae48:	cmp	x1, x0
   1ae4c:	b.ne	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x2418>  // b.any
   1ae50:	ldr	x0, [sp, #80]
   1ae54:	ldr	x1, [sp, #224]
   1ae58:	cmp	x1, x0
   1ae5c:	b.eq	1ae8c <scols_init_debug@@SMARTCOLS_2.25+0x2444>  // b.none
   1ae60:	ldr	x0, [sp, #216]
   1ae64:	bl	8140 <getmntent@plt>
   1ae68:	str	x0, [sp, #208]
   1ae6c:	ldr	x0, [sp, #208]
   1ae70:	cmp	x0, #0x0
   1ae74:	b.ne	1ad74 <scols_init_debug@@SMARTCOLS_2.25+0x232c>  // b.any
   1ae78:	b	1ae90 <scols_init_debug@@SMARTCOLS_2.25+0x2448>
   1ae7c:	nop
   1ae80:	b	1ae90 <scols_init_debug@@SMARTCOLS_2.25+0x2448>
   1ae84:	nop
   1ae88:	b	1ae90 <scols_init_debug@@SMARTCOLS_2.25+0x2448>
   1ae8c:	nop
   1ae90:	ldr	x0, [sp, #208]
   1ae94:	cmp	x0, #0x0
   1ae98:	b.ne	1af08 <scols_init_debug@@SMARTCOLS_2.25+0x24c0>  // b.any
   1ae9c:	ldr	x0, [sp, #232]
   1aea0:	cmp	x0, #0x0
   1aea4:	b.eq	1b064 <scols_init_debug@@SMARTCOLS_2.25+0x261c>  // b.none
   1aea8:	add	x0, sp, #0x48
   1aeac:	mov	x1, x0
   1aeb0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1aeb4:	add	x0, x0, #0x470
   1aeb8:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1aebc:	cmp	w0, #0x0
   1aec0:	b.ne	1b064 <scols_init_debug@@SMARTCOLS_2.25+0x261c>  // b.any
   1aec4:	ldr	x0, [sp, #72]
   1aec8:	ldr	x1, [sp, #232]
   1aecc:	cmp	x1, x0
   1aed0:	b.ne	1b064 <scols_init_debug@@SMARTCOLS_2.25+0x261c>  // b.any
   1aed4:	ldr	x0, [sp, #40]
   1aed8:	mov	w1, #0x1                   	// #1
   1aedc:	str	w1, [x0]
   1aee0:	ldr	x0, [sp, #32]
   1aee4:	cmp	x0, #0x0
   1aee8:	b.eq	1afe0 <scols_init_debug@@SMARTCOLS_2.25+0x2598>  // b.none
   1aeec:	ldrsw	x0, [sp, #28]
   1aef0:	mov	x2, x0
   1aef4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1aef8:	add	x1, x0, #0x470
   1aefc:	ldr	x0, [sp, #32]
   1af00:	bl	1ac80 <scols_init_debug@@SMARTCOLS_2.25+0x2238>
   1af04:	b	1afe0 <scols_init_debug@@SMARTCOLS_2.25+0x2598>
   1af08:	ldr	x0, [sp, #208]
   1af0c:	ldr	x0, [x0, #8]
   1af10:	add	x1, sp, #0x48
   1af14:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1af18:	cmp	w0, #0x0
   1af1c:	b.ge	1af40 <scols_init_debug@@SMARTCOLS_2.25+0x24f8>  // b.tcont
   1af20:	bl	8240 <__errno_location@plt>
   1af24:	ldr	w0, [x0]
   1af28:	str	w0, [sp, #252]
   1af2c:	ldr	w0, [sp, #252]
   1af30:	cmp	w0, #0x2
   1af34:	b.ne	1b06c <scols_init_debug@@SMARTCOLS_2.25+0x2624>  // b.any
   1af38:	str	wzr, [sp, #252]
   1af3c:	b	1b06c <scols_init_debug@@SMARTCOLS_2.25+0x2624>
   1af40:	ldr	x0, [sp, #232]
   1af44:	cmp	x0, #0x0
   1af48:	b.eq	1af5c <scols_init_debug@@SMARTCOLS_2.25+0x2514>  // b.none
   1af4c:	ldr	x0, [sp, #72]
   1af50:	ldr	x1, [sp, #232]
   1af54:	cmp	x1, x0
   1af58:	b.ne	1b074 <scols_init_debug@@SMARTCOLS_2.25+0x262c>  // b.any
   1af5c:	ldr	x0, [sp, #40]
   1af60:	mov	w1, #0x1                   	// #1
   1af64:	str	w1, [x0]
   1af68:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1af6c:	add	x1, x0, #0x478
   1af70:	ldr	x0, [sp, #208]
   1af74:	bl	7e80 <hasmntopt@plt>
   1af78:	cmp	x0, #0x0
   1af7c:	b.eq	1af94 <scols_init_debug@@SMARTCOLS_2.25+0x254c>  // b.none
   1af80:	ldr	x0, [sp, #40]
   1af84:	ldr	w0, [x0]
   1af88:	orr	w1, w0, #0x4
   1af8c:	ldr	x0, [sp, #40]
   1af90:	str	w1, [x0]
   1af94:	ldr	x0, [sp, #32]
   1af98:	cmp	x0, #0x0
   1af9c:	b.eq	1afbc <scols_init_debug@@SMARTCOLS_2.25+0x2574>  // b.none
   1afa0:	ldr	x0, [sp, #208]
   1afa4:	ldr	x0, [x0, #8]
   1afa8:	ldrsw	x1, [sp, #28]
   1afac:	mov	x2, x1
   1afb0:	mov	x1, x0
   1afb4:	ldr	x0, [sp, #32]
   1afb8:	bl	1ac80 <scols_init_debug@@SMARTCOLS_2.25+0x2238>
   1afbc:	ldr	x0, [sp, #208]
   1afc0:	ldr	x2, [x0, #8]
   1afc4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1afc8:	add	x1, x0, #0x470
   1afcc:	mov	x0, x2
   1afd0:	bl	7d20 <strcmp@plt>
   1afd4:	cmp	w0, #0x0
   1afd8:	b.ne	1b05c <scols_init_debug@@SMARTCOLS_2.25+0x2614>  // b.any
   1afdc:	b	1afe4 <scols_init_debug@@SMARTCOLS_2.25+0x259c>
   1afe0:	nop
   1afe4:	ldr	x0, [sp, #40]
   1afe8:	ldr	w0, [x0]
   1afec:	orr	w1, w0, #0x2
   1aff0:	ldr	x0, [sp, #40]
   1aff4:	str	w1, [x0]
   1aff8:	mov	w2, #0x180                 	// #384
   1affc:	mov	w1, #0x42                  	// #66
   1b000:	movk	w1, #0x8, lsl #16
   1b004:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b008:	add	x0, x0, #0x480
   1b00c:	bl	7960 <open@plt>
   1b010:	str	w0, [sp, #204]
   1b014:	ldr	w0, [sp, #204]
   1b018:	cmp	w0, #0x0
   1b01c:	b.ge	1b048 <scols_init_debug@@SMARTCOLS_2.25+0x2600>  // b.tcont
   1b020:	bl	8240 <__errno_location@plt>
   1b024:	ldr	w0, [x0]
   1b028:	cmp	w0, #0x1e
   1b02c:	b.ne	1b050 <scols_init_debug@@SMARTCOLS_2.25+0x2608>  // b.any
   1b030:	ldr	x0, [sp, #40]
   1b034:	ldr	w0, [x0]
   1b038:	orr	w1, w0, #0x4
   1b03c:	ldr	x0, [sp, #40]
   1b040:	str	w1, [x0]
   1b044:	b	1b050 <scols_init_debug@@SMARTCOLS_2.25+0x2608>
   1b048:	ldr	w0, [sp, #204]
   1b04c:	bl	7bb0 <close@plt>
   1b050:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b054:	add	x0, x0, #0x480
   1b058:	bl	8320 <unlink@plt>
   1b05c:	str	wzr, [sp, #252]
   1b060:	b	1b078 <scols_init_debug@@SMARTCOLS_2.25+0x2630>
   1b064:	nop
   1b068:	b	1b078 <scols_init_debug@@SMARTCOLS_2.25+0x2630>
   1b06c:	nop
   1b070:	b	1b078 <scols_init_debug@@SMARTCOLS_2.25+0x2630>
   1b074:	nop
   1b078:	ldr	x0, [sp, #216]
   1b07c:	bl	7af0 <endmntent@plt>
   1b080:	ldr	w0, [sp, #252]
   1b084:	ldp	x29, x30, [sp], #256
   1b088:	ret
   1b08c:	stp	x29, x30, [sp, #-64]!
   1b090:	mov	x29, sp
   1b094:	str	x0, [sp, #40]
   1b098:	str	x1, [sp, #32]
   1b09c:	str	x2, [sp, #24]
   1b0a0:	str	w3, [sp, #20]
   1b0a4:	ldr	w4, [sp, #20]
   1b0a8:	ldr	x3, [sp, #24]
   1b0ac:	ldr	x2, [sp, #32]
   1b0b0:	ldr	x1, [sp, #40]
   1b0b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b0b8:	add	x0, x0, #0x498
   1b0bc:	bl	1accc <scols_init_debug@@SMARTCOLS_2.25+0x2284>
   1b0c0:	str	w0, [sp, #60]
   1b0c4:	ldr	w0, [sp, #60]
   1b0c8:	cmp	w0, #0x0
   1b0cc:	b.ne	1b0e8 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>  // b.any
   1b0d0:	ldr	x0, [sp, #32]
   1b0d4:	ldr	w0, [x0]
   1b0d8:	cmp	w0, #0x0
   1b0dc:	b.eq	1b0e8 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>  // b.none
   1b0e0:	mov	w0, #0x0                   	// #0
   1b0e4:	b	1b134 <scols_init_debug@@SMARTCOLS_2.25+0x26ec>
   1b0e8:	mov	w1, #0x4                   	// #4
   1b0ec:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b0f0:	add	x0, x0, #0x498
   1b0f4:	bl	7c80 <access@plt>
   1b0f8:	cmp	w0, #0x0
   1b0fc:	b.ne	1b110 <scols_init_debug@@SMARTCOLS_2.25+0x26c8>  // b.any
   1b100:	ldr	x0, [sp, #32]
   1b104:	str	wzr, [x0]
   1b108:	ldr	w0, [sp, #60]
   1b10c:	b	1b134 <scols_init_debug@@SMARTCOLS_2.25+0x26ec>
   1b110:	ldr	w4, [sp, #20]
   1b114:	ldr	x3, [sp, #24]
   1b118:	ldr	x2, [sp, #32]
   1b11c:	ldr	x1, [sp, #40]
   1b120:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b124:	add	x0, x0, #0x4a8
   1b128:	bl	1accc <scols_init_debug@@SMARTCOLS_2.25+0x2284>
   1b12c:	str	w0, [sp, #60]
   1b130:	ldr	w0, [sp, #60]
   1b134:	ldp	x29, x30, [sp], #64
   1b138:	ret
   1b13c:	sub	sp, sp, #0x4c0
   1b140:	stp	x29, x30, [sp]
   1b144:	mov	x29, sp
   1b148:	str	x0, [sp, #24]
   1b14c:	str	wzr, [sp, #1204]
   1b150:	str	xzr, [sp, #1208]
   1b154:	add	x0, sp, #0x20
   1b158:	mov	x1, x0
   1b15c:	ldr	x0, [sp, #24]
   1b160:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1b164:	cmp	w0, #0x0
   1b168:	b.ne	1b184 <scols_init_debug@@SMARTCOLS_2.25+0x273c>  // b.any
   1b16c:	ldr	w0, [sp, #48]
   1b170:	and	w0, w0, #0xf000
   1b174:	cmp	w0, #0x6, lsl #12
   1b178:	b.ne	1b184 <scols_init_debug@@SMARTCOLS_2.25+0x273c>  // b.any
   1b17c:	ldr	x0, [sp, #64]
   1b180:	str	x0, [sp, #1208]
   1b184:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b188:	add	x1, x0, #0x4b8
   1b18c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b190:	add	x0, x0, #0x4c0
   1b194:	bl	78a0 <fopen@plt>
   1b198:	str	x0, [sp, #1192]
   1b19c:	ldr	x0, [sp, #1192]
   1b1a0:	cmp	x0, #0x0
   1b1a4:	b.ne	1b1b0 <scols_init_debug@@SMARTCOLS_2.25+0x2768>  // b.any
   1b1a8:	mov	w0, #0x0                   	// #0
   1b1ac:	b	1b2ec <scols_init_debug@@SMARTCOLS_2.25+0x28a4>
   1b1b0:	add	x0, sp, #0xa0
   1b1b4:	ldr	x2, [sp, #1192]
   1b1b8:	mov	w1, #0x400                 	// #1024
   1b1bc:	bl	8390 <fgets@plt>
   1b1c0:	cmp	x0, #0x0
   1b1c4:	b.eq	1b2dc <scols_init_debug@@SMARTCOLS_2.25+0x2894>  // b.none
   1b1c8:	ldrsb	w0, [sp, #160]
   1b1cc:	cmp	w0, #0x0
   1b1d0:	b.eq	1b2bc <scols_init_debug@@SMARTCOLS_2.25+0x2874>  // b.none
   1b1d4:	add	x3, sp, #0xa0
   1b1d8:	mov	x2, #0x9                   	// #9
   1b1dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b1e0:	add	x1, x0, #0x4d0
   1b1e4:	mov	x0, x3
   1b1e8:	bl	79d0 <strncmp@plt>
   1b1ec:	cmp	w0, #0x0
   1b1f0:	b.eq	1b2bc <scols_init_debug@@SMARTCOLS_2.25+0x2874>  // b.none
   1b1f4:	nop
   1b1f8:	b	1b200 <scols_init_debug@@SMARTCOLS_2.25+0x27b8>
   1b1fc:	nop
   1b200:	add	x0, sp, #0xa0
   1b204:	mov	w1, #0x20                  	// #32
   1b208:	bl	7ed0 <strchr@plt>
   1b20c:	str	x0, [sp, #1184]
   1b210:	ldr	x0, [sp, #1184]
   1b214:	cmp	x0, #0x0
   1b218:	b.eq	1b224 <scols_init_debug@@SMARTCOLS_2.25+0x27dc>  // b.none
   1b21c:	ldr	x0, [sp, #1184]
   1b220:	strb	wzr, [x0]
   1b224:	add	x0, sp, #0xa0
   1b228:	mov	w1, #0x9                   	// #9
   1b22c:	bl	7ed0 <strchr@plt>
   1b230:	str	x0, [sp, #1184]
   1b234:	ldr	x0, [sp, #1184]
   1b238:	cmp	x0, #0x0
   1b23c:	b.eq	1b248 <scols_init_debug@@SMARTCOLS_2.25+0x2800>  // b.none
   1b240:	ldr	x0, [sp, #1184]
   1b244:	strb	wzr, [x0]
   1b248:	add	x0, sp, #0xa0
   1b24c:	ldr	x1, [sp, #24]
   1b250:	bl	7d20 <strcmp@plt>
   1b254:	cmp	w0, #0x0
   1b258:	b.ne	1b26c <scols_init_debug@@SMARTCOLS_2.25+0x2824>  // b.any
   1b25c:	ldr	w0, [sp, #1204]
   1b260:	add	w0, w0, #0x1
   1b264:	str	w0, [sp, #1204]
   1b268:	b	1b2e0 <scols_init_debug@@SMARTCOLS_2.25+0x2898>
   1b26c:	ldr	x0, [sp, #1208]
   1b270:	cmp	x0, #0x0
   1b274:	b.eq	1b2c0 <scols_init_debug@@SMARTCOLS_2.25+0x2878>  // b.none
   1b278:	add	x1, sp, #0x20
   1b27c:	add	x0, sp, #0xa0
   1b280:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1b284:	cmp	w0, #0x0
   1b288:	b.ne	1b2c0 <scols_init_debug@@SMARTCOLS_2.25+0x2878>  // b.any
   1b28c:	ldr	w0, [sp, #48]
   1b290:	and	w0, w0, #0xf000
   1b294:	cmp	w0, #0x6, lsl #12
   1b298:	b.ne	1b2c0 <scols_init_debug@@SMARTCOLS_2.25+0x2878>  // b.any
   1b29c:	ldr	x0, [sp, #64]
   1b2a0:	ldr	x1, [sp, #1208]
   1b2a4:	cmp	x1, x0
   1b2a8:	b.ne	1b2c0 <scols_init_debug@@SMARTCOLS_2.25+0x2878>  // b.any
   1b2ac:	ldr	w0, [sp, #1204]
   1b2b0:	add	w0, w0, #0x1
   1b2b4:	str	w0, [sp, #1204]
   1b2b8:	b	1b2e0 <scols_init_debug@@SMARTCOLS_2.25+0x2898>
   1b2bc:	nop
   1b2c0:	add	x0, sp, #0xa0
   1b2c4:	ldr	x2, [sp, #1192]
   1b2c8:	mov	w1, #0x400                 	// #1024
   1b2cc:	bl	8390 <fgets@plt>
   1b2d0:	cmp	x0, #0x0
   1b2d4:	b.ne	1b1fc <scols_init_debug@@SMARTCOLS_2.25+0x27b4>  // b.any
   1b2d8:	b	1b2e0 <scols_init_debug@@SMARTCOLS_2.25+0x2898>
   1b2dc:	nop
   1b2e0:	ldr	x0, [sp, #1192]
   1b2e4:	bl	7850 <fclose@plt>
   1b2e8:	ldr	w0, [sp, #1204]
   1b2ec:	ldp	x29, x30, [sp]
   1b2f0:	add	sp, sp, #0x4c0
   1b2f4:	ret
   1b2f8:	stp	x29, x30, [sp, #-192]!
   1b2fc:	mov	x29, sp
   1b300:	str	x0, [sp, #40]
   1b304:	str	x1, [sp, #32]
   1b308:	str	x2, [sp, #24]
   1b30c:	str	w3, [sp, #20]
   1b310:	str	wzr, [sp, #188]
   1b314:	ldr	x0, [sp, #40]
   1b318:	bl	1b13c <scols_init_debug@@SMARTCOLS_2.25+0x26f4>
   1b31c:	cmp	w0, #0x0
   1b320:	b.eq	1b364 <scols_init_debug@@SMARTCOLS_2.25+0x291c>  // b.none
   1b324:	ldr	x0, [sp, #32]
   1b328:	mov	w1, #0x9                   	// #9
   1b32c:	str	w1, [x0]
   1b330:	ldr	x0, [sp, #24]
   1b334:	cmp	x0, #0x0
   1b338:	b.eq	1b37c <scols_init_debug@@SMARTCOLS_2.25+0x2934>  // b.none
   1b33c:	ldr	w0, [sp, #20]
   1b340:	cmp	w0, #0x0
   1b344:	b.eq	1b37c <scols_init_debug@@SMARTCOLS_2.25+0x2934>  // b.none
   1b348:	ldrsw	x0, [sp, #20]
   1b34c:	mov	x2, x0
   1b350:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b354:	add	x1, x0, #0x4e0
   1b358:	ldr	x0, [sp, #24]
   1b35c:	bl	1ac80 <scols_init_debug@@SMARTCOLS_2.25+0x2238>
   1b360:	b	1b37c <scols_init_debug@@SMARTCOLS_2.25+0x2934>
   1b364:	ldr	w3, [sp, #20]
   1b368:	ldr	x2, [sp, #24]
   1b36c:	ldr	x1, [sp, #32]
   1b370:	ldr	x0, [sp, #40]
   1b374:	bl	1b08c <scols_init_debug@@SMARTCOLS_2.25+0x2644>
   1b378:	str	w0, [sp, #188]
   1b37c:	ldr	w0, [sp, #188]
   1b380:	cmp	w0, #0x0
   1b384:	b.eq	1b390 <scols_init_debug@@SMARTCOLS_2.25+0x2948>  // b.none
   1b388:	ldr	w0, [sp, #188]
   1b38c:	b	1b414 <scols_init_debug@@SMARTCOLS_2.25+0x29cc>
   1b390:	add	x0, sp, #0x38
   1b394:	mov	x1, x0
   1b398:	ldr	x0, [sp, #40]
   1b39c:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   1b3a0:	cmp	w0, #0x0
   1b3a4:	b.ne	1b3b8 <scols_init_debug@@SMARTCOLS_2.25+0x2970>  // b.any
   1b3a8:	ldr	w0, [sp, #72]
   1b3ac:	and	w0, w0, #0xf000
   1b3b0:	cmp	w0, #0x6, lsl #12
   1b3b4:	b.eq	1b3c0 <scols_init_debug@@SMARTCOLS_2.25+0x2978>  // b.none
   1b3b8:	mov	w0, #0x0                   	// #0
   1b3bc:	b	1b414 <scols_init_debug@@SMARTCOLS_2.25+0x29cc>
   1b3c0:	mov	w1, #0x80                  	// #128
   1b3c4:	movk	w1, #0x8, lsl #16
   1b3c8:	ldr	x0, [sp, #40]
   1b3cc:	bl	7960 <open@plt>
   1b3d0:	str	w0, [sp, #184]
   1b3d4:	ldr	w0, [sp, #184]
   1b3d8:	cmp	w0, #0x0
   1b3dc:	b.ge	1b408 <scols_init_debug@@SMARTCOLS_2.25+0x29c0>  // b.tcont
   1b3e0:	bl	8240 <__errno_location@plt>
   1b3e4:	ldr	w0, [x0]
   1b3e8:	cmp	w0, #0x10
   1b3ec:	b.ne	1b410 <scols_init_debug@@SMARTCOLS_2.25+0x29c8>  // b.any
   1b3f0:	ldr	x0, [sp, #32]
   1b3f4:	ldr	w0, [x0]
   1b3f8:	orr	w1, w0, #0x10
   1b3fc:	ldr	x0, [sp, #32]
   1b400:	str	w1, [x0]
   1b404:	b	1b410 <scols_init_debug@@SMARTCOLS_2.25+0x29c8>
   1b408:	ldr	w0, [sp, #184]
   1b40c:	bl	7bb0 <close@plt>
   1b410:	mov	w0, #0x0                   	// #0
   1b414:	ldp	x29, x30, [sp], #192
   1b418:	ret
   1b41c:	stp	x29, x30, [sp, #-48]!
   1b420:	mov	x29, sp
   1b424:	str	x0, [sp, #24]
   1b428:	str	wzr, [sp, #40]
   1b42c:	add	x0, sp, #0x28
   1b430:	mov	w3, #0x0                   	// #0
   1b434:	mov	x2, #0x0                   	// #0
   1b438:	mov	x1, x0
   1b43c:	ldr	x0, [sp, #24]
   1b440:	bl	1b2f8 <scols_init_debug@@SMARTCOLS_2.25+0x28b0>
   1b444:	str	w0, [sp, #44]
   1b448:	ldr	w0, [sp, #44]
   1b44c:	cmp	w0, #0x0
   1b450:	b.eq	1b45c <scols_init_debug@@SMARTCOLS_2.25+0x2a14>  // b.none
   1b454:	mov	w0, #0x0                   	// #0
   1b458:	b	1b464 <scols_init_debug@@SMARTCOLS_2.25+0x2a1c>
   1b45c:	ldr	w0, [sp, #40]
   1b460:	and	w0, w0, #0x1
   1b464:	ldp	x29, x30, [sp], #48
   1b468:	ret
   1b46c:	stp	x29, x30, [sp, #-48]!
   1b470:	mov	x29, sp
   1b474:	str	x0, [sp, #24]
   1b478:	str	x1, [sp, #16]
   1b47c:	ldr	x0, [sp, #24]
   1b480:	str	x0, [sp, #40]
   1b484:	ldr	x0, [sp, #16]
   1b488:	str	x0, [sp, #32]
   1b48c:	ldr	x0, [sp, #40]
   1b490:	ldr	x2, [x0]
   1b494:	ldr	x0, [sp, #32]
   1b498:	ldr	x0, [x0]
   1b49c:	mov	x1, x0
   1b4a0:	mov	x0, x2
   1b4a4:	bl	7d20 <strcmp@plt>
   1b4a8:	ldp	x29, x30, [sp], #48
   1b4ac:	ret
   1b4b0:	stp	x29, x30, [sp, #-64]!
   1b4b4:	mov	x29, sp
   1b4b8:	str	x0, [sp, #24]
   1b4bc:	stp	xzr, xzr, [sp, #40]
   1b4c0:	ldr	x0, [sp, #24]
   1b4c4:	str	x0, [sp, #40]
   1b4c8:	ldr	x0, [sp, #24]
   1b4cc:	cmp	x0, #0x0
   1b4d0:	b.ne	1b4dc <scols_init_debug@@SMARTCOLS_2.25+0x2a94>  // b.any
   1b4d4:	mov	x0, #0x0                   	// #0
   1b4d8:	b	1b520 <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   1b4dc:	add	x5, sp, #0x28
   1b4e0:	adrp	x0, 1b000 <scols_init_debug@@SMARTCOLS_2.25+0x25b8>
   1b4e4:	add	x4, x0, #0x46c
   1b4e8:	mov	x3, #0x10                  	// #16
   1b4ec:	mov	x2, #0x15                  	// #21
   1b4f0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1b4f4:	add	x1, x0, #0x740
   1b4f8:	mov	x0, x5
   1b4fc:	bl	7b10 <bsearch@plt>
   1b500:	str	x0, [sp, #56]
   1b504:	ldr	x0, [sp, #56]
   1b508:	cmp	x0, #0x0
   1b50c:	b.eq	1b51c <scols_init_debug@@SMARTCOLS_2.25+0x2ad4>  // b.none
   1b510:	ldr	x0, [sp, #56]
   1b514:	ldr	x0, [x0, #8]
   1b518:	b	1b520 <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   1b51c:	mov	x0, #0x0                   	// #0
   1b520:	ldp	x29, x30, [sp], #64
   1b524:	ret
   1b528:	stp	x29, x30, [sp, #-48]!
   1b52c:	mov	x29, sp
   1b530:	str	x0, [sp, #24]
   1b534:	ldr	x0, [sp, #24]
   1b538:	cmp	x0, #0x0
   1b53c:	b.ne	1b548 <scols_init_debug@@SMARTCOLS_2.25+0x2b00>  // b.any
   1b540:	mov	x0, #0x0                   	// #0
   1b544:	b	1b69c <scols_init_debug@@SMARTCOLS_2.25+0x2c54>
   1b548:	ldr	x0, [sp, #24]
   1b54c:	bl	74f0 <strlen@plt>
   1b550:	lsl	x0, x0, #2
   1b554:	add	x0, x0, #0x1
   1b558:	bl	78e0 <malloc@plt>
   1b55c:	str	x0, [sp, #40]
   1b560:	ldr	x0, [sp, #40]
   1b564:	str	x0, [sp, #32]
   1b568:	ldr	x0, [sp, #40]
   1b56c:	cmp	x0, #0x0
   1b570:	b.ne	1b57c <scols_init_debug@@SMARTCOLS_2.25+0x2b34>  // b.any
   1b574:	mov	x0, #0x0                   	// #0
   1b578:	b	1b69c <scols_init_debug@@SMARTCOLS_2.25+0x2c54>
   1b57c:	ldr	x0, [sp, #24]
   1b580:	ldrsb	w0, [x0]
   1b584:	cmp	w0, #0x0
   1b588:	b.ne	1b5a0 <scols_init_debug@@SMARTCOLS_2.25+0x2b58>  // b.any
   1b58c:	ldr	x0, [sp, #40]
   1b590:	strb	wzr, [x0]
   1b594:	nop
   1b598:	ldr	x0, [sp, #32]
   1b59c:	b	1b69c <scols_init_debug@@SMARTCOLS_2.25+0x2c54>
   1b5a0:	ldr	x0, [sp, #24]
   1b5a4:	ldrsb	w0, [x0]
   1b5a8:	mov	w1, w0
   1b5ac:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1b5b0:	add	x0, x0, #0x670
   1b5b4:	bl	7ed0 <strchr@plt>
   1b5b8:	cmp	x0, #0x0
   1b5bc:	b.eq	1b674 <scols_init_debug@@SMARTCOLS_2.25+0x2c2c>  // b.none
   1b5c0:	ldr	x0, [sp, #40]
   1b5c4:	add	x1, x0, #0x1
   1b5c8:	str	x1, [sp, #40]
   1b5cc:	mov	w1, #0x5c                  	// #92
   1b5d0:	strb	w1, [x0]
   1b5d4:	ldr	x0, [sp, #24]
   1b5d8:	ldrsb	w0, [x0]
   1b5dc:	asr	w0, w0, #6
   1b5e0:	and	w0, w0, #0xff
   1b5e4:	and	w0, w0, #0x3
   1b5e8:	and	w0, w0, #0xff
   1b5ec:	add	w0, w0, #0x30
   1b5f0:	and	w2, w0, #0xff
   1b5f4:	ldr	x0, [sp, #40]
   1b5f8:	add	x1, x0, #0x1
   1b5fc:	str	x1, [sp, #40]
   1b600:	sxtb	w1, w2
   1b604:	strb	w1, [x0]
   1b608:	ldr	x0, [sp, #24]
   1b60c:	ldrsb	w0, [x0]
   1b610:	and	w0, w0, #0xff
   1b614:	asr	w0, w0, #3
   1b618:	and	w0, w0, #0xff
   1b61c:	and	w0, w0, #0x7
   1b620:	and	w0, w0, #0xff
   1b624:	add	w0, w0, #0x30
   1b628:	and	w2, w0, #0xff
   1b62c:	ldr	x0, [sp, #40]
   1b630:	add	x1, x0, #0x1
   1b634:	str	x1, [sp, #40]
   1b638:	sxtb	w1, w2
   1b63c:	strb	w1, [x0]
   1b640:	ldr	x0, [sp, #24]
   1b644:	ldrsb	w0, [x0]
   1b648:	and	w0, w0, #0xff
   1b64c:	and	w0, w0, #0x7
   1b650:	and	w0, w0, #0xff
   1b654:	add	w0, w0, #0x30
   1b658:	and	w2, w0, #0xff
   1b65c:	ldr	x0, [sp, #40]
   1b660:	add	x1, x0, #0x1
   1b664:	str	x1, [sp, #40]
   1b668:	sxtb	w1, w2
   1b66c:	strb	w1, [x0]
   1b670:	b	1b68c <scols_init_debug@@SMARTCOLS_2.25+0x2c44>
   1b674:	ldr	x0, [sp, #40]
   1b678:	add	x1, x0, #0x1
   1b67c:	str	x1, [sp, #40]
   1b680:	ldr	x1, [sp, #24]
   1b684:	ldrsb	w1, [x1]
   1b688:	strb	w1, [x0]
   1b68c:	ldr	x0, [sp, #24]
   1b690:	add	x0, x0, #0x1
   1b694:	str	x0, [sp, #24]
   1b698:	b	1b57c <scols_init_debug@@SMARTCOLS_2.25+0x2b34>
   1b69c:	ldp	x29, x30, [sp], #48
   1b6a0:	ret
   1b6a4:	sub	sp, sp, #0x30
   1b6a8:	str	x0, [sp, #24]
   1b6ac:	str	x1, [sp, #16]
   1b6b0:	str	x2, [sp, #8]
   1b6b4:	str	xzr, [sp, #40]
   1b6b8:	ldr	x0, [sp, #24]
   1b6bc:	cmp	x0, #0x0
   1b6c0:	b.eq	1b82c <scols_init_debug@@SMARTCOLS_2.25+0x2de4>  // b.none
   1b6c4:	b	1b7fc <scols_init_debug@@SMARTCOLS_2.25+0x2db4>
   1b6c8:	ldr	x0, [sp, #24]
   1b6cc:	ldrsb	w0, [x0]
   1b6d0:	cmp	w0, #0x5c
   1b6d4:	b.ne	1b7d0 <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.any
   1b6d8:	ldr	x0, [sp, #40]
   1b6dc:	add	x1, x0, #0x3
   1b6e0:	ldr	x0, [sp, #8]
   1b6e4:	sub	x0, x0, #0x1
   1b6e8:	cmp	x1, x0
   1b6ec:	b.cs	1b7d0 <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.hs, b.nlast
   1b6f0:	ldr	x0, [sp, #24]
   1b6f4:	add	x0, x0, #0x1
   1b6f8:	ldrsb	w0, [x0]
   1b6fc:	and	w0, w0, #0xfffffff8
   1b700:	sxtb	w0, w0
   1b704:	cmp	w0, #0x30
   1b708:	b.ne	1b7d0 <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.any
   1b70c:	ldr	x0, [sp, #24]
   1b710:	add	x0, x0, #0x2
   1b714:	ldrsb	w0, [x0]
   1b718:	and	w0, w0, #0xfffffff8
   1b71c:	sxtb	w0, w0
   1b720:	cmp	w0, #0x30
   1b724:	b.ne	1b7d0 <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.any
   1b728:	ldr	x0, [sp, #24]
   1b72c:	add	x0, x0, #0x3
   1b730:	ldrsb	w0, [x0]
   1b734:	and	w0, w0, #0xfffffff8
   1b738:	sxtb	w0, w0
   1b73c:	cmp	w0, #0x30
   1b740:	b.ne	1b7d0 <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.any
   1b744:	ldr	x0, [sp, #24]
   1b748:	add	x0, x0, #0x1
   1b74c:	ldrsb	w0, [x0]
   1b750:	and	w0, w0, #0xff
   1b754:	and	w0, w0, #0x7
   1b758:	lsl	w1, w0, #3
   1b75c:	ldr	x0, [sp, #24]
   1b760:	add	x0, x0, #0x2
   1b764:	ldrsb	w0, [x0]
   1b768:	and	w0, w0, #0xff
   1b76c:	and	w0, w0, #0x7
   1b770:	add	w0, w1, w0
   1b774:	and	w0, w0, #0xff
   1b778:	ubfiz	w0, w0, #3, #5
   1b77c:	and	w1, w0, #0xff
   1b780:	ldr	x0, [sp, #24]
   1b784:	add	x0, x0, #0x3
   1b788:	ldrsb	w0, [x0]
   1b78c:	and	w0, w0, #0xff
   1b790:	and	w0, w0, #0x7
   1b794:	and	w0, w0, #0xff
   1b798:	add	w0, w1, w0
   1b79c:	and	w2, w0, #0xff
   1b7a0:	ldr	x0, [sp, #16]
   1b7a4:	add	x1, x0, #0x1
   1b7a8:	str	x1, [sp, #16]
   1b7ac:	sxtb	w1, w2
   1b7b0:	strb	w1, [x0]
   1b7b4:	ldr	x0, [sp, #24]
   1b7b8:	add	x0, x0, #0x4
   1b7bc:	str	x0, [sp, #24]
   1b7c0:	ldr	x0, [sp, #40]
   1b7c4:	add	x0, x0, #0x4
   1b7c8:	str	x0, [sp, #40]
   1b7cc:	b	1b7fc <scols_init_debug@@SMARTCOLS_2.25+0x2db4>
   1b7d0:	ldr	x1, [sp, #24]
   1b7d4:	add	x0, x1, #0x1
   1b7d8:	str	x0, [sp, #24]
   1b7dc:	ldr	x0, [sp, #16]
   1b7e0:	add	x2, x0, #0x1
   1b7e4:	str	x2, [sp, #16]
   1b7e8:	ldrsb	w1, [x1]
   1b7ec:	strb	w1, [x0]
   1b7f0:	ldr	x0, [sp, #40]
   1b7f4:	add	x0, x0, #0x1
   1b7f8:	str	x0, [sp, #40]
   1b7fc:	ldr	x0, [sp, #24]
   1b800:	ldrsb	w0, [x0]
   1b804:	cmp	w0, #0x0
   1b808:	b.eq	1b820 <scols_init_debug@@SMARTCOLS_2.25+0x2dd8>  // b.none
   1b80c:	ldr	x0, [sp, #8]
   1b810:	sub	x0, x0, #0x1
   1b814:	ldr	x1, [sp, #40]
   1b818:	cmp	x1, x0
   1b81c:	b.cc	1b6c8 <scols_init_debug@@SMARTCOLS_2.25+0x2c80>  // b.lo, b.ul, b.last
   1b820:	ldr	x0, [sp, #16]
   1b824:	strb	wzr, [x0]
   1b828:	b	1b830 <scols_init_debug@@SMARTCOLS_2.25+0x2de8>
   1b82c:	nop
   1b830:	add	sp, sp, #0x30
   1b834:	ret
   1b838:	stp	x29, x30, [sp, #-80]!
   1b83c:	mov	x29, sp
   1b840:	str	x19, [sp, #16]
   1b844:	str	x0, [sp, #56]
   1b848:	str	x1, [sp, #48]
   1b84c:	str	x2, [sp, #40]
   1b850:	str	xzr, [sp, #72]
   1b854:	ldr	x0, [sp, #48]
   1b858:	str	x0, [sp, #64]
   1b85c:	ldr	x0, [sp, #56]
   1b860:	cmp	x0, #0x0
   1b864:	b.ne	1ba44 <scols_init_debug@@SMARTCOLS_2.25+0x2ffc>  // b.any
   1b868:	mov	x0, #0x0                   	// #0
   1b86c:	b	1ba80 <scols_init_debug@@SMARTCOLS_2.25+0x3038>
   1b870:	ldr	x0, [sp, #56]
   1b874:	ldrsb	w0, [x0]
   1b878:	cmp	w0, #0x5c
   1b87c:	b.ne	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>  // b.any
   1b880:	ldr	x0, [sp, #72]
   1b884:	add	x1, x0, #0x3
   1b888:	ldr	x0, [sp, #40]
   1b88c:	sub	x0, x0, #0x1
   1b890:	cmp	x1, x0
   1b894:	b.cs	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>  // b.hs, b.nlast
   1b898:	ldr	x0, [sp, #56]
   1b89c:	add	x0, x0, #0x1
   1b8a0:	ldrsb	w0, [x0]
   1b8a4:	cmp	w0, #0x78
   1b8a8:	b.ne	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>  // b.any
   1b8ac:	bl	7d50 <__ctype_b_loc@plt>
   1b8b0:	ldr	x1, [x0]
   1b8b4:	ldr	x0, [sp, #56]
   1b8b8:	add	x0, x0, #0x2
   1b8bc:	ldrsb	w0, [x0]
   1b8c0:	sxtb	x0, w0
   1b8c4:	lsl	x0, x0, #1
   1b8c8:	add	x0, x1, x0
   1b8cc:	ldrh	w0, [x0]
   1b8d0:	and	w0, w0, #0x1000
   1b8d4:	cmp	w0, #0x0
   1b8d8:	b.eq	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>  // b.none
   1b8dc:	bl	7d50 <__ctype_b_loc@plt>
   1b8e0:	ldr	x1, [x0]
   1b8e4:	ldr	x0, [sp, #56]
   1b8e8:	add	x0, x0, #0x3
   1b8ec:	ldrsb	w0, [x0]
   1b8f0:	sxtb	x0, w0
   1b8f4:	lsl	x0, x0, #1
   1b8f8:	add	x0, x1, x0
   1b8fc:	ldrh	w0, [x0]
   1b900:	and	w0, w0, #0x1000
   1b904:	cmp	w0, #0x0
   1b908:	b.eq	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>  // b.none
   1b90c:	bl	7d50 <__ctype_b_loc@plt>
   1b910:	ldr	x1, [x0]
   1b914:	ldr	x0, [sp, #56]
   1b918:	add	x0, x0, #0x2
   1b91c:	ldrsb	w0, [x0]
   1b920:	sxtb	x0, w0
   1b924:	lsl	x0, x0, #1
   1b928:	add	x0, x1, x0
   1b92c:	ldrh	w0, [x0]
   1b930:	and	w0, w0, #0x800
   1b934:	cmp	w0, #0x0
   1b938:	b.eq	1b958 <scols_init_debug@@SMARTCOLS_2.25+0x2f10>  // b.none
   1b93c:	ldr	x0, [sp, #56]
   1b940:	add	x0, x0, #0x2
   1b944:	ldrsb	w0, [x0]
   1b948:	sub	w0, w0, #0x30
   1b94c:	lsl	w0, w0, #4
   1b950:	sxtb	w19, w0
   1b954:	b	1b974 <scols_init_debug@@SMARTCOLS_2.25+0x2f2c>
   1b958:	ldr	x0, [sp, #56]
   1b95c:	add	x0, x0, #0x2
   1b960:	ldrsb	w0, [x0]
   1b964:	bl	8250 <tolower@plt>
   1b968:	sub	w0, w0, #0x57
   1b96c:	lsl	w0, w0, #4
   1b970:	sxtb	w19, w0
   1b974:	bl	7d50 <__ctype_b_loc@plt>
   1b978:	ldr	x1, [x0]
   1b97c:	ldr	x0, [sp, #56]
   1b980:	add	x0, x0, #0x3
   1b984:	ldrsb	w0, [x0]
   1b988:	sxtb	x0, w0
   1b98c:	lsl	x0, x0, #1
   1b990:	add	x0, x1, x0
   1b994:	ldrh	w0, [x0]
   1b998:	and	w0, w0, #0x800
   1b99c:	cmp	w0, #0x0
   1b9a0:	b.eq	1b9c4 <scols_init_debug@@SMARTCOLS_2.25+0x2f7c>  // b.none
   1b9a4:	ldr	x0, [sp, #56]
   1b9a8:	add	x0, x0, #0x3
   1b9ac:	ldrsb	w0, [x0]
   1b9b0:	and	w0, w0, #0xff
   1b9b4:	sub	w0, w0, #0x30
   1b9b8:	and	w0, w0, #0xff
   1b9bc:	sxtb	w1, w0
   1b9c0:	b	1b9e4 <scols_init_debug@@SMARTCOLS_2.25+0x2f9c>
   1b9c4:	ldr	x0, [sp, #56]
   1b9c8:	add	x0, x0, #0x3
   1b9cc:	ldrsb	w0, [x0]
   1b9d0:	bl	8250 <tolower@plt>
   1b9d4:	and	w0, w0, #0xff
   1b9d8:	sub	w0, w0, #0x57
   1b9dc:	and	w0, w0, #0xff
   1b9e0:	sxtb	w1, w0
   1b9e4:	ldr	x0, [sp, #48]
   1b9e8:	add	x2, x0, #0x1
   1b9ec:	str	x2, [sp, #48]
   1b9f0:	orr	w1, w19, w1
   1b9f4:	sxtb	w1, w1
   1b9f8:	strb	w1, [x0]
   1b9fc:	ldr	x0, [sp, #56]
   1ba00:	add	x0, x0, #0x4
   1ba04:	str	x0, [sp, #56]
   1ba08:	ldr	x0, [sp, #72]
   1ba0c:	add	x0, x0, #0x4
   1ba10:	str	x0, [sp, #72]
   1ba14:	b	1ba44 <scols_init_debug@@SMARTCOLS_2.25+0x2ffc>
   1ba18:	ldr	x1, [sp, #56]
   1ba1c:	add	x0, x1, #0x1
   1ba20:	str	x0, [sp, #56]
   1ba24:	ldr	x0, [sp, #48]
   1ba28:	add	x2, x0, #0x1
   1ba2c:	str	x2, [sp, #48]
   1ba30:	ldrsb	w1, [x1]
   1ba34:	strb	w1, [x0]
   1ba38:	ldr	x0, [sp, #72]
   1ba3c:	add	x0, x0, #0x1
   1ba40:	str	x0, [sp, #72]
   1ba44:	ldr	x0, [sp, #56]
   1ba48:	ldrsb	w0, [x0]
   1ba4c:	cmp	w0, #0x0
   1ba50:	b.eq	1ba68 <scols_init_debug@@SMARTCOLS_2.25+0x3020>  // b.none
   1ba54:	ldr	x0, [sp, #40]
   1ba58:	sub	x0, x0, #0x1
   1ba5c:	ldr	x1, [sp, #72]
   1ba60:	cmp	x1, x0
   1ba64:	b.cc	1b870 <scols_init_debug@@SMARTCOLS_2.25+0x2e28>  // b.lo, b.ul, b.last
   1ba68:	ldr	x0, [sp, #48]
   1ba6c:	strb	wzr, [x0]
   1ba70:	ldr	x1, [sp, #48]
   1ba74:	ldr	x0, [sp, #64]
   1ba78:	sub	x0, x1, x0
   1ba7c:	add	x0, x0, #0x1
   1ba80:	ldr	x19, [sp, #16]
   1ba84:	ldp	x29, x30, [sp], #80
   1ba88:	ret
   1ba8c:	sub	sp, sp, #0x10
   1ba90:	str	x0, [sp, #8]
   1ba94:	b	1baa4 <scols_init_debug@@SMARTCOLS_2.25+0x305c>
   1ba98:	ldr	x0, [sp, #8]
   1ba9c:	add	x0, x0, #0x1
   1baa0:	str	x0, [sp, #8]
   1baa4:	ldr	x0, [sp, #8]
   1baa8:	cmp	x0, #0x0
   1baac:	b.eq	1bae0 <scols_init_debug@@SMARTCOLS_2.25+0x3098>  // b.none
   1bab0:	ldr	x0, [sp, #8]
   1bab4:	ldrsb	w0, [x0]
   1bab8:	cmp	w0, #0x0
   1babc:	b.eq	1bae0 <scols_init_debug@@SMARTCOLS_2.25+0x3098>  // b.none
   1bac0:	ldr	x0, [sp, #8]
   1bac4:	ldrsb	w0, [x0]
   1bac8:	cmp	w0, #0x20
   1bacc:	b.eq	1bae0 <scols_init_debug@@SMARTCOLS_2.25+0x3098>  // b.none
   1bad0:	ldr	x0, [sp, #8]
   1bad4:	ldrsb	w0, [x0]
   1bad8:	cmp	w0, #0x9
   1badc:	b.ne	1ba98 <scols_init_debug@@SMARTCOLS_2.25+0x3050>  // b.any
   1bae0:	ldr	x0, [sp, #8]
   1bae4:	add	sp, sp, #0x10
   1bae8:	ret
   1baec:	stp	x29, x30, [sp, #-64]!
   1baf0:	mov	x29, sp
   1baf4:	str	x0, [sp, #24]
   1baf8:	str	x1, [sp, #16]
   1bafc:	ldr	x0, [sp, #24]
   1bb00:	cmp	x0, #0x0
   1bb04:	b.ne	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x30c8>  // b.any
   1bb08:	mov	x0, #0x0                   	// #0
   1bb0c:	b	1bb94 <scols_init_debug@@SMARTCOLS_2.25+0x314c>
   1bb10:	ldr	x0, [sp, #24]
   1bb14:	bl	1ba8c <scols_init_debug@@SMARTCOLS_2.25+0x3044>
   1bb18:	str	x0, [sp, #56]
   1bb1c:	ldr	x1, [sp, #56]
   1bb20:	ldr	x0, [sp, #24]
   1bb24:	sub	x0, x1, x0
   1bb28:	add	x0, x0, #0x1
   1bb2c:	str	x0, [sp, #48]
   1bb30:	ldr	x0, [sp, #16]
   1bb34:	cmp	x0, #0x0
   1bb38:	b.eq	1bb48 <scols_init_debug@@SMARTCOLS_2.25+0x3100>  // b.none
   1bb3c:	ldr	x0, [sp, #16]
   1bb40:	ldr	x1, [sp, #56]
   1bb44:	str	x1, [x0]
   1bb48:	ldr	x1, [sp, #56]
   1bb4c:	ldr	x0, [sp, #24]
   1bb50:	cmp	x1, x0
   1bb54:	b.ne	1bb60 <scols_init_debug@@SMARTCOLS_2.25+0x3118>  // b.any
   1bb58:	mov	x0, #0x0                   	// #0
   1bb5c:	b	1bb94 <scols_init_debug@@SMARTCOLS_2.25+0x314c>
   1bb60:	ldr	x0, [sp, #48]
   1bb64:	bl	78e0 <malloc@plt>
   1bb68:	str	x0, [sp, #40]
   1bb6c:	ldr	x0, [sp, #40]
   1bb70:	cmp	x0, #0x0
   1bb74:	b.ne	1bb80 <scols_init_debug@@SMARTCOLS_2.25+0x3138>  // b.any
   1bb78:	mov	x0, #0x0                   	// #0
   1bb7c:	b	1bb94 <scols_init_debug@@SMARTCOLS_2.25+0x314c>
   1bb80:	ldr	x2, [sp, #48]
   1bb84:	ldr	x1, [sp, #40]
   1bb88:	ldr	x0, [sp, #24]
   1bb8c:	bl	1b6a4 <scols_init_debug@@SMARTCOLS_2.25+0x2c5c>
   1bb90:	ldr	x0, [sp, #40]
   1bb94:	ldp	x29, x30, [sp], #64
   1bb98:	ret
   1bb9c:	stp	x29, x30, [sp, #-64]!
   1bba0:	mov	x29, sp
   1bba4:	str	x0, [sp, #24]
   1bba8:	str	x1, [sp, #16]
   1bbac:	str	wzr, [sp, #60]
   1bbb0:	ldr	x0, [sp, #16]
   1bbb4:	cmp	x0, #0x0
   1bbb8:	b.ne	1bbd0 <scols_init_debug@@SMARTCOLS_2.25+0x3188>  // b.any
   1bbbc:	ldr	x0, [sp, #24]
   1bbc0:	cmp	x0, #0x0
   1bbc4:	b.ne	1bbd0 <scols_init_debug@@SMARTCOLS_2.25+0x3188>  // b.any
   1bbc8:	mov	w0, #0x1                   	// #1
   1bbcc:	b	1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x32f0>
   1bbd0:	ldr	x0, [sp, #16]
   1bbd4:	cmp	x0, #0x0
   1bbd8:	b.ne	1bbe4 <scols_init_debug@@SMARTCOLS_2.25+0x319c>  // b.any
   1bbdc:	mov	w0, #0x0                   	// #0
   1bbe0:	b	1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x32f0>
   1bbe4:	mov	x2, #0x2                   	// #2
   1bbe8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1bbec:	add	x1, x0, #0x678
   1bbf0:	ldr	x0, [sp, #16]
   1bbf4:	bl	79d0 <strncmp@plt>
   1bbf8:	cmp	w0, #0x0
   1bbfc:	b.ne	1bc14 <scols_init_debug@@SMARTCOLS_2.25+0x31cc>  // b.any
   1bc00:	mov	w0, #0x1                   	// #1
   1bc04:	str	w0, [sp, #60]
   1bc08:	ldr	x0, [sp, #16]
   1bc0c:	add	x0, x0, #0x2
   1bc10:	str	x0, [sp, #16]
   1bc14:	ldr	x0, [sp, #24]
   1bc18:	bl	74f0 <strlen@plt>
   1bc1c:	str	w0, [sp, #44]
   1bc20:	ldr	x0, [sp, #16]
   1bc24:	str	x0, [sp, #48]
   1bc28:	mov	x2, #0x2                   	// #2
   1bc2c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1bc30:	add	x1, x0, #0x678
   1bc34:	ldr	x0, [sp, #48]
   1bc38:	bl	79d0 <strncmp@plt>
   1bc3c:	cmp	w0, #0x0
   1bc40:	b.ne	1bca4 <scols_init_debug@@SMARTCOLS_2.25+0x325c>  // b.any
   1bc44:	ldr	x0, [sp, #48]
   1bc48:	add	x0, x0, #0x2
   1bc4c:	ldrsw	x1, [sp, #44]
   1bc50:	mov	x2, x1
   1bc54:	ldr	x1, [sp, #24]
   1bc58:	bl	7e20 <strncasecmp@plt>
   1bc5c:	cmp	w0, #0x0
   1bc60:	b.ne	1bca4 <scols_init_debug@@SMARTCOLS_2.25+0x325c>  // b.any
   1bc64:	ldrsw	x0, [sp, #44]
   1bc68:	add	x0, x0, #0x2
   1bc6c:	ldr	x1, [sp, #48]
   1bc70:	add	x0, x1, x0
   1bc74:	ldrsb	w0, [x0]
   1bc78:	cmp	w0, #0x0
   1bc7c:	b.eq	1bc9c <scols_init_debug@@SMARTCOLS_2.25+0x3254>  // b.none
   1bc80:	ldrsw	x0, [sp, #44]
   1bc84:	add	x0, x0, #0x2
   1bc88:	ldr	x1, [sp, #48]
   1bc8c:	add	x0, x1, x0
   1bc90:	ldrsb	w0, [x0]
   1bc94:	cmp	w0, #0x2c
   1bc98:	b.ne	1bca4 <scols_init_debug@@SMARTCOLS_2.25+0x325c>  // b.any
   1bc9c:	mov	w0, #0x0                   	// #0
   1bca0:	b	1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x32f0>
   1bca4:	ldrsw	x0, [sp, #44]
   1bca8:	mov	x2, x0
   1bcac:	ldr	x1, [sp, #24]
   1bcb0:	ldr	x0, [sp, #48]
   1bcb4:	bl	7e20 <strncasecmp@plt>
   1bcb8:	cmp	w0, #0x0
   1bcbc:	b.ne	1bd04 <scols_init_debug@@SMARTCOLS_2.25+0x32bc>  // b.any
   1bcc0:	ldrsw	x0, [sp, #44]
   1bcc4:	ldr	x1, [sp, #48]
   1bcc8:	add	x0, x1, x0
   1bccc:	ldrsb	w0, [x0]
   1bcd0:	cmp	w0, #0x0
   1bcd4:	b.eq	1bcf0 <scols_init_debug@@SMARTCOLS_2.25+0x32a8>  // b.none
   1bcd8:	ldrsw	x0, [sp, #44]
   1bcdc:	ldr	x1, [sp, #48]
   1bce0:	add	x0, x1, x0
   1bce4:	ldrsb	w0, [x0]
   1bce8:	cmp	w0, #0x2c
   1bcec:	b.ne	1bd04 <scols_init_debug@@SMARTCOLS_2.25+0x32bc>  // b.any
   1bcf0:	ldr	w0, [sp, #60]
   1bcf4:	cmp	w0, #0x0
   1bcf8:	cset	w0, eq  // eq = none
   1bcfc:	and	w0, w0, #0xff
   1bd00:	b	1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x32f0>
   1bd04:	mov	w1, #0x2c                  	// #44
   1bd08:	ldr	x0, [sp, #48]
   1bd0c:	bl	7ed0 <strchr@plt>
   1bd10:	str	x0, [sp, #48]
   1bd14:	ldr	x0, [sp, #48]
   1bd18:	cmp	x0, #0x0
   1bd1c:	b.eq	1bd30 <scols_init_debug@@SMARTCOLS_2.25+0x32e8>  // b.none
   1bd20:	ldr	x0, [sp, #48]
   1bd24:	add	x0, x0, #0x1
   1bd28:	str	x0, [sp, #48]
   1bd2c:	b	1bc28 <scols_init_debug@@SMARTCOLS_2.25+0x31e0>
   1bd30:	nop
   1bd34:	ldr	w0, [sp, #60]
   1bd38:	ldp	x29, x30, [sp], #64
   1bd3c:	ret
   1bd40:	stp	x29, x30, [sp, #-112]!
   1bd44:	mov	x29, sp
   1bd48:	str	x0, [sp, #40]
   1bd4c:	str	x1, [sp, #32]
   1bd50:	str	x2, [sp, #24]
   1bd54:	ldr	x0, [sp, #40]
   1bd58:	str	x0, [sp, #104]
   1bd5c:	ldr	x0, [sp, #40]
   1bd60:	str	x0, [sp, #96]
   1bd64:	str	xzr, [sp, #88]
   1bd68:	str	xzr, [sp, #80]
   1bd6c:	add	x0, sp, #0x40
   1bd70:	mov	x2, #0x8                   	// #8
   1bd74:	mov	w1, #0x0                   	// #0
   1bd78:	bl	7a30 <memset@plt>
   1bd7c:	ldr	x0, [sp, #104]
   1bd80:	cmp	x0, #0x0
   1bd84:	b.eq	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x3528>  // b.none
   1bd88:	ldr	x0, [sp, #104]
   1bd8c:	ldrsb	w0, [x0]
   1bd90:	cmp	w0, #0x0
   1bd94:	b.eq	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x3528>  // b.none
   1bd98:	ldr	x0, [sp, #32]
   1bd9c:	cmp	x0, #0x0
   1bda0:	b.eq	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x3528>  // b.none
   1bda4:	ldr	x0, [sp, #32]
   1bda8:	sub	x0, x0, #0x1
   1bdac:	ldr	x1, [sp, #104]
   1bdb0:	add	x0, x1, x0
   1bdb4:	str	x0, [sp, #96]
   1bdb8:	b	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x3528>
   1bdbc:	ldr	x1, [sp, #104]
   1bdc0:	ldr	x0, [sp, #96]
   1bdc4:	cmp	x1, x0
   1bdc8:	b.cs	1bdf0 <scols_init_debug@@SMARTCOLS_2.25+0x33a8>  // b.hs, b.nlast
   1bdcc:	ldr	x0, [sp, #104]
   1bdd0:	ldrsb	w0, [x0]
   1bdd4:	cmp	w0, #0x5c
   1bdd8:	b.ne	1bdf0 <scols_init_debug@@SMARTCOLS_2.25+0x33a8>  // b.any
   1bddc:	ldr	x0, [sp, #104]
   1bde0:	add	x0, x0, #0x1
   1bde4:	ldrsb	w0, [x0]
   1bde8:	cmp	w0, #0x78
   1bdec:	b.eq	1be20 <scols_init_debug@@SMARTCOLS_2.25+0x33d8>  // b.none
   1bdf0:	bl	7d50 <__ctype_b_loc@plt>
   1bdf4:	ldr	x1, [x0]
   1bdf8:	ldr	x0, [sp, #104]
   1bdfc:	ldrsb	w0, [x0]
   1be00:	and	w0, w0, #0xff
   1be04:	and	x0, x0, #0xff
   1be08:	lsl	x0, x0, #1
   1be0c:	add	x0, x1, x0
   1be10:	ldrh	w0, [x0]
   1be14:	and	w0, w0, #0x2
   1be18:	cmp	w0, #0x0
   1be1c:	b.eq	1be48 <scols_init_debug@@SMARTCOLS_2.25+0x3400>  // b.none
   1be20:	ldr	x0, [sp, #88]
   1be24:	add	x0, x0, #0x4
   1be28:	str	x0, [sp, #88]
   1be2c:	ldr	x0, [sp, #80]
   1be30:	add	x0, x0, #0x4
   1be34:	str	x0, [sp, #80]
   1be38:	ldr	x0, [sp, #104]
   1be3c:	add	x0, x0, #0x1
   1be40:	str	x0, [sp, #104]
   1be44:	b	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x3528>
   1be48:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1be4c:	mov	x2, x0
   1be50:	add	x1, sp, #0x40
   1be54:	add	x0, sp, #0x3c
   1be58:	mov	x3, x1
   1be5c:	ldr	x1, [sp, #104]
   1be60:	bl	7420 <mbrtowc@plt>
   1be64:	str	x0, [sp, #72]
   1be68:	ldr	x0, [sp, #72]
   1be6c:	cmp	x0, #0x0
   1be70:	b.eq	1bfa0 <scols_init_debug@@SMARTCOLS_2.25+0x3558>  // b.none
   1be74:	ldr	x0, [sp, #72]
   1be78:	cmn	x0, #0x1
   1be7c:	b.eq	1be8c <scols_init_debug@@SMARTCOLS_2.25+0x3444>  // b.none
   1be80:	ldr	x0, [sp, #72]
   1be84:	cmn	x0, #0x2
   1be88:	b.ne	1befc <scols_init_debug@@SMARTCOLS_2.25+0x34b4>  // b.any
   1be8c:	mov	x0, #0x1                   	// #1
   1be90:	str	x0, [sp, #72]
   1be94:	bl	7d50 <__ctype_b_loc@plt>
   1be98:	ldr	x1, [x0]
   1be9c:	ldr	x0, [sp, #104]
   1bea0:	ldrsb	w0, [x0]
   1bea4:	and	w0, w0, #0xff
   1bea8:	and	x0, x0, #0xff
   1beac:	lsl	x0, x0, #1
   1beb0:	add	x0, x1, x0
   1beb4:	ldrh	w0, [x0]
   1beb8:	and	w0, w0, #0x4000
   1bebc:	cmp	w0, #0x0
   1bec0:	b.eq	1bee0 <scols_init_debug@@SMARTCOLS_2.25+0x3498>  // b.none
   1bec4:	ldr	x0, [sp, #88]
   1bec8:	add	x0, x0, #0x1
   1becc:	str	x0, [sp, #88]
   1bed0:	ldr	x0, [sp, #80]
   1bed4:	add	x0, x0, #0x1
   1bed8:	str	x0, [sp, #80]
   1bedc:	b	1bf60 <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   1bee0:	ldr	x0, [sp, #88]
   1bee4:	add	x0, x0, #0x4
   1bee8:	str	x0, [sp, #88]
   1beec:	ldr	x0, [sp, #80]
   1bef0:	add	x0, x0, #0x4
   1bef4:	str	x0, [sp, #80]
   1bef8:	b	1bf60 <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   1befc:	ldr	w0, [sp, #60]
   1bf00:	bl	81c0 <iswprint@plt>
   1bf04:	cmp	w0, #0x0
   1bf08:	b.ne	1bf38 <scols_init_debug@@SMARTCOLS_2.25+0x34f0>  // b.any
   1bf0c:	ldr	x0, [sp, #72]
   1bf10:	lsl	x0, x0, #2
   1bf14:	ldr	x1, [sp, #88]
   1bf18:	add	x0, x1, x0
   1bf1c:	str	x0, [sp, #88]
   1bf20:	ldr	x0, [sp, #72]
   1bf24:	lsl	x0, x0, #2
   1bf28:	ldr	x1, [sp, #80]
   1bf2c:	add	x0, x1, x0
   1bf30:	str	x0, [sp, #80]
   1bf34:	b	1bf60 <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   1bf38:	ldr	w0, [sp, #60]
   1bf3c:	bl	7920 <wcwidth@plt>
   1bf40:	sxtw	x0, w0
   1bf44:	ldr	x1, [sp, #88]
   1bf48:	add	x0, x1, x0
   1bf4c:	str	x0, [sp, #88]
   1bf50:	ldr	x1, [sp, #80]
   1bf54:	ldr	x0, [sp, #72]
   1bf58:	add	x0, x1, x0
   1bf5c:	str	x0, [sp, #80]
   1bf60:	ldr	x1, [sp, #104]
   1bf64:	ldr	x0, [sp, #72]
   1bf68:	add	x0, x1, x0
   1bf6c:	str	x0, [sp, #104]
   1bf70:	ldr	x0, [sp, #104]
   1bf74:	cmp	x0, #0x0
   1bf78:	b.eq	1bfa4 <scols_init_debug@@SMARTCOLS_2.25+0x355c>  // b.none
   1bf7c:	ldr	x0, [sp, #104]
   1bf80:	ldrsb	w0, [x0]
   1bf84:	cmp	w0, #0x0
   1bf88:	b.eq	1bfa4 <scols_init_debug@@SMARTCOLS_2.25+0x355c>  // b.none
   1bf8c:	ldr	x1, [sp, #104]
   1bf90:	ldr	x0, [sp, #96]
   1bf94:	cmp	x1, x0
   1bf98:	b.ls	1bdbc <scols_init_debug@@SMARTCOLS_2.25+0x3374>  // b.plast
   1bf9c:	b	1bfa4 <scols_init_debug@@SMARTCOLS_2.25+0x355c>
   1bfa0:	nop
   1bfa4:	ldr	x0, [sp, #24]
   1bfa8:	cmp	x0, #0x0
   1bfac:	b.eq	1bfbc <scols_init_debug@@SMARTCOLS_2.25+0x3574>  // b.none
   1bfb0:	ldr	x0, [sp, #24]
   1bfb4:	ldr	x1, [sp, #80]
   1bfb8:	str	x1, [x0]
   1bfbc:	ldr	x0, [sp, #88]
   1bfc0:	ldp	x29, x30, [sp], #112
   1bfc4:	ret
   1bfc8:	stp	x29, x30, [sp, #-32]!
   1bfcc:	mov	x29, sp
   1bfd0:	str	x0, [sp, #24]
   1bfd4:	ldr	x0, [sp, #24]
   1bfd8:	cmp	x0, #0x0
   1bfdc:	b.eq	1bff0 <scols_init_debug@@SMARTCOLS_2.25+0x35a8>  // b.none
   1bfe0:	ldr	x0, [sp, #24]
   1bfe4:	ldrsb	w0, [x0]
   1bfe8:	cmp	w0, #0x0
   1bfec:	b.ne	1bff8 <scols_init_debug@@SMARTCOLS_2.25+0x35b0>  // b.any
   1bff0:	mov	x0, #0x0                   	// #0
   1bff4:	b	1c010 <scols_init_debug@@SMARTCOLS_2.25+0x35c8>
   1bff8:	ldr	x0, [sp, #24]
   1bffc:	bl	74f0 <strlen@plt>
   1c000:	mov	x2, #0x0                   	// #0
   1c004:	mov	x1, x0
   1c008:	ldr	x0, [sp, #24]
   1c00c:	bl	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x32f8>
   1c010:	ldp	x29, x30, [sp], #32
   1c014:	ret
   1c018:	stp	x29, x30, [sp, #-112]!
   1c01c:	mov	x29, sp
   1c020:	str	x0, [sp, #40]
   1c024:	str	x1, [sp, #32]
   1c028:	str	x2, [sp, #24]
   1c02c:	str	x3, [sp, #16]
   1c030:	ldr	x0, [sp, #40]
   1c034:	str	x0, [sp, #104]
   1c038:	ldr	x0, [sp, #40]
   1c03c:	cmp	x0, #0x0
   1c040:	b.eq	1c050 <scols_init_debug@@SMARTCOLS_2.25+0x3608>  // b.none
   1c044:	ldr	x0, [sp, #40]
   1c048:	bl	74f0 <strlen@plt>
   1c04c:	b	1c054 <scols_init_debug@@SMARTCOLS_2.25+0x360c>
   1c050:	mov	x0, #0x0                   	// #0
   1c054:	str	x0, [sp, #72]
   1c058:	add	x0, sp, #0x40
   1c05c:	mov	x2, #0x8                   	// #8
   1c060:	mov	w1, #0x0                   	// #0
   1c064:	bl	7a30 <memset@plt>
   1c068:	ldr	x0, [sp, #72]
   1c06c:	cmp	x0, #0x0
   1c070:	b.eq	1c080 <scols_init_debug@@SMARTCOLS_2.25+0x3638>  // b.none
   1c074:	ldr	x0, [sp, #24]
   1c078:	cmp	x0, #0x0
   1c07c:	b.ne	1c088 <scols_init_debug@@SMARTCOLS_2.25+0x3640>  // b.any
   1c080:	mov	x0, #0x0                   	// #0
   1c084:	b	1c380 <scols_init_debug@@SMARTCOLS_2.25+0x3938>
   1c088:	ldr	x0, [sp, #24]
   1c08c:	str	x0, [sp, #96]
   1c090:	ldr	x0, [sp, #32]
   1c094:	str	xzr, [x0]
   1c098:	b	1c350 <scols_init_debug@@SMARTCOLS_2.25+0x3908>
   1c09c:	ldr	x0, [sp, #16]
   1c0a0:	cmp	x0, #0x0
   1c0a4:	b.eq	1c0e8 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>  // b.none
   1c0a8:	ldr	x0, [sp, #104]
   1c0ac:	ldrsb	w0, [x0]
   1c0b0:	mov	w1, w0
   1c0b4:	ldr	x0, [sp, #16]
   1c0b8:	bl	7ed0 <strchr@plt>
   1c0bc:	cmp	x0, #0x0
   1c0c0:	b.eq	1c0e8 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>  // b.none
   1c0c4:	ldr	x1, [sp, #104]
   1c0c8:	add	x0, x1, #0x1
   1c0cc:	str	x0, [sp, #104]
   1c0d0:	ldr	x0, [sp, #96]
   1c0d4:	add	x2, x0, #0x1
   1c0d8:	str	x2, [sp, #96]
   1c0dc:	ldrsb	w1, [x1]
   1c0e0:	strb	w1, [x0]
   1c0e4:	b	1c350 <scols_init_debug@@SMARTCOLS_2.25+0x3908>
   1c0e8:	ldr	x0, [sp, #104]
   1c0ec:	ldrsb	w0, [x0]
   1c0f0:	cmp	w0, #0x5c
   1c0f4:	b.ne	1c10c <scols_init_debug@@SMARTCOLS_2.25+0x36c4>  // b.any
   1c0f8:	ldr	x0, [sp, #104]
   1c0fc:	add	x0, x0, #0x1
   1c100:	ldrsb	w0, [x0]
   1c104:	cmp	w0, #0x78
   1c108:	b.eq	1c13c <scols_init_debug@@SMARTCOLS_2.25+0x36f4>  // b.none
   1c10c:	bl	7d50 <__ctype_b_loc@plt>
   1c110:	ldr	x1, [x0]
   1c114:	ldr	x0, [sp, #104]
   1c118:	ldrsb	w0, [x0]
   1c11c:	and	w0, w0, #0xff
   1c120:	and	x0, x0, #0xff
   1c124:	lsl	x0, x0, #1
   1c128:	add	x0, x1, x0
   1c12c:	ldrh	w0, [x0]
   1c130:	and	w0, w0, #0x2
   1c134:	cmp	w0, #0x0
   1c138:	b.eq	1c18c <scols_init_debug@@SMARTCOLS_2.25+0x3744>  // b.none
   1c13c:	ldr	x0, [sp, #104]
   1c140:	ldrsb	w0, [x0]
   1c144:	and	w0, w0, #0xff
   1c148:	mov	w2, w0
   1c14c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1c150:	add	x1, x0, #0x680
   1c154:	ldr	x0, [sp, #96]
   1c158:	bl	76c0 <sprintf@plt>
   1c15c:	ldr	x0, [sp, #96]
   1c160:	add	x0, x0, #0x4
   1c164:	str	x0, [sp, #96]
   1c168:	ldr	x0, [sp, #32]
   1c16c:	ldr	x0, [x0]
   1c170:	add	x1, x0, #0x4
   1c174:	ldr	x0, [sp, #32]
   1c178:	str	x1, [x0]
   1c17c:	ldr	x0, [sp, #104]
   1c180:	add	x0, x0, #0x1
   1c184:	str	x0, [sp, #104]
   1c188:	b	1c350 <scols_init_debug@@SMARTCOLS_2.25+0x3908>
   1c18c:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1c190:	mov	x2, x0
   1c194:	add	x1, sp, #0x40
   1c198:	add	x0, sp, #0x3c
   1c19c:	mov	x3, x1
   1c1a0:	ldr	x1, [sp, #104]
   1c1a4:	bl	7420 <mbrtowc@plt>
   1c1a8:	str	x0, [sp, #88]
   1c1ac:	ldr	x0, [sp, #88]
   1c1b0:	cmp	x0, #0x0
   1c1b4:	b.eq	1c370 <scols_init_debug@@SMARTCOLS_2.25+0x3928>  // b.none
   1c1b8:	ldr	x0, [sp, #88]
   1c1bc:	cmn	x0, #0x1
   1c1c0:	b.eq	1c1d0 <scols_init_debug@@SMARTCOLS_2.25+0x3788>  // b.none
   1c1c4:	ldr	x0, [sp, #88]
   1c1c8:	cmn	x0, #0x2
   1c1cc:	b.ne	1c27c <scols_init_debug@@SMARTCOLS_2.25+0x3834>  // b.any
   1c1d0:	mov	x0, #0x1                   	// #1
   1c1d4:	str	x0, [sp, #88]
   1c1d8:	bl	7d50 <__ctype_b_loc@plt>
   1c1dc:	ldr	x1, [x0]
   1c1e0:	ldr	x0, [sp, #104]
   1c1e4:	ldrsb	w0, [x0]
   1c1e8:	and	w0, w0, #0xff
   1c1ec:	and	x0, x0, #0xff
   1c1f0:	lsl	x0, x0, #1
   1c1f4:	add	x0, x1, x0
   1c1f8:	ldrh	w0, [x0]
   1c1fc:	and	w0, w0, #0x4000
   1c200:	cmp	w0, #0x0
   1c204:	b.ne	1c24c <scols_init_debug@@SMARTCOLS_2.25+0x3804>  // b.any
   1c208:	ldr	x0, [sp, #104]
   1c20c:	ldrsb	w0, [x0]
   1c210:	and	w0, w0, #0xff
   1c214:	mov	w2, w0
   1c218:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1c21c:	add	x1, x0, #0x680
   1c220:	ldr	x0, [sp, #96]
   1c224:	bl	76c0 <sprintf@plt>
   1c228:	ldr	x0, [sp, #96]
   1c22c:	add	x0, x0, #0x4
   1c230:	str	x0, [sp, #96]
   1c234:	ldr	x0, [sp, #32]
   1c238:	ldr	x0, [x0]
   1c23c:	add	x1, x0, #0x4
   1c240:	ldr	x0, [sp, #32]
   1c244:	str	x1, [x0]
   1c248:	b	1c340 <scols_init_debug@@SMARTCOLS_2.25+0x38f8>
   1c24c:	ldr	x0, [sp, #32]
   1c250:	ldr	x0, [x0]
   1c254:	add	x1, x0, #0x1
   1c258:	ldr	x0, [sp, #32]
   1c25c:	str	x1, [x0]
   1c260:	ldr	x0, [sp, #96]
   1c264:	add	x1, x0, #0x1
   1c268:	str	x1, [sp, #96]
   1c26c:	ldr	x1, [sp, #104]
   1c270:	ldrsb	w1, [x1]
   1c274:	strb	w1, [x0]
   1c278:	b	1c340 <scols_init_debug@@SMARTCOLS_2.25+0x38f8>
   1c27c:	ldr	w0, [sp, #60]
   1c280:	bl	81c0 <iswprint@plt>
   1c284:	cmp	w0, #0x0
   1c288:	b.ne	1c2fc <scols_init_debug@@SMARTCOLS_2.25+0x38b4>  // b.any
   1c28c:	str	xzr, [sp, #80]
   1c290:	b	1c2e8 <scols_init_debug@@SMARTCOLS_2.25+0x38a0>
   1c294:	ldr	x1, [sp, #104]
   1c298:	ldr	x0, [sp, #80]
   1c29c:	add	x0, x1, x0
   1c2a0:	ldrsb	w0, [x0]
   1c2a4:	and	w0, w0, #0xff
   1c2a8:	mov	w2, w0
   1c2ac:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1c2b0:	add	x1, x0, #0x680
   1c2b4:	ldr	x0, [sp, #96]
   1c2b8:	bl	76c0 <sprintf@plt>
   1c2bc:	ldr	x0, [sp, #96]
   1c2c0:	add	x0, x0, #0x4
   1c2c4:	str	x0, [sp, #96]
   1c2c8:	ldr	x0, [sp, #32]
   1c2cc:	ldr	x0, [x0]
   1c2d0:	add	x1, x0, #0x4
   1c2d4:	ldr	x0, [sp, #32]
   1c2d8:	str	x1, [x0]
   1c2dc:	ldr	x0, [sp, #80]
   1c2e0:	add	x0, x0, #0x1
   1c2e4:	str	x0, [sp, #80]
   1c2e8:	ldr	x1, [sp, #80]
   1c2ec:	ldr	x0, [sp, #88]
   1c2f0:	cmp	x1, x0
   1c2f4:	b.cc	1c294 <scols_init_debug@@SMARTCOLS_2.25+0x384c>  // b.lo, b.ul, b.last
   1c2f8:	b	1c340 <scols_init_debug@@SMARTCOLS_2.25+0x38f8>
   1c2fc:	ldr	x2, [sp, #88]
   1c300:	ldr	x1, [sp, #104]
   1c304:	ldr	x0, [sp, #96]
   1c308:	bl	7430 <memcpy@plt>
   1c30c:	ldr	x1, [sp, #96]
   1c310:	ldr	x0, [sp, #88]
   1c314:	add	x0, x1, x0
   1c318:	str	x0, [sp, #96]
   1c31c:	ldr	w0, [sp, #60]
   1c320:	bl	7920 <wcwidth@plt>
   1c324:	mov	w2, w0
   1c328:	ldr	x0, [sp, #32]
   1c32c:	ldr	x1, [x0]
   1c330:	sxtw	x0, w2
   1c334:	add	x1, x1, x0
   1c338:	ldr	x0, [sp, #32]
   1c33c:	str	x1, [x0]
   1c340:	ldr	x1, [sp, #104]
   1c344:	ldr	x0, [sp, #88]
   1c348:	add	x0, x1, x0
   1c34c:	str	x0, [sp, #104]
   1c350:	ldr	x0, [sp, #104]
   1c354:	cmp	x0, #0x0
   1c358:	b.eq	1c374 <scols_init_debug@@SMARTCOLS_2.25+0x392c>  // b.none
   1c35c:	ldr	x0, [sp, #104]
   1c360:	ldrsb	w0, [x0]
   1c364:	cmp	w0, #0x0
   1c368:	b.ne	1c09c <scols_init_debug@@SMARTCOLS_2.25+0x3654>  // b.any
   1c36c:	b	1c374 <scols_init_debug@@SMARTCOLS_2.25+0x392c>
   1c370:	nop
   1c374:	ldr	x0, [sp, #96]
   1c378:	strb	wzr, [x0]
   1c37c:	ldr	x0, [sp, #24]
   1c380:	ldp	x29, x30, [sp], #112
   1c384:	ret
   1c388:	stp	x29, x30, [sp, #-96]!
   1c38c:	mov	x29, sp
   1c390:	str	x0, [sp, #40]
   1c394:	str	x1, [sp, #32]
   1c398:	str	x2, [sp, #24]
   1c39c:	ldr	x0, [sp, #40]
   1c3a0:	str	x0, [sp, #88]
   1c3a4:	ldr	x0, [sp, #40]
   1c3a8:	cmp	x0, #0x0
   1c3ac:	b.eq	1c3bc <scols_init_debug@@SMARTCOLS_2.25+0x3974>  // b.none
   1c3b0:	ldr	x0, [sp, #40]
   1c3b4:	bl	74f0 <strlen@plt>
   1c3b8:	b	1c3c0 <scols_init_debug@@SMARTCOLS_2.25+0x3978>
   1c3bc:	mov	x0, #0x0                   	// #0
   1c3c0:	str	x0, [sp, #64]
   1c3c4:	add	x0, sp, #0x38
   1c3c8:	mov	x2, #0x8                   	// #8
   1c3cc:	mov	w1, #0x0                   	// #0
   1c3d0:	bl	7a30 <memset@plt>
   1c3d4:	ldr	x0, [sp, #64]
   1c3d8:	cmp	x0, #0x0
   1c3dc:	b.eq	1c3ec <scols_init_debug@@SMARTCOLS_2.25+0x39a4>  // b.none
   1c3e0:	ldr	x0, [sp, #24]
   1c3e4:	cmp	x0, #0x0
   1c3e8:	b.ne	1c3f4 <scols_init_debug@@SMARTCOLS_2.25+0x39ac>  // b.any
   1c3ec:	mov	x0, #0x0                   	// #0
   1c3f0:	b	1c5e4 <scols_init_debug@@SMARTCOLS_2.25+0x3b9c>
   1c3f4:	ldr	x0, [sp, #24]
   1c3f8:	str	x0, [sp, #80]
   1c3fc:	ldr	x0, [sp, #32]
   1c400:	str	xzr, [x0]
   1c404:	b	1c5b4 <scols_init_debug@@SMARTCOLS_2.25+0x3b6c>
   1c408:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1c40c:	mov	x2, x0
   1c410:	add	x1, sp, #0x38
   1c414:	add	x0, sp, #0x34
   1c418:	mov	x3, x1
   1c41c:	ldr	x1, [sp, #88]
   1c420:	bl	7420 <mbrtowc@plt>
   1c424:	str	x0, [sp, #72]
   1c428:	ldr	x0, [sp, #72]
   1c42c:	cmp	x0, #0x0
   1c430:	b.eq	1c5d4 <scols_init_debug@@SMARTCOLS_2.25+0x3b8c>  // b.none
   1c434:	ldr	x0, [sp, #72]
   1c438:	cmn	x0, #0x1
   1c43c:	b.eq	1c44c <scols_init_debug@@SMARTCOLS_2.25+0x3a04>  // b.none
   1c440:	ldr	x0, [sp, #72]
   1c444:	cmn	x0, #0x2
   1c448:	b.ne	1c4f8 <scols_init_debug@@SMARTCOLS_2.25+0x3ab0>  // b.any
   1c44c:	mov	x0, #0x1                   	// #1
   1c450:	str	x0, [sp, #72]
   1c454:	bl	7d50 <__ctype_b_loc@plt>
   1c458:	ldr	x1, [x0]
   1c45c:	ldr	x0, [sp, #88]
   1c460:	ldrsb	w0, [x0]
   1c464:	and	w0, w0, #0xff
   1c468:	and	x0, x0, #0xff
   1c46c:	lsl	x0, x0, #1
   1c470:	add	x0, x1, x0
   1c474:	ldrh	w0, [x0]
   1c478:	and	w0, w0, #0x4000
   1c47c:	cmp	w0, #0x0
   1c480:	b.ne	1c4c8 <scols_init_debug@@SMARTCOLS_2.25+0x3a80>  // b.any
   1c484:	ldr	x0, [sp, #88]
   1c488:	ldrsb	w0, [x0]
   1c48c:	and	w0, w0, #0xff
   1c490:	mov	w2, w0
   1c494:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1c498:	add	x1, x0, #0x680
   1c49c:	ldr	x0, [sp, #80]
   1c4a0:	bl	76c0 <sprintf@plt>
   1c4a4:	ldr	x0, [sp, #80]
   1c4a8:	add	x0, x0, #0x4
   1c4ac:	str	x0, [sp, #80]
   1c4b0:	ldr	x0, [sp, #32]
   1c4b4:	ldr	x0, [x0]
   1c4b8:	add	x1, x0, #0x4
   1c4bc:	ldr	x0, [sp, #32]
   1c4c0:	str	x1, [x0]
   1c4c4:	b	1c5a4 <scols_init_debug@@SMARTCOLS_2.25+0x3b5c>
   1c4c8:	ldr	x0, [sp, #32]
   1c4cc:	ldr	x0, [x0]
   1c4d0:	add	x1, x0, #0x1
   1c4d4:	ldr	x0, [sp, #32]
   1c4d8:	str	x1, [x0]
   1c4dc:	ldr	x0, [sp, #80]
   1c4e0:	add	x1, x0, #0x1
   1c4e4:	str	x1, [sp, #80]
   1c4e8:	ldr	x1, [sp, #88]
   1c4ec:	ldrsb	w1, [x1]
   1c4f0:	strb	w1, [x0]
   1c4f4:	b	1c5a4 <scols_init_debug@@SMARTCOLS_2.25+0x3b5c>
   1c4f8:	ldr	x0, [sp, #88]
   1c4fc:	ldrsb	w0, [x0]
   1c500:	cmp	w0, #0x5c
   1c504:	b.ne	1c560 <scols_init_debug@@SMARTCOLS_2.25+0x3b18>  // b.any
   1c508:	ldr	x0, [sp, #88]
   1c50c:	add	x0, x0, #0x1
   1c510:	ldrsb	w0, [x0]
   1c514:	cmp	w0, #0x78
   1c518:	b.ne	1c560 <scols_init_debug@@SMARTCOLS_2.25+0x3b18>  // b.any
   1c51c:	ldr	x0, [sp, #88]
   1c520:	ldrsb	w0, [x0]
   1c524:	and	w0, w0, #0xff
   1c528:	mov	w2, w0
   1c52c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1c530:	add	x1, x0, #0x680
   1c534:	ldr	x0, [sp, #80]
   1c538:	bl	76c0 <sprintf@plt>
   1c53c:	ldr	x0, [sp, #80]
   1c540:	add	x0, x0, #0x4
   1c544:	str	x0, [sp, #80]
   1c548:	ldr	x0, [sp, #32]
   1c54c:	ldr	x0, [x0]
   1c550:	add	x1, x0, #0x4
   1c554:	ldr	x0, [sp, #32]
   1c558:	str	x1, [x0]
   1c55c:	b	1c5a4 <scols_init_debug@@SMARTCOLS_2.25+0x3b5c>
   1c560:	ldr	x2, [sp, #72]
   1c564:	ldr	x1, [sp, #88]
   1c568:	ldr	x0, [sp, #80]
   1c56c:	bl	7430 <memcpy@plt>
   1c570:	ldr	x1, [sp, #80]
   1c574:	ldr	x0, [sp, #72]
   1c578:	add	x0, x1, x0
   1c57c:	str	x0, [sp, #80]
   1c580:	ldr	w0, [sp, #52]
   1c584:	bl	7920 <wcwidth@plt>
   1c588:	mov	w2, w0
   1c58c:	ldr	x0, [sp, #32]
   1c590:	ldr	x1, [x0]
   1c594:	sxtw	x0, w2
   1c598:	add	x1, x1, x0
   1c59c:	ldr	x0, [sp, #32]
   1c5a0:	str	x1, [x0]
   1c5a4:	ldr	x1, [sp, #88]
   1c5a8:	ldr	x0, [sp, #72]
   1c5ac:	add	x0, x1, x0
   1c5b0:	str	x0, [sp, #88]
   1c5b4:	ldr	x0, [sp, #88]
   1c5b8:	cmp	x0, #0x0
   1c5bc:	b.eq	1c5d8 <scols_init_debug@@SMARTCOLS_2.25+0x3b90>  // b.none
   1c5c0:	ldr	x0, [sp, #88]
   1c5c4:	ldrsb	w0, [x0]
   1c5c8:	cmp	w0, #0x0
   1c5cc:	b.ne	1c408 <scols_init_debug@@SMARTCOLS_2.25+0x39c0>  // b.any
   1c5d0:	b	1c5d8 <scols_init_debug@@SMARTCOLS_2.25+0x3b90>
   1c5d4:	nop
   1c5d8:	ldr	x0, [sp, #80]
   1c5dc:	strb	wzr, [x0]
   1c5e0:	ldr	x0, [sp, #24]
   1c5e4:	ldp	x29, x30, [sp], #96
   1c5e8:	ret
   1c5ec:	sub	sp, sp, #0x10
   1c5f0:	str	x0, [sp, #8]
   1c5f4:	ldr	x0, [sp, #8]
   1c5f8:	lsl	x0, x0, #2
   1c5fc:	add	x0, x0, #0x1
   1c600:	add	sp, sp, #0x10
   1c604:	ret
   1c608:	stp	x29, x30, [sp, #-64]!
   1c60c:	mov	x29, sp
   1c610:	str	x0, [sp, #24]
   1c614:	str	x1, [sp, #16]
   1c618:	ldr	x0, [sp, #24]
   1c61c:	cmp	x0, #0x0
   1c620:	b.eq	1c630 <scols_init_debug@@SMARTCOLS_2.25+0x3be8>  // b.none
   1c624:	ldr	x0, [sp, #24]
   1c628:	bl	74f0 <strlen@plt>
   1c62c:	b	1c634 <scols_init_debug@@SMARTCOLS_2.25+0x3bec>
   1c630:	mov	x0, #0x0                   	// #0
   1c634:	str	x0, [sp, #48]
   1c638:	str	xzr, [sp, #56]
   1c63c:	ldr	x0, [sp, #48]
   1c640:	cmp	x0, #0x0
   1c644:	b.ne	1c650 <scols_init_debug@@SMARTCOLS_2.25+0x3c08>  // b.any
   1c648:	mov	x0, #0x0                   	// #0
   1c64c:	b	1c69c <scols_init_debug@@SMARTCOLS_2.25+0x3c54>
   1c650:	ldr	x0, [sp, #48]
   1c654:	bl	1c5ec <scols_init_debug@@SMARTCOLS_2.25+0x3ba4>
   1c658:	bl	78e0 <malloc@plt>
   1c65c:	str	x0, [sp, #40]
   1c660:	ldr	x0, [sp, #40]
   1c664:	cmp	x0, #0x0
   1c668:	b.eq	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x3c3c>  // b.none
   1c66c:	mov	x3, #0x0                   	// #0
   1c670:	ldr	x2, [sp, #40]
   1c674:	ldr	x1, [sp, #16]
   1c678:	ldr	x0, [sp, #24]
   1c67c:	bl	1c018 <scols_init_debug@@SMARTCOLS_2.25+0x35d0>
   1c680:	str	x0, [sp, #56]
   1c684:	ldr	x0, [sp, #56]
   1c688:	cmp	x0, #0x0
   1c68c:	b.ne	1c698 <scols_init_debug@@SMARTCOLS_2.25+0x3c50>  // b.any
   1c690:	ldr	x0, [sp, #40]
   1c694:	bl	7dc0 <free@plt>
   1c698:	ldr	x0, [sp, #56]
   1c69c:	ldp	x29, x30, [sp], #64
   1c6a0:	ret
   1c6a4:	stp	x29, x30, [sp, #-64]!
   1c6a8:	mov	x29, sp
   1c6ac:	str	x0, [sp, #24]
   1c6b0:	str	x1, [sp, #16]
   1c6b4:	ldr	x0, [sp, #24]
   1c6b8:	cmp	x0, #0x0
   1c6bc:	b.eq	1c6cc <scols_init_debug@@SMARTCOLS_2.25+0x3c84>  // b.none
   1c6c0:	ldr	x0, [sp, #24]
   1c6c4:	bl	74f0 <strlen@plt>
   1c6c8:	b	1c6d0 <scols_init_debug@@SMARTCOLS_2.25+0x3c88>
   1c6cc:	mov	x0, #0x0                   	// #0
   1c6d0:	str	x0, [sp, #48]
   1c6d4:	str	xzr, [sp, #56]
   1c6d8:	ldr	x0, [sp, #48]
   1c6dc:	cmp	x0, #0x0
   1c6e0:	b.ne	1c6ec <scols_init_debug@@SMARTCOLS_2.25+0x3ca4>  // b.any
   1c6e4:	mov	x0, #0x0                   	// #0
   1c6e8:	b	1c734 <scols_init_debug@@SMARTCOLS_2.25+0x3cec>
   1c6ec:	ldr	x0, [sp, #48]
   1c6f0:	bl	1c5ec <scols_init_debug@@SMARTCOLS_2.25+0x3ba4>
   1c6f4:	bl	78e0 <malloc@plt>
   1c6f8:	str	x0, [sp, #40]
   1c6fc:	ldr	x0, [sp, #40]
   1c700:	cmp	x0, #0x0
   1c704:	b.eq	1c71c <scols_init_debug@@SMARTCOLS_2.25+0x3cd4>  // b.none
   1c708:	ldr	x2, [sp, #40]
   1c70c:	ldr	x1, [sp, #16]
   1c710:	ldr	x0, [sp, #24]
   1c714:	bl	1c388 <scols_init_debug@@SMARTCOLS_2.25+0x3940>
   1c718:	str	x0, [sp, #56]
   1c71c:	ldr	x0, [sp, #56]
   1c720:	cmp	x0, #0x0
   1c724:	b.ne	1c730 <scols_init_debug@@SMARTCOLS_2.25+0x3ce8>  // b.any
   1c728:	ldr	x0, [sp, #40]
   1c72c:	bl	7dc0 <free@plt>
   1c730:	ldr	x0, [sp, #56]
   1c734:	ldp	x29, x30, [sp], #64
   1c738:	ret
   1c73c:	stp	x29, x30, [sp, #-48]!
   1c740:	mov	x29, sp
   1c744:	str	x0, [sp, #24]
   1c748:	strb	wzr, [sp, #47]
   1c74c:	ldr	x0, [sp, #24]
   1c750:	str	x0, [sp, #32]
   1c754:	b	1c78c <scols_init_debug@@SMARTCOLS_2.25+0x3d44>
   1c758:	ldr	x0, [sp, #32]
   1c75c:	ldr	w0, [x0]
   1c760:	bl	81c0 <iswprint@plt>
   1c764:	cmp	w0, #0x0
   1c768:	b.ne	1c780 <scols_init_debug@@SMARTCOLS_2.25+0x3d38>  // b.any
   1c76c:	ldr	x0, [sp, #32]
   1c770:	mov	w1, #0xfffd                	// #65533
   1c774:	str	w1, [x0]
   1c778:	mov	w0, #0x1                   	// #1
   1c77c:	strb	w0, [sp, #47]
   1c780:	ldr	x0, [sp, #32]
   1c784:	add	x0, x0, #0x4
   1c788:	str	x0, [sp, #32]
   1c78c:	ldr	x0, [sp, #32]
   1c790:	ldr	w0, [x0]
   1c794:	cmp	w0, #0x0
   1c798:	b.ne	1c758 <scols_init_debug@@SMARTCOLS_2.25+0x3d10>  // b.any
   1c79c:	ldrb	w0, [sp, #47]
   1c7a0:	ldp	x29, x30, [sp], #48
   1c7a4:	ret
   1c7a8:	stp	x29, x30, [sp, #-48]!
   1c7ac:	mov	x29, sp
   1c7b0:	str	x0, [sp, #24]
   1c7b4:	str	x1, [sp, #16]
   1c7b8:	str	xzr, [sp, #40]
   1c7bc:	str	wzr, [sp, #36]
   1c7c0:	b	1c828 <scols_init_debug@@SMARTCOLS_2.25+0x3de0>
   1c7c4:	ldr	x0, [sp, #24]
   1c7c8:	ldr	w0, [x0]
   1c7cc:	bl	7920 <wcwidth@plt>
   1c7d0:	str	w0, [sp, #36]
   1c7d4:	ldr	w0, [sp, #36]
   1c7d8:	cmn	w0, #0x1
   1c7dc:	b.ne	1c7f4 <scols_init_debug@@SMARTCOLS_2.25+0x3dac>  // b.any
   1c7e0:	ldr	x0, [sp, #24]
   1c7e4:	mov	w1, #0xfffd                	// #65533
   1c7e8:	str	w1, [x0]
   1c7ec:	mov	w0, #0x1                   	// #1
   1c7f0:	str	w0, [sp, #36]
   1c7f4:	ldrsw	x1, [sp, #36]
   1c7f8:	ldr	x0, [sp, #40]
   1c7fc:	add	x0, x1, x0
   1c800:	ldr	x1, [sp, #16]
   1c804:	cmp	x1, x0
   1c808:	b.cc	1c83c <scols_init_debug@@SMARTCOLS_2.25+0x3df4>  // b.lo, b.ul, b.last
   1c80c:	ldrsw	x0, [sp, #36]
   1c810:	ldr	x1, [sp, #40]
   1c814:	add	x0, x1, x0
   1c818:	str	x0, [sp, #40]
   1c81c:	ldr	x0, [sp, #24]
   1c820:	add	x0, x0, #0x4
   1c824:	str	x0, [sp, #24]
   1c828:	ldr	x0, [sp, #24]
   1c82c:	ldr	w0, [x0]
   1c830:	cmp	w0, #0x0
   1c834:	b.ne	1c7c4 <scols_init_debug@@SMARTCOLS_2.25+0x3d7c>  // b.any
   1c838:	b	1c840 <scols_init_debug@@SMARTCOLS_2.25+0x3df8>
   1c83c:	nop
   1c840:	ldr	x0, [sp, #24]
   1c844:	str	wzr, [x0]
   1c848:	ldr	x0, [sp, #40]
   1c84c:	ldp	x29, x30, [sp], #48
   1c850:	ret
   1c854:	stp	x29, x30, [sp, #-48]!
   1c858:	mov	x29, sp
   1c85c:	str	x0, [sp, #24]
   1c860:	str	x1, [sp, #16]
   1c864:	str	wzr, [sp, #44]
   1c868:	b	1c8c8 <scols_init_debug@@SMARTCOLS_2.25+0x3e80>
   1c86c:	ldr	x0, [sp, #24]
   1c870:	add	x1, x0, #0x4
   1c874:	str	x1, [sp, #24]
   1c878:	ldr	w0, [x0]
   1c87c:	bl	7920 <wcwidth@plt>
   1c880:	str	w0, [sp, #40]
   1c884:	ldr	w0, [sp, #40]
   1c888:	cmn	w0, #0x1
   1c88c:	b.ne	1c898 <scols_init_debug@@SMARTCOLS_2.25+0x3e50>  // b.any
   1c890:	mov	w0, #0xffffffff            	// #-1
   1c894:	b	1c8f0 <scols_init_debug@@SMARTCOLS_2.25+0x3ea8>
   1c898:	mov	w1, #0x7fffffff            	// #2147483647
   1c89c:	ldr	w0, [sp, #40]
   1c8a0:	sub	w0, w1, w0
   1c8a4:	ldr	w1, [sp, #44]
   1c8a8:	cmp	w1, w0
   1c8ac:	b.le	1c8b8 <scols_init_debug@@SMARTCOLS_2.25+0x3e70>
   1c8b0:	mov	w0, #0xffffffff            	// #-1
   1c8b4:	b	1c8f0 <scols_init_debug@@SMARTCOLS_2.25+0x3ea8>
   1c8b8:	ldr	w1, [sp, #44]
   1c8bc:	ldr	w0, [sp, #40]
   1c8c0:	add	w0, w1, w0
   1c8c4:	str	w0, [sp, #44]
   1c8c8:	ldr	x0, [sp, #16]
   1c8cc:	sub	x1, x0, #0x1
   1c8d0:	str	x1, [sp, #16]
   1c8d4:	cmp	x0, #0x0
   1c8d8:	b.eq	1c8ec <scols_init_debug@@SMARTCOLS_2.25+0x3ea4>  // b.none
   1c8dc:	ldr	x0, [sp, #24]
   1c8e0:	ldr	w0, [x0]
   1c8e4:	cmp	w0, #0x0
   1c8e8:	b.ne	1c86c <scols_init_debug@@SMARTCOLS_2.25+0x3e24>  // b.any
   1c8ec:	ldr	w0, [sp, #44]
   1c8f0:	ldp	x29, x30, [sp], #48
   1c8f4:	ret
   1c8f8:	stp	x29, x30, [sp, #-64]!
   1c8fc:	mov	x29, sp
   1c900:	str	x0, [sp, #24]
   1c904:	str	x1, [sp, #16]
   1c908:	ldr	x0, [sp, #24]
   1c90c:	bl	74f0 <strlen@plt>
   1c910:	str	x0, [sp, #56]
   1c914:	mov	x2, #0x0                   	// #0
   1c918:	ldr	x1, [sp, #24]
   1c91c:	mov	x0, #0x0                   	// #0
   1c920:	bl	7530 <mbstowcs@plt>
   1c924:	str	x0, [sp, #40]
   1c928:	str	xzr, [sp, #48]
   1c92c:	ldr	x0, [sp, #40]
   1c930:	cmn	x0, #0x1
   1c934:	b.eq	1c9b8 <scols_init_debug@@SMARTCOLS_2.25+0x3f70>  // b.none
   1c938:	ldr	x0, [sp, #40]
   1c93c:	add	x0, x0, #0x1
   1c940:	lsl	x0, x0, #2
   1c944:	mov	x1, x0
   1c948:	mov	x0, #0x1                   	// #1
   1c94c:	bl	7ab0 <calloc@plt>
   1c950:	str	x0, [sp, #48]
   1c954:	ldr	x0, [sp, #48]
   1c958:	cmp	x0, #0x0
   1c95c:	b.eq	1c9c0 <scols_init_debug@@SMARTCOLS_2.25+0x3f78>  // b.none
   1c960:	ldr	x0, [sp, #40]
   1c964:	mov	x2, x0
   1c968:	ldr	x1, [sp, #24]
   1c96c:	ldr	x0, [sp, #48]
   1c970:	bl	7530 <mbstowcs@plt>
   1c974:	cmp	x0, #0x0
   1c978:	b.eq	1c9c8 <scols_init_debug@@SMARTCOLS_2.25+0x3f80>  // b.none
   1c97c:	ldr	x0, [sp, #16]
   1c980:	ldr	x0, [x0]
   1c984:	mov	x1, x0
   1c988:	ldr	x0, [sp, #48]
   1c98c:	bl	1c7a8 <scols_init_debug@@SMARTCOLS_2.25+0x3d60>
   1c990:	mov	x1, x0
   1c994:	ldr	x0, [sp, #16]
   1c998:	str	x1, [x0]
   1c99c:	ldr	x0, [sp, #56]
   1c9a0:	mov	x2, x0
   1c9a4:	ldr	x1, [sp, #48]
   1c9a8:	ldr	x0, [sp, #24]
   1c9ac:	bl	8020 <wcstombs@plt>
   1c9b0:	str	x0, [sp, #56]
   1c9b4:	b	1c9cc <scols_init_debug@@SMARTCOLS_2.25+0x3f84>
   1c9b8:	nop
   1c9bc:	b	1c9cc <scols_init_debug@@SMARTCOLS_2.25+0x3f84>
   1c9c0:	nop
   1c9c4:	b	1c9cc <scols_init_debug@@SMARTCOLS_2.25+0x3f84>
   1c9c8:	nop
   1c9cc:	ldr	x0, [sp, #48]
   1c9d0:	bl	7dc0 <free@plt>
   1c9d4:	ldr	x0, [sp, #56]
   1c9d8:	cmp	x0, #0x0
   1c9dc:	b.lt	1c9f0 <scols_init_debug@@SMARTCOLS_2.25+0x3fa8>  // b.tstop
   1c9e0:	ldr	x0, [sp, #56]
   1c9e4:	ldr	x1, [sp, #24]
   1c9e8:	add	x0, x1, x0
   1c9ec:	strb	wzr, [x0]
   1c9f0:	ldr	x0, [sp, #56]
   1c9f4:	ldp	x29, x30, [sp], #64
   1c9f8:	ret
   1c9fc:	sub	sp, sp, #0x20
   1ca00:	str	x0, [sp, #24]
   1ca04:	str	x1, [sp, #16]
   1ca08:	str	x2, [sp, #8]
   1ca0c:	str	w3, [sp, #4]
   1ca10:	b	1ca38 <scols_init_debug@@SMARTCOLS_2.25+0x3ff0>
   1ca14:	ldr	x0, [sp, #24]
   1ca18:	add	x1, x0, #0x1
   1ca1c:	str	x1, [sp, #24]
   1ca20:	ldr	w1, [sp, #4]
   1ca24:	sxtb	w1, w1
   1ca28:	strb	w1, [x0]
   1ca2c:	ldr	x0, [sp, #8]
   1ca30:	sub	x0, x0, #0x1
   1ca34:	str	x0, [sp, #8]
   1ca38:	ldr	x0, [sp, #8]
   1ca3c:	cmp	x0, #0x0
   1ca40:	b.eq	1ca54 <scols_init_debug@@SMARTCOLS_2.25+0x400c>  // b.none
   1ca44:	ldr	x1, [sp, #24]
   1ca48:	ldr	x0, [sp, #16]
   1ca4c:	cmp	x1, x0
   1ca50:	b.cc	1ca14 <scols_init_debug@@SMARTCOLS_2.25+0x3fcc>  // b.lo, b.ul, b.last
   1ca54:	ldr	x0, [sp, #24]
   1ca58:	strb	wzr, [x0]
   1ca5c:	ldr	x0, [sp, #24]
   1ca60:	add	sp, sp, #0x20
   1ca64:	ret
   1ca68:	stp	x29, x30, [sp, #-64]!
   1ca6c:	mov	x29, sp
   1ca70:	str	x0, [sp, #56]
   1ca74:	str	x1, [sp, #48]
   1ca78:	str	x2, [sp, #40]
   1ca7c:	str	x3, [sp, #32]
   1ca80:	str	w4, [sp, #28]
   1ca84:	str	w5, [sp, #24]
   1ca88:	mov	w6, #0x20                  	// #32
   1ca8c:	ldr	w5, [sp, #24]
   1ca90:	ldr	w4, [sp, #28]
   1ca94:	ldr	x3, [sp, #32]
   1ca98:	ldr	x2, [sp, #40]
   1ca9c:	ldr	x1, [sp, #48]
   1caa0:	ldr	x0, [sp, #56]
   1caa4:	bl	1cab0 <scols_init_debug@@SMARTCOLS_2.25+0x4068>
   1caa8:	ldp	x29, x30, [sp], #64
   1caac:	ret
   1cab0:	stp	x29, x30, [sp, #-192]!
   1cab4:	mov	x29, sp
   1cab8:	str	x0, [sp, #56]
   1cabc:	str	x1, [sp, #48]
   1cac0:	str	x2, [sp, #40]
   1cac4:	str	x3, [sp, #32]
   1cac8:	str	w4, [sp, #28]
   1cacc:	str	w5, [sp, #24]
   1cad0:	str	w6, [sp, #20]
   1cad4:	mov	x0, #0xffffffffffffffff    	// #-1
   1cad8:	str	x0, [sp, #184]
   1cadc:	ldr	x0, [sp, #56]
   1cae0:	bl	74f0 <strlen@plt>
   1cae4:	add	x0, x0, #0x1
   1cae8:	str	x0, [sp, #176]
   1caec:	str	xzr, [sp, #168]
   1caf0:	str	xzr, [sp, #160]
   1caf4:	ldr	x0, [sp, #56]
   1caf8:	str	x0, [sp, #152]
   1cafc:	ldr	x0, [sp, #176]
   1cb00:	sub	x0, x0, #0x1
   1cb04:	str	x0, [sp, #144]
   1cb08:	ldr	x0, [sp, #144]
   1cb0c:	str	x0, [sp, #136]
   1cb10:	str	xzr, [sp, #128]
   1cb14:	strb	wzr, [sp, #127]
   1cb18:	strb	wzr, [sp, #126]
   1cb1c:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1cb20:	cmp	x0, #0x1
   1cb24:	b.ls	1cbf0 <scols_init_debug@@SMARTCOLS_2.25+0x41a8>  // b.plast
   1cb28:	mov	x2, #0x0                   	// #0
   1cb2c:	ldr	x1, [sp, #56]
   1cb30:	mov	x0, #0x0                   	// #0
   1cb34:	bl	7530 <mbstowcs@plt>
   1cb38:	str	x0, [sp, #96]
   1cb3c:	ldr	x0, [sp, #96]
   1cb40:	cmn	x0, #0x1
   1cb44:	b.ne	1cb5c <scols_init_debug@@SMARTCOLS_2.25+0x4114>  // b.any
   1cb48:	ldr	w0, [sp, #24]
   1cb4c:	and	w0, w0, #0x1
   1cb50:	cmp	w0, #0x0
   1cb54:	b.eq	1ce28 <scols_init_debug@@SMARTCOLS_2.25+0x43e0>  // b.none
   1cb58:	b	1cca8 <scols_init_debug@@SMARTCOLS_2.25+0x4260>
   1cb5c:	ldr	x0, [sp, #96]
   1cb60:	add	x0, x0, #0x1
   1cb64:	str	x0, [sp, #96]
   1cb68:	ldr	x0, [sp, #96]
   1cb6c:	lsl	x0, x0, #2
   1cb70:	bl	78e0 <malloc@plt>
   1cb74:	str	x0, [sp, #160]
   1cb78:	ldr	x0, [sp, #160]
   1cb7c:	cmp	x0, #0x0
   1cb80:	b.ne	1cb98 <scols_init_debug@@SMARTCOLS_2.25+0x4150>  // b.any
   1cb84:	ldr	w0, [sp, #24]
   1cb88:	and	w0, w0, #0x1
   1cb8c:	cmp	w0, #0x0
   1cb90:	b.eq	1ce30 <scols_init_debug@@SMARTCOLS_2.25+0x43e8>  // b.none
   1cb94:	b	1cca8 <scols_init_debug@@SMARTCOLS_2.25+0x4260>
   1cb98:	ldr	x2, [sp, #96]
   1cb9c:	ldr	x1, [sp, #56]
   1cba0:	ldr	x0, [sp, #160]
   1cba4:	bl	7530 <mbstowcs@plt>
   1cba8:	cmp	x0, #0x0
   1cbac:	b.eq	1cbf0 <scols_init_debug@@SMARTCOLS_2.25+0x41a8>  // b.none
   1cbb0:	ldr	x0, [sp, #96]
   1cbb4:	lsl	x0, x0, #2
   1cbb8:	sub	x0, x0, #0x4
   1cbbc:	ldr	x1, [sp, #160]
   1cbc0:	add	x0, x1, x0
   1cbc4:	str	wzr, [x0]
   1cbc8:	mov	w0, #0x1                   	// #1
   1cbcc:	strb	w0, [sp, #126]
   1cbd0:	ldr	x0, [sp, #160]
   1cbd4:	bl	1c73c <scols_init_debug@@SMARTCOLS_2.25+0x3cf4>
   1cbd8:	strb	w0, [sp, #127]
   1cbdc:	ldr	x1, [sp, #96]
   1cbe0:	ldr	x0, [sp, #160]
   1cbe4:	bl	1c854 <scols_init_debug@@SMARTCOLS_2.25+0x3e0c>
   1cbe8:	sxtw	x0, w0
   1cbec:	str	x0, [sp, #144]
   1cbf0:	ldrb	w0, [sp, #126]
   1cbf4:	cmp	w0, #0x0
   1cbf8:	b.eq	1cca4 <scols_init_debug@@SMARTCOLS_2.25+0x425c>  // b.none
   1cbfc:	ldrb	w0, [sp, #127]
   1cc00:	cmp	w0, #0x0
   1cc04:	b.ne	1cc1c <scols_init_debug@@SMARTCOLS_2.25+0x41d4>  // b.any
   1cc08:	ldr	x0, [sp, #32]
   1cc0c:	ldr	x0, [x0]
   1cc10:	ldr	x1, [sp, #144]
   1cc14:	cmp	x1, x0
   1cc18:	b.ls	1cca4 <scols_init_debug@@SMARTCOLS_2.25+0x425c>  // b.plast
   1cc1c:	ldrb	w0, [sp, #127]
   1cc20:	cmp	w0, #0x0
   1cc24:	b.eq	1cc40 <scols_init_debug@@SMARTCOLS_2.25+0x41f8>  // b.none
   1cc28:	mov	x2, #0x0                   	// #0
   1cc2c:	ldr	x1, [sp, #160]
   1cc30:	mov	x0, #0x0                   	// #0
   1cc34:	bl	8020 <wcstombs@plt>
   1cc38:	add	x0, x0, #0x1
   1cc3c:	str	x0, [sp, #176]
   1cc40:	ldr	x0, [sp, #176]
   1cc44:	bl	78e0 <malloc@plt>
   1cc48:	str	x0, [sp, #168]
   1cc4c:	ldr	x0, [sp, #168]
   1cc50:	cmp	x0, #0x0
   1cc54:	b.ne	1cc6c <scols_init_debug@@SMARTCOLS_2.25+0x4224>  // b.any
   1cc58:	ldr	w0, [sp, #24]
   1cc5c:	and	w0, w0, #0x1
   1cc60:	cmp	w0, #0x0
   1cc64:	b.eq	1ce38 <scols_init_debug@@SMARTCOLS_2.25+0x43f0>  // b.none
   1cc68:	b	1cca8 <scols_init_debug@@SMARTCOLS_2.25+0x4260>
   1cc6c:	ldr	x0, [sp, #168]
   1cc70:	str	x0, [sp, #152]
   1cc74:	ldr	x0, [sp, #32]
   1cc78:	ldr	x0, [x0]
   1cc7c:	mov	x1, x0
   1cc80:	ldr	x0, [sp, #160]
   1cc84:	bl	1c7a8 <scols_init_debug@@SMARTCOLS_2.25+0x3d60>
   1cc88:	str	x0, [sp, #144]
   1cc8c:	ldr	x2, [sp, #176]
   1cc90:	ldr	x1, [sp, #160]
   1cc94:	ldr	x0, [sp, #168]
   1cc98:	bl	8020 <wcstombs@plt>
   1cc9c:	str	x0, [sp, #136]
   1cca0:	b	1cca8 <scols_init_debug@@SMARTCOLS_2.25+0x4260>
   1cca4:	nop
   1cca8:	ldr	x0, [sp, #32]
   1ccac:	ldr	x0, [x0]
   1ccb0:	ldr	x1, [sp, #144]
   1ccb4:	cmp	x1, x0
   1ccb8:	b.ls	1ccd0 <scols_init_debug@@SMARTCOLS_2.25+0x4288>  // b.plast
   1ccbc:	ldr	x0, [sp, #32]
   1ccc0:	ldr	x0, [x0]
   1ccc4:	str	x0, [sp, #144]
   1ccc8:	ldr	x0, [sp, #144]
   1cccc:	str	x0, [sp, #136]
   1ccd0:	ldr	x0, [sp, #32]
   1ccd4:	ldr	x0, [x0]
   1ccd8:	ldr	x1, [sp, #144]
   1ccdc:	cmp	x1, x0
   1cce0:	b.cs	1ccf8 <scols_init_debug@@SMARTCOLS_2.25+0x42b0>  // b.hs, b.nlast
   1cce4:	ldr	x0, [sp, #32]
   1cce8:	ldr	x1, [x0]
   1ccec:	ldr	x0, [sp, #144]
   1ccf0:	sub	x0, x1, x0
   1ccf4:	str	x0, [sp, #128]
   1ccf8:	ldr	x0, [sp, #32]
   1ccfc:	ldr	x1, [sp, #144]
   1cd00:	str	x1, [x0]
   1cd04:	ldr	x1, [sp, #136]
   1cd08:	ldr	x0, [sp, #128]
   1cd0c:	add	x0, x1, x0
   1cd10:	str	x0, [sp, #184]
   1cd14:	ldr	x0, [sp, #40]
   1cd18:	cmp	x0, #0x0
   1cd1c:	b.eq	1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x43f8>  // b.none
   1cd20:	ldr	x0, [sp, #40]
   1cd24:	sub	x0, x0, #0x1
   1cd28:	ldr	x1, [sp, #48]
   1cd2c:	add	x0, x1, x0
   1cd30:	str	x0, [sp, #88]
   1cd34:	ldr	w0, [sp, #28]
   1cd38:	cmp	w0, #0x2
   1cd3c:	b.eq	1cd68 <scols_init_debug@@SMARTCOLS_2.25+0x4320>  // b.none
   1cd40:	ldr	w0, [sp, #28]
   1cd44:	cmp	w0, #0x2
   1cd48:	b.hi	1cdb0 <scols_init_debug@@SMARTCOLS_2.25+0x4368>  // b.pmore
   1cd4c:	ldr	w0, [sp, #28]
   1cd50:	cmp	w0, #0x0
   1cd54:	b.eq	1cd90 <scols_init_debug@@SMARTCOLS_2.25+0x4348>  // b.none
   1cd58:	ldr	w0, [sp, #28]
   1cd5c:	cmp	w0, #0x1
   1cd60:	b.eq	1cda0 <scols_init_debug@@SMARTCOLS_2.25+0x4358>  // b.none
   1cd64:	b	1cdb0 <scols_init_debug@@SMARTCOLS_2.25+0x4368>
   1cd68:	ldr	x0, [sp, #128]
   1cd6c:	lsr	x1, x0, #1
   1cd70:	ldr	x0, [sp, #128]
   1cd74:	and	x0, x0, #0x1
   1cd78:	add	x0, x1, x0
   1cd7c:	str	x0, [sp, #112]
   1cd80:	ldr	x0, [sp, #128]
   1cd84:	lsr	x0, x0, #1
   1cd88:	str	x0, [sp, #104]
   1cd8c:	b	1cdb4 <scols_init_debug@@SMARTCOLS_2.25+0x436c>
   1cd90:	str	xzr, [sp, #112]
   1cd94:	ldr	x0, [sp, #128]
   1cd98:	str	x0, [sp, #104]
   1cd9c:	b	1cdb4 <scols_init_debug@@SMARTCOLS_2.25+0x436c>
   1cda0:	ldr	x0, [sp, #128]
   1cda4:	str	x0, [sp, #112]
   1cda8:	str	xzr, [sp, #104]
   1cdac:	b	1cdb4 <scols_init_debug@@SMARTCOLS_2.25+0x436c>
   1cdb0:	bl	7c50 <abort@plt>
   1cdb4:	ldr	w3, [sp, #20]
   1cdb8:	ldr	x2, [sp, #112]
   1cdbc:	ldr	x1, [sp, #88]
   1cdc0:	ldr	x0, [sp, #48]
   1cdc4:	bl	1c9fc <scols_init_debug@@SMARTCOLS_2.25+0x3fb4>
   1cdc8:	str	x0, [sp, #48]
   1cdcc:	ldr	x1, [sp, #88]
   1cdd0:	ldr	x0, [sp, #48]
   1cdd4:	sub	x0, x1, x0
   1cdd8:	str	x0, [sp, #80]
   1cddc:	ldr	x0, [sp, #136]
   1cde0:	str	x0, [sp, #72]
   1cde4:	ldr	x0, [sp, #80]
   1cde8:	str	x0, [sp, #64]
   1cdec:	ldr	x1, [sp, #64]
   1cdf0:	ldr	x0, [sp, #72]
   1cdf4:	cmp	x1, x0
   1cdf8:	csel	x0, x1, x0, ls  // ls = plast
   1cdfc:	mov	x2, x0
   1ce00:	ldr	x1, [sp, #152]
   1ce04:	ldr	x0, [sp, #48]
   1ce08:	bl	7e00 <mempcpy@plt>
   1ce0c:	str	x0, [sp, #48]
   1ce10:	ldr	w3, [sp, #20]
   1ce14:	ldr	x2, [sp, #104]
   1ce18:	ldr	x1, [sp, #88]
   1ce1c:	ldr	x0, [sp, #48]
   1ce20:	bl	1c9fc <scols_init_debug@@SMARTCOLS_2.25+0x3fb4>
   1ce24:	b	1ce44 <scols_init_debug@@SMARTCOLS_2.25+0x43fc>
   1ce28:	nop
   1ce2c:	b	1ce44 <scols_init_debug@@SMARTCOLS_2.25+0x43fc>
   1ce30:	nop
   1ce34:	b	1ce44 <scols_init_debug@@SMARTCOLS_2.25+0x43fc>
   1ce38:	nop
   1ce3c:	b	1ce44 <scols_init_debug@@SMARTCOLS_2.25+0x43fc>
   1ce40:	nop
   1ce44:	ldr	x0, [sp, #160]
   1ce48:	bl	7dc0 <free@plt>
   1ce4c:	ldr	x0, [sp, #168]
   1ce50:	bl	7dc0 <free@plt>
   1ce54:	ldr	x0, [sp, #184]
   1ce58:	ldp	x29, x30, [sp], #192
   1ce5c:	ret
   1ce60:	stp	x29, x30, [sp, #-64]!
   1ce64:	mov	x29, sp
   1ce68:	str	x0, [sp, #40]
   1ce6c:	str	x1, [sp, #32]
   1ce70:	str	x2, [sp, #24]
   1ce74:	mov	x1, #0x38                  	// #56
   1ce78:	mov	x0, #0x1                   	// #1
   1ce7c:	bl	7ab0 <calloc@plt>
   1ce80:	str	x0, [sp, #56]
   1ce84:	ldr	x0, [sp, #56]
   1ce88:	cmp	x0, #0x0
   1ce8c:	b.eq	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x4494>  // b.none
   1ce90:	ldr	x0, [sp, #56]
   1ce94:	ldr	x1, [sp, #40]
   1ce98:	str	x1, [x0]
   1ce9c:	ldr	x0, [sp, #56]
   1cea0:	ldr	x1, [sp, #32]
   1cea4:	str	x1, [x0, #8]
   1cea8:	ldr	x0, [sp, #56]
   1ceac:	ldr	x1, [sp, #24]
   1ceb0:	str	x1, [x0, #16]
   1ceb4:	ldr	x0, [sp, #40]
   1ceb8:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   1cebc:	mov	x1, x0
   1cec0:	ldr	x0, [sp, #56]
   1cec4:	str	x1, [x0, #24]
   1cec8:	ldr	x0, [sp, #40]
   1cecc:	bl	74f0 <strlen@plt>
   1ced0:	mov	x1, x0
   1ced4:	ldr	x0, [sp, #56]
   1ced8:	str	x1, [x0, #32]
   1cedc:	ldr	x0, [sp, #56]
   1cee0:	ldp	x29, x30, [sp], #64
   1cee4:	ret
   1cee8:	stp	x29, x30, [sp, #-48]!
   1ceec:	mov	x29, sp
   1cef0:	str	x0, [sp, #24]
   1cef4:	ldr	x0, [sp, #24]
   1cef8:	cmp	x0, #0x0
   1cefc:	b.eq	1cf0c <scols_init_debug@@SMARTCOLS_2.25+0x44c4>  // b.none
   1cf00:	ldr	x0, [sp, #24]
   1cf04:	ldr	x0, [x0]
   1cf08:	b	1cf10 <scols_init_debug@@SMARTCOLS_2.25+0x44c8>
   1cf0c:	mov	x0, #0x0                   	// #0
   1cf10:	str	x0, [sp, #40]
   1cf14:	ldr	x0, [sp, #24]
   1cf18:	bl	7dc0 <free@plt>
   1cf1c:	ldr	x0, [sp, #40]
   1cf20:	ldp	x29, x30, [sp], #48
   1cf24:	ret
   1cf28:	stp	x29, x30, [sp, #-48]!
   1cf2c:	mov	x29, sp
   1cf30:	str	x0, [sp, #24]
   1cf34:	str	x1, [sp, #16]
   1cf38:	str	xzr, [sp, #40]
   1cf3c:	ldr	x0, [sp, #24]
   1cf40:	cmp	x0, #0x0
   1cf44:	b.eq	1cf58 <scols_init_debug@@SMARTCOLS_2.25+0x4510>  // b.none
   1cf48:	ldr	x0, [sp, #24]
   1cf4c:	ldrsb	w0, [x0]
   1cf50:	cmp	w0, #0x0
   1cf54:	b.ne	1cf60 <scols_init_debug@@SMARTCOLS_2.25+0x4518>  // b.any
   1cf58:	mov	x0, #0x0                   	// #0
   1cf5c:	b	1cf98 <scols_init_debug@@SMARTCOLS_2.25+0x4550>
   1cf60:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1cf64:	mov	x1, x0
   1cf68:	add	x0, sp, #0x24
   1cf6c:	mov	x3, #0x0                   	// #0
   1cf70:	mov	x2, x1
   1cf74:	ldr	x1, [sp, #24]
   1cf78:	bl	7420 <mbrtowc@plt>
   1cf7c:	str	x0, [sp, #40]
   1cf80:	ldr	w0, [sp, #36]
   1cf84:	bl	7920 <wcwidth@plt>
   1cf88:	sxtw	x1, w0
   1cf8c:	ldr	x0, [sp, #16]
   1cf90:	str	x1, [x0]
   1cf94:	ldr	x0, [sp, #40]
   1cf98:	ldp	x29, x30, [sp], #48
   1cf9c:	ret
   1cfa0:	stp	x29, x30, [sp, #-80]!
   1cfa4:	mov	x29, sp
   1cfa8:	str	x0, [sp, #40]
   1cfac:	str	x1, [sp, #32]
   1cfb0:	str	x2, [sp, #24]
   1cfb4:	str	wzr, [sp, #52]
   1cfb8:	str	xzr, [sp, #56]
   1cfbc:	ldr	x0, [sp, #40]
   1cfc0:	cmp	x0, #0x0
   1cfc4:	b.eq	1cff4 <scols_init_debug@@SMARTCOLS_2.25+0x45ac>  // b.none
   1cfc8:	ldr	x0, [sp, #32]
   1cfcc:	cmp	x0, #0x0
   1cfd0:	b.eq	1cff4 <scols_init_debug@@SMARTCOLS_2.25+0x45ac>  // b.none
   1cfd4:	ldr	x1, [sp, #40]
   1cfd8:	ldr	x0, [sp, #32]
   1cfdc:	cmp	x1, x0
   1cfe0:	b.eq	1cff4 <scols_init_debug@@SMARTCOLS_2.25+0x45ac>  // b.none
   1cfe4:	ldr	x0, [sp, #40]
   1cfe8:	ldrsb	w0, [x0]
   1cfec:	cmp	w0, #0x0
   1cff0:	b.ne	1cffc <scols_init_debug@@SMARTCOLS_2.25+0x45b4>  // b.any
   1cff4:	mov	x0, #0x0                   	// #0
   1cff8:	b	1d0b0 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1cffc:	ldr	x0, [sp, #40]
   1d000:	str	x0, [sp, #72]
   1d004:	ldr	x0, [sp, #72]
   1d008:	str	x0, [sp, #64]
   1d00c:	b	1d070 <scols_init_debug@@SMARTCOLS_2.25+0x4628>
   1d010:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1d014:	mov	x1, x0
   1d018:	add	x0, sp, #0x34
   1d01c:	mov	x3, #0x0                   	// #0
   1d020:	mov	x2, x1
   1d024:	ldr	x1, [sp, #72]
   1d028:	bl	7420 <mbrtowc@plt>
   1d02c:	str	x0, [sp, #56]
   1d030:	ldr	x0, [sp, #72]
   1d034:	str	x0, [sp, #64]
   1d038:	ldr	x0, [sp, #56]
   1d03c:	cmn	x0, #0x1
   1d040:	b.eq	1d050 <scols_init_debug@@SMARTCOLS_2.25+0x4608>  // b.none
   1d044:	ldr	x0, [sp, #56]
   1d048:	cmn	x0, #0x2
   1d04c:	b.ne	1d060 <scols_init_debug@@SMARTCOLS_2.25+0x4618>  // b.any
   1d050:	ldr	x0, [sp, #72]
   1d054:	add	x0, x0, #0x1
   1d058:	str	x0, [sp, #72]
   1d05c:	b	1d070 <scols_init_debug@@SMARTCOLS_2.25+0x4628>
   1d060:	ldr	x1, [sp, #72]
   1d064:	ldr	x0, [sp, #56]
   1d068:	add	x0, x1, x0
   1d06c:	str	x0, [sp, #72]
   1d070:	ldr	x1, [sp, #72]
   1d074:	ldr	x0, [sp, #32]
   1d078:	cmp	x1, x0
   1d07c:	b.cc	1d010 <scols_init_debug@@SMARTCOLS_2.25+0x45c8>  // b.lo, b.ul, b.last
   1d080:	ldr	x1, [sp, #64]
   1d084:	ldr	x0, [sp, #32]
   1d088:	cmp	x1, x0
   1d08c:	b.ne	1d098 <scols_init_debug@@SMARTCOLS_2.25+0x4650>  // b.any
   1d090:	mov	x0, #0x0                   	// #0
   1d094:	b	1d0b0 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1d098:	ldr	w0, [sp, #52]
   1d09c:	bl	7920 <wcwidth@plt>
   1d0a0:	sxtw	x1, w0
   1d0a4:	ldr	x0, [sp, #24]
   1d0a8:	str	x1, [x0]
   1d0ac:	ldr	x0, [sp, #56]
   1d0b0:	ldp	x29, x30, [sp], #80
   1d0b4:	ret
   1d0b8:	stp	x29, x30, [sp, #-64]!
   1d0bc:	mov	x29, sp
   1d0c0:	str	x0, [sp, #24]
   1d0c4:	str	w1, [sp, #20]
   1d0c8:	ldr	w0, [sp, #20]
   1d0cc:	cmp	w0, #0x3
   1d0d0:	b.eq	1d220 <scols_init_debug@@SMARTCOLS_2.25+0x47d8>  // b.none
   1d0d4:	ldr	w0, [sp, #20]
   1d0d8:	cmp	w0, #0x3
   1d0dc:	b.gt	1d258 <scols_init_debug@@SMARTCOLS_2.25+0x4810>
   1d0e0:	ldr	w0, [sp, #20]
   1d0e4:	cmp	w0, #0x2
   1d0e8:	b.eq	1d234 <scols_init_debug@@SMARTCOLS_2.25+0x47ec>  // b.none
   1d0ec:	ldr	w0, [sp, #20]
   1d0f0:	cmp	w0, #0x2
   1d0f4:	b.gt	1d258 <scols_init_debug@@SMARTCOLS_2.25+0x4810>
   1d0f8:	ldr	w0, [sp, #20]
   1d0fc:	cmp	w0, #0x0
   1d100:	b.eq	1d114 <scols_init_debug@@SMARTCOLS_2.25+0x46cc>  // b.none
   1d104:	ldr	w0, [sp, #20]
   1d108:	cmp	w0, #0x1
   1d10c:	b.eq	1d1a0 <scols_init_debug@@SMARTCOLS_2.25+0x4758>  // b.none
   1d110:	b	1d258 <scols_init_debug@@SMARTCOLS_2.25+0x4810>
   1d114:	ldr	x0, [sp, #24]
   1d118:	ldr	x0, [x0, #40]
   1d11c:	cmp	x0, #0x0
   1d120:	b.ne	1d12c <scols_init_debug@@SMARTCOLS_2.25+0x46e4>  // b.any
   1d124:	mov	w0, #0x1                   	// #1
   1d128:	b	1d270 <scols_init_debug@@SMARTCOLS_2.25+0x4828>
   1d12c:	ldr	x0, [sp, #24]
   1d130:	ldr	x3, [x0]
   1d134:	ldr	x0, [sp, #24]
   1d138:	ldr	x1, [x0]
   1d13c:	ldr	x0, [sp, #24]
   1d140:	ldr	x0, [x0, #40]
   1d144:	add	x0, x1, x0
   1d148:	add	x1, sp, #0x28
   1d14c:	mov	x2, x1
   1d150:	mov	x1, x0
   1d154:	mov	x0, x3
   1d158:	bl	1cfa0 <scols_init_debug@@SMARTCOLS_2.25+0x4558>
   1d15c:	str	x0, [sp, #48]
   1d160:	ldr	x0, [sp, #48]
   1d164:	cmp	x0, #0x0
   1d168:	b.eq	1d260 <scols_init_debug@@SMARTCOLS_2.25+0x4818>  // b.none
   1d16c:	ldr	x0, [sp, #24]
   1d170:	ldr	x1, [x0, #40]
   1d174:	ldr	x0, [sp, #48]
   1d178:	sub	x1, x1, x0
   1d17c:	ldr	x0, [sp, #24]
   1d180:	str	x1, [x0, #40]
   1d184:	ldr	x0, [sp, #24]
   1d188:	ldr	x1, [x0, #48]
   1d18c:	ldr	x0, [sp, #40]
   1d190:	sub	x1, x1, x0
   1d194:	ldr	x0, [sp, #24]
   1d198:	str	x1, [x0, #48]
   1d19c:	b	1d260 <scols_init_debug@@SMARTCOLS_2.25+0x4818>
   1d1a0:	ldr	x0, [sp, #24]
   1d1a4:	ldr	x1, [x0, #48]
   1d1a8:	ldr	x0, [sp, #24]
   1d1ac:	ldr	x0, [x0, #24]
   1d1b0:	cmp	x1, x0
   1d1b4:	b.cc	1d1c0 <scols_init_debug@@SMARTCOLS_2.25+0x4778>  // b.lo, b.ul, b.last
   1d1b8:	mov	w0, #0x1                   	// #1
   1d1bc:	b	1d270 <scols_init_debug@@SMARTCOLS_2.25+0x4828>
   1d1c0:	ldr	x0, [sp, #24]
   1d1c4:	ldr	x1, [x0]
   1d1c8:	ldr	x0, [sp, #24]
   1d1cc:	ldr	x0, [x0, #40]
   1d1d0:	add	x0, x1, x0
   1d1d4:	add	x1, sp, #0x20
   1d1d8:	bl	1cf28 <scols_init_debug@@SMARTCOLS_2.25+0x44e0>
   1d1dc:	str	x0, [sp, #56]
   1d1e0:	ldr	x0, [sp, #56]
   1d1e4:	cmp	x0, #0x0
   1d1e8:	b.eq	1d268 <scols_init_debug@@SMARTCOLS_2.25+0x4820>  // b.none
   1d1ec:	ldr	x0, [sp, #24]
   1d1f0:	ldr	x1, [x0, #40]
   1d1f4:	ldr	x0, [sp, #56]
   1d1f8:	add	x1, x1, x0
   1d1fc:	ldr	x0, [sp, #24]
   1d200:	str	x1, [x0, #40]
   1d204:	ldr	x0, [sp, #24]
   1d208:	ldr	x1, [x0, #48]
   1d20c:	ldr	x0, [sp, #32]
   1d210:	add	x1, x1, x0
   1d214:	ldr	x0, [sp, #24]
   1d218:	str	x1, [x0, #48]
   1d21c:	b	1d268 <scols_init_debug@@SMARTCOLS_2.25+0x4820>
   1d220:	ldr	x0, [sp, #24]
   1d224:	str	xzr, [x0, #40]
   1d228:	ldr	x0, [sp, #24]
   1d22c:	str	xzr, [x0, #48]
   1d230:	b	1d26c <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   1d234:	ldr	x0, [sp, #24]
   1d238:	ldr	x1, [x0, #32]
   1d23c:	ldr	x0, [sp, #24]
   1d240:	str	x1, [x0, #40]
   1d244:	ldr	x0, [sp, #24]
   1d248:	ldr	x1, [x0, #24]
   1d24c:	ldr	x0, [sp, #24]
   1d250:	str	x1, [x0, #48]
   1d254:	b	1d26c <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   1d258:	mov	w0, #0xffffffea            	// #-22
   1d25c:	b	1d270 <scols_init_debug@@SMARTCOLS_2.25+0x4828>
   1d260:	nop
   1d264:	b	1d26c <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   1d268:	nop
   1d26c:	mov	w0, #0x0                   	// #0
   1d270:	ldp	x29, x30, [sp], #64
   1d274:	ret
   1d278:	stp	x29, x30, [sp, #-64]!
   1d27c:	mov	x29, sp
   1d280:	str	x0, [sp, #24]
   1d284:	str	x1, [sp, #16]
   1d288:	ldr	x1, [sp, #16]
   1d28c:	ldr	x0, [sp, #24]
   1d290:	bl	1cf28 <scols_init_debug@@SMARTCOLS_2.25+0x44e0>
   1d294:	str	x0, [sp, #56]
   1d298:	ldr	x0, [sp, #24]
   1d29c:	bl	74f0 <strlen@plt>
   1d2a0:	str	x0, [sp, #48]
   1d2a4:	ldr	x1, [sp, #48]
   1d2a8:	ldr	x0, [sp, #56]
   1d2ac:	sub	x0, x1, x0
   1d2b0:	str	x0, [sp, #40]
   1d2b4:	ldr	x1, [sp, #24]
   1d2b8:	ldr	x0, [sp, #56]
   1d2bc:	add	x0, x1, x0
   1d2c0:	ldr	x2, [sp, #40]
   1d2c4:	mov	x1, x0
   1d2c8:	ldr	x0, [sp, #24]
   1d2cc:	bl	7450 <memmove@plt>
   1d2d0:	ldr	x1, [sp, #48]
   1d2d4:	ldr	x0, [sp, #56]
   1d2d8:	sub	x0, x1, x0
   1d2dc:	ldr	x1, [sp, #24]
   1d2e0:	add	x0, x1, x0
   1d2e4:	strb	wzr, [x0]
   1d2e8:	ldr	x0, [sp, #56]
   1d2ec:	ldp	x29, x30, [sp], #64
   1d2f0:	ret
   1d2f4:	stp	x29, x30, [sp, #-176]!
   1d2f8:	mov	x29, sp
   1d2fc:	stp	x19, x20, [sp, #16]
   1d300:	stp	x21, x22, [sp, #32]
   1d304:	stp	x23, x24, [sp, #48]
   1d308:	stp	x25, x26, [sp, #64]
   1d30c:	str	x27, [sp, #80]
   1d310:	str	x0, [x29, #120]
   1d314:	str	w1, [x29, #116]
   1d318:	str	x2, [x29, #104]
   1d31c:	mov	x0, sp
   1d320:	mov	x19, x0
   1d324:	mov	x0, #0x1                   	// #1
   1d328:	str	x0, [x29, #168]
   1d32c:	ldr	w0, [x29, #116]
   1d330:	str	w0, [x29, #164]
   1d334:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1d338:	mov	x1, x0
   1d33c:	sub	x1, x1, #0x1
   1d340:	str	x1, [x29, #152]
   1d344:	mov	x26, x0
   1d348:	mov	x27, #0x0                   	// #0
   1d34c:	lsr	x1, x26, #61
   1d350:	lsl	x23, x27, #3
   1d354:	orr	x23, x1, x23
   1d358:	lsl	x22, x26, #3
   1d35c:	mov	x24, x0
   1d360:	mov	x25, #0x0                   	// #0
   1d364:	lsr	x1, x24, #61
   1d368:	lsl	x21, x25, #3
   1d36c:	orr	x21, x1, x21
   1d370:	lsl	x20, x24, #3
   1d374:	add	x0, x0, #0xf
   1d378:	lsr	x0, x0, #4
   1d37c:	lsl	x0, x0, #4
   1d380:	sub	sp, sp, x0
   1d384:	mov	x0, sp
   1d388:	add	x0, x0, #0x0
   1d38c:	str	x0, [x29, #144]
   1d390:	ldr	x0, [x29, #144]
   1d394:	ldr	w1, [x29, #164]
   1d398:	bl	7d80 <wctomb@plt>
   1d39c:	sxtw	x0, w0
   1d3a0:	str	x0, [x29, #168]
   1d3a4:	ldr	x0, [x29, #168]
   1d3a8:	cmn	x0, #0x1
   1d3ac:	b.ne	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x4970>  // b.any
   1d3b0:	ldr	x0, [x29, #168]
   1d3b4:	b	1d424 <scols_init_debug@@SMARTCOLS_2.25+0x49dc>
   1d3b8:	ldr	w0, [x29, #164]
   1d3bc:	bl	7920 <wcwidth@plt>
   1d3c0:	sxtw	x1, w0
   1d3c4:	ldr	x0, [x29, #104]
   1d3c8:	str	x1, [x0]
   1d3cc:	ldr	x0, [x29, #144]
   1d3d0:	str	x0, [x29, #136]
   1d3d4:	ldr	x0, [x29, #120]
   1d3d8:	bl	74f0 <strlen@plt>
   1d3dc:	str	x0, [x29, #128]
   1d3e0:	ldr	x1, [x29, #120]
   1d3e4:	ldr	x0, [x29, #168]
   1d3e8:	add	x0, x1, x0
   1d3ec:	ldr	x2, [x29, #128]
   1d3f0:	ldr	x1, [x29, #120]
   1d3f4:	bl	7450 <memmove@plt>
   1d3f8:	ldr	x2, [x29, #168]
   1d3fc:	ldr	x1, [x29, #136]
   1d400:	ldr	x0, [x29, #120]
   1d404:	bl	7430 <memcpy@plt>
   1d408:	ldr	x1, [x29, #128]
   1d40c:	ldr	x0, [x29, #168]
   1d410:	add	x0, x1, x0
   1d414:	ldr	x1, [x29, #120]
   1d418:	add	x0, x1, x0
   1d41c:	strb	wzr, [x0]
   1d420:	ldr	x0, [x29, #168]
   1d424:	mov	sp, x19
   1d428:	mov	sp, x29
   1d42c:	ldp	x19, x20, [sp, #16]
   1d430:	ldp	x21, x22, [sp, #32]
   1d434:	ldp	x23, x24, [sp, #48]
   1d438:	ldp	x25, x26, [sp, #64]
   1d43c:	ldr	x27, [sp, #80]
   1d440:	ldp	x29, x30, [sp], #176
   1d444:	ret
   1d448:	stp	x29, x30, [sp, #-48]!
   1d44c:	mov	x29, sp
   1d450:	str	x0, [sp, #24]
   1d454:	ldr	x0, [sp, #24]
   1d458:	ldr	x0, [x0, #24]
   1d45c:	cmp	x0, #0x0
   1d460:	b.eq	1d47c <scols_init_debug@@SMARTCOLS_2.25+0x4a34>  // b.none
   1d464:	ldr	x0, [sp, #24]
   1d468:	ldr	x1, [x0, #40]
   1d46c:	ldr	x0, [sp, #24]
   1d470:	ldr	x0, [x0, #32]
   1d474:	cmp	x1, x0
   1d478:	b.cc	1d484 <scols_init_debug@@SMARTCOLS_2.25+0x4a3c>  // b.lo, b.ul, b.last
   1d47c:	mov	w0, #0x1                   	// #1
   1d480:	b	1d4ec <scols_init_debug@@SMARTCOLS_2.25+0x4aa4>
   1d484:	ldr	x0, [sp, #24]
   1d488:	ldr	x1, [x0]
   1d48c:	ldr	x0, [sp, #24]
   1d490:	ldr	x0, [x0, #40]
   1d494:	add	x0, x1, x0
   1d498:	add	x1, sp, #0x20
   1d49c:	bl	1d278 <scols_init_debug@@SMARTCOLS_2.25+0x4830>
   1d4a0:	str	x0, [sp, #40]
   1d4a4:	ldr	x0, [sp, #40]
   1d4a8:	cmn	x0, #0x1
   1d4ac:	b.ne	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x4a70>  // b.any
   1d4b0:	mov	w0, #0x1                   	// #1
   1d4b4:	b	1d4ec <scols_init_debug@@SMARTCOLS_2.25+0x4aa4>
   1d4b8:	ldr	x0, [sp, #24]
   1d4bc:	ldr	x1, [x0, #32]
   1d4c0:	ldr	x0, [sp, #40]
   1d4c4:	sub	x1, x1, x0
   1d4c8:	ldr	x0, [sp, #24]
   1d4cc:	str	x1, [x0, #32]
   1d4d0:	ldr	x0, [sp, #24]
   1d4d4:	ldr	x0, [x0]
   1d4d8:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   1d4dc:	mov	x1, x0
   1d4e0:	ldr	x0, [sp, #24]
   1d4e4:	str	x1, [x0, #24]
   1d4e8:	mov	w0, #0x0                   	// #0
   1d4ec:	ldp	x29, x30, [sp], #48
   1d4f0:	ret
   1d4f4:	stp	x29, x30, [sp, #-32]!
   1d4f8:	mov	x29, sp
   1d4fc:	str	x0, [sp, #24]
   1d500:	ldr	x0, [sp, #24]
   1d504:	ldr	x1, [x0, #40]
   1d508:	ldr	x0, [sp, #24]
   1d50c:	ldr	x0, [x0, #32]
   1d510:	cmp	x1, x0
   1d514:	b.cc	1d534 <scols_init_debug@@SMARTCOLS_2.25+0x4aec>  // b.lo, b.ul, b.last
   1d518:	mov	w1, #0x0                   	// #0
   1d51c:	ldr	x0, [sp, #24]
   1d520:	bl	1d0b8 <scols_init_debug@@SMARTCOLS_2.25+0x4670>
   1d524:	cmp	w0, #0x1
   1d528:	b.ne	1d534 <scols_init_debug@@SMARTCOLS_2.25+0x4aec>  // b.any
   1d52c:	mov	w0, #0x1                   	// #1
   1d530:	b	1d53c <scols_init_debug@@SMARTCOLS_2.25+0x4af4>
   1d534:	ldr	x0, [sp, #24]
   1d538:	bl	1d448 <scols_init_debug@@SMARTCOLS_2.25+0x4a00>
   1d53c:	ldp	x29, x30, [sp], #32
   1d540:	ret
   1d544:	stp	x29, x30, [sp, #-32]!
   1d548:	mov	x29, sp
   1d54c:	str	x0, [sp, #24]
   1d550:	mov	w1, #0x0                   	// #0
   1d554:	ldr	x0, [sp, #24]
   1d558:	bl	1d0b8 <scols_init_debug@@SMARTCOLS_2.25+0x4670>
   1d55c:	cmp	w0, #0x0
   1d560:	b.ne	1d570 <scols_init_debug@@SMARTCOLS_2.25+0x4b28>  // b.any
   1d564:	ldr	x0, [sp, #24]
   1d568:	bl	1d448 <scols_init_debug@@SMARTCOLS_2.25+0x4a00>
   1d56c:	b	1d574 <scols_init_debug@@SMARTCOLS_2.25+0x4b2c>
   1d570:	mov	w0, #0x1                   	// #1
   1d574:	ldp	x29, x30, [sp], #32
   1d578:	ret
   1d57c:	stp	x29, x30, [sp, #-64]!
   1d580:	mov	x29, sp
   1d584:	str	x19, [sp, #16]
   1d588:	str	x0, [sp, #40]
   1d58c:	str	w1, [sp, #36]
   1d590:	ldr	x0, [sp, #40]
   1d594:	ldr	x19, [x0, #32]
   1d598:	bl	7de0 <__ctype_get_mb_cur_max@plt>
   1d59c:	add	x1, x19, x0
   1d5a0:	ldr	x0, [sp, #40]
   1d5a4:	ldr	x0, [x0, #8]
   1d5a8:	cmp	x1, x0
   1d5ac:	b.ls	1d5b8 <scols_init_debug@@SMARTCOLS_2.25+0x4b70>  // b.plast
   1d5b0:	mov	w0, #0x1                   	// #1
   1d5b4:	b	1d658 <scols_init_debug@@SMARTCOLS_2.25+0x4c10>
   1d5b8:	ldr	x0, [sp, #40]
   1d5bc:	ldr	x1, [x0]
   1d5c0:	ldr	x0, [sp, #40]
   1d5c4:	ldr	x0, [x0, #40]
   1d5c8:	add	x0, x1, x0
   1d5cc:	add	x1, sp, #0x30
   1d5d0:	mov	x2, x1
   1d5d4:	ldr	w1, [sp, #36]
   1d5d8:	bl	1d2f4 <scols_init_debug@@SMARTCOLS_2.25+0x48ac>
   1d5dc:	str	x0, [sp, #56]
   1d5e0:	ldr	x0, [sp, #56]
   1d5e4:	cmn	x0, #0x1
   1d5e8:	b.ne	1d5f4 <scols_init_debug@@SMARTCOLS_2.25+0x4bac>  // b.any
   1d5ec:	mov	w0, #0x1                   	// #1
   1d5f0:	b	1d658 <scols_init_debug@@SMARTCOLS_2.25+0x4c10>
   1d5f4:	ldr	x0, [sp, #40]
   1d5f8:	ldr	x1, [x0, #40]
   1d5fc:	ldr	x0, [sp, #56]
   1d600:	add	x1, x1, x0
   1d604:	ldr	x0, [sp, #40]
   1d608:	str	x1, [x0, #40]
   1d60c:	ldr	x0, [sp, #40]
   1d610:	ldr	x1, [x0, #48]
   1d614:	ldr	x0, [sp, #48]
   1d618:	add	x1, x1, x0
   1d61c:	ldr	x0, [sp, #40]
   1d620:	str	x1, [x0, #48]
   1d624:	ldr	x0, [sp, #40]
   1d628:	ldr	x1, [x0, #32]
   1d62c:	ldr	x0, [sp, #56]
   1d630:	add	x1, x1, x0
   1d634:	ldr	x0, [sp, #40]
   1d638:	str	x1, [x0, #32]
   1d63c:	ldr	x0, [sp, #40]
   1d640:	ldr	x0, [x0]
   1d644:	bl	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x3580>
   1d648:	mov	x1, x0
   1d64c:	ldr	x0, [sp, #40]
   1d650:	str	x1, [x0, #24]
   1d654:	mov	w0, #0x0                   	// #0
   1d658:	ldr	x19, [sp, #16]
   1d65c:	ldp	x29, x30, [sp], #64
   1d660:	ret
   1d664:	sub	sp, sp, #0x10
   1d668:	str	x0, [sp, #8]
   1d66c:	ldr	x0, [sp, #8]
   1d670:	mov	w1, #0x2301                	// #8961
   1d674:	movk	w1, #0x6745, lsl #16
   1d678:	str	w1, [x0]
   1d67c:	ldr	x0, [sp, #8]
   1d680:	mov	w1, #0xab89                	// #43913
   1d684:	movk	w1, #0xefcd, lsl #16
   1d688:	str	w1, [x0, #4]
   1d68c:	ldr	x0, [sp, #8]
   1d690:	mov	w1, #0xdcfe                	// #56574
   1d694:	movk	w1, #0x98ba, lsl #16
   1d698:	str	w1, [x0, #8]
   1d69c:	ldr	x0, [sp, #8]
   1d6a0:	mov	w1, #0x5476                	// #21622
   1d6a4:	movk	w1, #0x1032, lsl #16
   1d6a8:	str	w1, [x0, #12]
   1d6ac:	ldr	x0, [sp, #8]
   1d6b0:	str	wzr, [x0, #16]
   1d6b4:	ldr	x0, [sp, #8]
   1d6b8:	str	wzr, [x0, #20]
   1d6bc:	nop
   1d6c0:	add	sp, sp, #0x10
   1d6c4:	ret
   1d6c8:	stp	x29, x30, [sp, #-64]!
   1d6cc:	mov	x29, sp
   1d6d0:	str	x0, [sp, #40]
   1d6d4:	str	x1, [sp, #32]
   1d6d8:	str	w2, [sp, #28]
   1d6dc:	ldr	x0, [sp, #40]
   1d6e0:	ldr	w0, [x0, #16]
   1d6e4:	str	w0, [sp, #60]
   1d6e8:	ldr	w0, [sp, #28]
   1d6ec:	lsl	w1, w0, #3
   1d6f0:	ldr	w0, [sp, #60]
   1d6f4:	add	w1, w1, w0
   1d6f8:	ldr	x0, [sp, #40]
   1d6fc:	str	w1, [x0, #16]
   1d700:	ldr	x0, [sp, #40]
   1d704:	ldr	w0, [x0, #16]
   1d708:	ldr	w1, [sp, #60]
   1d70c:	cmp	w1, w0
   1d710:	b.ls	1d728 <scols_init_debug@@SMARTCOLS_2.25+0x4ce0>  // b.plast
   1d714:	ldr	x0, [sp, #40]
   1d718:	ldr	w0, [x0, #20]
   1d71c:	add	w1, w0, #0x1
   1d720:	ldr	x0, [sp, #40]
   1d724:	str	w1, [x0, #20]
   1d728:	ldr	x0, [sp, #40]
   1d72c:	ldr	w1, [x0, #20]
   1d730:	ldr	w0, [sp, #28]
   1d734:	lsr	w0, w0, #29
   1d738:	add	w1, w1, w0
   1d73c:	ldr	x0, [sp, #40]
   1d740:	str	w1, [x0, #20]
   1d744:	ldr	w0, [sp, #60]
   1d748:	lsr	w0, w0, #3
   1d74c:	and	w0, w0, #0x3f
   1d750:	str	w0, [sp, #60]
   1d754:	ldr	w0, [sp, #60]
   1d758:	cmp	w0, #0x0
   1d75c:	b.eq	1d840 <scols_init_debug@@SMARTCOLS_2.25+0x4df8>  // b.none
   1d760:	ldr	x0, [sp, #40]
   1d764:	add	x1, x0, #0x18
   1d768:	ldr	w0, [sp, #60]
   1d76c:	add	x0, x1, x0
   1d770:	str	x0, [sp, #48]
   1d774:	mov	w1, #0x40                  	// #64
   1d778:	ldr	w0, [sp, #60]
   1d77c:	sub	w0, w1, w0
   1d780:	str	w0, [sp, #60]
   1d784:	ldr	w1, [sp, #28]
   1d788:	ldr	w0, [sp, #60]
   1d78c:	cmp	w1, w0
   1d790:	b.cs	1d7ac <scols_init_debug@@SMARTCOLS_2.25+0x4d64>  // b.hs, b.nlast
   1d794:	ldr	w0, [sp, #28]
   1d798:	mov	x2, x0
   1d79c:	ldr	x1, [sp, #32]
   1d7a0:	ldr	x0, [sp, #48]
   1d7a4:	bl	7430 <memcpy@plt>
   1d7a8:	b	1d864 <scols_init_debug@@SMARTCOLS_2.25+0x4e1c>
   1d7ac:	ldr	w0, [sp, #60]
   1d7b0:	mov	x2, x0
   1d7b4:	ldr	x1, [sp, #32]
   1d7b8:	ldr	x0, [sp, #48]
   1d7bc:	bl	7430 <memcpy@plt>
   1d7c0:	ldr	x2, [sp, #40]
   1d7c4:	ldr	x0, [sp, #40]
   1d7c8:	add	x0, x0, #0x18
   1d7cc:	mov	x1, x0
   1d7d0:	mov	x0, x2
   1d7d4:	bl	1d9a8 <scols_init_debug@@SMARTCOLS_2.25+0x4f60>
   1d7d8:	ldr	w0, [sp, #60]
   1d7dc:	ldr	x1, [sp, #32]
   1d7e0:	add	x0, x1, x0
   1d7e4:	str	x0, [sp, #32]
   1d7e8:	ldr	w1, [sp, #28]
   1d7ec:	ldr	w0, [sp, #60]
   1d7f0:	sub	w0, w1, w0
   1d7f4:	str	w0, [sp, #28]
   1d7f8:	b	1d840 <scols_init_debug@@SMARTCOLS_2.25+0x4df8>
   1d7fc:	ldr	x0, [sp, #40]
   1d800:	add	x0, x0, #0x18
   1d804:	mov	x2, #0x40                  	// #64
   1d808:	ldr	x1, [sp, #32]
   1d80c:	bl	7430 <memcpy@plt>
   1d810:	ldr	x2, [sp, #40]
   1d814:	ldr	x0, [sp, #40]
   1d818:	add	x0, x0, #0x18
   1d81c:	mov	x1, x0
   1d820:	mov	x0, x2
   1d824:	bl	1d9a8 <scols_init_debug@@SMARTCOLS_2.25+0x4f60>
   1d828:	ldr	x0, [sp, #32]
   1d82c:	add	x0, x0, #0x40
   1d830:	str	x0, [sp, #32]
   1d834:	ldr	w0, [sp, #28]
   1d838:	sub	w0, w0, #0x40
   1d83c:	str	w0, [sp, #28]
   1d840:	ldr	w0, [sp, #28]
   1d844:	cmp	w0, #0x3f
   1d848:	b.hi	1d7fc <scols_init_debug@@SMARTCOLS_2.25+0x4db4>  // b.pmore
   1d84c:	ldr	x0, [sp, #40]
   1d850:	add	x0, x0, #0x18
   1d854:	ldr	w1, [sp, #28]
   1d858:	mov	x2, x1
   1d85c:	ldr	x1, [sp, #32]
   1d860:	bl	7430 <memcpy@plt>
   1d864:	ldp	x29, x30, [sp], #64
   1d868:	ret
   1d86c:	stp	x29, x30, [sp, #-48]!
   1d870:	mov	x29, sp
   1d874:	str	x0, [sp, #24]
   1d878:	str	x1, [sp, #16]
   1d87c:	ldr	x0, [sp, #16]
   1d880:	ldr	w0, [x0, #16]
   1d884:	lsr	w0, w0, #3
   1d888:	and	w0, w0, #0x3f
   1d88c:	str	w0, [sp, #44]
   1d890:	ldr	x0, [sp, #16]
   1d894:	add	x1, x0, #0x18
   1d898:	ldr	w0, [sp, #44]
   1d89c:	add	x0, x1, x0
   1d8a0:	str	x0, [sp, #32]
   1d8a4:	ldr	x0, [sp, #32]
   1d8a8:	add	x1, x0, #0x1
   1d8ac:	str	x1, [sp, #32]
   1d8b0:	mov	w1, #0xffffff80            	// #-128
   1d8b4:	strb	w1, [x0]
   1d8b8:	mov	w1, #0x3f                  	// #63
   1d8bc:	ldr	w0, [sp, #44]
   1d8c0:	sub	w0, w1, w0
   1d8c4:	str	w0, [sp, #44]
   1d8c8:	ldr	w0, [sp, #44]
   1d8cc:	cmp	w0, #0x7
   1d8d0:	b.hi	1d918 <scols_init_debug@@SMARTCOLS_2.25+0x4ed0>  // b.pmore
   1d8d4:	ldr	w0, [sp, #44]
   1d8d8:	mov	x2, x0
   1d8dc:	mov	w1, #0x0                   	// #0
   1d8e0:	ldr	x0, [sp, #32]
   1d8e4:	bl	7a30 <memset@plt>
   1d8e8:	ldr	x2, [sp, #16]
   1d8ec:	ldr	x0, [sp, #16]
   1d8f0:	add	x0, x0, #0x18
   1d8f4:	mov	x1, x0
   1d8f8:	mov	x0, x2
   1d8fc:	bl	1d9a8 <scols_init_debug@@SMARTCOLS_2.25+0x4f60>
   1d900:	ldr	x0, [sp, #16]
   1d904:	add	x0, x0, #0x18
   1d908:	mov	x2, #0x38                  	// #56
   1d90c:	mov	w1, #0x0                   	// #0
   1d910:	bl	7a30 <memset@plt>
   1d914:	b	1d934 <scols_init_debug@@SMARTCOLS_2.25+0x4eec>
   1d918:	ldr	w0, [sp, #44]
   1d91c:	sub	w0, w0, #0x8
   1d920:	mov	w0, w0
   1d924:	mov	x2, x0
   1d928:	mov	w1, #0x0                   	// #0
   1d92c:	ldr	x0, [sp, #32]
   1d930:	bl	7a30 <memset@plt>
   1d934:	ldr	x0, [sp, #16]
   1d938:	add	x0, x0, #0x50
   1d93c:	ldr	x1, [sp, #16]
   1d940:	add	x1, x1, #0x10
   1d944:	ldr	w1, [x1]
   1d948:	str	w1, [x0]
   1d94c:	ldr	x0, [sp, #16]
   1d950:	add	x0, x0, #0x54
   1d954:	ldr	x1, [sp, #16]
   1d958:	add	x1, x1, #0x14
   1d95c:	ldr	w1, [x1]
   1d960:	str	w1, [x0]
   1d964:	ldr	x2, [sp, #16]
   1d968:	ldr	x0, [sp, #16]
   1d96c:	add	x0, x0, #0x18
   1d970:	mov	x1, x0
   1d974:	mov	x0, x2
   1d978:	bl	1d9a8 <scols_init_debug@@SMARTCOLS_2.25+0x4f60>
   1d97c:	ldr	x0, [sp, #16]
   1d980:	ldp	x0, x1, [x0]
   1d984:	ldr	x2, [sp, #24]
   1d988:	stp	x0, x1, [x2]
   1d98c:	mov	x2, #0x58                  	// #88
   1d990:	mov	w1, #0x0                   	// #0
   1d994:	ldr	x0, [sp, #16]
   1d998:	bl	7a30 <memset@plt>
   1d99c:	nop
   1d9a0:	ldp	x29, x30, [sp], #48
   1d9a4:	ret
   1d9a8:	stp	x19, x20, [sp, #-48]!
   1d9ac:	stp	x21, x22, [sp, #16]
   1d9b0:	str	x0, [sp, #40]
   1d9b4:	str	x1, [sp, #32]
   1d9b8:	ldr	x0, [sp, #40]
   1d9bc:	ldr	w22, [x0]
   1d9c0:	ldr	x0, [sp, #40]
   1d9c4:	ldr	w21, [x0, #4]
   1d9c8:	ldr	x0, [sp, #40]
   1d9cc:	ldr	w20, [x0, #8]
   1d9d0:	ldr	x0, [sp, #40]
   1d9d4:	ldr	w19, [x0, #12]
   1d9d8:	eor	w0, w20, w19
   1d9dc:	and	w0, w21, w0
   1d9e0:	eor	w1, w19, w0
   1d9e4:	ldr	x0, [sp, #32]
   1d9e8:	ldr	w0, [x0]
   1d9ec:	add	w0, w1, w0
   1d9f0:	add	w1, w22, w0
   1d9f4:	mov	w0, #0xa478                	// #42104
   1d9f8:	movk	w0, #0xd76a, lsl #16
   1d9fc:	add	w22, w1, w0
   1da00:	ror	w22, w22, #25
   1da04:	add	w22, w22, w21
   1da08:	eor	w0, w21, w20
   1da0c:	and	w0, w22, w0
   1da10:	eor	w1, w20, w0
   1da14:	ldr	x0, [sp, #32]
   1da18:	add	x0, x0, #0x4
   1da1c:	ldr	w0, [x0]
   1da20:	add	w0, w1, w0
   1da24:	add	w1, w19, w0
   1da28:	mov	w0, #0xb756                	// #46934
   1da2c:	movk	w0, #0xe8c7, lsl #16
   1da30:	add	w19, w1, w0
   1da34:	ror	w19, w19, #20
   1da38:	add	w19, w19, w22
   1da3c:	eor	w0, w22, w21
   1da40:	and	w0, w19, w0
   1da44:	eor	w1, w21, w0
   1da48:	ldr	x0, [sp, #32]
   1da4c:	add	x0, x0, #0x8
   1da50:	ldr	w0, [x0]
   1da54:	add	w0, w1, w0
   1da58:	add	w1, w20, w0
   1da5c:	mov	w0, #0x70db                	// #28891
   1da60:	movk	w0, #0x2420, lsl #16
   1da64:	add	w20, w1, w0
   1da68:	ror	w20, w20, #15
   1da6c:	add	w20, w20, w19
   1da70:	eor	w0, w19, w22
   1da74:	and	w0, w20, w0
   1da78:	eor	w1, w22, w0
   1da7c:	ldr	x0, [sp, #32]
   1da80:	add	x0, x0, #0xc
   1da84:	ldr	w0, [x0]
   1da88:	add	w0, w1, w0
   1da8c:	add	w1, w21, w0
   1da90:	mov	w0, #0xceee                	// #52974
   1da94:	movk	w0, #0xc1bd, lsl #16
   1da98:	add	w21, w1, w0
   1da9c:	ror	w21, w21, #10
   1daa0:	add	w21, w21, w20
   1daa4:	eor	w0, w20, w19
   1daa8:	and	w0, w21, w0
   1daac:	eor	w1, w19, w0
   1dab0:	ldr	x0, [sp, #32]
   1dab4:	add	x0, x0, #0x10
   1dab8:	ldr	w0, [x0]
   1dabc:	add	w0, w1, w0
   1dac0:	add	w1, w22, w0
   1dac4:	mov	w0, #0xfaf                 	// #4015
   1dac8:	movk	w0, #0xf57c, lsl #16
   1dacc:	add	w22, w1, w0
   1dad0:	ror	w22, w22, #25
   1dad4:	add	w22, w22, w21
   1dad8:	eor	w0, w21, w20
   1dadc:	and	w0, w22, w0
   1dae0:	eor	w1, w20, w0
   1dae4:	ldr	x0, [sp, #32]
   1dae8:	add	x0, x0, #0x14
   1daec:	ldr	w0, [x0]
   1daf0:	add	w0, w1, w0
   1daf4:	add	w1, w19, w0
   1daf8:	mov	w0, #0xc62a                	// #50730
   1dafc:	movk	w0, #0x4787, lsl #16
   1db00:	add	w19, w1, w0
   1db04:	ror	w19, w19, #20
   1db08:	add	w19, w19, w22
   1db0c:	eor	w0, w22, w21
   1db10:	and	w0, w19, w0
   1db14:	eor	w1, w21, w0
   1db18:	ldr	x0, [sp, #32]
   1db1c:	add	x0, x0, #0x18
   1db20:	ldr	w0, [x0]
   1db24:	add	w0, w1, w0
   1db28:	add	w1, w20, w0
   1db2c:	mov	w0, #0x4613                	// #17939
   1db30:	movk	w0, #0xa830, lsl #16
   1db34:	add	w20, w1, w0
   1db38:	ror	w20, w20, #15
   1db3c:	add	w20, w20, w19
   1db40:	eor	w0, w19, w22
   1db44:	and	w0, w20, w0
   1db48:	eor	w1, w22, w0
   1db4c:	ldr	x0, [sp, #32]
   1db50:	add	x0, x0, #0x1c
   1db54:	ldr	w0, [x0]
   1db58:	add	w0, w1, w0
   1db5c:	add	w1, w21, w0
   1db60:	mov	w0, #0x9501                	// #38145
   1db64:	movk	w0, #0xfd46, lsl #16
   1db68:	add	w21, w1, w0
   1db6c:	ror	w21, w21, #10
   1db70:	add	w21, w21, w20
   1db74:	eor	w0, w20, w19
   1db78:	and	w0, w21, w0
   1db7c:	eor	w1, w19, w0
   1db80:	ldr	x0, [sp, #32]
   1db84:	add	x0, x0, #0x20
   1db88:	ldr	w0, [x0]
   1db8c:	add	w0, w1, w0
   1db90:	add	w1, w22, w0
   1db94:	mov	w0, #0x98d8                	// #39128
   1db98:	movk	w0, #0x6980, lsl #16
   1db9c:	add	w22, w1, w0
   1dba0:	ror	w22, w22, #25
   1dba4:	add	w22, w22, w21
   1dba8:	eor	w0, w21, w20
   1dbac:	and	w0, w22, w0
   1dbb0:	eor	w1, w20, w0
   1dbb4:	ldr	x0, [sp, #32]
   1dbb8:	add	x0, x0, #0x24
   1dbbc:	ldr	w0, [x0]
   1dbc0:	add	w0, w1, w0
   1dbc4:	add	w1, w19, w0
   1dbc8:	mov	w0, #0xf7af                	// #63407
   1dbcc:	movk	w0, #0x8b44, lsl #16
   1dbd0:	add	w19, w1, w0
   1dbd4:	ror	w19, w19, #20
   1dbd8:	add	w19, w19, w22
   1dbdc:	eor	w0, w22, w21
   1dbe0:	and	w0, w19, w0
   1dbe4:	eor	w1, w21, w0
   1dbe8:	ldr	x0, [sp, #32]
   1dbec:	add	x0, x0, #0x28
   1dbf0:	ldr	w0, [x0]
   1dbf4:	add	w0, w1, w0
   1dbf8:	add	w1, w20, w0
   1dbfc:	mov	w0, #0xffff5bb1            	// #-42063
   1dc00:	add	w20, w1, w0
   1dc04:	ror	w20, w20, #15
   1dc08:	add	w20, w20, w19
   1dc0c:	eor	w0, w19, w22
   1dc10:	and	w0, w20, w0
   1dc14:	eor	w1, w22, w0
   1dc18:	ldr	x0, [sp, #32]
   1dc1c:	add	x0, x0, #0x2c
   1dc20:	ldr	w0, [x0]
   1dc24:	add	w0, w1, w0
   1dc28:	add	w1, w21, w0
   1dc2c:	mov	w0, #0xd7be                	// #55230
   1dc30:	movk	w0, #0x895c, lsl #16
   1dc34:	add	w21, w1, w0
   1dc38:	ror	w21, w21, #10
   1dc3c:	add	w21, w21, w20
   1dc40:	eor	w0, w20, w19
   1dc44:	and	w0, w21, w0
   1dc48:	eor	w1, w19, w0
   1dc4c:	ldr	x0, [sp, #32]
   1dc50:	add	x0, x0, #0x30
   1dc54:	ldr	w0, [x0]
   1dc58:	add	w0, w1, w0
   1dc5c:	add	w1, w22, w0
   1dc60:	mov	w0, #0x1122                	// #4386
   1dc64:	movk	w0, #0x6b90, lsl #16
   1dc68:	add	w22, w1, w0
   1dc6c:	ror	w22, w22, #25
   1dc70:	add	w22, w22, w21
   1dc74:	eor	w0, w21, w20
   1dc78:	and	w0, w22, w0
   1dc7c:	eor	w1, w20, w0
   1dc80:	ldr	x0, [sp, #32]
   1dc84:	add	x0, x0, #0x34
   1dc88:	ldr	w0, [x0]
   1dc8c:	add	w0, w1, w0
   1dc90:	add	w1, w19, w0
   1dc94:	mov	w0, #0x7193                	// #29075
   1dc98:	movk	w0, #0xfd98, lsl #16
   1dc9c:	add	w19, w1, w0
   1dca0:	ror	w19, w19, #20
   1dca4:	add	w19, w19, w22
   1dca8:	eor	w0, w22, w21
   1dcac:	and	w0, w19, w0
   1dcb0:	eor	w1, w21, w0
   1dcb4:	ldr	x0, [sp, #32]
   1dcb8:	add	x0, x0, #0x38
   1dcbc:	ldr	w0, [x0]
   1dcc0:	add	w0, w1, w0
   1dcc4:	add	w1, w20, w0
   1dcc8:	mov	w0, #0x438e                	// #17294
   1dccc:	movk	w0, #0xa679, lsl #16
   1dcd0:	add	w20, w1, w0
   1dcd4:	ror	w20, w20, #15
   1dcd8:	add	w20, w20, w19
   1dcdc:	eor	w0, w19, w22
   1dce0:	and	w0, w20, w0
   1dce4:	eor	w1, w22, w0
   1dce8:	ldr	x0, [sp, #32]
   1dcec:	add	x0, x0, #0x3c
   1dcf0:	ldr	w0, [x0]
   1dcf4:	add	w0, w1, w0
   1dcf8:	add	w1, w21, w0
   1dcfc:	mov	w0, #0x821                 	// #2081
   1dd00:	movk	w0, #0x49b4, lsl #16
   1dd04:	add	w21, w1, w0
   1dd08:	ror	w21, w21, #10
   1dd0c:	add	w21, w21, w20
   1dd10:	eor	w0, w21, w20
   1dd14:	and	w0, w19, w0
   1dd18:	eor	w1, w20, w0
   1dd1c:	ldr	x0, [sp, #32]
   1dd20:	add	x0, x0, #0x4
   1dd24:	ldr	w0, [x0]
   1dd28:	add	w0, w1, w0
   1dd2c:	add	w1, w22, w0
   1dd30:	mov	w0, #0x2562                	// #9570
   1dd34:	movk	w0, #0xf61e, lsl #16
   1dd38:	add	w22, w1, w0
   1dd3c:	ror	w22, w22, #27
   1dd40:	add	w22, w22, w21
   1dd44:	eor	w0, w22, w21
   1dd48:	and	w0, w20, w0
   1dd4c:	eor	w1, w21, w0
   1dd50:	ldr	x0, [sp, #32]
   1dd54:	add	x0, x0, #0x18
   1dd58:	ldr	w0, [x0]
   1dd5c:	add	w0, w1, w0
   1dd60:	add	w1, w19, w0
   1dd64:	mov	w0, #0xb340                	// #45888
   1dd68:	movk	w0, #0xc040, lsl #16
   1dd6c:	add	w19, w1, w0
   1dd70:	ror	w19, w19, #23
   1dd74:	add	w19, w19, w22
   1dd78:	eor	w0, w19, w22
   1dd7c:	and	w0, w21, w0
   1dd80:	eor	w1, w22, w0
   1dd84:	ldr	x0, [sp, #32]
   1dd88:	add	x0, x0, #0x2c
   1dd8c:	ldr	w0, [x0]
   1dd90:	add	w0, w1, w0
   1dd94:	add	w1, w20, w0
   1dd98:	mov	w0, #0x5a51                	// #23121
   1dd9c:	movk	w0, #0x265e, lsl #16
   1dda0:	add	w20, w1, w0
   1dda4:	ror	w20, w20, #18
   1dda8:	add	w20, w20, w19
   1ddac:	eor	w0, w20, w19
   1ddb0:	and	w0, w22, w0
   1ddb4:	eor	w1, w19, w0
   1ddb8:	ldr	x0, [sp, #32]
   1ddbc:	ldr	w0, [x0]
   1ddc0:	add	w0, w1, w0
   1ddc4:	add	w1, w21, w0
   1ddc8:	mov	w0, #0xc7aa                	// #51114
   1ddcc:	movk	w0, #0xe9b6, lsl #16
   1ddd0:	add	w21, w1, w0
   1ddd4:	ror	w21, w21, #12
   1ddd8:	add	w21, w21, w20
   1dddc:	eor	w0, w21, w20
   1dde0:	and	w0, w19, w0
   1dde4:	eor	w1, w20, w0
   1dde8:	ldr	x0, [sp, #32]
   1ddec:	add	x0, x0, #0x14
   1ddf0:	ldr	w0, [x0]
   1ddf4:	add	w0, w1, w0
   1ddf8:	add	w1, w22, w0
   1ddfc:	mov	w0, #0x105d                	// #4189
   1de00:	movk	w0, #0xd62f, lsl #16
   1de04:	add	w22, w1, w0
   1de08:	ror	w22, w22, #27
   1de0c:	add	w22, w22, w21
   1de10:	eor	w0, w22, w21
   1de14:	and	w0, w20, w0
   1de18:	eor	w1, w21, w0
   1de1c:	ldr	x0, [sp, #32]
   1de20:	add	x0, x0, #0x28
   1de24:	ldr	w0, [x0]
   1de28:	add	w0, w1, w0
   1de2c:	add	w1, w19, w0
   1de30:	mov	w0, #0x1453                	// #5203
   1de34:	movk	w0, #0x244, lsl #16
   1de38:	add	w19, w1, w0
   1de3c:	ror	w19, w19, #23
   1de40:	add	w19, w19, w22
   1de44:	eor	w0, w19, w22
   1de48:	and	w0, w21, w0
   1de4c:	eor	w1, w22, w0
   1de50:	ldr	x0, [sp, #32]
   1de54:	add	x0, x0, #0x3c
   1de58:	ldr	w0, [x0]
   1de5c:	add	w0, w1, w0
   1de60:	add	w1, w20, w0
   1de64:	mov	w0, #0xe681                	// #59009
   1de68:	movk	w0, #0xd8a1, lsl #16
   1de6c:	add	w20, w1, w0
   1de70:	ror	w20, w20, #18
   1de74:	add	w20, w20, w19
   1de78:	eor	w0, w20, w19
   1de7c:	and	w0, w22, w0
   1de80:	eor	w1, w19, w0
   1de84:	ldr	x0, [sp, #32]
   1de88:	add	x0, x0, #0x10
   1de8c:	ldr	w0, [x0]
   1de90:	add	w0, w1, w0
   1de94:	add	w1, w21, w0
   1de98:	mov	w0, #0xfbc8                	// #64456
   1de9c:	movk	w0, #0xe7d3, lsl #16
   1dea0:	add	w21, w1, w0
   1dea4:	ror	w21, w21, #12
   1dea8:	add	w21, w21, w20
   1deac:	eor	w0, w21, w20
   1deb0:	and	w0, w19, w0
   1deb4:	eor	w1, w20, w0
   1deb8:	ldr	x0, [sp, #32]
   1debc:	add	x0, x0, #0x24
   1dec0:	ldr	w0, [x0]
   1dec4:	add	w0, w1, w0
   1dec8:	add	w1, w22, w0
   1decc:	mov	w0, #0xcde6                	// #52710
   1ded0:	movk	w0, #0x21e1, lsl #16
   1ded4:	add	w22, w1, w0
   1ded8:	ror	w22, w22, #27
   1dedc:	add	w22, w22, w21
   1dee0:	eor	w0, w22, w21
   1dee4:	and	w0, w20, w0
   1dee8:	eor	w1, w21, w0
   1deec:	ldr	x0, [sp, #32]
   1def0:	add	x0, x0, #0x38
   1def4:	ldr	w0, [x0]
   1def8:	add	w0, w1, w0
   1defc:	add	w1, w19, w0
   1df00:	mov	w0, #0x7d6                 	// #2006
   1df04:	movk	w0, #0xc337, lsl #16
   1df08:	add	w19, w1, w0
   1df0c:	ror	w19, w19, #23
   1df10:	add	w19, w19, w22
   1df14:	eor	w0, w19, w22
   1df18:	and	w0, w21, w0
   1df1c:	eor	w1, w22, w0
   1df20:	ldr	x0, [sp, #32]
   1df24:	add	x0, x0, #0xc
   1df28:	ldr	w0, [x0]
   1df2c:	add	w0, w1, w0
   1df30:	add	w1, w20, w0
   1df34:	mov	w0, #0xd87                 	// #3463
   1df38:	movk	w0, #0xf4d5, lsl #16
   1df3c:	add	w20, w1, w0
   1df40:	ror	w20, w20, #18
   1df44:	add	w20, w20, w19
   1df48:	eor	w0, w20, w19
   1df4c:	and	w0, w22, w0
   1df50:	eor	w1, w19, w0
   1df54:	ldr	x0, [sp, #32]
   1df58:	add	x0, x0, #0x20
   1df5c:	ldr	w0, [x0]
   1df60:	add	w0, w1, w0
   1df64:	add	w1, w21, w0
   1df68:	mov	w0, #0x14ed                	// #5357
   1df6c:	movk	w0, #0x455a, lsl #16
   1df70:	add	w21, w1, w0
   1df74:	ror	w21, w21, #12
   1df78:	add	w21, w21, w20
   1df7c:	eor	w0, w21, w20
   1df80:	and	w0, w19, w0
   1df84:	eor	w1, w20, w0
   1df88:	ldr	x0, [sp, #32]
   1df8c:	add	x0, x0, #0x34
   1df90:	ldr	w0, [x0]
   1df94:	add	w0, w1, w0
   1df98:	add	w1, w22, w0
   1df9c:	mov	w0, #0xe905                	// #59653
   1dfa0:	movk	w0, #0xa9e3, lsl #16
   1dfa4:	add	w22, w1, w0
   1dfa8:	ror	w22, w22, #27
   1dfac:	add	w22, w22, w21
   1dfb0:	eor	w0, w22, w21
   1dfb4:	and	w0, w20, w0
   1dfb8:	eor	w1, w21, w0
   1dfbc:	ldr	x0, [sp, #32]
   1dfc0:	add	x0, x0, #0x8
   1dfc4:	ldr	w0, [x0]
   1dfc8:	add	w0, w1, w0
   1dfcc:	add	w1, w19, w0
   1dfd0:	mov	w0, #0xa3f8                	// #41976
   1dfd4:	movk	w0, #0xfcef, lsl #16
   1dfd8:	add	w19, w1, w0
   1dfdc:	ror	w19, w19, #23
   1dfe0:	add	w19, w19, w22
   1dfe4:	eor	w0, w19, w22
   1dfe8:	and	w0, w21, w0
   1dfec:	eor	w1, w22, w0
   1dff0:	ldr	x0, [sp, #32]
   1dff4:	add	x0, x0, #0x1c
   1dff8:	ldr	w0, [x0]
   1dffc:	add	w0, w1, w0
   1e000:	add	w1, w20, w0
   1e004:	mov	w0, #0x2d9                 	// #729
   1e008:	movk	w0, #0x676f, lsl #16
   1e00c:	add	w20, w1, w0
   1e010:	ror	w20, w20, #18
   1e014:	add	w20, w20, w19
   1e018:	eor	w0, w20, w19
   1e01c:	and	w0, w22, w0
   1e020:	eor	w1, w19, w0
   1e024:	ldr	x0, [sp, #32]
   1e028:	add	x0, x0, #0x30
   1e02c:	ldr	w0, [x0]
   1e030:	add	w0, w1, w0
   1e034:	add	w1, w21, w0
   1e038:	mov	w0, #0x4c8a                	// #19594
   1e03c:	movk	w0, #0x8d2a, lsl #16
   1e040:	add	w21, w1, w0
   1e044:	ror	w21, w21, #12
   1e048:	add	w21, w21, w20
   1e04c:	eor	w0, w21, w20
   1e050:	eor	w1, w19, w0
   1e054:	ldr	x0, [sp, #32]
   1e058:	add	x0, x0, #0x14
   1e05c:	ldr	w0, [x0]
   1e060:	add	w0, w1, w0
   1e064:	add	w1, w22, w0
   1e068:	mov	w0, #0x3942                	// #14658
   1e06c:	movk	w0, #0xfffa, lsl #16
   1e070:	add	w22, w1, w0
   1e074:	ror	w22, w22, #28
   1e078:	add	w22, w22, w21
   1e07c:	eor	w0, w22, w21
   1e080:	eor	w1, w20, w0
   1e084:	ldr	x0, [sp, #32]
   1e088:	add	x0, x0, #0x20
   1e08c:	ldr	w0, [x0]
   1e090:	add	w0, w1, w0
   1e094:	add	w1, w19, w0
   1e098:	mov	w0, #0xf681                	// #63105
   1e09c:	movk	w0, #0x8771, lsl #16
   1e0a0:	add	w19, w1, w0
   1e0a4:	ror	w19, w19, #21
   1e0a8:	add	w19, w19, w22
   1e0ac:	eor	w0, w19, w22
   1e0b0:	eor	w1, w21, w0
   1e0b4:	ldr	x0, [sp, #32]
   1e0b8:	add	x0, x0, #0x2c
   1e0bc:	ldr	w0, [x0]
   1e0c0:	add	w0, w1, w0
   1e0c4:	add	w1, w20, w0
   1e0c8:	mov	w0, #0x6122                	// #24866
   1e0cc:	movk	w0, #0x6d9d, lsl #16
   1e0d0:	add	w20, w1, w0
   1e0d4:	ror	w20, w20, #16
   1e0d8:	add	w20, w20, w19
   1e0dc:	eor	w0, w20, w19
   1e0e0:	eor	w1, w22, w0
   1e0e4:	ldr	x0, [sp, #32]
   1e0e8:	add	x0, x0, #0x38
   1e0ec:	ldr	w0, [x0]
   1e0f0:	add	w0, w1, w0
   1e0f4:	add	w1, w21, w0
   1e0f8:	mov	w0, #0x380c                	// #14348
   1e0fc:	movk	w0, #0xfde5, lsl #16
   1e100:	add	w21, w1, w0
   1e104:	ror	w21, w21, #9
   1e108:	add	w21, w21, w20
   1e10c:	eor	w0, w21, w20
   1e110:	eor	w1, w19, w0
   1e114:	ldr	x0, [sp, #32]
   1e118:	add	x0, x0, #0x4
   1e11c:	ldr	w0, [x0]
   1e120:	add	w0, w1, w0
   1e124:	add	w1, w22, w0
   1e128:	mov	w0, #0xea44                	// #59972
   1e12c:	movk	w0, #0xa4be, lsl #16
   1e130:	add	w22, w1, w0
   1e134:	ror	w22, w22, #28
   1e138:	add	w22, w22, w21
   1e13c:	eor	w0, w22, w21
   1e140:	eor	w1, w20, w0
   1e144:	ldr	x0, [sp, #32]
   1e148:	add	x0, x0, #0x10
   1e14c:	ldr	w0, [x0]
   1e150:	add	w0, w1, w0
   1e154:	add	w1, w19, w0
   1e158:	mov	w0, #0xcfa9                	// #53161
   1e15c:	movk	w0, #0x4bde, lsl #16
   1e160:	add	w19, w1, w0
   1e164:	ror	w19, w19, #21
   1e168:	add	w19, w19, w22
   1e16c:	eor	w0, w19, w22
   1e170:	eor	w1, w21, w0
   1e174:	ldr	x0, [sp, #32]
   1e178:	add	x0, x0, #0x1c
   1e17c:	ldr	w0, [x0]
   1e180:	add	w0, w1, w0
   1e184:	add	w1, w20, w0
   1e188:	mov	w0, #0x4b60                	// #19296
   1e18c:	movk	w0, #0xf6bb, lsl #16
   1e190:	add	w20, w1, w0
   1e194:	ror	w20, w20, #16
   1e198:	add	w20, w20, w19
   1e19c:	eor	w0, w20, w19
   1e1a0:	eor	w1, w22, w0
   1e1a4:	ldr	x0, [sp, #32]
   1e1a8:	add	x0, x0, #0x28
   1e1ac:	ldr	w0, [x0]
   1e1b0:	add	w0, w1, w0
   1e1b4:	add	w1, w21, w0
   1e1b8:	mov	w0, #0xbc70                	// #48240
   1e1bc:	movk	w0, #0xbebf, lsl #16
   1e1c0:	add	w21, w1, w0
   1e1c4:	ror	w21, w21, #9
   1e1c8:	add	w21, w21, w20
   1e1cc:	eor	w0, w21, w20
   1e1d0:	eor	w1, w19, w0
   1e1d4:	ldr	x0, [sp, #32]
   1e1d8:	add	x0, x0, #0x34
   1e1dc:	ldr	w0, [x0]
   1e1e0:	add	w0, w1, w0
   1e1e4:	add	w1, w22, w0
   1e1e8:	mov	w0, #0x7ec6                	// #32454
   1e1ec:	movk	w0, #0x289b, lsl #16
   1e1f0:	add	w22, w1, w0
   1e1f4:	ror	w22, w22, #28
   1e1f8:	add	w22, w22, w21
   1e1fc:	eor	w0, w22, w21
   1e200:	eor	w1, w20, w0
   1e204:	ldr	x0, [sp, #32]
   1e208:	ldr	w0, [x0]
   1e20c:	add	w0, w1, w0
   1e210:	add	w1, w19, w0
   1e214:	mov	w0, #0x27fa                	// #10234
   1e218:	movk	w0, #0xeaa1, lsl #16
   1e21c:	add	w19, w1, w0
   1e220:	ror	w19, w19, #21
   1e224:	add	w19, w19, w22
   1e228:	eor	w0, w19, w22
   1e22c:	eor	w1, w21, w0
   1e230:	ldr	x0, [sp, #32]
   1e234:	add	x0, x0, #0xc
   1e238:	ldr	w0, [x0]
   1e23c:	add	w0, w1, w0
   1e240:	add	w1, w20, w0
   1e244:	mov	w0, #0x3085                	// #12421
   1e248:	movk	w0, #0xd4ef, lsl #16
   1e24c:	add	w20, w1, w0
   1e250:	ror	w20, w20, #16
   1e254:	add	w20, w20, w19
   1e258:	eor	w0, w20, w19
   1e25c:	eor	w1, w22, w0
   1e260:	ldr	x0, [sp, #32]
   1e264:	add	x0, x0, #0x18
   1e268:	ldr	w0, [x0]
   1e26c:	add	w0, w1, w0
   1e270:	add	w1, w21, w0
   1e274:	mov	w0, #0x1d05                	// #7429
   1e278:	movk	w0, #0x488, lsl #16
   1e27c:	add	w21, w1, w0
   1e280:	ror	w21, w21, #9
   1e284:	add	w21, w21, w20
   1e288:	eor	w0, w21, w20
   1e28c:	eor	w1, w19, w0
   1e290:	ldr	x0, [sp, #32]
   1e294:	add	x0, x0, #0x24
   1e298:	ldr	w0, [x0]
   1e29c:	add	w0, w1, w0
   1e2a0:	add	w1, w22, w0
   1e2a4:	mov	w0, #0xd039                	// #53305
   1e2a8:	movk	w0, #0xd9d4, lsl #16
   1e2ac:	add	w22, w1, w0
   1e2b0:	ror	w22, w22, #28
   1e2b4:	add	w22, w22, w21
   1e2b8:	eor	w0, w22, w21
   1e2bc:	eor	w1, w20, w0
   1e2c0:	ldr	x0, [sp, #32]
   1e2c4:	add	x0, x0, #0x30
   1e2c8:	ldr	w0, [x0]
   1e2cc:	add	w0, w1, w0
   1e2d0:	add	w1, w19, w0
   1e2d4:	mov	w0, #0x99e5                	// #39397
   1e2d8:	movk	w0, #0xe6db, lsl #16
   1e2dc:	add	w19, w1, w0
   1e2e0:	ror	w19, w19, #21
   1e2e4:	add	w19, w19, w22
   1e2e8:	eor	w0, w19, w22
   1e2ec:	eor	w1, w21, w0
   1e2f0:	ldr	x0, [sp, #32]
   1e2f4:	add	x0, x0, #0x3c
   1e2f8:	ldr	w0, [x0]
   1e2fc:	add	w0, w1, w0
   1e300:	add	w1, w20, w0
   1e304:	mov	w0, #0x7cf8                	// #31992
   1e308:	movk	w0, #0x1fa2, lsl #16
   1e30c:	add	w20, w1, w0
   1e310:	ror	w20, w20, #16
   1e314:	add	w20, w20, w19
   1e318:	eor	w0, w20, w19
   1e31c:	eor	w1, w22, w0
   1e320:	ldr	x0, [sp, #32]
   1e324:	add	x0, x0, #0x8
   1e328:	ldr	w0, [x0]
   1e32c:	add	w0, w1, w0
   1e330:	add	w1, w21, w0
   1e334:	mov	w0, #0x5665                	// #22117
   1e338:	movk	w0, #0xc4ac, lsl #16
   1e33c:	add	w21, w1, w0
   1e340:	ror	w21, w21, #9
   1e344:	add	w21, w21, w20
   1e348:	mvn	w0, w19
   1e34c:	orr	w0, w21, w0
   1e350:	eor	w1, w20, w0
   1e354:	ldr	x0, [sp, #32]
   1e358:	ldr	w0, [x0]
   1e35c:	add	w0, w1, w0
   1e360:	add	w1, w22, w0
   1e364:	mov	w0, #0x2244                	// #8772
   1e368:	movk	w0, #0xf429, lsl #16
   1e36c:	add	w22, w1, w0
   1e370:	ror	w22, w22, #26
   1e374:	add	w22, w22, w21
   1e378:	mvn	w0, w20
   1e37c:	orr	w0, w22, w0
   1e380:	eor	w1, w21, w0
   1e384:	ldr	x0, [sp, #32]
   1e388:	add	x0, x0, #0x1c
   1e38c:	ldr	w0, [x0]
   1e390:	add	w0, w1, w0
   1e394:	add	w1, w19, w0
   1e398:	mov	w0, #0xff97                	// #65431
   1e39c:	movk	w0, #0x432a, lsl #16
   1e3a0:	add	w19, w1, w0
   1e3a4:	ror	w19, w19, #22
   1e3a8:	add	w19, w19, w22
   1e3ac:	mvn	w0, w21
   1e3b0:	orr	w0, w19, w0
   1e3b4:	eor	w1, w22, w0
   1e3b8:	ldr	x0, [sp, #32]
   1e3bc:	add	x0, x0, #0x38
   1e3c0:	ldr	w0, [x0]
   1e3c4:	add	w0, w1, w0
   1e3c8:	add	w1, w20, w0
   1e3cc:	mov	w0, #0x23a7                	// #9127
   1e3d0:	movk	w0, #0xab94, lsl #16
   1e3d4:	add	w20, w1, w0
   1e3d8:	ror	w20, w20, #17
   1e3dc:	add	w20, w20, w19
   1e3e0:	mvn	w0, w22
   1e3e4:	orr	w0, w20, w0
   1e3e8:	eor	w1, w19, w0
   1e3ec:	ldr	x0, [sp, #32]
   1e3f0:	add	x0, x0, #0x14
   1e3f4:	ldr	w0, [x0]
   1e3f8:	add	w0, w1, w0
   1e3fc:	add	w1, w21, w0
   1e400:	mov	w0, #0xa039                	// #41017
   1e404:	movk	w0, #0xfc93, lsl #16
   1e408:	add	w21, w1, w0
   1e40c:	ror	w21, w21, #11
   1e410:	add	w21, w21, w20
   1e414:	mvn	w0, w19
   1e418:	orr	w0, w21, w0
   1e41c:	eor	w1, w20, w0
   1e420:	ldr	x0, [sp, #32]
   1e424:	add	x0, x0, #0x30
   1e428:	ldr	w0, [x0]
   1e42c:	add	w0, w1, w0
   1e430:	add	w1, w22, w0
   1e434:	mov	w0, #0x59c3                	// #22979
   1e438:	movk	w0, #0x655b, lsl #16
   1e43c:	add	w22, w1, w0
   1e440:	ror	w22, w22, #26
   1e444:	add	w22, w22, w21
   1e448:	mvn	w0, w20
   1e44c:	orr	w0, w22, w0
   1e450:	eor	w1, w21, w0
   1e454:	ldr	x0, [sp, #32]
   1e458:	add	x0, x0, #0xc
   1e45c:	ldr	w0, [x0]
   1e460:	add	w0, w1, w0
   1e464:	add	w1, w19, w0
   1e468:	mov	w0, #0xcc92                	// #52370
   1e46c:	movk	w0, #0x8f0c, lsl #16
   1e470:	add	w19, w1, w0
   1e474:	ror	w19, w19, #22
   1e478:	add	w19, w19, w22
   1e47c:	mvn	w0, w21
   1e480:	orr	w0, w19, w0
   1e484:	eor	w1, w22, w0
   1e488:	ldr	x0, [sp, #32]
   1e48c:	add	x0, x0, #0x28
   1e490:	ldr	w0, [x0]
   1e494:	add	w0, w1, w0
   1e498:	add	w1, w20, w0
   1e49c:	mov	w0, #0xf47d                	// #62589
   1e4a0:	movk	w0, #0xffef, lsl #16
   1e4a4:	add	w20, w1, w0
   1e4a8:	ror	w20, w20, #17
   1e4ac:	add	w20, w20, w19
   1e4b0:	mvn	w0, w22
   1e4b4:	orr	w0, w20, w0
   1e4b8:	eor	w1, w19, w0
   1e4bc:	ldr	x0, [sp, #32]
   1e4c0:	add	x0, x0, #0x4
   1e4c4:	ldr	w0, [x0]
   1e4c8:	add	w0, w1, w0
   1e4cc:	add	w1, w21, w0
   1e4d0:	mov	w0, #0x5dd1                	// #24017
   1e4d4:	movk	w0, #0x8584, lsl #16
   1e4d8:	add	w21, w1, w0
   1e4dc:	ror	w21, w21, #11
   1e4e0:	add	w21, w21, w20
   1e4e4:	mvn	w0, w19
   1e4e8:	orr	w0, w21, w0
   1e4ec:	eor	w1, w20, w0
   1e4f0:	ldr	x0, [sp, #32]
   1e4f4:	add	x0, x0, #0x20
   1e4f8:	ldr	w0, [x0]
   1e4fc:	add	w0, w1, w0
   1e500:	add	w1, w22, w0
   1e504:	mov	w0, #0x7e4f                	// #32335
   1e508:	movk	w0, #0x6fa8, lsl #16
   1e50c:	add	w22, w1, w0
   1e510:	ror	w22, w22, #26
   1e514:	add	w22, w22, w21
   1e518:	mvn	w0, w20
   1e51c:	orr	w0, w22, w0
   1e520:	eor	w1, w21, w0
   1e524:	ldr	x0, [sp, #32]
   1e528:	add	x0, x0, #0x3c
   1e52c:	ldr	w0, [x0]
   1e530:	add	w0, w1, w0
   1e534:	add	w1, w19, w0
   1e538:	mov	w0, #0xe6e0                	// #59104
   1e53c:	movk	w0, #0xfe2c, lsl #16
   1e540:	add	w19, w1, w0
   1e544:	ror	w19, w19, #22
   1e548:	add	w19, w19, w22
   1e54c:	mvn	w0, w21
   1e550:	orr	w0, w19, w0
   1e554:	eor	w1, w22, w0
   1e558:	ldr	x0, [sp, #32]
   1e55c:	add	x0, x0, #0x18
   1e560:	ldr	w0, [x0]
   1e564:	add	w0, w1, w0
   1e568:	add	w1, w20, w0
   1e56c:	mov	w0, #0x4314                	// #17172
   1e570:	movk	w0, #0xa301, lsl #16
   1e574:	add	w20, w1, w0
   1e578:	ror	w20, w20, #17
   1e57c:	add	w20, w20, w19
   1e580:	mvn	w0, w22
   1e584:	orr	w0, w20, w0
   1e588:	eor	w1, w19, w0
   1e58c:	ldr	x0, [sp, #32]
   1e590:	add	x0, x0, #0x34
   1e594:	ldr	w0, [x0]
   1e598:	add	w0, w1, w0
   1e59c:	add	w1, w21, w0
   1e5a0:	mov	w0, #0x11a1                	// #4513
   1e5a4:	movk	w0, #0x4e08, lsl #16
   1e5a8:	add	w21, w1, w0
   1e5ac:	ror	w21, w21, #11
   1e5b0:	add	w21, w21, w20
   1e5b4:	mvn	w0, w19
   1e5b8:	orr	w0, w21, w0
   1e5bc:	eor	w1, w20, w0
   1e5c0:	ldr	x0, [sp, #32]
   1e5c4:	add	x0, x0, #0x10
   1e5c8:	ldr	w0, [x0]
   1e5cc:	add	w0, w1, w0
   1e5d0:	add	w1, w22, w0
   1e5d4:	mov	w0, #0x7e82                	// #32386
   1e5d8:	movk	w0, #0xf753, lsl #16
   1e5dc:	add	w22, w1, w0
   1e5e0:	ror	w22, w22, #26
   1e5e4:	add	w22, w22, w21
   1e5e8:	mvn	w0, w20
   1e5ec:	orr	w0, w22, w0
   1e5f0:	eor	w1, w21, w0
   1e5f4:	ldr	x0, [sp, #32]
   1e5f8:	add	x0, x0, #0x2c
   1e5fc:	ldr	w0, [x0]
   1e600:	add	w0, w1, w0
   1e604:	add	w1, w19, w0
   1e608:	mov	w0, #0xf235                	// #62005
   1e60c:	movk	w0, #0xbd3a, lsl #16
   1e610:	add	w19, w1, w0
   1e614:	ror	w19, w19, #22
   1e618:	add	w19, w19, w22
   1e61c:	mvn	w0, w21
   1e620:	orr	w0, w19, w0
   1e624:	eor	w1, w22, w0
   1e628:	ldr	x0, [sp, #32]
   1e62c:	add	x0, x0, #0x8
   1e630:	ldr	w0, [x0]
   1e634:	add	w0, w1, w0
   1e638:	add	w1, w20, w0
   1e63c:	mov	w0, #0xd2bb                	// #53947
   1e640:	movk	w0, #0x2ad7, lsl #16
   1e644:	add	w20, w1, w0
   1e648:	ror	w20, w20, #17
   1e64c:	add	w20, w20, w19
   1e650:	mvn	w0, w22
   1e654:	orr	w0, w20, w0
   1e658:	eor	w1, w19, w0
   1e65c:	ldr	x0, [sp, #32]
   1e660:	add	x0, x0, #0x24
   1e664:	ldr	w0, [x0]
   1e668:	add	w0, w1, w0
   1e66c:	add	w1, w21, w0
   1e670:	mov	w0, #0xd391                	// #54161
   1e674:	movk	w0, #0xeb86, lsl #16
   1e678:	add	w21, w1, w0
   1e67c:	ror	w21, w21, #11
   1e680:	add	w21, w21, w20
   1e684:	ldr	x0, [sp, #40]
   1e688:	ldr	w0, [x0]
   1e68c:	add	w1, w22, w0
   1e690:	ldr	x0, [sp, #40]
   1e694:	str	w1, [x0]
   1e698:	ldr	x0, [sp, #40]
   1e69c:	add	x0, x0, #0x4
   1e6a0:	ldr	w1, [x0]
   1e6a4:	ldr	x0, [sp, #40]
   1e6a8:	add	x0, x0, #0x4
   1e6ac:	add	w1, w21, w1
   1e6b0:	str	w1, [x0]
   1e6b4:	ldr	x0, [sp, #40]
   1e6b8:	add	x0, x0, #0x8
   1e6bc:	ldr	w1, [x0]
   1e6c0:	ldr	x0, [sp, #40]
   1e6c4:	add	x0, x0, #0x8
   1e6c8:	add	w1, w20, w1
   1e6cc:	str	w1, [x0]
   1e6d0:	ldr	x0, [sp, #40]
   1e6d4:	add	x0, x0, #0xc
   1e6d8:	ldr	w1, [x0]
   1e6dc:	ldr	x0, [sp, #40]
   1e6e0:	add	x0, x0, #0xc
   1e6e4:	add	w1, w19, w1
   1e6e8:	str	w1, [x0]
   1e6ec:	nop
   1e6f0:	ldp	x21, x22, [sp, #16]
   1e6f4:	ldp	x19, x20, [sp], #48
   1e6f8:	ret
   1e6fc:	stp	x29, x30, [sp, #-48]!
   1e700:	mov	x29, sp
   1e704:	str	x0, [sp, #24]
   1e708:	ldr	x0, [sp, #24]
   1e70c:	cmp	x0, #0x0
   1e710:	b.ne	1e734 <scols_init_debug@@SMARTCOLS_2.25+0x5cec>  // b.any
   1e714:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1e718:	add	x3, x0, #0x768
   1e71c:	mov	w2, #0x4a                  	// #74
   1e720:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1e724:	add	x1, x0, #0x688
   1e728:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1e72c:	add	x0, x0, #0x6a0
   1e730:	bl	8230 <__assert_fail@plt>
   1e734:	ldr	x0, [sp, #24]
   1e738:	bl	7b70 <strdup@plt>
   1e73c:	str	x0, [sp, #40]
   1e740:	ldr	x0, [sp, #40]
   1e744:	cmp	x0, #0x0
   1e748:	b.ne	1e75c <scols_init_debug@@SMARTCOLS_2.25+0x5d14>  // b.any
   1e74c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1e750:	add	x1, x0, #0x6a8
   1e754:	mov	w0, #0x1                   	// #1
   1e758:	bl	83b0 <err@plt>
   1e75c:	ldr	x0, [sp, #40]
   1e760:	ldp	x29, x30, [sp], #48
   1e764:	ret
   1e768:	stp	x29, x30, [sp, #-32]!
   1e76c:	mov	x29, sp
   1e770:	str	x0, [sp, #24]
   1e774:	ldr	x0, [sp, #24]
   1e778:	ldr	w0, [x0]
   1e77c:	bl	7bb0 <close@plt>
   1e780:	ldr	x0, [sp, #24]
   1e784:	add	x0, x0, #0x4
   1e788:	ldr	w0, [x0]
   1e78c:	bl	7bb0 <close@plt>
   1e790:	nop
   1e794:	ldp	x29, x30, [sp], #32
   1e798:	ret
   1e79c:	stp	x29, x30, [sp, #-64]!
   1e7a0:	mov	x29, sp
   1e7a4:	str	x19, [sp, #16]
   1e7a8:	str	x0, [sp, #40]
   1e7ac:	ldr	x0, [sp, #40]
   1e7b0:	ldrb	w0, [x0, #792]
   1e7b4:	and	w0, w0, #0x1
   1e7b8:	and	w0, w0, #0xff
   1e7bc:	cmp	w0, #0x0
   1e7c0:	b.ne	1e7dc <scols_init_debug@@SMARTCOLS_2.25+0x5d94>  // b.any
   1e7c4:	ldr	x0, [sp, #40]
   1e7c8:	ldr	w0, [x0, #12]
   1e7cc:	cmp	w0, #0x0
   1e7d0:	b.ge	1e7dc <scols_init_debug@@SMARTCOLS_2.25+0x5d94>  // b.tcont
   1e7d4:	mov	w0, #0x1                   	// #1
   1e7d8:	b	1e7e0 <scols_init_debug@@SMARTCOLS_2.25+0x5d98>
   1e7dc:	mov	w0, #0x0                   	// #0
   1e7e0:	str	w0, [sp, #60]
   1e7e4:	ldr	w0, [sp, #60]
   1e7e8:	cmp	w0, #0x0
   1e7ec:	b.eq	1e830 <scols_init_debug@@SMARTCOLS_2.25+0x5de8>  // b.none
   1e7f0:	add	x0, sp, #0x30
   1e7f4:	bl	76e0 <pipe@plt>
   1e7f8:	cmp	w0, #0x0
   1e7fc:	b.ge	1e824 <scols_init_debug@@SMARTCOLS_2.25+0x5ddc>  // b.tcont
   1e800:	ldr	x0, [sp, #40]
   1e804:	ldr	w0, [x0, #16]
   1e808:	cmp	w0, #0x0
   1e80c:	b.le	1e81c <scols_init_debug@@SMARTCOLS_2.25+0x5dd4>
   1e810:	ldr	x0, [sp, #40]
   1e814:	ldr	w0, [x0, #16]
   1e818:	bl	7bb0 <close@plt>
   1e81c:	mov	w0, #0xffffffff            	// #-1
   1e820:	b	1e99c <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   1e824:	ldr	w1, [sp, #52]
   1e828:	ldr	x0, [sp, #40]
   1e82c:	str	w1, [x0, #12]
   1e830:	mov	x0, #0x0                   	// #0
   1e834:	bl	7f50 <fflush@plt>
   1e838:	bl	7780 <fork@plt>
   1e83c:	mov	w1, w0
   1e840:	ldr	x0, [sp, #40]
   1e844:	str	w1, [x0, #8]
   1e848:	ldr	x0, [sp, #40]
   1e84c:	ldr	w0, [x0, #8]
   1e850:	cmp	w0, #0x0
   1e854:	b.ne	1e918 <scols_init_debug@@SMARTCOLS_2.25+0x5ed0>  // b.any
   1e858:	ldr	w0, [sp, #60]
   1e85c:	cmp	w0, #0x0
   1e860:	b.eq	1e87c <scols_init_debug@@SMARTCOLS_2.25+0x5e34>  // b.none
   1e864:	ldr	w0, [sp, #48]
   1e868:	mov	w1, #0x0                   	// #0
   1e86c:	bl	8160 <dup2@plt>
   1e870:	add	x0, sp, #0x30
   1e874:	bl	1e768 <scols_init_debug@@SMARTCOLS_2.25+0x5d20>
   1e878:	b	1e8a8 <scols_init_debug@@SMARTCOLS_2.25+0x5e60>
   1e87c:	ldr	x0, [sp, #40]
   1e880:	ldr	w0, [x0, #12]
   1e884:	cmp	w0, #0x0
   1e888:	b.le	1e8a8 <scols_init_debug@@SMARTCOLS_2.25+0x5e60>
   1e88c:	ldr	x0, [sp, #40]
   1e890:	ldr	w0, [x0, #12]
   1e894:	mov	w1, #0x0                   	// #0
   1e898:	bl	8160 <dup2@plt>
   1e89c:	ldr	x0, [sp, #40]
   1e8a0:	ldr	w0, [x0, #12]
   1e8a4:	bl	7bb0 <close@plt>
   1e8a8:	ldr	x0, [sp, #40]
   1e8ac:	ldr	x0, [x0, #800]
   1e8b0:	blr	x0
   1e8b4:	ldr	x0, [sp, #40]
   1e8b8:	ldr	x0, [x0]
   1e8bc:	ldr	x2, [x0]
   1e8c0:	ldr	x0, [sp, #40]
   1e8c4:	ldr	x0, [x0]
   1e8c8:	mov	x1, x0
   1e8cc:	mov	x0, x2
   1e8d0:	bl	7d10 <execvp@plt>
   1e8d4:	bl	8240 <__errno_location@plt>
   1e8d8:	ldr	w0, [x0]
   1e8dc:	cmp	w0, #0x2
   1e8e0:	b.ne	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0x5ea4>  // b.any
   1e8e4:	mov	w19, #0x7f                  	// #127
   1e8e8:	b	1e8f0 <scols_init_debug@@SMARTCOLS_2.25+0x5ea8>
   1e8ec:	mov	w19, #0x7e                  	// #126
   1e8f0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1e8f4:	add	x0, x0, #0x6d0
   1e8f8:	bl	8330 <gettext@plt>
   1e8fc:	mov	x1, x0
   1e900:	ldr	x0, [sp, #40]
   1e904:	ldr	x0, [x0]
   1e908:	ldr	x0, [x0]
   1e90c:	mov	x2, x0
   1e910:	mov	w0, w19
   1e914:	bl	83b0 <err@plt>
   1e918:	ldr	x0, [sp, #40]
   1e91c:	ldr	w0, [x0, #8]
   1e920:	cmp	w0, #0x0
   1e924:	b.ge	1e964 <scols_init_debug@@SMARTCOLS_2.25+0x5f1c>  // b.tcont
   1e928:	ldr	w0, [sp, #60]
   1e92c:	cmp	w0, #0x0
   1e930:	b.eq	1e940 <scols_init_debug@@SMARTCOLS_2.25+0x5ef8>  // b.none
   1e934:	add	x0, sp, #0x30
   1e938:	bl	1e768 <scols_init_debug@@SMARTCOLS_2.25+0x5d20>
   1e93c:	b	1e95c <scols_init_debug@@SMARTCOLS_2.25+0x5f14>
   1e940:	ldr	x0, [sp, #40]
   1e944:	ldr	w0, [x0, #12]
   1e948:	cmp	w0, #0x0
   1e94c:	b.eq	1e95c <scols_init_debug@@SMARTCOLS_2.25+0x5f14>  // b.none
   1e950:	ldr	x0, [sp, #40]
   1e954:	ldr	w0, [x0, #12]
   1e958:	bl	7bb0 <close@plt>
   1e95c:	mov	w0, #0xffffffff            	// #-1
   1e960:	b	1e99c <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   1e964:	ldr	w0, [sp, #60]
   1e968:	cmp	w0, #0x0
   1e96c:	b.eq	1e97c <scols_init_debug@@SMARTCOLS_2.25+0x5f34>  // b.none
   1e970:	ldr	w0, [sp, #48]
   1e974:	bl	7bb0 <close@plt>
   1e978:	b	1e998 <scols_init_debug@@SMARTCOLS_2.25+0x5f50>
   1e97c:	ldr	x0, [sp, #40]
   1e980:	ldr	w0, [x0, #12]
   1e984:	cmp	w0, #0x0
   1e988:	b.eq	1e998 <scols_init_debug@@SMARTCOLS_2.25+0x5f50>  // b.none
   1e98c:	ldr	x0, [sp, #40]
   1e990:	ldr	w0, [x0, #12]
   1e994:	bl	7bb0 <close@plt>
   1e998:	mov	w0, #0x0                   	// #0
   1e99c:	ldr	x19, [sp, #16]
   1e9a0:	ldp	x29, x30, [sp], #64
   1e9a4:	ret
   1e9a8:	stp	x29, x30, [sp, #-64]!
   1e9ac:	mov	x29, sp
   1e9b0:	str	x19, [sp, #16]
   1e9b4:	str	w0, [sp, #44]
   1e9b8:	add	x0, sp, #0x34
   1e9bc:	mov	w2, #0x0                   	// #0
   1e9c0:	mov	x1, x0
   1e9c4:	ldr	w0, [sp, #44]
   1e9c8:	bl	8310 <waitpid@plt>
   1e9cc:	str	w0, [sp, #60]
   1e9d0:	ldr	w0, [sp, #60]
   1e9d4:	cmp	w0, #0x0
   1e9d8:	b.ge	1ea1c <scols_init_debug@@SMARTCOLS_2.25+0x5fd4>  // b.tcont
   1e9dc:	bl	8240 <__errno_location@plt>
   1e9e0:	ldr	w0, [x0]
   1e9e4:	cmp	w0, #0x4
   1e9e8:	b.ne	1e9f0 <scols_init_debug@@SMARTCOLS_2.25+0x5fa8>  // b.any
   1e9ec:	b	1e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x5f70>
   1e9f0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1e9f4:	add	x0, x0, #0x6e8
   1e9f8:	bl	8330 <gettext@plt>
   1e9fc:	mov	x19, x0
   1ea00:	bl	8240 <__errno_location@plt>
   1ea04:	ldr	w0, [x0]
   1ea08:	bl	7b90 <strerror@plt>
   1ea0c:	mov	x2, x0
   1ea10:	mov	x1, x19
   1ea14:	mov	w0, #0x1                   	// #1
   1ea18:	bl	83b0 <err@plt>
   1ea1c:	ldr	w1, [sp, #60]
   1ea20:	ldr	w0, [sp, #44]
   1ea24:	cmp	w1, w0
   1ea28:	b.eq	1ea34 <scols_init_debug@@SMARTCOLS_2.25+0x5fec>  // b.none
   1ea2c:	mov	w0, #0xffffffff            	// #-1
   1ea30:	b	1eabc <scols_init_debug@@SMARTCOLS_2.25+0x6074>
   1ea34:	ldr	w0, [sp, #52]
   1ea38:	and	w0, w0, #0xff
   1ea3c:	and	w0, w0, #0x7f
   1ea40:	and	w0, w0, #0xff
   1ea44:	add	w0, w0, #0x1
   1ea48:	and	w0, w0, #0xff
   1ea4c:	sxtb	w0, w0
   1ea50:	asr	w0, w0, #1
   1ea54:	sxtb	w0, w0
   1ea58:	cmp	w0, #0x0
   1ea5c:	b.le	1ea68 <scols_init_debug@@SMARTCOLS_2.25+0x6020>
   1ea60:	mov	w0, #0xffffffff            	// #-1
   1ea64:	b	1eabc <scols_init_debug@@SMARTCOLS_2.25+0x6074>
   1ea68:	ldr	w0, [sp, #52]
   1ea6c:	and	w0, w0, #0x7f
   1ea70:	cmp	w0, #0x0
   1ea74:	b.eq	1ea80 <scols_init_debug@@SMARTCOLS_2.25+0x6038>  // b.none
   1ea78:	mov	w0, #0xffffffff            	// #-1
   1ea7c:	b	1eabc <scols_init_debug@@SMARTCOLS_2.25+0x6074>
   1ea80:	ldr	w0, [sp, #52]
   1ea84:	asr	w0, w0, #8
   1ea88:	and	w0, w0, #0xff
   1ea8c:	str	w0, [sp, #56]
   1ea90:	ldr	w0, [sp, #56]
   1ea94:	cmp	w0, #0x0
   1ea98:	b.eq	1eab0 <scols_init_debug@@SMARTCOLS_2.25+0x6068>  // b.none
   1ea9c:	ldr	w0, [sp, #56]
   1eaa0:	cmp	w0, #0x7f
   1eaa4:	b.ne	1eab8 <scols_init_debug@@SMARTCOLS_2.25+0x6070>  // b.any
   1eaa8:	mov	w0, #0xffffffff            	// #-1
   1eaac:	b	1eabc <scols_init_debug@@SMARTCOLS_2.25+0x6074>
   1eab0:	mov	w0, #0x0                   	// #0
   1eab4:	b	1eabc <scols_init_debug@@SMARTCOLS_2.25+0x6074>
   1eab8:	mov	w0, #0xffffffff            	// #-1
   1eabc:	ldr	x19, [sp, #16]
   1eac0:	ldp	x29, x30, [sp], #64
   1eac4:	ret
   1eac8:	stp	x29, x30, [sp, #-32]!
   1eacc:	mov	x29, sp
   1ead0:	str	x0, [sp, #24]
   1ead4:	ldr	x0, [sp, #24]
   1ead8:	ldr	w0, [x0, #8]
   1eadc:	bl	1e9a8 <scols_init_debug@@SMARTCOLS_2.25+0x5f60>
   1eae0:	ldp	x29, x30, [sp], #32
   1eae4:	ret
   1eae8:	stp	x29, x30, [sp, #-288]!
   1eaec:	mov	x29, sp
   1eaf0:	add	x0, sp, #0x90
   1eaf4:	str	x0, [sp, #272]
   1eaf8:	str	wzr, [sp, #284]
   1eafc:	b	1eb18 <scols_init_debug@@SMARTCOLS_2.25+0x60d0>
   1eb00:	ldr	x0, [sp, #272]
   1eb04:	ldr	w1, [sp, #284]
   1eb08:	str	xzr, [x0, x1, lsl #3]
   1eb0c:	ldr	w0, [sp, #284]
   1eb10:	add	w0, w0, #0x1
   1eb14:	str	w0, [sp, #284]
   1eb18:	ldr	w0, [sp, #284]
   1eb1c:	cmp	w0, #0xf
   1eb20:	b.ls	1eb00 <scols_init_debug@@SMARTCOLS_2.25+0x60b8>  // b.plast
   1eb24:	ldr	x0, [sp, #144]
   1eb28:	orr	x0, x0, #0x1
   1eb2c:	str	x0, [sp, #144]
   1eb30:	add	x0, sp, #0x10
   1eb34:	add	x1, sp, #0x90
   1eb38:	ldp	x2, x3, [x1]
   1eb3c:	stp	x2, x3, [x0]
   1eb40:	ldp	x2, x3, [x1, #16]
   1eb44:	stp	x2, x3, [x0, #16]
   1eb48:	ldp	x2, x3, [x1, #32]
   1eb4c:	stp	x2, x3, [x0, #32]
   1eb50:	ldp	x2, x3, [x1, #48]
   1eb54:	stp	x2, x3, [x0, #48]
   1eb58:	ldp	x2, x3, [x1, #64]
   1eb5c:	stp	x2, x3, [x0, #64]
   1eb60:	ldp	x2, x3, [x1, #80]
   1eb64:	stp	x2, x3, [x0, #80]
   1eb68:	ldp	x2, x3, [x1, #96]
   1eb6c:	stp	x2, x3, [x0, #96]
   1eb70:	ldp	x2, x3, [x1, #112]
   1eb74:	stp	x2, x3, [x0, #112]
   1eb78:	add	x1, sp, #0x10
   1eb7c:	add	x0, sp, #0x90
   1eb80:	mov	x4, #0x0                   	// #0
   1eb84:	mov	x3, x1
   1eb88:	mov	x2, #0x0                   	// #0
   1eb8c:	mov	x1, x0
   1eb90:	mov	w0, #0x1                   	// #1
   1eb94:	bl	8040 <select@plt>
   1eb98:	mov	w2, #0x0                   	// #0
   1eb9c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1eba0:	add	x1, x0, #0x700
   1eba4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1eba8:	add	x0, x0, #0x708
   1ebac:	bl	7690 <setenv@plt>
   1ebb0:	cmp	w0, #0x0
   1ebb4:	b.eq	1ebd8 <scols_init_debug@@SMARTCOLS_2.25+0x6190>  // b.none
   1ebb8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ebbc:	add	x0, x0, #0x710
   1ebc0:	bl	8330 <gettext@plt>
   1ebc4:	mov	x2, x0
   1ebc8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ebcc:	add	x1, x0, #0x708
   1ebd0:	mov	x0, x2
   1ebd4:	bl	7d40 <warn@plt>
   1ebd8:	nop
   1ebdc:	ldp	x29, x30, [sp], #288
   1ebe0:	ret
   1ebe4:	stp	x29, x30, [sp, #-16]!
   1ebe8:	mov	x29, sp
   1ebec:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ebf0:	add	x0, x0, #0x8a0
   1ebf4:	ldr	w0, [x0, #8]
   1ebf8:	cmp	w0, #0x0
   1ebfc:	b.eq	1ec40 <scols_init_debug@@SMARTCOLS_2.25+0x61f8>  // b.none
   1ec00:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1ec04:	ldr	x0, [x0, #4032]
   1ec08:	ldr	x0, [x0]
   1ec0c:	bl	7f50 <fflush@plt>
   1ec10:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1ec14:	ldr	x0, [x0, #4016]
   1ec18:	ldr	x0, [x0]
   1ec1c:	bl	7f50 <fflush@plt>
   1ec20:	mov	w0, #0x1                   	// #1
   1ec24:	bl	7bb0 <close@plt>
   1ec28:	mov	w0, #0x2                   	// #2
   1ec2c:	bl	7bb0 <close@plt>
   1ec30:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ec34:	add	x0, x0, #0x8a0
   1ec38:	bl	1eac8 <scols_init_debug@@SMARTCOLS_2.25+0x6080>
   1ec3c:	b	1ec44 <scols_init_debug@@SMARTCOLS_2.25+0x61fc>
   1ec40:	nop
   1ec44:	ldp	x29, x30, [sp], #16
   1ec48:	ret
   1ec4c:	stp	x29, x30, [sp, #-32]!
   1ec50:	mov	x29, sp
   1ec54:	str	w0, [sp, #28]
   1ec58:	bl	1ebe4 <scols_init_debug@@SMARTCOLS_2.25+0x619c>
   1ec5c:	ldr	w0, [sp, #28]
   1ec60:	bl	7570 <raise@plt>
   1ec64:	nop
   1ec68:	ldp	x29, x30, [sp], #32
   1ec6c:	ret
   1ec70:	stp	x29, x30, [sp, #-80]!
   1ec74:	mov	x29, sp
   1ec78:	str	x0, [sp, #24]
   1ec7c:	str	wzr, [sp, #68]
   1ec80:	ldr	x0, [sp, #24]
   1ec84:	cmp	x0, #0x0
   1ec88:	b.eq	1ed98 <scols_init_debug@@SMARTCOLS_2.25+0x6350>  // b.none
   1ec8c:	ldr	x0, [sp, #24]
   1ec90:	ldrsb	w0, [x0]
   1ec94:	cmp	w0, #0x2f
   1ec98:	b.ne	1ecbc <scols_init_debug@@SMARTCOLS_2.25+0x6274>  // b.any
   1ec9c:	mov	w1, #0x1                   	// #1
   1eca0:	ldr	x0, [sp, #24]
   1eca4:	bl	7c80 <access@plt>
   1eca8:	cmp	w0, #0x0
   1ecac:	cset	w0, eq  // eq = none
   1ecb0:	and	w0, w0, #0xff
   1ecb4:	str	w0, [sp, #68]
   1ecb8:	b	1edac <scols_init_debug@@SMARTCOLS_2.25+0x6364>
   1ecbc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ecc0:	add	x0, x0, #0x740
   1ecc4:	bl	8270 <getenv@plt>
   1ecc8:	str	x0, [sp, #56]
   1eccc:	ldr	x0, [sp, #56]
   1ecd0:	cmp	x0, #0x0
   1ecd4:	b.eq	1eda0 <scols_init_debug@@SMARTCOLS_2.25+0x6358>  // b.none
   1ecd8:	ldr	x0, [sp, #56]
   1ecdc:	bl	1e6fc <scols_init_debug@@SMARTCOLS_2.25+0x5cb4>
   1ece0:	str	x0, [sp, #48]
   1ece4:	ldr	x0, [sp, #48]
   1ece8:	cmp	x0, #0x0
   1ecec:	b.eq	1eda8 <scols_init_debug@@SMARTCOLS_2.25+0x6360>  // b.none
   1ecf0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ecf4:	add	x1, x0, #0x748
   1ecf8:	ldr	x0, [sp, #48]
   1ecfc:	bl	74b0 <strtok@plt>
   1ed00:	str	x0, [sp, #72]
   1ed04:	b	1ed78 <scols_init_debug@@SMARTCOLS_2.25+0x6330>
   1ed08:	mov	w1, #0x80000               	// #524288
   1ed0c:	ldr	x0, [sp, #72]
   1ed10:	bl	7960 <open@plt>
   1ed14:	str	w0, [sp, #44]
   1ed18:	ldr	w0, [sp, #44]
   1ed1c:	cmp	w0, #0x0
   1ed20:	b.lt	1ed60 <scols_init_debug@@SMARTCOLS_2.25+0x6318>  // b.tstop
   1ed24:	mov	w3, #0x0                   	// #0
   1ed28:	mov	w2, #0x1                   	// #1
   1ed2c:	ldr	x1, [sp, #24]
   1ed30:	ldr	w0, [sp, #44]
   1ed34:	bl	8200 <faccessat@plt>
   1ed38:	cmp	w0, #0x0
   1ed3c:	cset	w0, eq  // eq = none
   1ed40:	and	w0, w0, #0xff
   1ed44:	str	w0, [sp, #68]
   1ed48:	ldr	w0, [sp, #44]
   1ed4c:	bl	7bb0 <close@plt>
   1ed50:	ldr	w0, [sp, #68]
   1ed54:	cmp	w0, #0x0
   1ed58:	b.ne	1ed88 <scols_init_debug@@SMARTCOLS_2.25+0x6340>  // b.any
   1ed5c:	b	1ed64 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   1ed60:	nop
   1ed64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ed68:	add	x1, x0, #0x748
   1ed6c:	mov	x0, #0x0                   	// #0
   1ed70:	bl	74b0 <strtok@plt>
   1ed74:	str	x0, [sp, #72]
   1ed78:	ldr	x0, [sp, #72]
   1ed7c:	cmp	x0, #0x0
   1ed80:	b.ne	1ed08 <scols_init_debug@@SMARTCOLS_2.25+0x62c0>  // b.any
   1ed84:	b	1ed8c <scols_init_debug@@SMARTCOLS_2.25+0x6344>
   1ed88:	nop
   1ed8c:	ldr	x0, [sp, #48]
   1ed90:	bl	7dc0 <free@plt>
   1ed94:	b	1edac <scols_init_debug@@SMARTCOLS_2.25+0x6364>
   1ed98:	nop
   1ed9c:	b	1edac <scols_init_debug@@SMARTCOLS_2.25+0x6364>
   1eda0:	nop
   1eda4:	b	1edac <scols_init_debug@@SMARTCOLS_2.25+0x6364>
   1eda8:	nop
   1edac:	ldr	w0, [sp, #68]
   1edb0:	ldp	x29, x30, [sp], #80
   1edb4:	ret
   1edb8:	stp	x29, x30, [sp, #-176]!
   1edbc:	mov	x29, sp
   1edc0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1edc4:	add	x0, x0, #0x750
   1edc8:	bl	8270 <getenv@plt>
   1edcc:	str	x0, [sp, #168]
   1edd0:	mov	w0, #0x1                   	// #1
   1edd4:	bl	8000 <isatty@plt>
   1edd8:	cmp	w0, #0x0
   1eddc:	b.eq	1ef5c <scols_init_debug@@SMARTCOLS_2.25+0x6514>  // b.none
   1ede0:	ldr	x0, [sp, #168]
   1ede4:	cmp	x0, #0x0
   1ede8:	b.ne	1edfc <scols_init_debug@@SMARTCOLS_2.25+0x63b4>  // b.any
   1edec:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1edf0:	add	x0, x0, #0x758
   1edf4:	str	x0, [sp, #168]
   1edf8:	b	1ee24 <scols_init_debug@@SMARTCOLS_2.25+0x63dc>
   1edfc:	ldr	x0, [sp, #168]
   1ee00:	ldrsb	w0, [x0]
   1ee04:	cmp	w0, #0x0
   1ee08:	b.eq	1ef64 <scols_init_debug@@SMARTCOLS_2.25+0x651c>  // b.none
   1ee0c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1ee10:	add	x1, x0, #0x760
   1ee14:	ldr	x0, [sp, #168]
   1ee18:	bl	7d20 <strcmp@plt>
   1ee1c:	cmp	w0, #0x0
   1ee20:	b.eq	1ef64 <scols_init_debug@@SMARTCOLS_2.25+0x651c>  // b.none
   1ee24:	ldr	x0, [sp, #168]
   1ee28:	bl	1ec70 <scols_init_debug@@SMARTCOLS_2.25+0x6228>
   1ee2c:	cmp	w0, #0x0
   1ee30:	b.eq	1ef6c <scols_init_debug@@SMARTCOLS_2.25+0x6524>  // b.none
   1ee34:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee38:	add	x0, x0, #0x858
   1ee3c:	ldr	x1, [sp, #168]
   1ee40:	str	x1, [x0, #16]
   1ee44:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee48:	add	x0, x0, #0x8a0
   1ee4c:	adrp	x1, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee50:	add	x1, x1, #0x858
   1ee54:	str	x1, [x0]
   1ee58:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee5c:	add	x0, x0, #0x8a0
   1ee60:	mov	w1, #0xffffffff            	// #-1
   1ee64:	str	w1, [x0, #12]
   1ee68:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee6c:	add	x0, x0, #0x8a0
   1ee70:	adrp	x1, 1e000 <scols_init_debug@@SMARTCOLS_2.25+0x55b8>
   1ee74:	add	x1, x1, #0xae8
   1ee78:	str	x1, [x0, #800]
   1ee7c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee80:	add	x0, x0, #0x8a0
   1ee84:	bl	1e79c <scols_init_debug@@SMARTCOLS_2.25+0x5d54>
   1ee88:	cmp	w0, #0x0
   1ee8c:	b.ne	1ef74 <scols_init_debug@@SMARTCOLS_2.25+0x652c>  // b.any
   1ee90:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ee94:	add	x0, x0, #0x8a0
   1ee98:	ldr	w0, [x0, #12]
   1ee9c:	mov	w1, #0x1                   	// #1
   1eea0:	bl	8160 <dup2@plt>
   1eea4:	mov	w0, #0x2                   	// #2
   1eea8:	bl	8000 <isatty@plt>
   1eeac:	cmp	w0, #0x0
   1eeb0:	b.eq	1eec8 <scols_init_debug@@SMARTCOLS_2.25+0x6480>  // b.none
   1eeb4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1eeb8:	add	x0, x0, #0x8a0
   1eebc:	ldr	w0, [x0, #12]
   1eec0:	mov	w1, #0x2                   	// #2
   1eec4:	bl	8160 <dup2@plt>
   1eec8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1eecc:	add	x0, x0, #0x8a0
   1eed0:	ldr	w0, [x0, #12]
   1eed4:	bl	7bb0 <close@plt>
   1eed8:	add	x0, sp, #0x10
   1eedc:	mov	x2, #0x98                  	// #152
   1eee0:	mov	w1, #0x0                   	// #0
   1eee4:	bl	7a30 <memset@plt>
   1eee8:	adrp	x0, 1e000 <scols_init_debug@@SMARTCOLS_2.25+0x55b8>
   1eeec:	add	x0, x0, #0xc4c
   1eef0:	str	x0, [sp, #16]
   1eef4:	add	x1, sp, #0x10
   1eef8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1eefc:	add	x2, x0, #0x8c0
   1ef00:	mov	w0, #0x2                   	// #2
   1ef04:	bl	7bc0 <sigaction@plt>
   1ef08:	add	x1, sp, #0x10
   1ef0c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ef10:	add	x2, x0, #0x958
   1ef14:	mov	w0, #0x1                   	// #1
   1ef18:	bl	7bc0 <sigaction@plt>
   1ef1c:	add	x1, sp, #0x10
   1ef20:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ef24:	add	x2, x0, #0x9f0
   1ef28:	mov	w0, #0xf                   	// #15
   1ef2c:	bl	7bc0 <sigaction@plt>
   1ef30:	add	x1, sp, #0x10
   1ef34:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ef38:	add	x2, x0, #0xa88
   1ef3c:	mov	w0, #0x3                   	// #3
   1ef40:	bl	7bc0 <sigaction@plt>
   1ef44:	add	x1, sp, #0x10
   1ef48:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ef4c:	add	x2, x0, #0xb20
   1ef50:	mov	w0, #0xd                   	// #13
   1ef54:	bl	7bc0 <sigaction@plt>
   1ef58:	b	1ef78 <scols_init_debug@@SMARTCOLS_2.25+0x6530>
   1ef5c:	nop
   1ef60:	b	1ef78 <scols_init_debug@@SMARTCOLS_2.25+0x6530>
   1ef64:	nop
   1ef68:	b	1ef78 <scols_init_debug@@SMARTCOLS_2.25+0x6530>
   1ef6c:	nop
   1ef70:	b	1ef78 <scols_init_debug@@SMARTCOLS_2.25+0x6530>
   1ef74:	nop
   1ef78:	ldp	x29, x30, [sp], #176
   1ef7c:	ret
   1ef80:	stp	x29, x30, [sp, #-16]!
   1ef84:	mov	x29, sp
   1ef88:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1ef8c:	add	x0, x0, #0x8a0
   1ef90:	ldr	w0, [x0, #8]
   1ef94:	cmp	w0, #0x0
   1ef98:	b.ne	1efb0 <scols_init_debug@@SMARTCOLS_2.25+0x6568>  // b.any
   1ef9c:	bl	1edb8 <scols_init_debug@@SMARTCOLS_2.25+0x6370>
   1efa0:	adrp	x0, 1e000 <scols_init_debug@@SMARTCOLS_2.25+0x55b8>
   1efa4:	add	x0, x0, #0xbe4
   1efa8:	bl	35348 <scols_init_debug@@SMARTCOLS_2.25+0x1c900>
   1efac:	b	1efb4 <scols_init_debug@@SMARTCOLS_2.25+0x656c>
   1efb0:	nop
   1efb4:	ldp	x29, x30, [sp], #16
   1efb8:	ret
   1efbc:	stp	x29, x30, [sp, #-16]!
   1efc0:	mov	x29, sp
   1efc4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1efc8:	add	x0, x0, #0x8a0
   1efcc:	ldr	w0, [x0, #8]
   1efd0:	cmp	w0, #0x0
   1efd4:	b.ne	1f010 <scols_init_debug@@SMARTCOLS_2.25+0x65c8>  // b.any
   1efd8:	mov	w0, #0x1                   	// #1
   1efdc:	bl	7590 <dup@plt>
   1efe0:	mov	w1, w0
   1efe4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1efe8:	add	x0, x0, #0x8a0
   1efec:	str	w1, [x0, #28]
   1eff0:	mov	w0, #0x2                   	// #2
   1eff4:	bl	7590 <dup@plt>
   1eff8:	mov	w1, w0
   1effc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f000:	add	x0, x0, #0x8a0
   1f004:	str	w1, [x0, #24]
   1f008:	bl	1edb8 <scols_init_debug@@SMARTCOLS_2.25+0x6370>
   1f00c:	b	1f014 <scols_init_debug@@SMARTCOLS_2.25+0x65cc>
   1f010:	nop
   1f014:	ldp	x29, x30, [sp], #16
   1f018:	ret
   1f01c:	stp	x29, x30, [sp, #-16]!
   1f020:	mov	x29, sp
   1f024:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f028:	add	x0, x0, #0x8a0
   1f02c:	ldr	w0, [x0, #8]
   1f030:	cmp	w0, #0x0
   1f034:	b.eq	1f100 <scols_init_debug@@SMARTCOLS_2.25+0x66b8>  // b.none
   1f038:	bl	1ebe4 <scols_init_debug@@SMARTCOLS_2.25+0x619c>
   1f03c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f040:	add	x0, x0, #0x8a0
   1f044:	ldr	w0, [x0, #28]
   1f048:	mov	w1, #0x1                   	// #1
   1f04c:	bl	8160 <dup2@plt>
   1f050:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f054:	add	x0, x0, #0x8a0
   1f058:	ldr	w0, [x0, #24]
   1f05c:	mov	w1, #0x2                   	// #2
   1f060:	bl	8160 <dup2@plt>
   1f064:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f068:	add	x0, x0, #0x8a0
   1f06c:	ldr	w0, [x0, #28]
   1f070:	bl	7bb0 <close@plt>
   1f074:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f078:	add	x0, x0, #0x8a0
   1f07c:	ldr	w0, [x0, #24]
   1f080:	bl	7bb0 <close@plt>
   1f084:	mov	x2, #0x0                   	// #0
   1f088:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f08c:	add	x1, x0, #0x8c0
   1f090:	mov	w0, #0x2                   	// #2
   1f094:	bl	7bc0 <sigaction@plt>
   1f098:	mov	x2, #0x0                   	// #0
   1f09c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f0a0:	add	x1, x0, #0x958
   1f0a4:	mov	w0, #0x1                   	// #1
   1f0a8:	bl	7bc0 <sigaction@plt>
   1f0ac:	mov	x2, #0x0                   	// #0
   1f0b0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f0b4:	add	x1, x0, #0x9f0
   1f0b8:	mov	w0, #0xf                   	// #15
   1f0bc:	bl	7bc0 <sigaction@plt>
   1f0c0:	mov	x2, #0x0                   	// #0
   1f0c4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f0c8:	add	x1, x0, #0xa88
   1f0cc:	mov	w0, #0x3                   	// #3
   1f0d0:	bl	7bc0 <sigaction@plt>
   1f0d4:	mov	x2, #0x0                   	// #0
   1f0d8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f0dc:	add	x1, x0, #0xb20
   1f0e0:	mov	w0, #0xd                   	// #13
   1f0e4:	bl	7bc0 <sigaction@plt>
   1f0e8:	mov	x2, #0x328                 	// #808
   1f0ec:	mov	w1, #0x0                   	// #0
   1f0f0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f0f4:	add	x0, x0, #0x8a0
   1f0f8:	bl	7a30 <memset@plt>
   1f0fc:	b	1f104 <scols_init_debug@@SMARTCOLS_2.25+0x66bc>
   1f100:	nop
   1f104:	ldp	x29, x30, [sp], #16
   1f108:	ret
   1f10c:	stp	x29, x30, [sp, #-48]!
   1f110:	mov	x29, sp
   1f114:	str	x0, [sp, #24]
   1f118:	ldr	x0, [sp, #24]
   1f11c:	bl	78e0 <malloc@plt>
   1f120:	str	x0, [sp, #40]
   1f124:	ldr	x0, [sp, #40]
   1f128:	cmp	x0, #0x0
   1f12c:	b.ne	1f150 <scols_init_debug@@SMARTCOLS_2.25+0x6708>  // b.any
   1f130:	ldr	x0, [sp, #24]
   1f134:	cmp	x0, #0x0
   1f138:	b.eq	1f150 <scols_init_debug@@SMARTCOLS_2.25+0x6708>  // b.none
   1f13c:	ldr	x2, [sp, #24]
   1f140:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f144:	add	x1, x0, #0x770
   1f148:	mov	w0, #0x1                   	// #1
   1f14c:	bl	83b0 <err@plt>
   1f150:	ldr	x0, [sp, #40]
   1f154:	ldp	x29, x30, [sp], #48
   1f158:	ret
   1f15c:	stp	x29, x30, [sp, #-48]!
   1f160:	mov	x29, sp
   1f164:	str	x0, [sp, #24]
   1f168:	str	x1, [sp, #16]
   1f16c:	ldr	x1, [sp, #16]
   1f170:	ldr	x0, [sp, #24]
   1f174:	bl	7ab0 <calloc@plt>
   1f178:	str	x0, [sp, #40]
   1f17c:	ldr	x0, [sp, #40]
   1f180:	cmp	x0, #0x0
   1f184:	b.ne	1f1b4 <scols_init_debug@@SMARTCOLS_2.25+0x676c>  // b.any
   1f188:	ldr	x0, [sp, #16]
   1f18c:	cmp	x0, #0x0
   1f190:	b.eq	1f1b4 <scols_init_debug@@SMARTCOLS_2.25+0x676c>  // b.none
   1f194:	ldr	x0, [sp, #24]
   1f198:	cmp	x0, #0x0
   1f19c:	b.eq	1f1b4 <scols_init_debug@@SMARTCOLS_2.25+0x676c>  // b.none
   1f1a0:	ldr	x2, [sp, #16]
   1f1a4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f1a8:	add	x1, x0, #0x770
   1f1ac:	mov	w0, #0x1                   	// #1
   1f1b0:	bl	83b0 <err@plt>
   1f1b4:	ldr	x0, [sp, #40]
   1f1b8:	ldp	x29, x30, [sp], #48
   1f1bc:	ret
   1f1c0:	stp	x29, x30, [sp, #-48]!
   1f1c4:	mov	x29, sp
   1f1c8:	str	x0, [sp, #24]
   1f1cc:	ldr	x0, [sp, #24]
   1f1d0:	cmp	x0, #0x0
   1f1d4:	b.ne	1f1f8 <scols_init_debug@@SMARTCOLS_2.25+0x67b0>  // b.any
   1f1d8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f1dc:	add	x3, x0, #0x7c8
   1f1e0:	mov	w2, #0x4a                  	// #74
   1f1e4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f1e8:	add	x1, x0, #0x790
   1f1ec:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f1f0:	add	x0, x0, #0x7a8
   1f1f4:	bl	8230 <__assert_fail@plt>
   1f1f8:	ldr	x0, [sp, #24]
   1f1fc:	bl	7b70 <strdup@plt>
   1f200:	str	x0, [sp, #40]
   1f204:	ldr	x0, [sp, #40]
   1f208:	cmp	x0, #0x0
   1f20c:	b.ne	1f220 <scols_init_debug@@SMARTCOLS_2.25+0x67d8>  // b.any
   1f210:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f214:	add	x1, x0, #0x7b0
   1f218:	mov	w0, #0x1                   	// #1
   1f21c:	bl	83b0 <err@plt>
   1f220:	ldr	x0, [sp, #40]
   1f224:	ldp	x29, x30, [sp], #48
   1f228:	ret
   1f22c:	stp	x29, x30, [sp, #-64]!
   1f230:	mov	x29, sp
   1f234:	str	x0, [sp, #24]
   1f238:	str	x1, [sp, #16]
   1f23c:	str	xzr, [sp, #56]
   1f240:	str	xzr, [sp, #40]
   1f244:	ldr	x0, [sp, #16]
   1f248:	cmp	x0, #0x0
   1f24c:	b.eq	1f25c <scols_init_debug@@SMARTCOLS_2.25+0x6814>  // b.none
   1f250:	ldr	x0, [sp, #24]
   1f254:	cmp	x0, #0x0
   1f258:	b.ne	1f264 <scols_init_debug@@SMARTCOLS_2.25+0x681c>  // b.any
   1f25c:	mov	x0, #0x0                   	// #0
   1f260:	b	1f318 <scols_init_debug@@SMARTCOLS_2.25+0x68d0>
   1f264:	mov	x0, #0x4000                	// #16384
   1f268:	bl	1f10c <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1f26c:	mov	x1, x0
   1f270:	ldr	x0, [sp, #16]
   1f274:	str	x1, [x0]
   1f278:	mov	x1, #0x30                  	// #48
   1f27c:	mov	x0, #0x1                   	// #1
   1f280:	bl	1f15c <scols_init_debug@@SMARTCOLS_2.25+0x6714>
   1f284:	str	x0, [sp, #56]
   1f288:	bl	8240 <__errno_location@plt>
   1f28c:	str	wzr, [x0]
   1f290:	ldr	x0, [sp, #16]
   1f294:	ldr	x0, [x0]
   1f298:	add	x1, sp, #0x28
   1f29c:	mov	x4, x1
   1f2a0:	mov	x3, #0x4000                	// #16384
   1f2a4:	mov	x2, x0
   1f2a8:	ldr	x1, [sp, #56]
   1f2ac:	ldr	x0, [sp, #24]
   1f2b0:	bl	7440 <getpwnam_r@plt>
   1f2b4:	str	w0, [sp, #52]
   1f2b8:	ldr	w0, [sp, #52]
   1f2bc:	cmp	w0, #0x0
   1f2c0:	b.eq	1f2d8 <scols_init_debug@@SMARTCOLS_2.25+0x6890>  // b.none
   1f2c4:	bl	8240 <__errno_location@plt>
   1f2c8:	mov	x1, x0
   1f2cc:	ldr	w0, [sp, #52]
   1f2d0:	str	w0, [x1]
   1f2d4:	b	1f300 <scols_init_debug@@SMARTCOLS_2.25+0x68b8>
   1f2d8:	ldr	x0, [sp, #40]
   1f2dc:	cmp	x0, #0x0
   1f2e0:	b.ne	1f2f8 <scols_init_debug@@SMARTCOLS_2.25+0x68b0>  // b.any
   1f2e4:	bl	8240 <__errno_location@plt>
   1f2e8:	mov	x1, x0
   1f2ec:	mov	w0, #0x16                  	// #22
   1f2f0:	str	w0, [x1]
   1f2f4:	b	1f300 <scols_init_debug@@SMARTCOLS_2.25+0x68b8>
   1f2f8:	ldr	x0, [sp, #56]
   1f2fc:	b	1f318 <scols_init_debug@@SMARTCOLS_2.25+0x68d0>
   1f300:	ldr	x0, [sp, #56]
   1f304:	bl	7dc0 <free@plt>
   1f308:	ldr	x0, [sp, #16]
   1f30c:	ldr	x0, [x0]
   1f310:	bl	7dc0 <free@plt>
   1f314:	mov	x0, #0x0                   	// #0
   1f318:	ldp	x29, x30, [sp], #64
   1f31c:	ret
   1f320:	stp	x29, x30, [sp, #-64]!
   1f324:	mov	x29, sp
   1f328:	str	w0, [sp, #28]
   1f32c:	str	x1, [sp, #16]
   1f330:	str	xzr, [sp, #56]
   1f334:	str	xzr, [sp, #40]
   1f338:	ldr	x0, [sp, #16]
   1f33c:	cmp	x0, #0x0
   1f340:	b.ne	1f34c <scols_init_debug@@SMARTCOLS_2.25+0x6904>  // b.any
   1f344:	mov	x0, #0x0                   	// #0
   1f348:	b	1f400 <scols_init_debug@@SMARTCOLS_2.25+0x69b8>
   1f34c:	mov	x0, #0x4000                	// #16384
   1f350:	bl	1f10c <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1f354:	mov	x1, x0
   1f358:	ldr	x0, [sp, #16]
   1f35c:	str	x1, [x0]
   1f360:	mov	x1, #0x30                  	// #48
   1f364:	mov	x0, #0x1                   	// #1
   1f368:	bl	1f15c <scols_init_debug@@SMARTCOLS_2.25+0x6714>
   1f36c:	str	x0, [sp, #56]
   1f370:	bl	8240 <__errno_location@plt>
   1f374:	str	wzr, [x0]
   1f378:	ldr	x0, [sp, #16]
   1f37c:	ldr	x0, [x0]
   1f380:	add	x1, sp, #0x28
   1f384:	mov	x4, x1
   1f388:	mov	x3, #0x4000                	// #16384
   1f38c:	mov	x2, x0
   1f390:	ldr	x1, [sp, #56]
   1f394:	ldr	w0, [sp, #28]
   1f398:	bl	7770 <getpwuid_r@plt>
   1f39c:	str	w0, [sp, #52]
   1f3a0:	ldr	w0, [sp, #52]
   1f3a4:	cmp	w0, #0x0
   1f3a8:	b.eq	1f3c0 <scols_init_debug@@SMARTCOLS_2.25+0x6978>  // b.none
   1f3ac:	bl	8240 <__errno_location@plt>
   1f3b0:	mov	x1, x0
   1f3b4:	ldr	w0, [sp, #52]
   1f3b8:	str	w0, [x1]
   1f3bc:	b	1f3e8 <scols_init_debug@@SMARTCOLS_2.25+0x69a0>
   1f3c0:	ldr	x0, [sp, #40]
   1f3c4:	cmp	x0, #0x0
   1f3c8:	b.ne	1f3e0 <scols_init_debug@@SMARTCOLS_2.25+0x6998>  // b.any
   1f3cc:	bl	8240 <__errno_location@plt>
   1f3d0:	mov	x1, x0
   1f3d4:	mov	w0, #0x16                  	// #22
   1f3d8:	str	w0, [x1]
   1f3dc:	b	1f3e8 <scols_init_debug@@SMARTCOLS_2.25+0x69a0>
   1f3e0:	ldr	x0, [sp, #56]
   1f3e4:	b	1f400 <scols_init_debug@@SMARTCOLS_2.25+0x69b8>
   1f3e8:	ldr	x0, [sp, #56]
   1f3ec:	bl	7dc0 <free@plt>
   1f3f0:	ldr	x0, [sp, #16]
   1f3f4:	ldr	x0, [x0]
   1f3f8:	bl	7dc0 <free@plt>
   1f3fc:	mov	x0, #0x0                   	// #0
   1f400:	ldp	x29, x30, [sp], #64
   1f404:	ret
   1f408:	stp	x29, x30, [sp, #-48]!
   1f40c:	mov	x29, sp
   1f410:	str	xzr, [sp, #40]
   1f414:	bl	8350 <getlogin@plt>
   1f418:	str	x0, [sp, #32]
   1f41c:	ldr	x0, [sp, #32]
   1f420:	cmp	x0, #0x0
   1f424:	b.eq	1f434 <scols_init_debug@@SMARTCOLS_2.25+0x69ec>  // b.none
   1f428:	ldr	x0, [sp, #32]
   1f42c:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0x6778>
   1f430:	b	1f4a4 <scols_init_debug@@SMARTCOLS_2.25+0x6a5c>
   1f434:	bl	8240 <__errno_location@plt>
   1f438:	str	wzr, [x0]
   1f43c:	bl	76d0 <getuid@plt>
   1f440:	str	w0, [sp, #28]
   1f444:	bl	8240 <__errno_location@plt>
   1f448:	ldr	w0, [x0]
   1f44c:	cmp	w0, #0x0
   1f450:	b.ne	1f460 <scols_init_debug@@SMARTCOLS_2.25+0x6a18>  // b.any
   1f454:	ldr	w0, [sp, #28]
   1f458:	bl	7d30 <getpwuid@plt>
   1f45c:	str	x0, [sp, #40]
   1f460:	ldr	x0, [sp, #40]
   1f464:	cmp	x0, #0x0
   1f468:	b.eq	1f4a0 <scols_init_debug@@SMARTCOLS_2.25+0x6a58>  // b.none
   1f46c:	ldr	x0, [sp, #40]
   1f470:	ldr	x0, [x0]
   1f474:	cmp	x0, #0x0
   1f478:	b.eq	1f4a0 <scols_init_debug@@SMARTCOLS_2.25+0x6a58>  // b.none
   1f47c:	ldr	x0, [sp, #40]
   1f480:	ldr	x0, [x0]
   1f484:	ldrsb	w0, [x0]
   1f488:	cmp	w0, #0x0
   1f48c:	b.eq	1f4a0 <scols_init_debug@@SMARTCOLS_2.25+0x6a58>  // b.none
   1f490:	ldr	x0, [sp, #40]
   1f494:	ldr	x0, [x0]
   1f498:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0x6778>
   1f49c:	b	1f4a4 <scols_init_debug@@SMARTCOLS_2.25+0x6a5c>
   1f4a0:	mov	x0, #0x0                   	// #0
   1f4a4:	ldp	x29, x30, [sp], #48
   1f4a8:	ret
   1f4ac:	stp	x29, x30, [sp, #-48]!
   1f4b0:	mov	x29, sp
   1f4b4:	str	w0, [sp, #28]
   1f4b8:	ldr	w1, [sp, #28]
   1f4bc:	mov	w0, #0xde83                	// #56963
   1f4c0:	movk	w0, #0x431b, lsl #16
   1f4c4:	umull	x0, w1, w0
   1f4c8:	lsr	x0, x0, #32
   1f4cc:	lsr	w0, w0, #18
   1f4d0:	mov	w0, w0
   1f4d4:	str	x0, [sp, #32]
   1f4d8:	ldr	w1, [sp, #28]
   1f4dc:	mov	w0, #0xde83                	// #56963
   1f4e0:	movk	w0, #0x431b, lsl #16
   1f4e4:	umull	x0, w1, w0
   1f4e8:	lsr	x0, x0, #32
   1f4ec:	lsr	w0, w0, #18
   1f4f0:	mov	w2, #0x4240                	// #16960
   1f4f4:	movk	w2, #0xf, lsl #16
   1f4f8:	mul	w0, w0, w2
   1f4fc:	sub	w0, w1, w0
   1f500:	mov	w1, w0
   1f504:	mov	x0, x1
   1f508:	lsl	x0, x0, #5
   1f50c:	sub	x0, x0, x1
   1f510:	lsl	x0, x0, #2
   1f514:	add	x0, x0, x1
   1f518:	lsl	x0, x0, #3
   1f51c:	str	x0, [sp, #40]
   1f520:	add	x0, sp, #0x20
   1f524:	mov	x1, #0x0                   	// #0
   1f528:	bl	7e40 <nanosleep@plt>
   1f52c:	ldp	x29, x30, [sp], #48
   1f530:	ret
   1f534:	stp	x29, x30, [sp, #-32]!
   1f538:	mov	x29, sp
   1f53c:	str	w0, [sp, #28]
   1f540:	str	w1, [sp, #24]
   1f544:	bl	7a80 <random@plt>
   1f548:	mov	x1, x0
   1f54c:	ldr	w2, [sp, #24]
   1f550:	ldr	w0, [sp, #28]
   1f554:	sub	w0, w2, w0
   1f558:	add	w0, w0, #0x1
   1f55c:	sxtw	x0, w0
   1f560:	sdiv	x2, x1, x0
   1f564:	mul	x0, x2, x0
   1f568:	sub	x0, x1, x0
   1f56c:	mov	w1, w0
   1f570:	ldr	w0, [sp, #28]
   1f574:	add	w0, w1, w0
   1f578:	ldp	x29, x30, [sp], #32
   1f57c:	ret
   1f580:	stp	x29, x30, [sp, #-48]!
   1f584:	mov	x29, sp
   1f588:	add	x0, sp, #0x10
   1f58c:	mov	x1, #0x0                   	// #0
   1f590:	bl	7a50 <gettimeofday@plt>
   1f594:	bl	7870 <getpid@plt>
   1f598:	str	w0, [sp, #40]
   1f59c:	bl	76d0 <getuid@plt>
   1f5a0:	str	w0, [sp, #36]
   1f5a4:	ldr	w0, [sp, #40]
   1f5a8:	lsl	w1, w0, #16
   1f5ac:	ldr	w0, [sp, #36]
   1f5b0:	eor	w0, w1, w0
   1f5b4:	mov	w1, w0
   1f5b8:	ldr	x0, [sp, #16]
   1f5bc:	eor	w0, w1, w0
   1f5c0:	ldr	x1, [sp, #24]
   1f5c4:	eor	w0, w0, w1
   1f5c8:	bl	80c0 <srandom@plt>
   1f5cc:	bl	7870 <getpid@plt>
   1f5d0:	sxth	w1, w0
   1f5d4:	ldr	x0, [sp, #16]
   1f5d8:	sxth	w0, w0
   1f5dc:	eor	w0, w1, w0
   1f5e0:	sxth	w0, w0
   1f5e4:	and	w2, w0, #0xffff
   1f5e8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f5ec:	ldr	x1, [x0, #2040]
   1f5f0:	add	x0, x0, #0x7f8
   1f5f4:	blr	x1
   1f5f8:	mrs	x1, tpidr_el0
   1f5fc:	add	x0, x1, x0
   1f600:	mov	w1, w2
   1f604:	strh	w1, [x0]
   1f608:	bl	79b0 <getppid@plt>
   1f60c:	sxth	w1, w0
   1f610:	ldr	x0, [sp, #24]
   1f614:	sxth	w0, w0
   1f618:	eor	w0, w1, w0
   1f61c:	sxth	w0, w0
   1f620:	and	w2, w0, #0xffff
   1f624:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f628:	ldr	x1, [x0, #2040]
   1f62c:	add	x0, x0, #0x7f8
   1f630:	blr	x1
   1f634:	mrs	x1, tpidr_el0
   1f638:	add	x0, x1, x0
   1f63c:	mov	w1, w2
   1f640:	strh	w1, [x0, #2]
   1f644:	ldr	x1, [sp, #16]
   1f648:	ldr	x0, [sp, #24]
   1f64c:	eor	x0, x1, x0
   1f650:	asr	x0, x0, #16
   1f654:	and	w2, w0, #0xffff
   1f658:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f65c:	ldr	x1, [x0, #2040]
   1f660:	add	x0, x0, #0x7f8
   1f664:	blr	x1
   1f668:	mrs	x1, tpidr_el0
   1f66c:	add	x0, x1, x0
   1f670:	mov	w1, w2
   1f674:	strh	w1, [x0, #4]
   1f678:	add	x0, sp, #0x10
   1f67c:	mov	x1, #0x0                   	// #0
   1f680:	bl	7a50 <gettimeofday@plt>
   1f684:	ldr	x0, [sp, #16]
   1f688:	mov	w1, w0
   1f68c:	ldr	x0, [sp, #24]
   1f690:	eor	w0, w1, w0
   1f694:	and	w0, w0, #0x1f
   1f698:	str	w0, [sp, #44]
   1f69c:	b	1f6b0 <scols_init_debug@@SMARTCOLS_2.25+0x6c68>
   1f6a0:	bl	7a80 <random@plt>
   1f6a4:	ldr	w0, [sp, #44]
   1f6a8:	sub	w0, w0, #0x1
   1f6ac:	str	w0, [sp, #44]
   1f6b0:	ldr	w0, [sp, #44]
   1f6b4:	cmp	w0, #0x0
   1f6b8:	b.gt	1f6a0 <scols_init_debug@@SMARTCOLS_2.25+0x6c58>
   1f6bc:	nop
   1f6c0:	nop
   1f6c4:	ldp	x29, x30, [sp], #48
   1f6c8:	ret
   1f6cc:	stp	x29, x30, [sp, #-32]!
   1f6d0:	mov	x29, sp
   1f6d4:	mov	w1, #0x80000               	// #524288
   1f6d8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f6dc:	add	x0, x0, #0x7d0
   1f6e0:	bl	7960 <open@plt>
   1f6e4:	str	w0, [sp, #28]
   1f6e8:	ldr	w0, [sp, #28]
   1f6ec:	cmn	w0, #0x1
   1f6f0:	b.ne	1f70c <scols_init_debug@@SMARTCOLS_2.25+0x6cc4>  // b.any
   1f6f4:	mov	w1, #0x800                 	// #2048
   1f6f8:	movk	w1, #0x8, lsl #16
   1f6fc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1f700:	add	x0, x0, #0x7e0
   1f704:	bl	7960 <open@plt>
   1f708:	str	w0, [sp, #28]
   1f70c:	ldr	w0, [sp, #28]
   1f710:	cmp	w0, #0x0
   1f714:	b.lt	1f74c <scols_init_debug@@SMARTCOLS_2.25+0x6d04>  // b.tstop
   1f718:	mov	w1, #0x1                   	// #1
   1f71c:	ldr	w0, [sp, #28]
   1f720:	bl	7f30 <fcntl@plt>
   1f724:	str	w0, [sp, #24]
   1f728:	ldr	w0, [sp, #24]
   1f72c:	cmp	w0, #0x0
   1f730:	b.lt	1f74c <scols_init_debug@@SMARTCOLS_2.25+0x6d04>  // b.tstop
   1f734:	ldr	w0, [sp, #24]
   1f738:	orr	w0, w0, #0x1
   1f73c:	mov	w2, w0
   1f740:	mov	w1, #0x2                   	// #2
   1f744:	ldr	w0, [sp, #28]
   1f748:	bl	7f30 <fcntl@plt>
   1f74c:	bl	1f580 <scols_init_debug@@SMARTCOLS_2.25+0x6b38>
   1f750:	ldr	w0, [sp, #28]
   1f754:	ldp	x29, x30, [sp], #32
   1f758:	ret
   1f75c:	stp	x29, x30, [sp, #-112]!
   1f760:	mov	x29, sp
   1f764:	str	x19, [sp, #16]
   1f768:	str	x0, [sp, #40]
   1f76c:	str	x1, [sp, #32]
   1f770:	ldr	x0, [sp, #40]
   1f774:	str	x0, [sp, #104]
   1f778:	ldr	x0, [sp, #32]
   1f77c:	str	x0, [sp, #88]
   1f780:	str	wzr, [sp, #84]
   1f784:	b	1f81c <scols_init_debug@@SMARTCOLS_2.25+0x6dd4>
   1f788:	bl	8240 <__errno_location@plt>
   1f78c:	str	wzr, [x0]
   1f790:	mov	w2, #0x1                   	// #1
   1f794:	ldr	x1, [sp, #88]
   1f798:	ldr	x0, [sp, #104]
   1f79c:	bl	81b0 <getrandom@plt>
   1f7a0:	str	w0, [sp, #80]
   1f7a4:	ldr	w0, [sp, #80]
   1f7a8:	cmp	w0, #0x0
   1f7ac:	b.le	1f7d8 <scols_init_debug@@SMARTCOLS_2.25+0x6d90>
   1f7b0:	ldrsw	x0, [sp, #80]
   1f7b4:	ldr	x1, [sp, #88]
   1f7b8:	sub	x0, x1, x0
   1f7bc:	str	x0, [sp, #88]
   1f7c0:	ldrsw	x0, [sp, #80]
   1f7c4:	ldr	x1, [sp, #104]
   1f7c8:	add	x0, x1, x0
   1f7cc:	str	x0, [sp, #104]
   1f7d0:	str	wzr, [sp, #84]
   1f7d4:	b	1f81c <scols_init_debug@@SMARTCOLS_2.25+0x6dd4>
   1f7d8:	bl	8240 <__errno_location@plt>
   1f7dc:	ldr	w0, [x0]
   1f7e0:	cmp	w0, #0x26
   1f7e4:	b.eq	1f82c <scols_init_debug@@SMARTCOLS_2.25+0x6de4>  // b.none
   1f7e8:	bl	8240 <__errno_location@plt>
   1f7ec:	ldr	w0, [x0]
   1f7f0:	cmp	w0, #0xb
   1f7f4:	b.ne	1f830 <scols_init_debug@@SMARTCOLS_2.25+0x6de8>  // b.any
   1f7f8:	ldr	w0, [sp, #84]
   1f7fc:	cmp	w0, #0x7
   1f800:	b.gt	1f830 <scols_init_debug@@SMARTCOLS_2.25+0x6de8>
   1f804:	mov	w0, #0xe848                	// #59464
   1f808:	movk	w0, #0x1, lsl #16
   1f80c:	bl	1f4ac <scols_init_debug@@SMARTCOLS_2.25+0x6a64>
   1f810:	ldr	w0, [sp, #84]
   1f814:	add	w0, w0, #0x1
   1f818:	str	w0, [sp, #84]
   1f81c:	ldr	x0, [sp, #88]
   1f820:	cmp	x0, #0x0
   1f824:	b.ne	1f788 <scols_init_debug@@SMARTCOLS_2.25+0x6d40>  // b.any
   1f828:	b	1f830 <scols_init_debug@@SMARTCOLS_2.25+0x6de8>
   1f82c:	nop
   1f830:	bl	8240 <__errno_location@plt>
   1f834:	ldr	w0, [x0]
   1f838:	cmp	w0, #0x26
   1f83c:	b.ne	1f8e0 <scols_init_debug@@SMARTCOLS_2.25+0x6e98>  // b.any
   1f840:	bl	1f6cc <scols_init_debug@@SMARTCOLS_2.25+0x6c84>
   1f844:	str	w0, [sp, #76]
   1f848:	str	wzr, [sp, #84]
   1f84c:	ldr	w0, [sp, #76]
   1f850:	cmp	w0, #0x0
   1f854:	b.lt	1f8e0 <scols_init_debug@@SMARTCOLS_2.25+0x6e98>  // b.tstop
   1f858:	b	1f8c4 <scols_init_debug@@SMARTCOLS_2.25+0x6e7c>
   1f85c:	ldr	x2, [sp, #88]
   1f860:	ldr	x1, [sp, #104]
   1f864:	ldr	w0, [sp, #76]
   1f868:	bl	7ff0 <read@plt>
   1f86c:	str	x0, [sp, #64]
   1f870:	ldr	x0, [sp, #64]
   1f874:	cmp	x0, #0x0
   1f878:	b.gt	1f8a0 <scols_init_debug@@SMARTCOLS_2.25+0x6e58>
   1f87c:	ldr	w0, [sp, #84]
   1f880:	add	w1, w0, #0x1
   1f884:	str	w1, [sp, #84]
   1f888:	cmp	w0, #0x8
   1f88c:	b.gt	1f8d4 <scols_init_debug@@SMARTCOLS_2.25+0x6e8c>
   1f890:	mov	w0, #0xe848                	// #59464
   1f894:	movk	w0, #0x1, lsl #16
   1f898:	bl	1f4ac <scols_init_debug@@SMARTCOLS_2.25+0x6a64>
   1f89c:	b	1f8c4 <scols_init_debug@@SMARTCOLS_2.25+0x6e7c>
   1f8a0:	ldr	x0, [sp, #64]
   1f8a4:	ldr	x1, [sp, #88]
   1f8a8:	sub	x0, x1, x0
   1f8ac:	str	x0, [sp, #88]
   1f8b0:	ldr	x0, [sp, #64]
   1f8b4:	ldr	x1, [sp, #104]
   1f8b8:	add	x0, x1, x0
   1f8bc:	str	x0, [sp, #104]
   1f8c0:	str	wzr, [sp, #84]
   1f8c4:	ldr	x0, [sp, #88]
   1f8c8:	cmp	x0, #0x0
   1f8cc:	b.ne	1f85c <scols_init_debug@@SMARTCOLS_2.25+0x6e14>  // b.any
   1f8d0:	b	1f8d8 <scols_init_debug@@SMARTCOLS_2.25+0x6e90>
   1f8d4:	nop
   1f8d8:	ldr	w0, [sp, #76]
   1f8dc:	bl	7bb0 <close@plt>
   1f8e0:	bl	1f580 <scols_init_debug@@SMARTCOLS_2.25+0x6b38>
   1f8e4:	ldr	x0, [sp, #40]
   1f8e8:	str	x0, [sp, #104]
   1f8ec:	str	xzr, [sp, #96]
   1f8f0:	b	1f934 <scols_init_debug@@SMARTCOLS_2.25+0x6eec>
   1f8f4:	bl	7a80 <random@plt>
   1f8f8:	asr	x0, x0, #7
   1f8fc:	and	x3, x0, #0xff
   1f900:	ldr	x0, [sp, #104]
   1f904:	add	x1, x0, #0x1
   1f908:	str	x1, [sp, #104]
   1f90c:	ldrb	w1, [x0]
   1f910:	sxtb	w2, w1
   1f914:	sxtb	w1, w3
   1f918:	eor	w1, w2, w1
   1f91c:	sxtb	w1, w1
   1f920:	and	w1, w1, #0xff
   1f924:	strb	w1, [x0]
   1f928:	ldr	x0, [sp, #96]
   1f92c:	add	x0, x0, #0x1
   1f930:	str	x0, [sp, #96]
   1f934:	ldr	x1, [sp, #96]
   1f938:	ldr	x0, [sp, #32]
   1f93c:	cmp	x1, x0
   1f940:	b.cc	1f8f4 <scols_init_debug@@SMARTCOLS_2.25+0x6eac>  // b.lo, b.ul, b.last
   1f944:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f948:	ldr	x1, [x0, #2040]
   1f94c:	add	x0, x0, #0x7f8
   1f950:	blr	x1
   1f954:	mrs	x1, tpidr_el0
   1f958:	add	x1, x1, x0
   1f95c:	add	x0, sp, #0x38
   1f960:	ldr	w2, [x1]
   1f964:	str	w2, [x0]
   1f968:	ldrh	w1, [x1, #4]
   1f96c:	strh	w1, [x0, #4]
   1f970:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f974:	ldr	x1, [x0, #2040]
   1f978:	add	x0, x0, #0x7f8
   1f97c:	blr	x1
   1f980:	mrs	x1, tpidr_el0
   1f984:	add	x0, x1, x0
   1f988:	ldrh	w0, [x0, #4]
   1f98c:	sxth	w19, w0
   1f990:	mov	x0, #0xb2                  	// #178
   1f994:	bl	8300 <syscall@plt>
   1f998:	sxth	w0, w0
   1f99c:	eor	w0, w19, w0
   1f9a0:	sxth	w0, w0
   1f9a4:	and	w2, w0, #0xffff
   1f9a8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1f9ac:	ldr	x1, [x0, #2040]
   1f9b0:	add	x0, x0, #0x7f8
   1f9b4:	blr	x1
   1f9b8:	mrs	x1, tpidr_el0
   1f9bc:	add	x0, x1, x0
   1f9c0:	mov	w1, w2
   1f9c4:	strh	w1, [x0, #4]
   1f9c8:	ldr	x0, [sp, #40]
   1f9cc:	str	x0, [sp, #104]
   1f9d0:	str	xzr, [sp, #96]
   1f9d4:	b	1fa1c <scols_init_debug@@SMARTCOLS_2.25+0x6fd4>
   1f9d8:	add	x0, sp, #0x38
   1f9dc:	bl	8010 <jrand48@plt>
   1f9e0:	asr	x0, x0, #7
   1f9e4:	and	x3, x0, #0xff
   1f9e8:	ldr	x0, [sp, #104]
   1f9ec:	add	x1, x0, #0x1
   1f9f0:	str	x1, [sp, #104]
   1f9f4:	ldrb	w1, [x0]
   1f9f8:	sxtb	w2, w1
   1f9fc:	sxtb	w1, w3
   1fa00:	eor	w1, w2, w1
   1fa04:	sxtb	w1, w1
   1fa08:	and	w1, w1, #0xff
   1fa0c:	strb	w1, [x0]
   1fa10:	ldr	x0, [sp, #96]
   1fa14:	add	x0, x0, #0x1
   1fa18:	str	x0, [sp, #96]
   1fa1c:	ldr	x1, [sp, #96]
   1fa20:	ldr	x0, [sp, #32]
   1fa24:	cmp	x1, x0
   1fa28:	b.cc	1f9d8 <scols_init_debug@@SMARTCOLS_2.25+0x6f90>  // b.lo, b.ul, b.last
   1fa2c:	ldr	w1, [sp, #56]
   1fa30:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fa34:	ldr	x2, [x0, #2040]
   1fa38:	add	x0, x0, #0x7f8
   1fa3c:	blr	x2
   1fa40:	mrs	x2, tpidr_el0
   1fa44:	add	x0, x2, x0
   1fa48:	str	w1, [x0]
   1fa4c:	nop
   1fa50:	ldr	x19, [sp, #16]
   1fa54:	ldp	x29, x30, [sp], #112
   1fa58:	ret
   1fa5c:	stp	x29, x30, [sp, #-16]!
   1fa60:	mov	x29, sp
   1fa64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1fa68:	add	x0, x0, #0x7f0
   1fa6c:	bl	8330 <gettext@plt>
   1fa70:	ldp	x29, x30, [sp], #16
   1fa74:	ret
   1fa78:	stp	x29, x30, [sp, #-64]!
   1fa7c:	mov	x29, sp
   1fa80:	str	x19, [sp, #16]
   1fa84:	str	w0, [sp, #44]
   1fa88:	str	x1, [sp, #32]
   1fa8c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1fa90:	ldr	x0, [x0, #4048]
   1fa94:	ldr	x0, [x0]
   1fa98:	str	x0, [sp, #48]
   1fa9c:	str	wzr, [sp, #60]
   1faa0:	b	1fab0 <scols_init_debug@@SMARTCOLS_2.25+0x7068>
   1faa4:	ldr	w0, [sp, #60]
   1faa8:	add	w0, w0, #0x1
   1faac:	str	w0, [sp, #60]
   1fab0:	ldrsw	x0, [sp, #60]
   1fab4:	lsl	x0, x0, #3
   1fab8:	ldr	x1, [sp, #48]
   1fabc:	add	x0, x1, x0
   1fac0:	ldr	x0, [x0]
   1fac4:	cmp	x0, #0x0
   1fac8:	b.ne	1faa4 <scols_init_debug@@SMARTCOLS_2.25+0x705c>  // b.any
   1facc:	ldr	w0, [sp, #60]
   1fad0:	add	w0, w0, #0x1
   1fad4:	sxtw	x0, w0
   1fad8:	lsl	x0, x0, #3
   1fadc:	bl	78e0 <malloc@plt>
   1fae0:	mov	x1, x0
   1fae4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1fae8:	ldr	x0, [x0, #4048]
   1faec:	str	x1, [x0]
   1faf0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1faf4:	ldr	x0, [x0, #4048]
   1faf8:	ldr	x0, [x0]
   1fafc:	cmp	x0, #0x0
   1fb00:	b.eq	1fc74 <scols_init_debug@@SMARTCOLS_2.25+0x722c>  // b.none
   1fb04:	str	wzr, [sp, #60]
   1fb08:	b	1fb5c <scols_init_debug@@SMARTCOLS_2.25+0x7114>
   1fb0c:	ldrsw	x0, [sp, #60]
   1fb10:	lsl	x0, x0, #3
   1fb14:	ldr	x1, [sp, #48]
   1fb18:	add	x0, x1, x0
   1fb1c:	ldr	x2, [x0]
   1fb20:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1fb24:	ldr	x0, [x0, #4048]
   1fb28:	ldr	x1, [x0]
   1fb2c:	ldrsw	x0, [sp, #60]
   1fb30:	lsl	x0, x0, #3
   1fb34:	add	x19, x1, x0
   1fb38:	mov	x0, x2
   1fb3c:	bl	7b70 <strdup@plt>
   1fb40:	str	x0, [x19]
   1fb44:	ldr	x0, [x19]
   1fb48:	cmp	x0, #0x0
   1fb4c:	b.eq	1fc7c <scols_init_debug@@SMARTCOLS_2.25+0x7234>  // b.none
   1fb50:	ldr	w0, [sp, #60]
   1fb54:	add	w0, w0, #0x1
   1fb58:	str	w0, [sp, #60]
   1fb5c:	ldrsw	x0, [sp, #60]
   1fb60:	lsl	x0, x0, #3
   1fb64:	ldr	x1, [sp, #48]
   1fb68:	add	x0, x1, x0
   1fb6c:	ldr	x0, [x0]
   1fb70:	cmp	x0, #0x0
   1fb74:	b.ne	1fb0c <scols_init_debug@@SMARTCOLS_2.25+0x70c4>  // b.any
   1fb78:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   1fb7c:	ldr	x0, [x0, #4048]
   1fb80:	ldr	x1, [x0]
   1fb84:	ldrsw	x0, [sp, #60]
   1fb88:	lsl	x0, x0, #3
   1fb8c:	add	x0, x1, x0
   1fb90:	str	xzr, [x0]
   1fb94:	ldr	w0, [sp, #60]
   1fb98:	cmp	w0, #0x0
   1fb9c:	b.le	1fbf8 <scols_init_debug@@SMARTCOLS_2.25+0x71b0>
   1fba0:	ldrsw	x0, [sp, #60]
   1fba4:	lsl	x0, x0, #3
   1fba8:	sub	x0, x0, #0x8
   1fbac:	ldr	x1, [sp, #48]
   1fbb0:	add	x0, x1, x0
   1fbb4:	ldr	x19, [x0]
   1fbb8:	ldrsw	x0, [sp, #60]
   1fbbc:	lsl	x0, x0, #3
   1fbc0:	sub	x0, x0, #0x8
   1fbc4:	ldr	x1, [sp, #48]
   1fbc8:	add	x0, x1, x0
   1fbcc:	ldr	x0, [x0]
   1fbd0:	bl	74f0 <strlen@plt>
   1fbd4:	add	x1, x19, x0
   1fbd8:	ldr	x0, [sp, #32]
   1fbdc:	ldr	x0, [x0]
   1fbe0:	sub	x0, x1, x0
   1fbe4:	mov	x1, x0
   1fbe8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fbec:	add	x0, x0, #0xbd0
   1fbf0:	str	x1, [x0]
   1fbf4:	b	1fc4c <scols_init_debug@@SMARTCOLS_2.25+0x7204>
   1fbf8:	ldrsw	x0, [sp, #44]
   1fbfc:	lsl	x0, x0, #3
   1fc00:	sub	x0, x0, #0x8
   1fc04:	ldr	x1, [sp, #32]
   1fc08:	add	x0, x1, x0
   1fc0c:	ldr	x19, [x0]
   1fc10:	ldrsw	x0, [sp, #44]
   1fc14:	lsl	x0, x0, #3
   1fc18:	sub	x0, x0, #0x8
   1fc1c:	ldr	x1, [sp, #32]
   1fc20:	add	x0, x1, x0
   1fc24:	ldr	x0, [x0]
   1fc28:	bl	74f0 <strlen@plt>
   1fc2c:	add	x1, x19, x0
   1fc30:	ldr	x0, [sp, #32]
   1fc34:	ldr	x0, [x0]
   1fc38:	sub	x0, x1, x0
   1fc3c:	mov	x1, x0
   1fc40:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fc44:	add	x0, x0, #0xbd0
   1fc48:	str	x1, [x0]
   1fc4c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fc50:	add	x0, x0, #0xbd0
   1fc54:	ldr	x0, [x0]
   1fc58:	cmp	x0, #0x1
   1fc5c:	b.ls	1fc80 <scols_init_debug@@SMARTCOLS_2.25+0x7238>  // b.plast
   1fc60:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fc64:	add	x0, x0, #0xbc8
   1fc68:	ldr	x1, [sp, #32]
   1fc6c:	str	x1, [x0]
   1fc70:	b	1fc80 <scols_init_debug@@SMARTCOLS_2.25+0x7238>
   1fc74:	nop
   1fc78:	b	1fc80 <scols_init_debug@@SMARTCOLS_2.25+0x7238>
   1fc7c:	nop
   1fc80:	ldr	x19, [sp, #16]
   1fc84:	ldp	x29, x30, [sp], #64
   1fc88:	ret
   1fc8c:	sub	sp, sp, #0x840
   1fc90:	stp	x29, x30, [sp]
   1fc94:	mov	x29, sp
   1fc98:	str	x19, [sp, #16]
   1fc9c:	str	x0, [sp, #40]
   1fca0:	str	x1, [sp, #32]
   1fca4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fca8:	add	x0, x0, #0xbc8
   1fcac:	ldr	x0, [x0]
   1fcb0:	cmp	x0, #0x0
   1fcb4:	b.eq	1fd9c <scols_init_debug@@SMARTCOLS_2.25+0x7354>  // b.none
   1fcb8:	ldr	x0, [sp, #40]
   1fcbc:	bl	74f0 <strlen@plt>
   1fcc0:	mov	x19, x0
   1fcc4:	ldr	x0, [sp, #32]
   1fcc8:	bl	74f0 <strlen@plt>
   1fccc:	add	x0, x19, x0
   1fcd0:	add	x0, x0, #0x5
   1fcd4:	cmp	x0, #0x800
   1fcd8:	b.hi	1fda4 <scols_init_debug@@SMARTCOLS_2.25+0x735c>  // b.pmore
   1fcdc:	add	x4, sp, #0x38
   1fce0:	ldr	x3, [sp, #32]
   1fce4:	ldr	x2, [sp, #40]
   1fce8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   1fcec:	add	x1, x0, #0x808
   1fcf0:	mov	x0, x4
   1fcf4:	bl	76c0 <sprintf@plt>
   1fcf8:	add	x0, sp, #0x38
   1fcfc:	bl	74f0 <strlen@plt>
   1fd00:	str	x0, [sp, #2104]
   1fd04:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fd08:	add	x0, x0, #0xbd0
   1fd0c:	ldr	x0, [x0]
   1fd10:	sub	x0, x0, #0x2
   1fd14:	ldr	x1, [sp, #2104]
   1fd18:	cmp	x1, x0
   1fd1c:	b.ls	1fd40 <scols_init_debug@@SMARTCOLS_2.25+0x72f8>  // b.plast
   1fd20:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fd24:	add	x0, x0, #0xbd0
   1fd28:	ldr	x0, [x0]
   1fd2c:	sub	x0, x0, #0x2
   1fd30:	str	x0, [sp, #2104]
   1fd34:	ldr	x0, [sp, #2104]
   1fd38:	add	x1, sp, #0x38
   1fd3c:	strb	wzr, [x1, x0]
   1fd40:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fd44:	add	x0, x0, #0xbc8
   1fd48:	ldr	x0, [x0]
   1fd4c:	ldr	x3, [x0]
   1fd50:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fd54:	add	x0, x0, #0xbd0
   1fd58:	ldr	x0, [x0]
   1fd5c:	mov	x2, x0
   1fd60:	mov	w1, #0x0                   	// #0
   1fd64:	mov	x0, x3
   1fd68:	bl	7a30 <memset@plt>
   1fd6c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fd70:	add	x0, x0, #0xbc8
   1fd74:	ldr	x0, [x0]
   1fd78:	ldr	x0, [x0]
   1fd7c:	add	x1, sp, #0x38
   1fd80:	bl	7f70 <strcpy@plt>
   1fd84:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fd88:	add	x0, x0, #0xbc8
   1fd8c:	ldr	x0, [x0]
   1fd90:	add	x0, x0, #0x8
   1fd94:	str	xzr, [x0]
   1fd98:	b	1fda8 <scols_init_debug@@SMARTCOLS_2.25+0x7360>
   1fd9c:	nop
   1fda0:	b	1fda8 <scols_init_debug@@SMARTCOLS_2.25+0x7360>
   1fda4:	nop
   1fda8:	ldr	x19, [sp, #16]
   1fdac:	ldp	x29, x30, [sp]
   1fdb0:	add	sp, sp, #0x840
   1fdb4:	ret
   1fdb8:	sub	sp, sp, #0x10
   1fdbc:	str	w0, [sp, #12]
   1fdc0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   1fdc4:	add	x0, x0, #0x878
   1fdc8:	ldr	w1, [sp, #12]
   1fdcc:	str	w1, [x0]
   1fdd0:	nop
   1fdd4:	add	sp, sp, #0x10
   1fdd8:	ret
   1fddc:	sub	sp, sp, #0x10
   1fde0:	str	x0, [sp, #8]
   1fde4:	str	w1, [sp, #4]
   1fde8:	str	w2, [sp]
   1fdec:	b	1fe3c <scols_init_debug@@SMARTCOLS_2.25+0x73f4>
   1fdf0:	ldr	x0, [sp, #8]
   1fdf4:	ldr	x1, [x0]
   1fdf8:	ldrsw	x0, [sp, #4]
   1fdfc:	mov	x2, #0x0                   	// #0
   1fe00:	umulh	x0, x1, x0
   1fe04:	cmp	x0, #0x0
   1fe08:	b.eq	1fe10 <scols_init_debug@@SMARTCOLS_2.25+0x73c8>  // b.none
   1fe0c:	mov	x2, #0x1                   	// #1
   1fe10:	mov	x0, x2
   1fe14:	cmp	x0, #0x0
   1fe18:	b.eq	1fe24 <scols_init_debug@@SMARTCOLS_2.25+0x73dc>  // b.none
   1fe1c:	mov	w0, #0xffffffde            	// #-34
   1fe20:	b	1fe54 <scols_init_debug@@SMARTCOLS_2.25+0x740c>
   1fe24:	ldr	x0, [sp, #8]
   1fe28:	ldr	x1, [x0]
   1fe2c:	ldrsw	x0, [sp, #4]
   1fe30:	mul	x1, x1, x0
   1fe34:	ldr	x0, [sp, #8]
   1fe38:	str	x1, [x0]
   1fe3c:	ldr	w0, [sp]
   1fe40:	sub	w1, w0, #0x1
   1fe44:	str	w1, [sp]
   1fe48:	cmp	w0, #0x0
   1fe4c:	b.ne	1fdf0 <scols_init_debug@@SMARTCOLS_2.25+0x73a8>  // b.any
   1fe50:	mov	w0, #0x0                   	// #0
   1fe54:	add	sp, sp, #0x10
   1fe58:	ret
   1fe5c:	stp	x29, x30, [sp, #-192]!
   1fe60:	mov	x29, sp
   1fe64:	str	x0, [sp, #40]
   1fe68:	str	x1, [sp, #32]
   1fe6c:	str	x2, [sp, #24]
   1fe70:	str	xzr, [sp, #176]
   1fe74:	mov	w0, #0x400                 	// #1024
   1fe78:	str	w0, [sp, #172]
   1fe7c:	str	wzr, [sp, #168]
   1fe80:	str	wzr, [sp, #164]
   1fe84:	str	wzr, [sp, #160]
   1fe88:	ldr	x0, [sp, #32]
   1fe8c:	str	xzr, [x0]
   1fe90:	ldr	x0, [sp, #40]
   1fe94:	cmp	x0, #0x0
   1fe98:	b.eq	1feac <scols_init_debug@@SMARTCOLS_2.25+0x7464>  // b.none
   1fe9c:	ldr	x0, [sp, #40]
   1fea0:	ldrsb	w0, [x0]
   1fea4:	cmp	w0, #0x0
   1fea8:	b.ne	1feb8 <scols_init_debug@@SMARTCOLS_2.25+0x7470>  // b.any
   1feac:	mov	w0, #0xffffffea            	// #-22
   1feb0:	str	w0, [sp, #168]
   1feb4:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   1feb8:	ldr	x0, [sp, #40]
   1febc:	str	x0, [sp, #184]
   1fec0:	b	1fed0 <scols_init_debug@@SMARTCOLS_2.25+0x7488>
   1fec4:	ldr	x0, [sp, #184]
   1fec8:	add	x0, x0, #0x1
   1fecc:	str	x0, [sp, #184]
   1fed0:	bl	7d50 <__ctype_b_loc@plt>
   1fed4:	ldr	x1, [x0]
   1fed8:	ldr	x0, [sp, #184]
   1fedc:	ldrsb	w0, [x0]
   1fee0:	and	w0, w0, #0xff
   1fee4:	and	x0, x0, #0xff
   1fee8:	lsl	x0, x0, #1
   1feec:	add	x0, x1, x0
   1fef0:	ldrh	w0, [x0]
   1fef4:	and	w0, w0, #0x2000
   1fef8:	cmp	w0, #0x0
   1fefc:	b.ne	1fec4 <scols_init_debug@@SMARTCOLS_2.25+0x747c>  // b.any
   1ff00:	ldr	x0, [sp, #184]
   1ff04:	ldrsb	w0, [x0]
   1ff08:	cmp	w0, #0x2d
   1ff0c:	b.ne	1ff1c <scols_init_debug@@SMARTCOLS_2.25+0x74d4>  // b.any
   1ff10:	mov	w0, #0xffffffea            	// #-22
   1ff14:	str	w0, [sp, #168]
   1ff18:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   1ff1c:	bl	8240 <__errno_location@plt>
   1ff20:	str	wzr, [x0]
   1ff24:	str	xzr, [sp, #72]
   1ff28:	add	x0, sp, #0x48
   1ff2c:	mov	w2, #0x0                   	// #0
   1ff30:	mov	x1, x0
   1ff34:	ldr	x0, [sp, #40]
   1ff38:	bl	7c30 <strtoumax@plt>
   1ff3c:	str	x0, [sp, #64]
   1ff40:	ldr	x0, [sp, #72]
   1ff44:	ldr	x1, [sp, #40]
   1ff48:	cmp	x1, x0
   1ff4c:	b.eq	1ff78 <scols_init_debug@@SMARTCOLS_2.25+0x7530>  // b.none
   1ff50:	bl	8240 <__errno_location@plt>
   1ff54:	ldr	w0, [x0]
   1ff58:	cmp	w0, #0x0
   1ff5c:	b.eq	1ffa4 <scols_init_debug@@SMARTCOLS_2.25+0x755c>  // b.none
   1ff60:	ldr	x0, [sp, #64]
   1ff64:	cmn	x0, #0x1
   1ff68:	b.eq	1ff78 <scols_init_debug@@SMARTCOLS_2.25+0x7530>  // b.none
   1ff6c:	ldr	x0, [sp, #64]
   1ff70:	cmp	x0, #0x0
   1ff74:	b.ne	1ffa4 <scols_init_debug@@SMARTCOLS_2.25+0x755c>  // b.any
   1ff78:	bl	8240 <__errno_location@plt>
   1ff7c:	ldr	w0, [x0]
   1ff80:	cmp	w0, #0x0
   1ff84:	b.eq	1ff98 <scols_init_debug@@SMARTCOLS_2.25+0x7550>  // b.none
   1ff88:	bl	8240 <__errno_location@plt>
   1ff8c:	ldr	w0, [x0]
   1ff90:	neg	w0, w0
   1ff94:	b	1ff9c <scols_init_debug@@SMARTCOLS_2.25+0x7554>
   1ff98:	mov	w0, #0xffffffea            	// #-22
   1ff9c:	str	w0, [sp, #168]
   1ffa0:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   1ffa4:	ldr	x0, [sp, #72]
   1ffa8:	cmp	x0, #0x0
   1ffac:	b.eq	20488 <scols_init_debug@@SMARTCOLS_2.25+0x7a40>  // b.none
   1ffb0:	ldr	x0, [sp, #72]
   1ffb4:	ldrsb	w0, [x0]
   1ffb8:	cmp	w0, #0x0
   1ffbc:	b.eq	20488 <scols_init_debug@@SMARTCOLS_2.25+0x7a40>  // b.none
   1ffc0:	ldr	x0, [sp, #72]
   1ffc4:	str	x0, [sp, #184]
   1ffc8:	ldr	x0, [sp, #184]
   1ffcc:	add	x0, x0, #0x1
   1ffd0:	ldrsb	w0, [x0]
   1ffd4:	cmp	w0, #0x69
   1ffd8:	b.ne	20024 <scols_init_debug@@SMARTCOLS_2.25+0x75dc>  // b.any
   1ffdc:	ldr	x0, [sp, #184]
   1ffe0:	add	x0, x0, #0x2
   1ffe4:	ldrsb	w0, [x0]
   1ffe8:	cmp	w0, #0x42
   1ffec:	b.eq	20004 <scols_init_debug@@SMARTCOLS_2.25+0x75bc>  // b.none
   1fff0:	ldr	x0, [sp, #184]
   1fff4:	add	x0, x0, #0x2
   1fff8:	ldrsb	w0, [x0]
   1fffc:	cmp	w0, #0x62
   20000:	b.ne	20024 <scols_init_debug@@SMARTCOLS_2.25+0x75dc>  // b.any
   20004:	ldr	x0, [sp, #184]
   20008:	add	x0, x0, #0x3
   2000c:	ldrsb	w0, [x0]
   20010:	cmp	w0, #0x0
   20014:	b.ne	20024 <scols_init_debug@@SMARTCOLS_2.25+0x75dc>  // b.any
   20018:	mov	w0, #0x400                 	// #1024
   2001c:	str	w0, [sp, #172]
   20020:	b	2025c <scols_init_debug@@SMARTCOLS_2.25+0x7814>
   20024:	ldr	x0, [sp, #184]
   20028:	add	x0, x0, #0x1
   2002c:	ldrsb	w0, [x0]
   20030:	cmp	w0, #0x42
   20034:	b.eq	2004c <scols_init_debug@@SMARTCOLS_2.25+0x7604>  // b.none
   20038:	ldr	x0, [sp, #184]
   2003c:	add	x0, x0, #0x1
   20040:	ldrsb	w0, [x0]
   20044:	cmp	w0, #0x62
   20048:	b.ne	2006c <scols_init_debug@@SMARTCOLS_2.25+0x7624>  // b.any
   2004c:	ldr	x0, [sp, #184]
   20050:	add	x0, x0, #0x2
   20054:	ldrsb	w0, [x0]
   20058:	cmp	w0, #0x0
   2005c:	b.ne	2006c <scols_init_debug@@SMARTCOLS_2.25+0x7624>  // b.any
   20060:	mov	w0, #0x3e8                 	// #1000
   20064:	str	w0, [sp, #172]
   20068:	b	2025c <scols_init_debug@@SMARTCOLS_2.25+0x7814>
   2006c:	ldr	x0, [sp, #184]
   20070:	add	x0, x0, #0x1
   20074:	ldrsb	w0, [x0]
   20078:	cmp	w0, #0x0
   2007c:	b.eq	2025c <scols_init_debug@@SMARTCOLS_2.25+0x7814>  // b.none
   20080:	bl	77e0 <localeconv@plt>
   20084:	str	x0, [sp, #128]
   20088:	ldr	x0, [sp, #128]
   2008c:	cmp	x0, #0x0
   20090:	b.eq	200a0 <scols_init_debug@@SMARTCOLS_2.25+0x7658>  // b.none
   20094:	ldr	x0, [sp, #128]
   20098:	ldr	x0, [x0]
   2009c:	b	200a4 <scols_init_debug@@SMARTCOLS_2.25+0x765c>
   200a0:	mov	x0, #0x0                   	// #0
   200a4:	str	x0, [sp, #120]
   200a8:	ldr	x0, [sp, #120]
   200ac:	cmp	x0, #0x0
   200b0:	b.eq	200c0 <scols_init_debug@@SMARTCOLS_2.25+0x7678>  // b.none
   200b4:	ldr	x0, [sp, #120]
   200b8:	bl	74f0 <strlen@plt>
   200bc:	b	200c4 <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   200c0:	mov	x0, #0x0                   	// #0
   200c4:	str	x0, [sp, #112]
   200c8:	ldr	x0, [sp, #176]
   200cc:	cmp	x0, #0x0
   200d0:	b.ne	20250 <scols_init_debug@@SMARTCOLS_2.25+0x7808>  // b.any
   200d4:	ldr	x0, [sp, #184]
   200d8:	ldrsb	w0, [x0]
   200dc:	cmp	w0, #0x0
   200e0:	b.eq	20250 <scols_init_debug@@SMARTCOLS_2.25+0x7808>  // b.none
   200e4:	ldr	x0, [sp, #120]
   200e8:	cmp	x0, #0x0
   200ec:	b.eq	20250 <scols_init_debug@@SMARTCOLS_2.25+0x7808>  // b.none
   200f0:	ldr	x2, [sp, #112]
   200f4:	ldr	x1, [sp, #184]
   200f8:	ldr	x0, [sp, #120]
   200fc:	bl	79d0 <strncmp@plt>
   20100:	cmp	w0, #0x0
   20104:	b.ne	20250 <scols_init_debug@@SMARTCOLS_2.25+0x7808>  // b.any
   20108:	ldr	x1, [sp, #184]
   2010c:	ldr	x0, [sp, #112]
   20110:	add	x0, x1, x0
   20114:	str	x0, [sp, #104]
   20118:	ldr	x0, [sp, #104]
   2011c:	str	x0, [sp, #184]
   20120:	b	2013c <scols_init_debug@@SMARTCOLS_2.25+0x76f4>
   20124:	ldr	w0, [sp, #160]
   20128:	add	w0, w0, #0x1
   2012c:	str	w0, [sp, #160]
   20130:	ldr	x0, [sp, #184]
   20134:	add	x0, x0, #0x1
   20138:	str	x0, [sp, #184]
   2013c:	ldr	x0, [sp, #184]
   20140:	ldrsb	w0, [x0]
   20144:	cmp	w0, #0x30
   20148:	b.eq	20124 <scols_init_debug@@SMARTCOLS_2.25+0x76dc>  // b.none
   2014c:	ldr	x0, [sp, #184]
   20150:	str	x0, [sp, #104]
   20154:	bl	7d50 <__ctype_b_loc@plt>
   20158:	ldr	x1, [x0]
   2015c:	ldr	x0, [sp, #104]
   20160:	ldrsb	w0, [x0]
   20164:	sxtb	x0, w0
   20168:	lsl	x0, x0, #1
   2016c:	add	x0, x1, x0
   20170:	ldrh	w0, [x0]
   20174:	and	w0, w0, #0x800
   20178:	cmp	w0, #0x0
   2017c:	b.eq	20208 <scols_init_debug@@SMARTCOLS_2.25+0x77c0>  // b.none
   20180:	bl	8240 <__errno_location@plt>
   20184:	str	wzr, [x0]
   20188:	str	xzr, [sp, #72]
   2018c:	add	x0, sp, #0x48
   20190:	mov	w2, #0x0                   	// #0
   20194:	mov	x1, x0
   20198:	ldr	x0, [sp, #104]
   2019c:	bl	7c30 <strtoumax@plt>
   201a0:	str	x0, [sp, #176]
   201a4:	ldr	x0, [sp, #72]
   201a8:	ldr	x1, [sp, #104]
   201ac:	cmp	x1, x0
   201b0:	b.eq	201dc <scols_init_debug@@SMARTCOLS_2.25+0x7794>  // b.none
   201b4:	bl	8240 <__errno_location@plt>
   201b8:	ldr	w0, [x0]
   201bc:	cmp	w0, #0x0
   201c0:	b.eq	20210 <scols_init_debug@@SMARTCOLS_2.25+0x77c8>  // b.none
   201c4:	ldr	x0, [sp, #176]
   201c8:	cmn	x0, #0x1
   201cc:	b.eq	201dc <scols_init_debug@@SMARTCOLS_2.25+0x7794>  // b.none
   201d0:	ldr	x0, [sp, #176]
   201d4:	cmp	x0, #0x0
   201d8:	b.ne	20210 <scols_init_debug@@SMARTCOLS_2.25+0x77c8>  // b.any
   201dc:	bl	8240 <__errno_location@plt>
   201e0:	ldr	w0, [x0]
   201e4:	cmp	w0, #0x0
   201e8:	b.eq	201fc <scols_init_debug@@SMARTCOLS_2.25+0x77b4>  // b.none
   201ec:	bl	8240 <__errno_location@plt>
   201f0:	ldr	w0, [x0]
   201f4:	neg	w0, w0
   201f8:	b	20200 <scols_init_debug@@SMARTCOLS_2.25+0x77b8>
   201fc:	mov	w0, #0xffffffea            	// #-22
   20200:	str	w0, [sp, #168]
   20204:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   20208:	ldr	x0, [sp, #184]
   2020c:	str	x0, [sp, #72]
   20210:	ldr	x0, [sp, #176]
   20214:	cmp	x0, #0x0
   20218:	b.eq	20244 <scols_init_debug@@SMARTCOLS_2.25+0x77fc>  // b.none
   2021c:	ldr	x0, [sp, #72]
   20220:	cmp	x0, #0x0
   20224:	b.eq	20238 <scols_init_debug@@SMARTCOLS_2.25+0x77f0>  // b.none
   20228:	ldr	x0, [sp, #72]
   2022c:	ldrsb	w0, [x0]
   20230:	cmp	w0, #0x0
   20234:	b.ne	20244 <scols_init_debug@@SMARTCOLS_2.25+0x77fc>  // b.any
   20238:	mov	w0, #0xffffffea            	// #-22
   2023c:	str	w0, [sp, #168]
   20240:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   20244:	ldr	x0, [sp, #72]
   20248:	str	x0, [sp, #184]
   2024c:	b	1ffc8 <scols_init_debug@@SMARTCOLS_2.25+0x7580>
   20250:	mov	w0, #0xffffffea            	// #-22
   20254:	str	w0, [sp, #168]
   20258:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   2025c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20260:	add	x0, x0, #0x880
   20264:	ldr	x2, [x0]
   20268:	ldr	x0, [sp, #184]
   2026c:	ldrsb	w0, [x0]
   20270:	mov	w1, w0
   20274:	mov	x0, x2
   20278:	bl	7ed0 <strchr@plt>
   2027c:	str	x0, [sp, #96]
   20280:	ldr	x0, [sp, #96]
   20284:	cmp	x0, #0x0
   20288:	b.eq	202ac <scols_init_debug@@SMARTCOLS_2.25+0x7864>  // b.none
   2028c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20290:	add	x0, x0, #0x880
   20294:	ldr	x0, [x0]
   20298:	ldr	x1, [sp, #96]
   2029c:	sub	x0, x1, x0
   202a0:	add	w0, w0, #0x1
   202a4:	str	w0, [sp, #164]
   202a8:	b	20308 <scols_init_debug@@SMARTCOLS_2.25+0x78c0>
   202ac:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   202b0:	add	x0, x0, #0x888
   202b4:	ldr	x2, [x0]
   202b8:	ldr	x0, [sp, #184]
   202bc:	ldrsb	w0, [x0]
   202c0:	mov	w1, w0
   202c4:	mov	x0, x2
   202c8:	bl	7ed0 <strchr@plt>
   202cc:	str	x0, [sp, #96]
   202d0:	ldr	x0, [sp, #96]
   202d4:	cmp	x0, #0x0
   202d8:	b.eq	202fc <scols_init_debug@@SMARTCOLS_2.25+0x78b4>  // b.none
   202dc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   202e0:	add	x0, x0, #0x888
   202e4:	ldr	x0, [x0]
   202e8:	ldr	x1, [sp, #96]
   202ec:	sub	x0, x1, x0
   202f0:	add	w0, w0, #0x1
   202f4:	str	w0, [sp, #164]
   202f8:	b	20308 <scols_init_debug@@SMARTCOLS_2.25+0x78c0>
   202fc:	mov	w0, #0xffffffea            	// #-22
   20300:	str	w0, [sp, #168]
   20304:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0x7a58>
   20308:	add	x0, sp, #0x40
   2030c:	ldr	w2, [sp, #164]
   20310:	ldr	w1, [sp, #172]
   20314:	bl	1fddc <scols_init_debug@@SMARTCOLS_2.25+0x7394>
   20318:	str	w0, [sp, #168]
   2031c:	ldr	x0, [sp, #24]
   20320:	cmp	x0, #0x0
   20324:	b.eq	20334 <scols_init_debug@@SMARTCOLS_2.25+0x78ec>  // b.none
   20328:	ldr	x0, [sp, #24]
   2032c:	ldr	w1, [sp, #164]
   20330:	str	w1, [x0]
   20334:	ldr	x0, [sp, #176]
   20338:	cmp	x0, #0x0
   2033c:	b.eq	20490 <scols_init_debug@@SMARTCOLS_2.25+0x7a48>  // b.none
   20340:	ldr	w0, [sp, #164]
   20344:	cmp	w0, #0x0
   20348:	b.eq	20490 <scols_init_debug@@SMARTCOLS_2.25+0x7a48>  // b.none
   2034c:	mov	x0, #0xa                   	// #10
   20350:	str	x0, [sp, #144]
   20354:	mov	x0, #0x1                   	// #1
   20358:	str	x0, [sp, #136]
   2035c:	mov	x0, #0x1                   	// #1
   20360:	str	x0, [sp, #56]
   20364:	add	x0, sp, #0x38
   20368:	ldr	w2, [sp, #164]
   2036c:	ldr	w1, [sp, #172]
   20370:	bl	1fddc <scols_init_debug@@SMARTCOLS_2.25+0x7394>
   20374:	b	20390 <scols_init_debug@@SMARTCOLS_2.25+0x7948>
   20378:	ldr	x1, [sp, #144]
   2037c:	mov	x0, x1
   20380:	lsl	x0, x0, #2
   20384:	add	x0, x0, x1
   20388:	lsl	x0, x0, #1
   2038c:	str	x0, [sp, #144]
   20390:	ldr	x1, [sp, #144]
   20394:	ldr	x0, [sp, #176]
   20398:	cmp	x1, x0
   2039c:	b.cc	20378 <scols_init_debug@@SMARTCOLS_2.25+0x7930>  // b.lo, b.ul, b.last
   203a0:	str	wzr, [sp, #156]
   203a4:	b	203cc <scols_init_debug@@SMARTCOLS_2.25+0x7984>
   203a8:	ldr	x1, [sp, #144]
   203ac:	mov	x0, x1
   203b0:	lsl	x0, x0, #2
   203b4:	add	x0, x0, x1
   203b8:	lsl	x0, x0, #1
   203bc:	str	x0, [sp, #144]
   203c0:	ldr	w0, [sp, #156]
   203c4:	add	w0, w0, #0x1
   203c8:	str	w0, [sp, #156]
   203cc:	ldr	w1, [sp, #156]
   203d0:	ldr	w0, [sp, #160]
   203d4:	cmp	w1, w0
   203d8:	b.lt	203a8 <scols_init_debug@@SMARTCOLS_2.25+0x7960>  // b.tstop
   203dc:	ldr	x2, [sp, #176]
   203e0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   203e4:	movk	x0, #0xcccd
   203e8:	umulh	x0, x2, x0
   203ec:	lsr	x1, x0, #3
   203f0:	mov	x0, x1
   203f4:	lsl	x0, x0, #2
   203f8:	add	x0, x0, x1
   203fc:	lsl	x0, x0, #1
   20400:	sub	x1, x2, x0
   20404:	mov	w0, w1
   20408:	str	w0, [sp, #92]
   2040c:	ldr	x1, [sp, #144]
   20410:	ldr	x0, [sp, #136]
   20414:	udiv	x0, x1, x0
   20418:	str	x0, [sp, #80]
   2041c:	ldr	x1, [sp, #176]
   20420:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   20424:	movk	x0, #0xcccd
   20428:	umulh	x0, x1, x0
   2042c:	lsr	x0, x0, #3
   20430:	str	x0, [sp, #176]
   20434:	ldr	x1, [sp, #136]
   20438:	mov	x0, x1
   2043c:	lsl	x0, x0, #2
   20440:	add	x0, x0, x1
   20444:	lsl	x0, x0, #1
   20448:	str	x0, [sp, #136]
   2044c:	ldr	w0, [sp, #92]
   20450:	cmp	w0, #0x0
   20454:	b.eq	20478 <scols_init_debug@@SMARTCOLS_2.25+0x7a30>  // b.none
   20458:	ldr	x1, [sp, #56]
   2045c:	ldr	w0, [sp, #92]
   20460:	ldr	x2, [sp, #80]
   20464:	udiv	x0, x2, x0
   20468:	udiv	x1, x1, x0
   2046c:	ldr	x0, [sp, #64]
   20470:	add	x0, x1, x0
   20474:	str	x0, [sp, #64]
   20478:	ldr	x0, [sp, #176]
   2047c:	cmp	x0, #0x0
   20480:	b.ne	203dc <scols_init_debug@@SMARTCOLS_2.25+0x7994>  // b.any
   20484:	b	20494 <scols_init_debug@@SMARTCOLS_2.25+0x7a4c>
   20488:	nop
   2048c:	b	20494 <scols_init_debug@@SMARTCOLS_2.25+0x7a4c>
   20490:	nop
   20494:	ldr	x1, [sp, #64]
   20498:	ldr	x0, [sp, #32]
   2049c:	str	x1, [x0]
   204a0:	ldr	w0, [sp, #168]
   204a4:	cmp	w0, #0x0
   204a8:	b.ge	204c0 <scols_init_debug@@SMARTCOLS_2.25+0x7a78>  // b.tcont
   204ac:	bl	8240 <__errno_location@plt>
   204b0:	mov	x1, x0
   204b4:	ldr	w0, [sp, #168]
   204b8:	neg	w0, w0
   204bc:	str	w0, [x1]
   204c0:	ldr	w0, [sp, #168]
   204c4:	ldp	x29, x30, [sp], #192
   204c8:	ret
   204cc:	stp	x29, x30, [sp, #-32]!
   204d0:	mov	x29, sp
   204d4:	str	x0, [sp, #24]
   204d8:	str	x1, [sp, #16]
   204dc:	mov	x2, #0x0                   	// #0
   204e0:	ldr	x1, [sp, #16]
   204e4:	ldr	x0, [sp, #24]
   204e8:	bl	1fe5c <scols_init_debug@@SMARTCOLS_2.25+0x7414>
   204ec:	ldp	x29, x30, [sp], #32
   204f0:	ret
   204f4:	stp	x29, x30, [sp, #-48]!
   204f8:	mov	x29, sp
   204fc:	str	x0, [sp, #24]
   20500:	str	x1, [sp, #16]
   20504:	ldr	x0, [sp, #24]
   20508:	str	x0, [sp, #40]
   2050c:	b	2051c <scols_init_debug@@SMARTCOLS_2.25+0x7ad4>
   20510:	ldr	x0, [sp, #40]
   20514:	add	x0, x0, #0x1
   20518:	str	x0, [sp, #40]
   2051c:	ldr	x0, [sp, #40]
   20520:	cmp	x0, #0x0
   20524:	b.eq	20568 <scols_init_debug@@SMARTCOLS_2.25+0x7b20>  // b.none
   20528:	ldr	x0, [sp, #40]
   2052c:	ldrsb	w0, [x0]
   20530:	cmp	w0, #0x0
   20534:	b.eq	20568 <scols_init_debug@@SMARTCOLS_2.25+0x7b20>  // b.none
   20538:	bl	7d50 <__ctype_b_loc@plt>
   2053c:	ldr	x1, [x0]
   20540:	ldr	x0, [sp, #40]
   20544:	ldrsb	w0, [x0]
   20548:	and	w0, w0, #0xff
   2054c:	and	x0, x0, #0xff
   20550:	lsl	x0, x0, #1
   20554:	add	x0, x1, x0
   20558:	ldrh	w0, [x0]
   2055c:	and	w0, w0, #0x800
   20560:	cmp	w0, #0x0
   20564:	b.ne	20510 <scols_init_debug@@SMARTCOLS_2.25+0x7ac8>  // b.any
   20568:	ldr	x0, [sp, #16]
   2056c:	cmp	x0, #0x0
   20570:	b.eq	20580 <scols_init_debug@@SMARTCOLS_2.25+0x7b38>  // b.none
   20574:	ldr	x0, [sp, #16]
   20578:	ldr	x1, [sp, #40]
   2057c:	str	x1, [x0]
   20580:	ldr	x0, [sp, #40]
   20584:	cmp	x0, #0x0
   20588:	b.eq	205b4 <scols_init_debug@@SMARTCOLS_2.25+0x7b6c>  // b.none
   2058c:	ldr	x1, [sp, #40]
   20590:	ldr	x0, [sp, #24]
   20594:	cmp	x1, x0
   20598:	b.ls	205b4 <scols_init_debug@@SMARTCOLS_2.25+0x7b6c>  // b.plast
   2059c:	ldr	x0, [sp, #40]
   205a0:	ldrsb	w0, [x0]
   205a4:	cmp	w0, #0x0
   205a8:	b.ne	205b4 <scols_init_debug@@SMARTCOLS_2.25+0x7b6c>  // b.any
   205ac:	mov	w0, #0x1                   	// #1
   205b0:	b	205b8 <scols_init_debug@@SMARTCOLS_2.25+0x7b70>
   205b4:	mov	w0, #0x0                   	// #0
   205b8:	ldp	x29, x30, [sp], #48
   205bc:	ret
   205c0:	stp	x29, x30, [sp, #-48]!
   205c4:	mov	x29, sp
   205c8:	str	x0, [sp, #24]
   205cc:	str	x1, [sp, #16]
   205d0:	ldr	x0, [sp, #24]
   205d4:	str	x0, [sp, #40]
   205d8:	b	205e8 <scols_init_debug@@SMARTCOLS_2.25+0x7ba0>
   205dc:	ldr	x0, [sp, #40]
   205e0:	add	x0, x0, #0x1
   205e4:	str	x0, [sp, #40]
   205e8:	ldr	x0, [sp, #40]
   205ec:	cmp	x0, #0x0
   205f0:	b.eq	20634 <scols_init_debug@@SMARTCOLS_2.25+0x7bec>  // b.none
   205f4:	ldr	x0, [sp, #40]
   205f8:	ldrsb	w0, [x0]
   205fc:	cmp	w0, #0x0
   20600:	b.eq	20634 <scols_init_debug@@SMARTCOLS_2.25+0x7bec>  // b.none
   20604:	bl	7d50 <__ctype_b_loc@plt>
   20608:	ldr	x1, [x0]
   2060c:	ldr	x0, [sp, #40]
   20610:	ldrsb	w0, [x0]
   20614:	and	w0, w0, #0xff
   20618:	and	x0, x0, #0xff
   2061c:	lsl	x0, x0, #1
   20620:	add	x0, x1, x0
   20624:	ldrh	w0, [x0]
   20628:	and	w0, w0, #0x1000
   2062c:	cmp	w0, #0x0
   20630:	b.ne	205dc <scols_init_debug@@SMARTCOLS_2.25+0x7b94>  // b.any
   20634:	ldr	x0, [sp, #16]
   20638:	cmp	x0, #0x0
   2063c:	b.eq	2064c <scols_init_debug@@SMARTCOLS_2.25+0x7c04>  // b.none
   20640:	ldr	x0, [sp, #16]
   20644:	ldr	x1, [sp, #40]
   20648:	str	x1, [x0]
   2064c:	ldr	x0, [sp, #40]
   20650:	cmp	x0, #0x0
   20654:	b.eq	20680 <scols_init_debug@@SMARTCOLS_2.25+0x7c38>  // b.none
   20658:	ldr	x1, [sp, #40]
   2065c:	ldr	x0, [sp, #24]
   20660:	cmp	x1, x0
   20664:	b.ls	20680 <scols_init_debug@@SMARTCOLS_2.25+0x7c38>  // b.plast
   20668:	ldr	x0, [sp, #40]
   2066c:	ldrsb	w0, [x0]
   20670:	cmp	w0, #0x0
   20674:	b.ne	20680 <scols_init_debug@@SMARTCOLS_2.25+0x7c38>  // b.any
   20678:	mov	w0, #0x1                   	// #1
   2067c:	b	20684 <scols_init_debug@@SMARTCOLS_2.25+0x7c3c>
   20680:	mov	w0, #0x0                   	// #0
   20684:	ldp	x29, x30, [sp], #48
   20688:	ret
   2068c:	stp	x29, x30, [sp, #-256]!
   20690:	mov	x29, sp
   20694:	str	x0, [sp, #24]
   20698:	str	x1, [sp, #16]
   2069c:	str	x2, [sp, #208]
   206a0:	str	x3, [sp, #216]
   206a4:	str	x4, [sp, #224]
   206a8:	str	x5, [sp, #232]
   206ac:	str	x6, [sp, #240]
   206b0:	str	x7, [sp, #248]
   206b4:	str	q0, [sp, #80]
   206b8:	str	q1, [sp, #96]
   206bc:	str	q2, [sp, #112]
   206c0:	str	q3, [sp, #128]
   206c4:	str	q4, [sp, #144]
   206c8:	str	q5, [sp, #160]
   206cc:	str	q6, [sp, #176]
   206d0:	str	q7, [sp, #192]
   206d4:	add	x0, sp, #0x100
   206d8:	str	x0, [sp, #32]
   206dc:	add	x0, sp, #0x100
   206e0:	str	x0, [sp, #40]
   206e4:	add	x0, sp, #0xd0
   206e8:	str	x0, [sp, #48]
   206ec:	mov	w0, #0xffffffd0            	// #-48
   206f0:	str	w0, [sp, #56]
   206f4:	mov	w0, #0xffffff80            	// #-128
   206f8:	str	w0, [sp, #60]
   206fc:	ldr	w1, [sp, #56]
   20700:	ldr	x0, [sp, #32]
   20704:	cmp	w1, #0x0
   20708:	b.lt	2071c <scols_init_debug@@SMARTCOLS_2.25+0x7cd4>  // b.tstop
   2070c:	add	x1, x0, #0xf
   20710:	and	x1, x1, #0xfffffffffffffff8
   20714:	str	x1, [sp, #32]
   20718:	b	2074c <scols_init_debug@@SMARTCOLS_2.25+0x7d04>
   2071c:	add	w2, w1, #0x8
   20720:	str	w2, [sp, #56]
   20724:	ldr	w2, [sp, #56]
   20728:	cmp	w2, #0x0
   2072c:	b.le	20740 <scols_init_debug@@SMARTCOLS_2.25+0x7cf8>
   20730:	add	x1, x0, #0xf
   20734:	and	x1, x1, #0xfffffffffffffff8
   20738:	str	x1, [sp, #32]
   2073c:	b	2074c <scols_init_debug@@SMARTCOLS_2.25+0x7d04>
   20740:	ldr	x2, [sp, #40]
   20744:	sxtw	x0, w1
   20748:	add	x0, x2, x0
   2074c:	ldr	x0, [x0]
   20750:	str	x0, [sp, #72]
   20754:	ldr	x0, [sp, #72]
   20758:	cmp	x0, #0x0
   2075c:	b.eq	207fc <scols_init_debug@@SMARTCOLS_2.25+0x7db4>  // b.none
   20760:	ldr	w1, [sp, #56]
   20764:	ldr	x0, [sp, #32]
   20768:	cmp	w1, #0x0
   2076c:	b.lt	20780 <scols_init_debug@@SMARTCOLS_2.25+0x7d38>  // b.tstop
   20770:	add	x1, x0, #0xf
   20774:	and	x1, x1, #0xfffffffffffffff8
   20778:	str	x1, [sp, #32]
   2077c:	b	207b0 <scols_init_debug@@SMARTCOLS_2.25+0x7d68>
   20780:	add	w2, w1, #0x8
   20784:	str	w2, [sp, #56]
   20788:	ldr	w2, [sp, #56]
   2078c:	cmp	w2, #0x0
   20790:	b.le	207a4 <scols_init_debug@@SMARTCOLS_2.25+0x7d5c>
   20794:	add	x1, x0, #0xf
   20798:	and	x1, x1, #0xfffffffffffffff8
   2079c:	str	x1, [sp, #32]
   207a0:	b	207b0 <scols_init_debug@@SMARTCOLS_2.25+0x7d68>
   207a4:	ldr	x2, [sp, #40]
   207a8:	sxtw	x0, w1
   207ac:	add	x0, x2, x0
   207b0:	ldr	x0, [x0]
   207b4:	str	x0, [sp, #64]
   207b8:	ldr	x0, [sp, #64]
   207bc:	cmp	x0, #0x0
   207c0:	b.eq	20804 <scols_init_debug@@SMARTCOLS_2.25+0x7dbc>  // b.none
   207c4:	ldr	x1, [sp, #72]
   207c8:	ldr	x0, [sp, #24]
   207cc:	bl	7d20 <strcmp@plt>
   207d0:	cmp	w0, #0x0
   207d4:	b.ne	207e0 <scols_init_debug@@SMARTCOLS_2.25+0x7d98>  // b.any
   207d8:	mov	w0, #0x1                   	// #1
   207dc:	b	2082c <scols_init_debug@@SMARTCOLS_2.25+0x7de4>
   207e0:	ldr	x1, [sp, #64]
   207e4:	ldr	x0, [sp, #24]
   207e8:	bl	7d20 <strcmp@plt>
   207ec:	cmp	w0, #0x0
   207f0:	b.ne	206fc <scols_init_debug@@SMARTCOLS_2.25+0x7cb4>  // b.any
   207f4:	mov	w0, #0x0                   	// #0
   207f8:	b	2082c <scols_init_debug@@SMARTCOLS_2.25+0x7de4>
   207fc:	nop
   20800:	b	20808 <scols_init_debug@@SMARTCOLS_2.25+0x7dc0>
   20804:	nop
   20808:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2080c:	add	x0, x0, #0x878
   20810:	ldr	w4, [x0]
   20814:	ldr	x3, [sp, #24]
   20818:	ldr	x2, [sp, #16]
   2081c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20820:	add	x1, x0, #0x818
   20824:	mov	w0, w4
   20828:	bl	8190 <errx@plt>
   2082c:	ldp	x29, x30, [sp], #256
   20830:	ret
   20834:	sub	sp, sp, #0x20
   20838:	str	x0, [sp, #24]
   2083c:	str	x1, [sp, #16]
   20840:	str	w2, [sp, #12]
   20844:	b	20874 <scols_init_debug@@SMARTCOLS_2.25+0x7e2c>
   20848:	ldr	x0, [sp, #24]
   2084c:	ldrsb	w1, [x0]
   20850:	ldr	w0, [sp, #12]
   20854:	sxtb	w0, w0
   20858:	cmp	w1, w0
   2085c:	b.ne	20868 <scols_init_debug@@SMARTCOLS_2.25+0x7e20>  // b.any
   20860:	ldr	x0, [sp, #24]
   20864:	b	2089c <scols_init_debug@@SMARTCOLS_2.25+0x7e54>
   20868:	ldr	x0, [sp, #24]
   2086c:	add	x0, x0, #0x1
   20870:	str	x0, [sp, #24]
   20874:	ldr	x0, [sp, #16]
   20878:	sub	x1, x0, #0x1
   2087c:	str	x1, [sp, #16]
   20880:	cmp	x0, #0x0
   20884:	b.eq	20898 <scols_init_debug@@SMARTCOLS_2.25+0x7e50>  // b.none
   20888:	ldr	x0, [sp, #24]
   2088c:	ldrsb	w0, [x0]
   20890:	cmp	w0, #0x0
   20894:	b.ne	20848 <scols_init_debug@@SMARTCOLS_2.25+0x7e00>  // b.any
   20898:	mov	x0, #0x0                   	// #0
   2089c:	add	sp, sp, #0x20
   208a0:	ret
   208a4:	stp	x29, x30, [sp, #-48]!
   208a8:	mov	x29, sp
   208ac:	str	x0, [sp, #24]
   208b0:	str	x1, [sp, #16]
   208b4:	ldr	x1, [sp, #16]
   208b8:	ldr	x0, [sp, #24]
   208bc:	bl	209f8 <scols_init_debug@@SMARTCOLS_2.25+0x7fb0>
   208c0:	str	w0, [sp, #44]
   208c4:	ldr	w0, [sp, #44]
   208c8:	cmn	w0, #0x8, lsl #12
   208cc:	b.lt	208e0 <scols_init_debug@@SMARTCOLS_2.25+0x7e98>  // b.tstop
   208d0:	ldr	w1, [sp, #44]
   208d4:	mov	w0, #0x7fff                	// #32767
   208d8:	cmp	w1, w0
   208dc:	b.le	20914 <scols_init_debug@@SMARTCOLS_2.25+0x7ecc>
   208e0:	bl	8240 <__errno_location@plt>
   208e4:	mov	x1, x0
   208e8:	mov	w0, #0x22                  	// #34
   208ec:	str	w0, [x1]
   208f0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   208f4:	add	x0, x0, #0x878
   208f8:	ldr	w4, [x0]
   208fc:	ldr	x3, [sp, #24]
   20900:	ldr	x2, [sp, #16]
   20904:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20908:	add	x1, x0, #0x818
   2090c:	mov	w0, w4
   20910:	bl	83b0 <err@plt>
   20914:	ldr	w0, [sp, #44]
   20918:	sxth	w0, w0
   2091c:	ldp	x29, x30, [sp], #48
   20920:	ret
   20924:	stp	x29, x30, [sp, #-64]!
   20928:	mov	x29, sp
   2092c:	str	x0, [sp, #40]
   20930:	str	x1, [sp, #32]
   20934:	str	w2, [sp, #28]
   20938:	ldr	w2, [sp, #28]
   2093c:	ldr	x1, [sp, #32]
   20940:	ldr	x0, [sp, #40]
   20944:	bl	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x8030>
   20948:	str	w0, [sp, #60]
   2094c:	ldr	w1, [sp, #60]
   20950:	mov	w0, #0xffff                	// #65535
   20954:	cmp	w1, w0
   20958:	b.ls	20990 <scols_init_debug@@SMARTCOLS_2.25+0x7f48>  // b.plast
   2095c:	bl	8240 <__errno_location@plt>
   20960:	mov	x1, x0
   20964:	mov	w0, #0x22                  	// #34
   20968:	str	w0, [x1]
   2096c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20970:	add	x0, x0, #0x878
   20974:	ldr	w4, [x0]
   20978:	ldr	x3, [sp, #40]
   2097c:	ldr	x2, [sp, #32]
   20980:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20984:	add	x1, x0, #0x818
   20988:	mov	w0, w4
   2098c:	bl	83b0 <err@plt>
   20990:	ldr	w0, [sp, #60]
   20994:	and	w0, w0, #0xffff
   20998:	ldp	x29, x30, [sp], #64
   2099c:	ret
   209a0:	stp	x29, x30, [sp, #-32]!
   209a4:	mov	x29, sp
   209a8:	str	x0, [sp, #24]
   209ac:	str	x1, [sp, #16]
   209b0:	mov	w2, #0xa                   	// #10
   209b4:	ldr	x1, [sp, #16]
   209b8:	ldr	x0, [sp, #24]
   209bc:	bl	20924 <scols_init_debug@@SMARTCOLS_2.25+0x7edc>
   209c0:	and	w0, w0, #0xffff
   209c4:	ldp	x29, x30, [sp], #32
   209c8:	ret
   209cc:	stp	x29, x30, [sp, #-32]!
   209d0:	mov	x29, sp
   209d4:	str	x0, [sp, #24]
   209d8:	str	x1, [sp, #16]
   209dc:	mov	w2, #0x10                  	// #16
   209e0:	ldr	x1, [sp, #16]
   209e4:	ldr	x0, [sp, #24]
   209e8:	bl	20924 <scols_init_debug@@SMARTCOLS_2.25+0x7edc>
   209ec:	and	w0, w0, #0xffff
   209f0:	ldp	x29, x30, [sp], #32
   209f4:	ret
   209f8:	stp	x29, x30, [sp, #-48]!
   209fc:	mov	x29, sp
   20a00:	str	x0, [sp, #24]
   20a04:	str	x1, [sp, #16]
   20a08:	ldr	x1, [sp, #16]
   20a0c:	ldr	x0, [sp, #24]
   20a10:	bl	20b40 <scols_init_debug@@SMARTCOLS_2.25+0x80f8>
   20a14:	str	x0, [sp, #40]
   20a18:	ldr	x1, [sp, #40]
   20a1c:	mov	x0, #0xffffffff80000000    	// #-2147483648
   20a20:	cmp	x1, x0
   20a24:	b.lt	20a38 <scols_init_debug@@SMARTCOLS_2.25+0x7ff0>  // b.tstop
   20a28:	ldr	x1, [sp, #40]
   20a2c:	mov	x0, #0x7fffffff            	// #2147483647
   20a30:	cmp	x1, x0
   20a34:	b.le	20a6c <scols_init_debug@@SMARTCOLS_2.25+0x8024>
   20a38:	bl	8240 <__errno_location@plt>
   20a3c:	mov	x1, x0
   20a40:	mov	w0, #0x22                  	// #34
   20a44:	str	w0, [x1]
   20a48:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20a4c:	add	x0, x0, #0x878
   20a50:	ldr	w4, [x0]
   20a54:	ldr	x3, [sp, #24]
   20a58:	ldr	x2, [sp, #16]
   20a5c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20a60:	add	x1, x0, #0x818
   20a64:	mov	w0, w4
   20a68:	bl	83b0 <err@plt>
   20a6c:	ldr	x0, [sp, #40]
   20a70:	ldp	x29, x30, [sp], #48
   20a74:	ret
   20a78:	stp	x29, x30, [sp, #-64]!
   20a7c:	mov	x29, sp
   20a80:	str	x0, [sp, #40]
   20a84:	str	x1, [sp, #32]
   20a88:	str	w2, [sp, #28]
   20a8c:	ldr	w2, [sp, #28]
   20a90:	ldr	x1, [sp, #32]
   20a94:	ldr	x0, [sp, #40]
   20a98:	bl	20c40 <scols_init_debug@@SMARTCOLS_2.25+0x81f8>
   20a9c:	str	x0, [sp, #56]
   20aa0:	ldr	x1, [sp, #56]
   20aa4:	mov	x0, #0xffffffff            	// #4294967295
   20aa8:	cmp	x1, x0
   20aac:	b.ls	20ae4 <scols_init_debug@@SMARTCOLS_2.25+0x809c>  // b.plast
   20ab0:	bl	8240 <__errno_location@plt>
   20ab4:	mov	x1, x0
   20ab8:	mov	w0, #0x22                  	// #34
   20abc:	str	w0, [x1]
   20ac0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20ac4:	add	x0, x0, #0x878
   20ac8:	ldr	w4, [x0]
   20acc:	ldr	x3, [sp, #40]
   20ad0:	ldr	x2, [sp, #32]
   20ad4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20ad8:	add	x1, x0, #0x818
   20adc:	mov	w0, w4
   20ae0:	bl	83b0 <err@plt>
   20ae4:	ldr	x0, [sp, #56]
   20ae8:	ldp	x29, x30, [sp], #64
   20aec:	ret
   20af0:	stp	x29, x30, [sp, #-32]!
   20af4:	mov	x29, sp
   20af8:	str	x0, [sp, #24]
   20afc:	str	x1, [sp, #16]
   20b00:	mov	w2, #0xa                   	// #10
   20b04:	ldr	x1, [sp, #16]
   20b08:	ldr	x0, [sp, #24]
   20b0c:	bl	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x8030>
   20b10:	ldp	x29, x30, [sp], #32
   20b14:	ret
   20b18:	stp	x29, x30, [sp, #-32]!
   20b1c:	mov	x29, sp
   20b20:	str	x0, [sp, #24]
   20b24:	str	x1, [sp, #16]
   20b28:	mov	w2, #0x10                  	// #16
   20b2c:	ldr	x1, [sp, #16]
   20b30:	ldr	x0, [sp, #24]
   20b34:	bl	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x8030>
   20b38:	ldp	x29, x30, [sp], #32
   20b3c:	ret
   20b40:	stp	x29, x30, [sp, #-48]!
   20b44:	mov	x29, sp
   20b48:	str	x0, [sp, #24]
   20b4c:	str	x1, [sp, #16]
   20b50:	str	xzr, [sp, #32]
   20b54:	bl	8240 <__errno_location@plt>
   20b58:	str	wzr, [x0]
   20b5c:	ldr	x0, [sp, #24]
   20b60:	cmp	x0, #0x0
   20b64:	b.eq	20bd4 <scols_init_debug@@SMARTCOLS_2.25+0x818c>  // b.none
   20b68:	ldr	x0, [sp, #24]
   20b6c:	ldrsb	w0, [x0]
   20b70:	cmp	w0, #0x0
   20b74:	b.eq	20bd4 <scols_init_debug@@SMARTCOLS_2.25+0x818c>  // b.none
   20b78:	add	x0, sp, #0x20
   20b7c:	mov	w2, #0xa                   	// #10
   20b80:	mov	x1, x0
   20b84:	ldr	x0, [sp, #24]
   20b88:	bl	75e0 <strtoimax@plt>
   20b8c:	str	x0, [sp, #40]
   20b90:	bl	8240 <__errno_location@plt>
   20b94:	ldr	w0, [x0]
   20b98:	cmp	w0, #0x0
   20b9c:	b.ne	20bdc <scols_init_debug@@SMARTCOLS_2.25+0x8194>  // b.any
   20ba0:	ldr	x0, [sp, #32]
   20ba4:	ldr	x1, [sp, #24]
   20ba8:	cmp	x1, x0
   20bac:	b.eq	20bdc <scols_init_debug@@SMARTCOLS_2.25+0x8194>  // b.none
   20bb0:	ldr	x0, [sp, #32]
   20bb4:	cmp	x0, #0x0
   20bb8:	b.eq	20bcc <scols_init_debug@@SMARTCOLS_2.25+0x8184>  // b.none
   20bbc:	ldr	x0, [sp, #32]
   20bc0:	ldrsb	w0, [x0]
   20bc4:	cmp	w0, #0x0
   20bc8:	b.ne	20bdc <scols_init_debug@@SMARTCOLS_2.25+0x8194>  // b.any
   20bcc:	ldr	x0, [sp, #40]
   20bd0:	b	20c38 <scols_init_debug@@SMARTCOLS_2.25+0x81f0>
   20bd4:	nop
   20bd8:	b	20be0 <scols_init_debug@@SMARTCOLS_2.25+0x8198>
   20bdc:	nop
   20be0:	bl	8240 <__errno_location@plt>
   20be4:	ldr	w0, [x0]
   20be8:	cmp	w0, #0x22
   20bec:	b.ne	20c14 <scols_init_debug@@SMARTCOLS_2.25+0x81cc>  // b.any
   20bf0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20bf4:	add	x0, x0, #0x878
   20bf8:	ldr	w4, [x0]
   20bfc:	ldr	x3, [sp, #24]
   20c00:	ldr	x2, [sp, #16]
   20c04:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20c08:	add	x1, x0, #0x818
   20c0c:	mov	w0, w4
   20c10:	bl	83b0 <err@plt>
   20c14:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20c18:	add	x0, x0, #0x878
   20c1c:	ldr	w4, [x0]
   20c20:	ldr	x3, [sp, #24]
   20c24:	ldr	x2, [sp, #16]
   20c28:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20c2c:	add	x1, x0, #0x818
   20c30:	mov	w0, w4
   20c34:	bl	8190 <errx@plt>
   20c38:	ldp	x29, x30, [sp], #48
   20c3c:	ret
   20c40:	stp	x29, x30, [sp, #-64]!
   20c44:	mov	x29, sp
   20c48:	str	x0, [sp, #40]
   20c4c:	str	x1, [sp, #32]
   20c50:	str	w2, [sp, #28]
   20c54:	str	xzr, [sp, #48]
   20c58:	bl	8240 <__errno_location@plt>
   20c5c:	str	wzr, [x0]
   20c60:	ldr	x0, [sp, #40]
   20c64:	cmp	x0, #0x0
   20c68:	b.eq	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0x8290>  // b.none
   20c6c:	ldr	x0, [sp, #40]
   20c70:	ldrsb	w0, [x0]
   20c74:	cmp	w0, #0x0
   20c78:	b.eq	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0x8290>  // b.none
   20c7c:	add	x0, sp, #0x30
   20c80:	ldr	w2, [sp, #28]
   20c84:	mov	x1, x0
   20c88:	ldr	x0, [sp, #40]
   20c8c:	bl	7c30 <strtoumax@plt>
   20c90:	str	x0, [sp, #56]
   20c94:	bl	8240 <__errno_location@plt>
   20c98:	ldr	w0, [x0]
   20c9c:	cmp	w0, #0x0
   20ca0:	b.ne	20ce0 <scols_init_debug@@SMARTCOLS_2.25+0x8298>  // b.any
   20ca4:	ldr	x0, [sp, #48]
   20ca8:	ldr	x1, [sp, #40]
   20cac:	cmp	x1, x0
   20cb0:	b.eq	20ce0 <scols_init_debug@@SMARTCOLS_2.25+0x8298>  // b.none
   20cb4:	ldr	x0, [sp, #48]
   20cb8:	cmp	x0, #0x0
   20cbc:	b.eq	20cd0 <scols_init_debug@@SMARTCOLS_2.25+0x8288>  // b.none
   20cc0:	ldr	x0, [sp, #48]
   20cc4:	ldrsb	w0, [x0]
   20cc8:	cmp	w0, #0x0
   20ccc:	b.ne	20ce0 <scols_init_debug@@SMARTCOLS_2.25+0x8298>  // b.any
   20cd0:	ldr	x0, [sp, #56]
   20cd4:	b	20d3c <scols_init_debug@@SMARTCOLS_2.25+0x82f4>
   20cd8:	nop
   20cdc:	b	20ce4 <scols_init_debug@@SMARTCOLS_2.25+0x829c>
   20ce0:	nop
   20ce4:	bl	8240 <__errno_location@plt>
   20ce8:	ldr	w0, [x0]
   20cec:	cmp	w0, #0x22
   20cf0:	b.ne	20d18 <scols_init_debug@@SMARTCOLS_2.25+0x82d0>  // b.any
   20cf4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20cf8:	add	x0, x0, #0x878
   20cfc:	ldr	w4, [x0]
   20d00:	ldr	x3, [sp, #40]
   20d04:	ldr	x2, [sp, #32]
   20d08:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20d0c:	add	x1, x0, #0x818
   20d10:	mov	w0, w4
   20d14:	bl	83b0 <err@plt>
   20d18:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20d1c:	add	x0, x0, #0x878
   20d20:	ldr	w4, [x0]
   20d24:	ldr	x3, [sp, #40]
   20d28:	ldr	x2, [sp, #32]
   20d2c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20d30:	add	x1, x0, #0x818
   20d34:	mov	w0, w4
   20d38:	bl	8190 <errx@plt>
   20d3c:	ldp	x29, x30, [sp], #64
   20d40:	ret
   20d44:	stp	x29, x30, [sp, #-32]!
   20d48:	mov	x29, sp
   20d4c:	str	x0, [sp, #24]
   20d50:	str	x1, [sp, #16]
   20d54:	mov	w2, #0xa                   	// #10
   20d58:	ldr	x1, [sp, #16]
   20d5c:	ldr	x0, [sp, #24]
   20d60:	bl	20c40 <scols_init_debug@@SMARTCOLS_2.25+0x81f8>
   20d64:	ldp	x29, x30, [sp], #32
   20d68:	ret
   20d6c:	stp	x29, x30, [sp, #-32]!
   20d70:	mov	x29, sp
   20d74:	str	x0, [sp, #24]
   20d78:	str	x1, [sp, #16]
   20d7c:	mov	w2, #0x10                  	// #16
   20d80:	ldr	x1, [sp, #16]
   20d84:	ldr	x0, [sp, #24]
   20d88:	bl	20c40 <scols_init_debug@@SMARTCOLS_2.25+0x81f8>
   20d8c:	ldp	x29, x30, [sp], #32
   20d90:	ret
   20d94:	stp	x29, x30, [sp, #-48]!
   20d98:	mov	x29, sp
   20d9c:	str	x0, [sp, #24]
   20da0:	str	x1, [sp, #16]
   20da4:	str	xzr, [sp, #32]
   20da8:	bl	8240 <__errno_location@plt>
   20dac:	str	wzr, [x0]
   20db0:	ldr	x0, [sp, #24]
   20db4:	cmp	x0, #0x0
   20db8:	b.eq	20e24 <scols_init_debug@@SMARTCOLS_2.25+0x83dc>  // b.none
   20dbc:	ldr	x0, [sp, #24]
   20dc0:	ldrsb	w0, [x0]
   20dc4:	cmp	w0, #0x0
   20dc8:	b.eq	20e24 <scols_init_debug@@SMARTCOLS_2.25+0x83dc>  // b.none
   20dcc:	add	x0, sp, #0x20
   20dd0:	mov	x1, x0
   20dd4:	ldr	x0, [sp, #24]
   20dd8:	bl	7630 <strtod@plt>
   20ddc:	str	d0, [sp, #40]
   20de0:	bl	8240 <__errno_location@plt>
   20de4:	ldr	w0, [x0]
   20de8:	cmp	w0, #0x0
   20dec:	b.ne	20e2c <scols_init_debug@@SMARTCOLS_2.25+0x83e4>  // b.any
   20df0:	ldr	x0, [sp, #32]
   20df4:	ldr	x1, [sp, #24]
   20df8:	cmp	x1, x0
   20dfc:	b.eq	20e2c <scols_init_debug@@SMARTCOLS_2.25+0x83e4>  // b.none
   20e00:	ldr	x0, [sp, #32]
   20e04:	cmp	x0, #0x0
   20e08:	b.eq	20e1c <scols_init_debug@@SMARTCOLS_2.25+0x83d4>  // b.none
   20e0c:	ldr	x0, [sp, #32]
   20e10:	ldrsb	w0, [x0]
   20e14:	cmp	w0, #0x0
   20e18:	b.ne	20e2c <scols_init_debug@@SMARTCOLS_2.25+0x83e4>  // b.any
   20e1c:	ldr	d0, [sp, #40]
   20e20:	b	20e88 <scols_init_debug@@SMARTCOLS_2.25+0x8440>
   20e24:	nop
   20e28:	b	20e30 <scols_init_debug@@SMARTCOLS_2.25+0x83e8>
   20e2c:	nop
   20e30:	bl	8240 <__errno_location@plt>
   20e34:	ldr	w0, [x0]
   20e38:	cmp	w0, #0x22
   20e3c:	b.ne	20e64 <scols_init_debug@@SMARTCOLS_2.25+0x841c>  // b.any
   20e40:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20e44:	add	x0, x0, #0x878
   20e48:	ldr	w4, [x0]
   20e4c:	ldr	x3, [sp, #24]
   20e50:	ldr	x2, [sp, #16]
   20e54:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20e58:	add	x1, x0, #0x818
   20e5c:	mov	w0, w4
   20e60:	bl	83b0 <err@plt>
   20e64:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20e68:	add	x0, x0, #0x878
   20e6c:	ldr	w4, [x0]
   20e70:	ldr	x3, [sp, #24]
   20e74:	ldr	x2, [sp, #16]
   20e78:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20e7c:	add	x1, x0, #0x818
   20e80:	mov	w0, w4
   20e84:	bl	8190 <errx@plt>
   20e88:	ldp	x29, x30, [sp], #48
   20e8c:	ret
   20e90:	stp	x29, x30, [sp, #-48]!
   20e94:	mov	x29, sp
   20e98:	str	x0, [sp, #24]
   20e9c:	str	x1, [sp, #16]
   20ea0:	str	xzr, [sp, #32]
   20ea4:	bl	8240 <__errno_location@plt>
   20ea8:	str	wzr, [x0]
   20eac:	ldr	x0, [sp, #24]
   20eb0:	cmp	x0, #0x0
   20eb4:	b.eq	20f24 <scols_init_debug@@SMARTCOLS_2.25+0x84dc>  // b.none
   20eb8:	ldr	x0, [sp, #24]
   20ebc:	ldrsb	w0, [x0]
   20ec0:	cmp	w0, #0x0
   20ec4:	b.eq	20f24 <scols_init_debug@@SMARTCOLS_2.25+0x84dc>  // b.none
   20ec8:	add	x0, sp, #0x20
   20ecc:	mov	w2, #0xa                   	// #10
   20ed0:	mov	x1, x0
   20ed4:	ldr	x0, [sp, #24]
   20ed8:	bl	7d70 <strtol@plt>
   20edc:	str	x0, [sp, #40]
   20ee0:	bl	8240 <__errno_location@plt>
   20ee4:	ldr	w0, [x0]
   20ee8:	cmp	w0, #0x0
   20eec:	b.ne	20f2c <scols_init_debug@@SMARTCOLS_2.25+0x84e4>  // b.any
   20ef0:	ldr	x0, [sp, #32]
   20ef4:	ldr	x1, [sp, #24]
   20ef8:	cmp	x1, x0
   20efc:	b.eq	20f2c <scols_init_debug@@SMARTCOLS_2.25+0x84e4>  // b.none
   20f00:	ldr	x0, [sp, #32]
   20f04:	cmp	x0, #0x0
   20f08:	b.eq	20f1c <scols_init_debug@@SMARTCOLS_2.25+0x84d4>  // b.none
   20f0c:	ldr	x0, [sp, #32]
   20f10:	ldrsb	w0, [x0]
   20f14:	cmp	w0, #0x0
   20f18:	b.ne	20f2c <scols_init_debug@@SMARTCOLS_2.25+0x84e4>  // b.any
   20f1c:	ldr	x0, [sp, #40]
   20f20:	b	20f88 <scols_init_debug@@SMARTCOLS_2.25+0x8540>
   20f24:	nop
   20f28:	b	20f30 <scols_init_debug@@SMARTCOLS_2.25+0x84e8>
   20f2c:	nop
   20f30:	bl	8240 <__errno_location@plt>
   20f34:	ldr	w0, [x0]
   20f38:	cmp	w0, #0x22
   20f3c:	b.ne	20f64 <scols_init_debug@@SMARTCOLS_2.25+0x851c>  // b.any
   20f40:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20f44:	add	x0, x0, #0x878
   20f48:	ldr	w4, [x0]
   20f4c:	ldr	x3, [sp, #24]
   20f50:	ldr	x2, [sp, #16]
   20f54:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20f58:	add	x1, x0, #0x818
   20f5c:	mov	w0, w4
   20f60:	bl	83b0 <err@plt>
   20f64:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   20f68:	add	x0, x0, #0x878
   20f6c:	ldr	w4, [x0]
   20f70:	ldr	x3, [sp, #24]
   20f74:	ldr	x2, [sp, #16]
   20f78:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   20f7c:	add	x1, x0, #0x818
   20f80:	mov	w0, w4
   20f84:	bl	8190 <errx@plt>
   20f88:	ldp	x29, x30, [sp], #48
   20f8c:	ret
   20f90:	stp	x29, x30, [sp, #-48]!
   20f94:	mov	x29, sp
   20f98:	str	x0, [sp, #24]
   20f9c:	str	x1, [sp, #16]
   20fa0:	str	xzr, [sp, #32]
   20fa4:	bl	8240 <__errno_location@plt>
   20fa8:	str	wzr, [x0]
   20fac:	ldr	x0, [sp, #24]
   20fb0:	cmp	x0, #0x0
   20fb4:	b.eq	21024 <scols_init_debug@@SMARTCOLS_2.25+0x85dc>  // b.none
   20fb8:	ldr	x0, [sp, #24]
   20fbc:	ldrsb	w0, [x0]
   20fc0:	cmp	w0, #0x0
   20fc4:	b.eq	21024 <scols_init_debug@@SMARTCOLS_2.25+0x85dc>  // b.none
   20fc8:	add	x0, sp, #0x20
   20fcc:	mov	w2, #0xa                   	// #10
   20fd0:	mov	x1, x0
   20fd4:	ldr	x0, [sp, #24]
   20fd8:	bl	74e0 <strtoul@plt>
   20fdc:	str	x0, [sp, #40]
   20fe0:	bl	8240 <__errno_location@plt>
   20fe4:	ldr	w0, [x0]
   20fe8:	cmp	w0, #0x0
   20fec:	b.ne	2102c <scols_init_debug@@SMARTCOLS_2.25+0x85e4>  // b.any
   20ff0:	ldr	x0, [sp, #32]
   20ff4:	ldr	x1, [sp, #24]
   20ff8:	cmp	x1, x0
   20ffc:	b.eq	2102c <scols_init_debug@@SMARTCOLS_2.25+0x85e4>  // b.none
   21000:	ldr	x0, [sp, #32]
   21004:	cmp	x0, #0x0
   21008:	b.eq	2101c <scols_init_debug@@SMARTCOLS_2.25+0x85d4>  // b.none
   2100c:	ldr	x0, [sp, #32]
   21010:	ldrsb	w0, [x0]
   21014:	cmp	w0, #0x0
   21018:	b.ne	2102c <scols_init_debug@@SMARTCOLS_2.25+0x85e4>  // b.any
   2101c:	ldr	x0, [sp, #40]
   21020:	b	21088 <scols_init_debug@@SMARTCOLS_2.25+0x8640>
   21024:	nop
   21028:	b	21030 <scols_init_debug@@SMARTCOLS_2.25+0x85e8>
   2102c:	nop
   21030:	bl	8240 <__errno_location@plt>
   21034:	ldr	w0, [x0]
   21038:	cmp	w0, #0x22
   2103c:	b.ne	21064 <scols_init_debug@@SMARTCOLS_2.25+0x861c>  // b.any
   21040:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   21044:	add	x0, x0, #0x878
   21048:	ldr	w4, [x0]
   2104c:	ldr	x3, [sp, #24]
   21050:	ldr	x2, [sp, #16]
   21054:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   21058:	add	x1, x0, #0x818
   2105c:	mov	w0, w4
   21060:	bl	83b0 <err@plt>
   21064:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   21068:	add	x0, x0, #0x878
   2106c:	ldr	w4, [x0]
   21070:	ldr	x3, [sp, #24]
   21074:	ldr	x2, [sp, #16]
   21078:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2107c:	add	x1, x0, #0x818
   21080:	mov	w0, w4
   21084:	bl	8190 <errx@plt>
   21088:	ldp	x29, x30, [sp], #48
   2108c:	ret
   21090:	stp	x29, x30, [sp, #-48]!
   21094:	mov	x29, sp
   21098:	str	x0, [sp, #24]
   2109c:	str	x1, [sp, #16]
   210a0:	add	x0, sp, #0x28
   210a4:	mov	x1, x0
   210a8:	ldr	x0, [sp, #24]
   210ac:	bl	204cc <scols_init_debug@@SMARTCOLS_2.25+0x7a84>
   210b0:	cmp	w0, #0x0
   210b4:	b.ne	210c0 <scols_init_debug@@SMARTCOLS_2.25+0x8678>  // b.any
   210b8:	ldr	x0, [sp, #40]
   210bc:	b	21118 <scols_init_debug@@SMARTCOLS_2.25+0x86d0>
   210c0:	bl	8240 <__errno_location@plt>
   210c4:	ldr	w0, [x0]
   210c8:	cmp	w0, #0x0
   210cc:	b.eq	210f4 <scols_init_debug@@SMARTCOLS_2.25+0x86ac>  // b.none
   210d0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   210d4:	add	x0, x0, #0x878
   210d8:	ldr	w4, [x0]
   210dc:	ldr	x3, [sp, #24]
   210e0:	ldr	x2, [sp, #16]
   210e4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   210e8:	add	x1, x0, #0x818
   210ec:	mov	w0, w4
   210f0:	bl	83b0 <err@plt>
   210f4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   210f8:	add	x0, x0, #0x878
   210fc:	ldr	w4, [x0]
   21100:	ldr	x3, [sp, #24]
   21104:	ldr	x2, [sp, #16]
   21108:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2110c:	add	x1, x0, #0x818
   21110:	mov	w0, w4
   21114:	bl	8190 <errx@plt>
   21118:	ldp	x29, x30, [sp], #48
   2111c:	ret
   21120:	stp	x29, x30, [sp, #-64]!
   21124:	mov	x29, sp
   21128:	str	x0, [sp, #40]
   2112c:	str	x1, [sp, #32]
   21130:	str	x2, [sp, #24]
   21134:	ldr	x1, [sp, #24]
   21138:	ldr	x0, [sp, #40]
   2113c:	bl	20d94 <scols_init_debug@@SMARTCOLS_2.25+0x834c>
   21140:	str	d0, [sp, #56]
   21144:	ldr	d0, [sp, #56]
   21148:	fcvtzs	d0, d0
   2114c:	ldr	x0, [sp, #32]
   21150:	str	d0, [x0]
   21154:	ldr	x0, [sp, #32]
   21158:	ldr	d0, [x0]
   2115c:	scvtf	d0, d0
   21160:	ldr	d1, [sp, #56]
   21164:	fsub	d0, d1, d0
   21168:	mov	x0, #0x848000000000        	// #145685290680320
   2116c:	movk	x0, #0x412e, lsl #48
   21170:	fmov	d1, x0
   21174:	fmul	d0, d0, d1
   21178:	fcvtzs	d0, d0
   2117c:	ldr	x0, [sp, #32]
   21180:	str	d0, [x0, #8]
   21184:	nop
   21188:	ldp	x29, x30, [sp], #64
   2118c:	ret
   21190:	sub	sp, sp, #0x20
   21194:	str	w0, [sp, #12]
   21198:	str	x1, [sp]
   2119c:	strh	wzr, [sp, #30]
   211a0:	ldr	w0, [sp, #12]
   211a4:	and	w0, w0, #0xf000
   211a8:	cmp	w0, #0x4, lsl #12
   211ac:	b.ne	211d4 <scols_init_debug@@SMARTCOLS_2.25+0x878c>  // b.any
   211b0:	ldrh	w0, [sp, #30]
   211b4:	add	w1, w0, #0x1
   211b8:	strh	w1, [sp, #30]
   211bc:	and	x0, x0, #0xffff
   211c0:	ldr	x1, [sp]
   211c4:	add	x0, x1, x0
   211c8:	mov	w1, #0x64                  	// #100
   211cc:	strb	w1, [x0]
   211d0:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>
   211d4:	ldr	w0, [sp, #12]
   211d8:	and	w0, w0, #0xf000
   211dc:	cmp	w0, #0xa, lsl #12
   211e0:	b.ne	21208 <scols_init_debug@@SMARTCOLS_2.25+0x87c0>  // b.any
   211e4:	ldrh	w0, [sp, #30]
   211e8:	add	w1, w0, #0x1
   211ec:	strh	w1, [sp, #30]
   211f0:	and	x0, x0, #0xffff
   211f4:	ldr	x1, [sp]
   211f8:	add	x0, x1, x0
   211fc:	mov	w1, #0x6c                  	// #108
   21200:	strb	w1, [x0]
   21204:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>
   21208:	ldr	w0, [sp, #12]
   2120c:	and	w0, w0, #0xf000
   21210:	cmp	w0, #0x2, lsl #12
   21214:	b.ne	2123c <scols_init_debug@@SMARTCOLS_2.25+0x87f4>  // b.any
   21218:	ldrh	w0, [sp, #30]
   2121c:	add	w1, w0, #0x1
   21220:	strh	w1, [sp, #30]
   21224:	and	x0, x0, #0xffff
   21228:	ldr	x1, [sp]
   2122c:	add	x0, x1, x0
   21230:	mov	w1, #0x63                  	// #99
   21234:	strb	w1, [x0]
   21238:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>
   2123c:	ldr	w0, [sp, #12]
   21240:	and	w0, w0, #0xf000
   21244:	cmp	w0, #0x6, lsl #12
   21248:	b.ne	21270 <scols_init_debug@@SMARTCOLS_2.25+0x8828>  // b.any
   2124c:	ldrh	w0, [sp, #30]
   21250:	add	w1, w0, #0x1
   21254:	strh	w1, [sp, #30]
   21258:	and	x0, x0, #0xffff
   2125c:	ldr	x1, [sp]
   21260:	add	x0, x1, x0
   21264:	mov	w1, #0x62                  	// #98
   21268:	strb	w1, [x0]
   2126c:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>
   21270:	ldr	w0, [sp, #12]
   21274:	and	w0, w0, #0xf000
   21278:	cmp	w0, #0xc, lsl #12
   2127c:	b.ne	212a4 <scols_init_debug@@SMARTCOLS_2.25+0x885c>  // b.any
   21280:	ldrh	w0, [sp, #30]
   21284:	add	w1, w0, #0x1
   21288:	strh	w1, [sp, #30]
   2128c:	and	x0, x0, #0xffff
   21290:	ldr	x1, [sp]
   21294:	add	x0, x1, x0
   21298:	mov	w1, #0x73                  	// #115
   2129c:	strb	w1, [x0]
   212a0:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>
   212a4:	ldr	w0, [sp, #12]
   212a8:	and	w0, w0, #0xf000
   212ac:	cmp	w0, #0x1, lsl #12
   212b0:	b.ne	212d8 <scols_init_debug@@SMARTCOLS_2.25+0x8890>  // b.any
   212b4:	ldrh	w0, [sp, #30]
   212b8:	add	w1, w0, #0x1
   212bc:	strh	w1, [sp, #30]
   212c0:	and	x0, x0, #0xffff
   212c4:	ldr	x1, [sp]
   212c8:	add	x0, x1, x0
   212cc:	mov	w1, #0x70                  	// #112
   212d0:	strb	w1, [x0]
   212d4:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>
   212d8:	ldr	w0, [sp, #12]
   212dc:	and	w0, w0, #0xf000
   212e0:	cmp	w0, #0x8, lsl #12
   212e4:	b.ne	21308 <scols_init_debug@@SMARTCOLS_2.25+0x88c0>  // b.any
   212e8:	ldrh	w0, [sp, #30]
   212ec:	add	w1, w0, #0x1
   212f0:	strh	w1, [sp, #30]
   212f4:	and	x0, x0, #0xffff
   212f8:	ldr	x1, [sp]
   212fc:	add	x0, x1, x0
   21300:	mov	w1, #0x2d                  	// #45
   21304:	strb	w1, [x0]
   21308:	ldr	w0, [sp, #12]
   2130c:	and	w0, w0, #0x100
   21310:	cmp	w0, #0x0
   21314:	b.eq	21320 <scols_init_debug@@SMARTCOLS_2.25+0x88d8>  // b.none
   21318:	mov	w0, #0x72                  	// #114
   2131c:	b	21324 <scols_init_debug@@SMARTCOLS_2.25+0x88dc>
   21320:	mov	w0, #0x2d                  	// #45
   21324:	ldrh	w1, [sp, #30]
   21328:	add	w2, w1, #0x1
   2132c:	strh	w2, [sp, #30]
   21330:	and	x1, x1, #0xffff
   21334:	ldr	x2, [sp]
   21338:	add	x1, x2, x1
   2133c:	strb	w0, [x1]
   21340:	ldr	w0, [sp, #12]
   21344:	and	w0, w0, #0x80
   21348:	cmp	w0, #0x0
   2134c:	b.eq	21358 <scols_init_debug@@SMARTCOLS_2.25+0x8910>  // b.none
   21350:	mov	w0, #0x77                  	// #119
   21354:	b	2135c <scols_init_debug@@SMARTCOLS_2.25+0x8914>
   21358:	mov	w0, #0x2d                  	// #45
   2135c:	ldrh	w1, [sp, #30]
   21360:	add	w2, w1, #0x1
   21364:	strh	w2, [sp, #30]
   21368:	and	x1, x1, #0xffff
   2136c:	ldr	x2, [sp]
   21370:	add	x1, x2, x1
   21374:	strb	w0, [x1]
   21378:	ldr	w0, [sp, #12]
   2137c:	and	w0, w0, #0x800
   21380:	cmp	w0, #0x0
   21384:	b.eq	213a8 <scols_init_debug@@SMARTCOLS_2.25+0x8960>  // b.none
   21388:	ldr	w0, [sp, #12]
   2138c:	and	w0, w0, #0x40
   21390:	cmp	w0, #0x0
   21394:	b.eq	213a0 <scols_init_debug@@SMARTCOLS_2.25+0x8958>  // b.none
   21398:	mov	w0, #0x73                  	// #115
   2139c:	b	213c4 <scols_init_debug@@SMARTCOLS_2.25+0x897c>
   213a0:	mov	w0, #0x53                  	// #83
   213a4:	b	213c4 <scols_init_debug@@SMARTCOLS_2.25+0x897c>
   213a8:	ldr	w0, [sp, #12]
   213ac:	and	w0, w0, #0x40
   213b0:	cmp	w0, #0x0
   213b4:	b.eq	213c0 <scols_init_debug@@SMARTCOLS_2.25+0x8978>  // b.none
   213b8:	mov	w0, #0x78                  	// #120
   213bc:	b	213c4 <scols_init_debug@@SMARTCOLS_2.25+0x897c>
   213c0:	mov	w0, #0x2d                  	// #45
   213c4:	ldrh	w1, [sp, #30]
   213c8:	add	w2, w1, #0x1
   213cc:	strh	w2, [sp, #30]
   213d0:	and	x1, x1, #0xffff
   213d4:	ldr	x2, [sp]
   213d8:	add	x1, x2, x1
   213dc:	strb	w0, [x1]
   213e0:	ldr	w0, [sp, #12]
   213e4:	and	w0, w0, #0x20
   213e8:	cmp	w0, #0x0
   213ec:	b.eq	213f8 <scols_init_debug@@SMARTCOLS_2.25+0x89b0>  // b.none
   213f0:	mov	w0, #0x72                  	// #114
   213f4:	b	213fc <scols_init_debug@@SMARTCOLS_2.25+0x89b4>
   213f8:	mov	w0, #0x2d                  	// #45
   213fc:	ldrh	w1, [sp, #30]
   21400:	add	w2, w1, #0x1
   21404:	strh	w2, [sp, #30]
   21408:	and	x1, x1, #0xffff
   2140c:	ldr	x2, [sp]
   21410:	add	x1, x2, x1
   21414:	strb	w0, [x1]
   21418:	ldr	w0, [sp, #12]
   2141c:	and	w0, w0, #0x10
   21420:	cmp	w0, #0x0
   21424:	b.eq	21430 <scols_init_debug@@SMARTCOLS_2.25+0x89e8>  // b.none
   21428:	mov	w0, #0x77                  	// #119
   2142c:	b	21434 <scols_init_debug@@SMARTCOLS_2.25+0x89ec>
   21430:	mov	w0, #0x2d                  	// #45
   21434:	ldrh	w1, [sp, #30]
   21438:	add	w2, w1, #0x1
   2143c:	strh	w2, [sp, #30]
   21440:	and	x1, x1, #0xffff
   21444:	ldr	x2, [sp]
   21448:	add	x1, x2, x1
   2144c:	strb	w0, [x1]
   21450:	ldr	w0, [sp, #12]
   21454:	and	w0, w0, #0x400
   21458:	cmp	w0, #0x0
   2145c:	b.eq	21480 <scols_init_debug@@SMARTCOLS_2.25+0x8a38>  // b.none
   21460:	ldr	w0, [sp, #12]
   21464:	and	w0, w0, #0x8
   21468:	cmp	w0, #0x0
   2146c:	b.eq	21478 <scols_init_debug@@SMARTCOLS_2.25+0x8a30>  // b.none
   21470:	mov	w0, #0x73                  	// #115
   21474:	b	2149c <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   21478:	mov	w0, #0x53                  	// #83
   2147c:	b	2149c <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   21480:	ldr	w0, [sp, #12]
   21484:	and	w0, w0, #0x8
   21488:	cmp	w0, #0x0
   2148c:	b.eq	21498 <scols_init_debug@@SMARTCOLS_2.25+0x8a50>  // b.none
   21490:	mov	w0, #0x78                  	// #120
   21494:	b	2149c <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   21498:	mov	w0, #0x2d                  	// #45
   2149c:	ldrh	w1, [sp, #30]
   214a0:	add	w2, w1, #0x1
   214a4:	strh	w2, [sp, #30]
   214a8:	and	x1, x1, #0xffff
   214ac:	ldr	x2, [sp]
   214b0:	add	x1, x2, x1
   214b4:	strb	w0, [x1]
   214b8:	ldr	w0, [sp, #12]
   214bc:	and	w0, w0, #0x4
   214c0:	cmp	w0, #0x0
   214c4:	b.eq	214d0 <scols_init_debug@@SMARTCOLS_2.25+0x8a88>  // b.none
   214c8:	mov	w0, #0x72                  	// #114
   214cc:	b	214d4 <scols_init_debug@@SMARTCOLS_2.25+0x8a8c>
   214d0:	mov	w0, #0x2d                  	// #45
   214d4:	ldrh	w1, [sp, #30]
   214d8:	add	w2, w1, #0x1
   214dc:	strh	w2, [sp, #30]
   214e0:	and	x1, x1, #0xffff
   214e4:	ldr	x2, [sp]
   214e8:	add	x1, x2, x1
   214ec:	strb	w0, [x1]
   214f0:	ldr	w0, [sp, #12]
   214f4:	and	w0, w0, #0x2
   214f8:	cmp	w0, #0x0
   214fc:	b.eq	21508 <scols_init_debug@@SMARTCOLS_2.25+0x8ac0>  // b.none
   21500:	mov	w0, #0x77                  	// #119
   21504:	b	2150c <scols_init_debug@@SMARTCOLS_2.25+0x8ac4>
   21508:	mov	w0, #0x2d                  	// #45
   2150c:	ldrh	w1, [sp, #30]
   21510:	add	w2, w1, #0x1
   21514:	strh	w2, [sp, #30]
   21518:	and	x1, x1, #0xffff
   2151c:	ldr	x2, [sp]
   21520:	add	x1, x2, x1
   21524:	strb	w0, [x1]
   21528:	ldr	w0, [sp, #12]
   2152c:	and	w0, w0, #0x200
   21530:	cmp	w0, #0x0
   21534:	b.eq	21558 <scols_init_debug@@SMARTCOLS_2.25+0x8b10>  // b.none
   21538:	ldr	w0, [sp, #12]
   2153c:	and	w0, w0, #0x1
   21540:	cmp	w0, #0x0
   21544:	b.eq	21550 <scols_init_debug@@SMARTCOLS_2.25+0x8b08>  // b.none
   21548:	mov	w0, #0x74                  	// #116
   2154c:	b	21574 <scols_init_debug@@SMARTCOLS_2.25+0x8b2c>
   21550:	mov	w0, #0x54                  	// #84
   21554:	b	21574 <scols_init_debug@@SMARTCOLS_2.25+0x8b2c>
   21558:	ldr	w0, [sp, #12]
   2155c:	and	w0, w0, #0x1
   21560:	cmp	w0, #0x0
   21564:	b.eq	21570 <scols_init_debug@@SMARTCOLS_2.25+0x8b28>  // b.none
   21568:	mov	w0, #0x78                  	// #120
   2156c:	b	21574 <scols_init_debug@@SMARTCOLS_2.25+0x8b2c>
   21570:	mov	w0, #0x2d                  	// #45
   21574:	ldrh	w1, [sp, #30]
   21578:	add	w2, w1, #0x1
   2157c:	strh	w2, [sp, #30]
   21580:	and	x1, x1, #0xffff
   21584:	ldr	x2, [sp]
   21588:	add	x1, x2, x1
   2158c:	strb	w0, [x1]
   21590:	ldrh	w0, [sp, #30]
   21594:	ldr	x1, [sp]
   21598:	add	x0, x1, x0
   2159c:	strb	wzr, [x0]
   215a0:	ldr	x0, [sp]
   215a4:	add	sp, sp, #0x20
   215a8:	ret
   215ac:	sub	sp, sp, #0x20
   215b0:	str	x0, [sp, #8]
   215b4:	mov	w0, #0xa                   	// #10
   215b8:	str	w0, [sp, #28]
   215bc:	b	215e4 <scols_init_debug@@SMARTCOLS_2.25+0x8b9c>
   215c0:	ldr	w0, [sp, #28]
   215c4:	mov	x1, #0x1                   	// #1
   215c8:	lsl	x0, x1, x0
   215cc:	ldr	x1, [sp, #8]
   215d0:	cmp	x1, x0
   215d4:	b.cc	215f4 <scols_init_debug@@SMARTCOLS_2.25+0x8bac>  // b.lo, b.ul, b.last
   215d8:	ldr	w0, [sp, #28]
   215dc:	add	w0, w0, #0xa
   215e0:	str	w0, [sp, #28]
   215e4:	ldr	w0, [sp, #28]
   215e8:	cmp	w0, #0x3c
   215ec:	b.le	215c0 <scols_init_debug@@SMARTCOLS_2.25+0x8b78>
   215f0:	b	215f8 <scols_init_debug@@SMARTCOLS_2.25+0x8bb0>
   215f4:	nop
   215f8:	ldr	w0, [sp, #28]
   215fc:	sub	w0, w0, #0xa
   21600:	add	sp, sp, #0x20
   21604:	ret
   21608:	stp	x29, x30, [sp, #-128]!
   2160c:	mov	x29, sp
   21610:	str	w0, [sp, #28]
   21614:	str	x1, [sp, #16]
   21618:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2161c:	add	x0, x0, #0x828
   21620:	str	x0, [sp, #88]
   21624:	add	x0, sp, #0x20
   21628:	str	x0, [sp, #104]
   2162c:	ldr	w0, [sp, #28]
   21630:	and	w0, w0, #0x2
   21634:	cmp	w0, #0x0
   21638:	b.eq	21650 <scols_init_debug@@SMARTCOLS_2.25+0x8c08>  // b.none
   2163c:	ldr	x0, [sp, #104]
   21640:	add	x1, x0, #0x1
   21644:	str	x1, [sp, #104]
   21648:	mov	w1, #0x20                  	// #32
   2164c:	strb	w1, [x0]
   21650:	ldr	x0, [sp, #16]
   21654:	bl	215ac <scols_init_debug@@SMARTCOLS_2.25+0x8b64>
   21658:	str	w0, [sp, #84]
   2165c:	ldr	w0, [sp, #84]
   21660:	cmp	w0, #0x0
   21664:	b.eq	21690 <scols_init_debug@@SMARTCOLS_2.25+0x8c48>  // b.none
   21668:	ldr	w0, [sp, #84]
   2166c:	mov	w1, #0x6667                	// #26215
   21670:	movk	w1, #0x6666, lsl #16
   21674:	smull	x1, w0, w1
   21678:	lsr	x1, x1, #32
   2167c:	asr	w1, w1, #2
   21680:	asr	w0, w0, #31
   21684:	sub	w0, w1, w0
   21688:	sxtw	x0, w0
   2168c:	b	21694 <scols_init_debug@@SMARTCOLS_2.25+0x8c4c>
   21690:	mov	x0, #0x0                   	// #0
   21694:	ldr	x1, [sp, #88]
   21698:	add	x0, x1, x0
   2169c:	ldrb	w0, [x0]
   216a0:	strb	w0, [sp, #83]
   216a4:	ldr	w0, [sp, #84]
   216a8:	cmp	w0, #0x0
   216ac:	b.eq	216c0 <scols_init_debug@@SMARTCOLS_2.25+0x8c78>  // b.none
   216b0:	ldr	w0, [sp, #84]
   216b4:	ldr	x1, [sp, #16]
   216b8:	lsr	x0, x1, x0
   216bc:	b	216c4 <scols_init_debug@@SMARTCOLS_2.25+0x8c7c>
   216c0:	ldr	x0, [sp, #16]
   216c4:	str	w0, [sp, #124]
   216c8:	ldr	w0, [sp, #84]
   216cc:	cmp	w0, #0x0
   216d0:	b.eq	216f0 <scols_init_debug@@SMARTCOLS_2.25+0x8ca8>  // b.none
   216d4:	ldr	w0, [sp, #84]
   216d8:	mov	x1, #0xffffffffffffffff    	// #-1
   216dc:	lsl	x0, x1, x0
   216e0:	mvn	x1, x0
   216e4:	ldr	x0, [sp, #16]
   216e8:	and	x0, x1, x0
   216ec:	b	216f4 <scols_init_debug@@SMARTCOLS_2.25+0x8cac>
   216f0:	mov	x0, #0x0                   	// #0
   216f4:	str	x0, [sp, #112]
   216f8:	ldr	x0, [sp, #104]
   216fc:	add	x1, x0, #0x1
   21700:	str	x1, [sp, #104]
   21704:	ldrb	w1, [sp, #83]
   21708:	strb	w1, [x0]
   2170c:	ldr	w0, [sp, #28]
   21710:	and	w0, w0, #0x1
   21714:	cmp	w0, #0x0
   21718:	b.eq	21750 <scols_init_debug@@SMARTCOLS_2.25+0x8d08>  // b.none
   2171c:	ldrsb	w0, [sp, #83]
   21720:	cmp	w0, #0x42
   21724:	b.eq	21750 <scols_init_debug@@SMARTCOLS_2.25+0x8d08>  // b.none
   21728:	ldr	x0, [sp, #104]
   2172c:	add	x1, x0, #0x1
   21730:	str	x1, [sp, #104]
   21734:	mov	w1, #0x69                  	// #105
   21738:	strb	w1, [x0]
   2173c:	ldr	x0, [sp, #104]
   21740:	add	x1, x0, #0x1
   21744:	str	x1, [sp, #104]
   21748:	mov	w1, #0x42                  	// #66
   2174c:	strb	w1, [x0]
   21750:	ldr	x0, [sp, #104]
   21754:	strb	wzr, [x0]
   21758:	ldr	x0, [sp, #112]
   2175c:	cmp	x0, #0x0
   21760:	b.eq	21838 <scols_init_debug@@SMARTCOLS_2.25+0x8df0>  // b.none
   21764:	ldr	w0, [sp, #28]
   21768:	and	w0, w0, #0x4
   2176c:	cmp	w0, #0x0
   21770:	b.eq	217e8 <scols_init_debug@@SMARTCOLS_2.25+0x8da0>  // b.none
   21774:	ldr	w0, [sp, #84]
   21778:	sub	w0, w0, #0xa
   2177c:	ldr	x1, [sp, #112]
   21780:	lsr	x0, x1, x0
   21784:	add	x1, x0, #0x5
   21788:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   2178c:	movk	x0, #0xcccd
   21790:	umulh	x0, x1, x0
   21794:	lsr	x0, x0, #3
   21798:	str	x0, [sp, #112]
   2179c:	ldr	x2, [sp, #112]
   217a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   217a4:	movk	x0, #0xcccd
   217a8:	umulh	x0, x2, x0
   217ac:	lsr	x1, x0, #3
   217b0:	mov	x0, x1
   217b4:	lsl	x0, x0, #2
   217b8:	add	x0, x0, x1
   217bc:	lsl	x0, x0, #1
   217c0:	sub	x1, x2, x0
   217c4:	cmp	x1, #0x0
   217c8:	b.ne	21838 <scols_init_debug@@SMARTCOLS_2.25+0x8df0>  // b.any
   217cc:	ldr	x1, [sp, #112]
   217d0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   217d4:	movk	x0, #0xcccd
   217d8:	umulh	x0, x1, x0
   217dc:	lsr	x0, x0, #3
   217e0:	str	x0, [sp, #112]
   217e4:	b	21838 <scols_init_debug@@SMARTCOLS_2.25+0x8df0>
   217e8:	ldr	w0, [sp, #84]
   217ec:	sub	w0, w0, #0xa
   217f0:	ldr	x1, [sp, #112]
   217f4:	lsr	x0, x1, x0
   217f8:	add	x0, x0, #0x32
   217fc:	lsr	x1, x0, #2
   21800:	mov	x0, #0xf5c3                	// #62915
   21804:	movk	x0, #0x5c28, lsl #16
   21808:	movk	x0, #0xc28f, lsl #32
   2180c:	movk	x0, #0x28f5, lsl #48
   21810:	umulh	x0, x1, x0
   21814:	lsr	x0, x0, #2
   21818:	str	x0, [sp, #112]
   2181c:	ldr	x0, [sp, #112]
   21820:	cmp	x0, #0xa
   21824:	b.ne	21838 <scols_init_debug@@SMARTCOLS_2.25+0x8df0>  // b.any
   21828:	ldr	w0, [sp, #124]
   2182c:	add	w0, w0, #0x1
   21830:	str	w0, [sp, #124]
   21834:	str	xzr, [sp, #112]
   21838:	ldr	x0, [sp, #112]
   2183c:	cmp	x0, #0x0
   21840:	b.eq	218c4 <scols_init_debug@@SMARTCOLS_2.25+0x8e7c>  // b.none
   21844:	bl	77e0 <localeconv@plt>
   21848:	str	x0, [sp, #72]
   2184c:	ldr	x0, [sp, #72]
   21850:	cmp	x0, #0x0
   21854:	b.eq	21864 <scols_init_debug@@SMARTCOLS_2.25+0x8e1c>  // b.none
   21858:	ldr	x0, [sp, #72]
   2185c:	ldr	x0, [x0]
   21860:	b	21868 <scols_init_debug@@SMARTCOLS_2.25+0x8e20>
   21864:	mov	x0, #0x0                   	// #0
   21868:	str	x0, [sp, #96]
   2186c:	ldr	x0, [sp, #96]
   21870:	cmp	x0, #0x0
   21874:	b.eq	21888 <scols_init_debug@@SMARTCOLS_2.25+0x8e40>  // b.none
   21878:	ldr	x0, [sp, #96]
   2187c:	ldrsb	w0, [x0]
   21880:	cmp	w0, #0x0
   21884:	b.ne	21894 <scols_init_debug@@SMARTCOLS_2.25+0x8e4c>  // b.any
   21888:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2188c:	add	x0, x0, #0x830
   21890:	str	x0, [sp, #96]
   21894:	add	x0, sp, #0x20
   21898:	add	x7, sp, #0x28
   2189c:	mov	x6, x0
   218a0:	ldr	x5, [sp, #112]
   218a4:	ldr	x4, [sp, #96]
   218a8:	ldr	w3, [sp, #124]
   218ac:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   218b0:	add	x2, x0, #0x838
   218b4:	mov	x1, #0x20                  	// #32
   218b8:	mov	x0, x7
   218bc:	bl	77c0 <snprintf@plt>
   218c0:	b	218e8 <scols_init_debug@@SMARTCOLS_2.25+0x8ea0>
   218c4:	add	x0, sp, #0x20
   218c8:	add	x5, sp, #0x28
   218cc:	mov	x4, x0
   218d0:	ldr	w3, [sp, #124]
   218d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   218d8:	add	x2, x0, #0x848
   218dc:	mov	x1, #0x20                  	// #32
   218e0:	mov	x0, x5
   218e4:	bl	77c0 <snprintf@plt>
   218e8:	add	x0, sp, #0x28
   218ec:	bl	7b70 <strdup@plt>
   218f0:	ldp	x29, x30, [sp], #128
   218f4:	ret
   218f8:	stp	x29, x30, [sp, #-96]!
   218fc:	mov	x29, sp
   21900:	str	x0, [sp, #40]
   21904:	str	x1, [sp, #32]
   21908:	str	x2, [sp, #24]
   2190c:	str	x3, [sp, #16]
   21910:	str	xzr, [sp, #88]
   21914:	str	xzr, [sp, #72]
   21918:	ldr	x0, [sp, #40]
   2191c:	cmp	x0, #0x0
   21920:	b.eq	21958 <scols_init_debug@@SMARTCOLS_2.25+0x8f10>  // b.none
   21924:	ldr	x0, [sp, #40]
   21928:	ldrsb	w0, [x0]
   2192c:	cmp	w0, #0x0
   21930:	b.eq	21958 <scols_init_debug@@SMARTCOLS_2.25+0x8f10>  // b.none
   21934:	ldr	x0, [sp, #32]
   21938:	cmp	x0, #0x0
   2193c:	b.eq	21958 <scols_init_debug@@SMARTCOLS_2.25+0x8f10>  // b.none
   21940:	ldr	x0, [sp, #24]
   21944:	cmp	x0, #0x0
   21948:	b.eq	21958 <scols_init_debug@@SMARTCOLS_2.25+0x8f10>  // b.none
   2194c:	ldr	x0, [sp, #16]
   21950:	cmp	x0, #0x0
   21954:	b.ne	21960 <scols_init_debug@@SMARTCOLS_2.25+0x8f18>  // b.any
   21958:	mov	w0, #0xffffffff            	// #-1
   2195c:	b	21ab4 <scols_init_debug@@SMARTCOLS_2.25+0x906c>
   21960:	ldr	x0, [sp, #40]
   21964:	str	x0, [sp, #80]
   21968:	b	21a8c <scols_init_debug@@SMARTCOLS_2.25+0x9044>
   2196c:	str	xzr, [sp, #64]
   21970:	ldr	x1, [sp, #72]
   21974:	ldr	x0, [sp, #24]
   21978:	cmp	x1, x0
   2197c:	b.cc	21988 <scols_init_debug@@SMARTCOLS_2.25+0x8f40>  // b.lo, b.ul, b.last
   21980:	mov	w0, #0xfffffffe            	// #-2
   21984:	b	21ab4 <scols_init_debug@@SMARTCOLS_2.25+0x906c>
   21988:	ldr	x0, [sp, #88]
   2198c:	cmp	x0, #0x0
   21990:	b.ne	2199c <scols_init_debug@@SMARTCOLS_2.25+0x8f54>  // b.any
   21994:	ldr	x0, [sp, #80]
   21998:	str	x0, [sp, #88]
   2199c:	ldr	x0, [sp, #80]
   219a0:	ldrsb	w0, [x0]
   219a4:	cmp	w0, #0x2c
   219a8:	b.ne	219b4 <scols_init_debug@@SMARTCOLS_2.25+0x8f6c>  // b.any
   219ac:	ldr	x0, [sp, #80]
   219b0:	str	x0, [sp, #64]
   219b4:	ldr	x0, [sp, #80]
   219b8:	add	x0, x0, #0x1
   219bc:	ldrsb	w0, [x0]
   219c0:	cmp	w0, #0x0
   219c4:	b.ne	219d4 <scols_init_debug@@SMARTCOLS_2.25+0x8f8c>  // b.any
   219c8:	ldr	x0, [sp, #80]
   219cc:	add	x0, x0, #0x1
   219d0:	str	x0, [sp, #64]
   219d4:	ldr	x0, [sp, #88]
   219d8:	cmp	x0, #0x0
   219dc:	b.eq	21a7c <scols_init_debug@@SMARTCOLS_2.25+0x9034>  // b.none
   219e0:	ldr	x0, [sp, #64]
   219e4:	cmp	x0, #0x0
   219e8:	b.eq	21a7c <scols_init_debug@@SMARTCOLS_2.25+0x9034>  // b.none
   219ec:	ldr	x1, [sp, #64]
   219f0:	ldr	x0, [sp, #88]
   219f4:	cmp	x1, x0
   219f8:	b.hi	21a04 <scols_init_debug@@SMARTCOLS_2.25+0x8fbc>  // b.pmore
   219fc:	mov	w0, #0xffffffff            	// #-1
   21a00:	b	21ab4 <scols_init_debug@@SMARTCOLS_2.25+0x906c>
   21a04:	ldr	x1, [sp, #64]
   21a08:	ldr	x0, [sp, #88]
   21a0c:	sub	x0, x1, x0
   21a10:	ldr	x2, [sp, #16]
   21a14:	mov	x1, x0
   21a18:	ldr	x0, [sp, #88]
   21a1c:	blr	x2
   21a20:	str	w0, [sp, #60]
   21a24:	ldr	w0, [sp, #60]
   21a28:	cmn	w0, #0x1
   21a2c:	b.ne	21a38 <scols_init_debug@@SMARTCOLS_2.25+0x8ff0>  // b.any
   21a30:	mov	w0, #0xffffffff            	// #-1
   21a34:	b	21ab4 <scols_init_debug@@SMARTCOLS_2.25+0x906c>
   21a38:	ldr	x0, [sp, #72]
   21a3c:	add	x1, x0, #0x1
   21a40:	str	x1, [sp, #72]
   21a44:	lsl	x0, x0, #2
   21a48:	ldr	x1, [sp, #32]
   21a4c:	add	x0, x1, x0
   21a50:	ldr	w1, [sp, #60]
   21a54:	str	w1, [x0]
   21a58:	str	xzr, [sp, #88]
   21a5c:	ldr	x0, [sp, #64]
   21a60:	cmp	x0, #0x0
   21a64:	b.eq	21a80 <scols_init_debug@@SMARTCOLS_2.25+0x9038>  // b.none
   21a68:	ldr	x0, [sp, #64]
   21a6c:	ldrsb	w0, [x0]
   21a70:	cmp	w0, #0x0
   21a74:	b.eq	21aac <scols_init_debug@@SMARTCOLS_2.25+0x9064>  // b.none
   21a78:	b	21a80 <scols_init_debug@@SMARTCOLS_2.25+0x9038>
   21a7c:	nop
   21a80:	ldr	x0, [sp, #80]
   21a84:	add	x0, x0, #0x1
   21a88:	str	x0, [sp, #80]
   21a8c:	ldr	x0, [sp, #80]
   21a90:	cmp	x0, #0x0
   21a94:	b.eq	21ab0 <scols_init_debug@@SMARTCOLS_2.25+0x9068>  // b.none
   21a98:	ldr	x0, [sp, #80]
   21a9c:	ldrsb	w0, [x0]
   21aa0:	cmp	w0, #0x0
   21aa4:	b.ne	2196c <scols_init_debug@@SMARTCOLS_2.25+0x8f24>  // b.any
   21aa8:	b	21ab0 <scols_init_debug@@SMARTCOLS_2.25+0x9068>
   21aac:	nop
   21ab0:	ldr	x0, [sp, #72]
   21ab4:	ldp	x29, x30, [sp], #96
   21ab8:	ret
   21abc:	stp	x29, x30, [sp, #-80]!
   21ac0:	mov	x29, sp
   21ac4:	str	x0, [sp, #56]
   21ac8:	str	x1, [sp, #48]
   21acc:	str	x2, [sp, #40]
   21ad0:	str	x3, [sp, #32]
   21ad4:	str	x4, [sp, #24]
   21ad8:	ldr	x0, [sp, #56]
   21adc:	cmp	x0, #0x0
   21ae0:	b.eq	21b14 <scols_init_debug@@SMARTCOLS_2.25+0x90cc>  // b.none
   21ae4:	ldr	x0, [sp, #56]
   21ae8:	ldrsb	w0, [x0]
   21aec:	cmp	w0, #0x0
   21af0:	b.eq	21b14 <scols_init_debug@@SMARTCOLS_2.25+0x90cc>  // b.none
   21af4:	ldr	x0, [sp, #32]
   21af8:	cmp	x0, #0x0
   21afc:	b.eq	21b14 <scols_init_debug@@SMARTCOLS_2.25+0x90cc>  // b.none
   21b00:	ldr	x0, [sp, #32]
   21b04:	ldr	x0, [x0]
   21b08:	ldr	x1, [sp, #40]
   21b0c:	cmp	x1, x0
   21b10:	b.cs	21b1c <scols_init_debug@@SMARTCOLS_2.25+0x90d4>  // b.hs, b.nlast
   21b14:	mov	w0, #0xffffffff            	// #-1
   21b18:	b	21bb0 <scols_init_debug@@SMARTCOLS_2.25+0x9168>
   21b1c:	ldr	x0, [sp, #56]
   21b20:	ldrsb	w0, [x0]
   21b24:	cmp	w0, #0x2b
   21b28:	b.ne	21b3c <scols_init_debug@@SMARTCOLS_2.25+0x90f4>  // b.any
   21b2c:	ldr	x0, [sp, #56]
   21b30:	add	x0, x0, #0x1
   21b34:	str	x0, [sp, #72]
   21b38:	b	21b4c <scols_init_debug@@SMARTCOLS_2.25+0x9104>
   21b3c:	ldr	x0, [sp, #56]
   21b40:	str	x0, [sp, #72]
   21b44:	ldr	x0, [sp, #32]
   21b48:	str	xzr, [x0]
   21b4c:	ldr	x0, [sp, #32]
   21b50:	ldr	x0, [x0]
   21b54:	lsl	x0, x0, #2
   21b58:	ldr	x1, [sp, #48]
   21b5c:	add	x4, x1, x0
   21b60:	ldr	x0, [sp, #32]
   21b64:	ldr	x0, [x0]
   21b68:	ldr	x1, [sp, #40]
   21b6c:	sub	x0, x1, x0
   21b70:	ldr	x3, [sp, #24]
   21b74:	mov	x2, x0
   21b78:	mov	x1, x4
   21b7c:	ldr	x0, [sp, #72]
   21b80:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0x8eb0>
   21b84:	str	w0, [sp, #68]
   21b88:	ldr	w0, [sp, #68]
   21b8c:	cmp	w0, #0x0
   21b90:	b.le	21bac <scols_init_debug@@SMARTCOLS_2.25+0x9164>
   21b94:	ldr	x0, [sp, #32]
   21b98:	ldr	x1, [x0]
   21b9c:	ldrsw	x0, [sp, #68]
   21ba0:	add	x1, x1, x0
   21ba4:	ldr	x0, [sp, #32]
   21ba8:	str	x1, [x0]
   21bac:	ldr	w0, [sp, #68]
   21bb0:	ldp	x29, x30, [sp], #80
   21bb4:	ret
   21bb8:	stp	x29, x30, [sp, #-80]!
   21bbc:	mov	x29, sp
   21bc0:	str	x0, [sp, #40]
   21bc4:	str	x1, [sp, #32]
   21bc8:	str	x2, [sp, #24]
   21bcc:	str	xzr, [sp, #72]
   21bd0:	ldr	x0, [sp, #40]
   21bd4:	cmp	x0, #0x0
   21bd8:	b.eq	21bf4 <scols_init_debug@@SMARTCOLS_2.25+0x91ac>  // b.none
   21bdc:	ldr	x0, [sp, #24]
   21be0:	cmp	x0, #0x0
   21be4:	b.eq	21bf4 <scols_init_debug@@SMARTCOLS_2.25+0x91ac>  // b.none
   21be8:	ldr	x0, [sp, #32]
   21bec:	cmp	x0, #0x0
   21bf0:	b.ne	21bfc <scols_init_debug@@SMARTCOLS_2.25+0x91b4>  // b.any
   21bf4:	mov	w0, #0xffffffea            	// #-22
   21bf8:	b	21d78 <scols_init_debug@@SMARTCOLS_2.25+0x9330>
   21bfc:	ldr	x0, [sp, #40]
   21c00:	str	x0, [sp, #64]
   21c04:	b	21d50 <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   21c08:	str	xzr, [sp, #56]
   21c0c:	ldr	x0, [sp, #72]
   21c10:	cmp	x0, #0x0
   21c14:	b.ne	21c20 <scols_init_debug@@SMARTCOLS_2.25+0x91d8>  // b.any
   21c18:	ldr	x0, [sp, #64]
   21c1c:	str	x0, [sp, #72]
   21c20:	ldr	x0, [sp, #64]
   21c24:	ldrsb	w0, [x0]
   21c28:	cmp	w0, #0x2c
   21c2c:	b.ne	21c38 <scols_init_debug@@SMARTCOLS_2.25+0x91f0>  // b.any
   21c30:	ldr	x0, [sp, #64]
   21c34:	str	x0, [sp, #56]
   21c38:	ldr	x0, [sp, #64]
   21c3c:	add	x0, x0, #0x1
   21c40:	ldrsb	w0, [x0]
   21c44:	cmp	w0, #0x0
   21c48:	b.ne	21c58 <scols_init_debug@@SMARTCOLS_2.25+0x9210>  // b.any
   21c4c:	ldr	x0, [sp, #64]
   21c50:	add	x0, x0, #0x1
   21c54:	str	x0, [sp, #56]
   21c58:	ldr	x0, [sp, #72]
   21c5c:	cmp	x0, #0x0
   21c60:	b.eq	21d40 <scols_init_debug@@SMARTCOLS_2.25+0x92f8>  // b.none
   21c64:	ldr	x0, [sp, #56]
   21c68:	cmp	x0, #0x0
   21c6c:	b.eq	21d40 <scols_init_debug@@SMARTCOLS_2.25+0x92f8>  // b.none
   21c70:	ldr	x1, [sp, #56]
   21c74:	ldr	x0, [sp, #72]
   21c78:	cmp	x1, x0
   21c7c:	b.hi	21c88 <scols_init_debug@@SMARTCOLS_2.25+0x9240>  // b.pmore
   21c80:	mov	w0, #0xffffffff            	// #-1
   21c84:	b	21d78 <scols_init_debug@@SMARTCOLS_2.25+0x9330>
   21c88:	ldr	x1, [sp, #56]
   21c8c:	ldr	x0, [sp, #72]
   21c90:	sub	x0, x1, x0
   21c94:	ldr	x2, [sp, #24]
   21c98:	mov	x1, x0
   21c9c:	ldr	x0, [sp, #72]
   21ca0:	blr	x2
   21ca4:	str	w0, [sp, #52]
   21ca8:	ldr	w0, [sp, #52]
   21cac:	cmp	w0, #0x0
   21cb0:	b.ge	21cbc <scols_init_debug@@SMARTCOLS_2.25+0x9274>  // b.tcont
   21cb4:	ldr	w0, [sp, #52]
   21cb8:	b	21d78 <scols_init_debug@@SMARTCOLS_2.25+0x9330>
   21cbc:	ldr	w0, [sp, #52]
   21cc0:	add	w1, w0, #0x7
   21cc4:	cmp	w0, #0x0
   21cc8:	csel	w0, w1, w0, lt  // lt = tstop
   21ccc:	asr	w0, w0, #3
   21cd0:	mov	w3, w0
   21cd4:	sxtw	x0, w3
   21cd8:	ldr	x1, [sp, #32]
   21cdc:	add	x0, x1, x0
   21ce0:	ldrsb	w2, [x0]
   21ce4:	ldr	w0, [sp, #52]
   21ce8:	negs	w1, w0
   21cec:	and	w0, w0, #0x7
   21cf0:	and	w1, w1, #0x7
   21cf4:	csneg	w0, w0, w1, mi  // mi = first
   21cf8:	mov	w1, #0x1                   	// #1
   21cfc:	lsl	w0, w1, w0
   21d00:	sxtb	w1, w0
   21d04:	sxtw	x0, w3
   21d08:	ldr	x3, [sp, #32]
   21d0c:	add	x0, x3, x0
   21d10:	orr	w1, w2, w1
   21d14:	sxtb	w1, w1
   21d18:	strb	w1, [x0]
   21d1c:	str	xzr, [sp, #72]
   21d20:	ldr	x0, [sp, #56]
   21d24:	cmp	x0, #0x0
   21d28:	b.eq	21d44 <scols_init_debug@@SMARTCOLS_2.25+0x92fc>  // b.none
   21d2c:	ldr	x0, [sp, #56]
   21d30:	ldrsb	w0, [x0]
   21d34:	cmp	w0, #0x0
   21d38:	b.eq	21d70 <scols_init_debug@@SMARTCOLS_2.25+0x9328>  // b.none
   21d3c:	b	21d44 <scols_init_debug@@SMARTCOLS_2.25+0x92fc>
   21d40:	nop
   21d44:	ldr	x0, [sp, #64]
   21d48:	add	x0, x0, #0x1
   21d4c:	str	x0, [sp, #64]
   21d50:	ldr	x0, [sp, #64]
   21d54:	cmp	x0, #0x0
   21d58:	b.eq	21d74 <scols_init_debug@@SMARTCOLS_2.25+0x932c>  // b.none
   21d5c:	ldr	x0, [sp, #64]
   21d60:	ldrsb	w0, [x0]
   21d64:	cmp	w0, #0x0
   21d68:	b.ne	21c08 <scols_init_debug@@SMARTCOLS_2.25+0x91c0>  // b.any
   21d6c:	b	21d74 <scols_init_debug@@SMARTCOLS_2.25+0x932c>
   21d70:	nop
   21d74:	mov	w0, #0x0                   	// #0
   21d78:	ldp	x29, x30, [sp], #80
   21d7c:	ret
   21d80:	stp	x29, x30, [sp, #-80]!
   21d84:	mov	x29, sp
   21d88:	str	x0, [sp, #40]
   21d8c:	str	x1, [sp, #32]
   21d90:	str	x2, [sp, #24]
   21d94:	str	xzr, [sp, #72]
   21d98:	ldr	x0, [sp, #40]
   21d9c:	cmp	x0, #0x0
   21da0:	b.eq	21dbc <scols_init_debug@@SMARTCOLS_2.25+0x9374>  // b.none
   21da4:	ldr	x0, [sp, #24]
   21da8:	cmp	x0, #0x0
   21dac:	b.eq	21dbc <scols_init_debug@@SMARTCOLS_2.25+0x9374>  // b.none
   21db0:	ldr	x0, [sp, #32]
   21db4:	cmp	x0, #0x0
   21db8:	b.ne	21dc4 <scols_init_debug@@SMARTCOLS_2.25+0x937c>  // b.any
   21dbc:	mov	w0, #0xffffffea            	// #-22
   21dc0:	b	21ef8 <scols_init_debug@@SMARTCOLS_2.25+0x94b0>
   21dc4:	ldr	x0, [sp, #40]
   21dc8:	str	x0, [sp, #64]
   21dcc:	b	21ed0 <scols_init_debug@@SMARTCOLS_2.25+0x9488>
   21dd0:	str	xzr, [sp, #56]
   21dd4:	ldr	x0, [sp, #72]
   21dd8:	cmp	x0, #0x0
   21ddc:	b.ne	21de8 <scols_init_debug@@SMARTCOLS_2.25+0x93a0>  // b.any
   21de0:	ldr	x0, [sp, #64]
   21de4:	str	x0, [sp, #72]
   21de8:	ldr	x0, [sp, #64]
   21dec:	ldrsb	w0, [x0]
   21df0:	cmp	w0, #0x2c
   21df4:	b.ne	21e00 <scols_init_debug@@SMARTCOLS_2.25+0x93b8>  // b.any
   21df8:	ldr	x0, [sp, #64]
   21dfc:	str	x0, [sp, #56]
   21e00:	ldr	x0, [sp, #64]
   21e04:	add	x0, x0, #0x1
   21e08:	ldrsb	w0, [x0]
   21e0c:	cmp	w0, #0x0
   21e10:	b.ne	21e20 <scols_init_debug@@SMARTCOLS_2.25+0x93d8>  // b.any
   21e14:	ldr	x0, [sp, #64]
   21e18:	add	x0, x0, #0x1
   21e1c:	str	x0, [sp, #56]
   21e20:	ldr	x0, [sp, #72]
   21e24:	cmp	x0, #0x0
   21e28:	b.eq	21ec0 <scols_init_debug@@SMARTCOLS_2.25+0x9478>  // b.none
   21e2c:	ldr	x0, [sp, #56]
   21e30:	cmp	x0, #0x0
   21e34:	b.eq	21ec0 <scols_init_debug@@SMARTCOLS_2.25+0x9478>  // b.none
   21e38:	ldr	x1, [sp, #56]
   21e3c:	ldr	x0, [sp, #72]
   21e40:	cmp	x1, x0
   21e44:	b.hi	21e50 <scols_init_debug@@SMARTCOLS_2.25+0x9408>  // b.pmore
   21e48:	mov	w0, #0xffffffff            	// #-1
   21e4c:	b	21ef8 <scols_init_debug@@SMARTCOLS_2.25+0x94b0>
   21e50:	ldr	x1, [sp, #56]
   21e54:	ldr	x0, [sp, #72]
   21e58:	sub	x0, x1, x0
   21e5c:	ldr	x2, [sp, #24]
   21e60:	mov	x1, x0
   21e64:	ldr	x0, [sp, #72]
   21e68:	blr	x2
   21e6c:	str	x0, [sp, #48]
   21e70:	ldr	x0, [sp, #48]
   21e74:	cmp	x0, #0x0
   21e78:	b.ge	21e84 <scols_init_debug@@SMARTCOLS_2.25+0x943c>  // b.tcont
   21e7c:	ldr	x0, [sp, #48]
   21e80:	b	21ef8 <scols_init_debug@@SMARTCOLS_2.25+0x94b0>
   21e84:	ldr	x0, [sp, #32]
   21e88:	ldr	x1, [x0]
   21e8c:	ldr	x0, [sp, #48]
   21e90:	orr	x1, x1, x0
   21e94:	ldr	x0, [sp, #32]
   21e98:	str	x1, [x0]
   21e9c:	str	xzr, [sp, #72]
   21ea0:	ldr	x0, [sp, #56]
   21ea4:	cmp	x0, #0x0
   21ea8:	b.eq	21ec4 <scols_init_debug@@SMARTCOLS_2.25+0x947c>  // b.none
   21eac:	ldr	x0, [sp, #56]
   21eb0:	ldrsb	w0, [x0]
   21eb4:	cmp	w0, #0x0
   21eb8:	b.eq	21ef0 <scols_init_debug@@SMARTCOLS_2.25+0x94a8>  // b.none
   21ebc:	b	21ec4 <scols_init_debug@@SMARTCOLS_2.25+0x947c>
   21ec0:	nop
   21ec4:	ldr	x0, [sp, #64]
   21ec8:	add	x0, x0, #0x1
   21ecc:	str	x0, [sp, #64]
   21ed0:	ldr	x0, [sp, #64]
   21ed4:	cmp	x0, #0x0
   21ed8:	b.eq	21ef4 <scols_init_debug@@SMARTCOLS_2.25+0x94ac>  // b.none
   21edc:	ldr	x0, [sp, #64]
   21ee0:	ldrsb	w0, [x0]
   21ee4:	cmp	w0, #0x0
   21ee8:	b.ne	21dd0 <scols_init_debug@@SMARTCOLS_2.25+0x9388>  // b.any
   21eec:	b	21ef4 <scols_init_debug@@SMARTCOLS_2.25+0x94ac>
   21ef0:	nop
   21ef4:	mov	w0, #0x0                   	// #0
   21ef8:	ldp	x29, x30, [sp], #80
   21efc:	ret
   21f00:	stp	x29, x30, [sp, #-64]!
   21f04:	mov	x29, sp
   21f08:	str	x0, [sp, #40]
   21f0c:	str	x1, [sp, #32]
   21f10:	str	x2, [sp, #24]
   21f14:	str	w3, [sp, #20]
   21f18:	str	xzr, [sp, #56]
   21f1c:	ldr	x0, [sp, #40]
   21f20:	cmp	x0, #0x0
   21f24:	b.ne	21f30 <scols_init_debug@@SMARTCOLS_2.25+0x94e8>  // b.any
   21f28:	mov	w0, #0x0                   	// #0
   21f2c:	b	2210c <scols_init_debug@@SMARTCOLS_2.25+0x96c4>
   21f30:	ldr	x0, [sp, #32]
   21f34:	ldr	w1, [sp, #20]
   21f38:	str	w1, [x0]
   21f3c:	ldr	x0, [sp, #32]
   21f40:	ldr	w1, [x0]
   21f44:	ldr	x0, [sp, #24]
   21f48:	str	w1, [x0]
   21f4c:	bl	8240 <__errno_location@plt>
   21f50:	str	wzr, [x0]
   21f54:	ldr	x0, [sp, #40]
   21f58:	ldrsb	w0, [x0]
   21f5c:	cmp	w0, #0x3a
   21f60:	b.ne	21fd4 <scols_init_debug@@SMARTCOLS_2.25+0x958c>  // b.any
   21f64:	ldr	x0, [sp, #40]
   21f68:	add	x0, x0, #0x1
   21f6c:	str	x0, [sp, #40]
   21f70:	add	x0, sp, #0x38
   21f74:	mov	w2, #0xa                   	// #10
   21f78:	mov	x1, x0
   21f7c:	ldr	x0, [sp, #40]
   21f80:	bl	7d70 <strtol@plt>
   21f84:	mov	w1, w0
   21f88:	ldr	x0, [sp, #24]
   21f8c:	str	w1, [x0]
   21f90:	bl	8240 <__errno_location@plt>
   21f94:	ldr	w0, [x0]
   21f98:	cmp	w0, #0x0
   21f9c:	b.ne	21fcc <scols_init_debug@@SMARTCOLS_2.25+0x9584>  // b.any
   21fa0:	ldr	x0, [sp, #56]
   21fa4:	cmp	x0, #0x0
   21fa8:	b.eq	21fcc <scols_init_debug@@SMARTCOLS_2.25+0x9584>  // b.none
   21fac:	ldr	x0, [sp, #56]
   21fb0:	ldrsb	w0, [x0]
   21fb4:	cmp	w0, #0x0
   21fb8:	b.ne	21fcc <scols_init_debug@@SMARTCOLS_2.25+0x9584>  // b.any
   21fbc:	ldr	x0, [sp, #56]
   21fc0:	ldr	x1, [sp, #40]
   21fc4:	cmp	x1, x0
   21fc8:	b.ne	22108 <scols_init_debug@@SMARTCOLS_2.25+0x96c0>  // b.any
   21fcc:	mov	w0, #0xffffffff            	// #-1
   21fd0:	b	2210c <scols_init_debug@@SMARTCOLS_2.25+0x96c4>
   21fd4:	add	x0, sp, #0x38
   21fd8:	mov	w2, #0xa                   	// #10
   21fdc:	mov	x1, x0
   21fe0:	ldr	x0, [sp, #40]
   21fe4:	bl	7d70 <strtol@plt>
   21fe8:	mov	w1, w0
   21fec:	ldr	x0, [sp, #32]
   21ff0:	str	w1, [x0]
   21ff4:	ldr	x0, [sp, #32]
   21ff8:	ldr	w1, [x0]
   21ffc:	ldr	x0, [sp, #24]
   22000:	str	w1, [x0]
   22004:	bl	8240 <__errno_location@plt>
   22008:	ldr	w0, [x0]
   2200c:	cmp	w0, #0x0
   22010:	b.ne	22030 <scols_init_debug@@SMARTCOLS_2.25+0x95e8>  // b.any
   22014:	ldr	x0, [sp, #56]
   22018:	cmp	x0, #0x0
   2201c:	b.eq	22030 <scols_init_debug@@SMARTCOLS_2.25+0x95e8>  // b.none
   22020:	ldr	x0, [sp, #56]
   22024:	ldr	x1, [sp, #40]
   22028:	cmp	x1, x0
   2202c:	b.ne	22038 <scols_init_debug@@SMARTCOLS_2.25+0x95f0>  // b.any
   22030:	mov	w0, #0xffffffff            	// #-1
   22034:	b	2210c <scols_init_debug@@SMARTCOLS_2.25+0x96c4>
   22038:	ldr	x0, [sp, #56]
   2203c:	ldrsb	w0, [x0]
   22040:	cmp	w0, #0x3a
   22044:	b.ne	2206c <scols_init_debug@@SMARTCOLS_2.25+0x9624>  // b.any
   22048:	ldr	x0, [sp, #56]
   2204c:	add	x0, x0, #0x1
   22050:	ldrsb	w0, [x0]
   22054:	cmp	w0, #0x0
   22058:	b.ne	2206c <scols_init_debug@@SMARTCOLS_2.25+0x9624>  // b.any
   2205c:	ldr	x0, [sp, #24]
   22060:	ldr	w1, [sp, #20]
   22064:	str	w1, [x0]
   22068:	b	22108 <scols_init_debug@@SMARTCOLS_2.25+0x96c0>
   2206c:	ldr	x0, [sp, #56]
   22070:	ldrsb	w0, [x0]
   22074:	cmp	w0, #0x2d
   22078:	b.eq	2208c <scols_init_debug@@SMARTCOLS_2.25+0x9644>  // b.none
   2207c:	ldr	x0, [sp, #56]
   22080:	ldrsb	w0, [x0]
   22084:	cmp	w0, #0x3a
   22088:	b.ne	22108 <scols_init_debug@@SMARTCOLS_2.25+0x96c0>  // b.any
   2208c:	ldr	x0, [sp, #56]
   22090:	add	x0, x0, #0x1
   22094:	str	x0, [sp, #40]
   22098:	str	xzr, [sp, #56]
   2209c:	bl	8240 <__errno_location@plt>
   220a0:	str	wzr, [x0]
   220a4:	add	x0, sp, #0x38
   220a8:	mov	w2, #0xa                   	// #10
   220ac:	mov	x1, x0
   220b0:	ldr	x0, [sp, #40]
   220b4:	bl	7d70 <strtol@plt>
   220b8:	mov	w1, w0
   220bc:	ldr	x0, [sp, #24]
   220c0:	str	w1, [x0]
   220c4:	bl	8240 <__errno_location@plt>
   220c8:	ldr	w0, [x0]
   220cc:	cmp	w0, #0x0
   220d0:	b.ne	22100 <scols_init_debug@@SMARTCOLS_2.25+0x96b8>  // b.any
   220d4:	ldr	x0, [sp, #56]
   220d8:	cmp	x0, #0x0
   220dc:	b.eq	22100 <scols_init_debug@@SMARTCOLS_2.25+0x96b8>  // b.none
   220e0:	ldr	x0, [sp, #56]
   220e4:	ldrsb	w0, [x0]
   220e8:	cmp	w0, #0x0
   220ec:	b.ne	22100 <scols_init_debug@@SMARTCOLS_2.25+0x96b8>  // b.any
   220f0:	ldr	x0, [sp, #56]
   220f4:	ldr	x1, [sp, #40]
   220f8:	cmp	x1, x0
   220fc:	b.ne	22108 <scols_init_debug@@SMARTCOLS_2.25+0x96c0>  // b.any
   22100:	mov	w0, #0xffffffff            	// #-1
   22104:	b	2210c <scols_init_debug@@SMARTCOLS_2.25+0x96c4>
   22108:	mov	w0, #0x0                   	// #0
   2210c:	ldp	x29, x30, [sp], #64
   22110:	ret
   22114:	sub	sp, sp, #0x20
   22118:	str	x0, [sp, #8]
   2211c:	str	x1, [sp]
   22120:	ldr	x0, [sp, #8]
   22124:	str	x0, [sp, #24]
   22128:	ldr	x0, [sp]
   2212c:	str	xzr, [x0]
   22130:	b	22140 <scols_init_debug@@SMARTCOLS_2.25+0x96f8>
   22134:	ldr	x0, [sp, #24]
   22138:	add	x0, x0, #0x1
   2213c:	str	x0, [sp, #24]
   22140:	ldr	x0, [sp, #24]
   22144:	cmp	x0, #0x0
   22148:	b.eq	22170 <scols_init_debug@@SMARTCOLS_2.25+0x9728>  // b.none
   2214c:	ldr	x0, [sp, #24]
   22150:	ldrsb	w0, [x0]
   22154:	cmp	w0, #0x2f
   22158:	b.ne	22170 <scols_init_debug@@SMARTCOLS_2.25+0x9728>  // b.any
   2215c:	ldr	x0, [sp, #24]
   22160:	add	x0, x0, #0x1
   22164:	ldrsb	w0, [x0]
   22168:	cmp	w0, #0x2f
   2216c:	b.eq	22134 <scols_init_debug@@SMARTCOLS_2.25+0x96ec>  // b.none
   22170:	ldr	x0, [sp, #24]
   22174:	cmp	x0, #0x0
   22178:	b.eq	2218c <scols_init_debug@@SMARTCOLS_2.25+0x9744>  // b.none
   2217c:	ldr	x0, [sp, #24]
   22180:	ldrsb	w0, [x0]
   22184:	cmp	w0, #0x0
   22188:	b.ne	22194 <scols_init_debug@@SMARTCOLS_2.25+0x974c>  // b.any
   2218c:	mov	x0, #0x0                   	// #0
   22190:	b	221f4 <scols_init_debug@@SMARTCOLS_2.25+0x97ac>
   22194:	ldr	x0, [sp]
   22198:	mov	x1, #0x1                   	// #1
   2219c:	str	x1, [x0]
   221a0:	ldr	x0, [sp, #24]
   221a4:	add	x0, x0, #0x1
   221a8:	str	x0, [sp, #16]
   221ac:	b	221d0 <scols_init_debug@@SMARTCOLS_2.25+0x9788>
   221b0:	ldr	x0, [sp]
   221b4:	ldr	x0, [x0]
   221b8:	add	x1, x0, #0x1
   221bc:	ldr	x0, [sp]
   221c0:	str	x1, [x0]
   221c4:	ldr	x0, [sp, #16]
   221c8:	add	x0, x0, #0x1
   221cc:	str	x0, [sp, #16]
   221d0:	ldr	x0, [sp, #16]
   221d4:	ldrsb	w0, [x0]
   221d8:	cmp	w0, #0x0
   221dc:	b.eq	221f0 <scols_init_debug@@SMARTCOLS_2.25+0x97a8>  // b.none
   221e0:	ldr	x0, [sp, #16]
   221e4:	ldrsb	w0, [x0]
   221e8:	cmp	w0, #0x2f
   221ec:	b.ne	221b0 <scols_init_debug@@SMARTCOLS_2.25+0x9768>  // b.any
   221f0:	ldr	x0, [sp, #24]
   221f4:	add	sp, sp, #0x20
   221f8:	ret
   221fc:	stp	x29, x30, [sp, #-64]!
   22200:	mov	x29, sp
   22204:	str	x0, [sp, #24]
   22208:	str	x1, [sp, #16]
   2220c:	b	2230c <scols_init_debug@@SMARTCOLS_2.25+0x98c4>
   22210:	add	x0, sp, #0x28
   22214:	mov	x1, x0
   22218:	ldr	x0, [sp, #24]
   2221c:	bl	22114 <scols_init_debug@@SMARTCOLS_2.25+0x96cc>
   22220:	str	x0, [sp, #56]
   22224:	add	x0, sp, #0x20
   22228:	mov	x1, x0
   2222c:	ldr	x0, [sp, #16]
   22230:	bl	22114 <scols_init_debug@@SMARTCOLS_2.25+0x96cc>
   22234:	str	x0, [sp, #48]
   22238:	ldr	x1, [sp, #40]
   2223c:	ldr	x0, [sp, #32]
   22240:	add	x0, x1, x0
   22244:	cmp	x0, #0x0
   22248:	b.ne	22254 <scols_init_debug@@SMARTCOLS_2.25+0x980c>  // b.any
   2224c:	mov	w0, #0x1                   	// #1
   22250:	b	22328 <scols_init_debug@@SMARTCOLS_2.25+0x98e0>
   22254:	ldr	x1, [sp, #40]
   22258:	ldr	x0, [sp, #32]
   2225c:	add	x0, x1, x0
   22260:	cmp	x0, #0x1
   22264:	b.ne	222a8 <scols_init_debug@@SMARTCOLS_2.25+0x9860>  // b.any
   22268:	ldr	x0, [sp, #56]
   2226c:	cmp	x0, #0x0
   22270:	b.eq	22284 <scols_init_debug@@SMARTCOLS_2.25+0x983c>  // b.none
   22274:	ldr	x0, [sp, #56]
   22278:	ldrsb	w0, [x0]
   2227c:	cmp	w0, #0x2f
   22280:	b.eq	222a0 <scols_init_debug@@SMARTCOLS_2.25+0x9858>  // b.none
   22284:	ldr	x0, [sp, #48]
   22288:	cmp	x0, #0x0
   2228c:	b.eq	222a8 <scols_init_debug@@SMARTCOLS_2.25+0x9860>  // b.none
   22290:	ldr	x0, [sp, #48]
   22294:	ldrsb	w0, [x0]
   22298:	cmp	w0, #0x2f
   2229c:	b.ne	222a8 <scols_init_debug@@SMARTCOLS_2.25+0x9860>  // b.any
   222a0:	mov	w0, #0x1                   	// #1
   222a4:	b	22328 <scols_init_debug@@SMARTCOLS_2.25+0x98e0>
   222a8:	ldr	x0, [sp, #56]
   222ac:	cmp	x0, #0x0
   222b0:	b.eq	22324 <scols_init_debug@@SMARTCOLS_2.25+0x98dc>  // b.none
   222b4:	ldr	x0, [sp, #48]
   222b8:	cmp	x0, #0x0
   222bc:	b.eq	22324 <scols_init_debug@@SMARTCOLS_2.25+0x98dc>  // b.none
   222c0:	ldr	x1, [sp, #40]
   222c4:	ldr	x0, [sp, #32]
   222c8:	cmp	x1, x0
   222cc:	b.ne	22324 <scols_init_debug@@SMARTCOLS_2.25+0x98dc>  // b.any
   222d0:	ldr	x0, [sp, #40]
   222d4:	mov	x2, x0
   222d8:	ldr	x1, [sp, #48]
   222dc:	ldr	x0, [sp, #56]
   222e0:	bl	79d0 <strncmp@plt>
   222e4:	cmp	w0, #0x0
   222e8:	b.ne	22324 <scols_init_debug@@SMARTCOLS_2.25+0x98dc>  // b.any
   222ec:	ldr	x0, [sp, #40]
   222f0:	ldr	x1, [sp, #56]
   222f4:	add	x0, x1, x0
   222f8:	str	x0, [sp, #24]
   222fc:	ldr	x0, [sp, #32]
   22300:	ldr	x1, [sp, #48]
   22304:	add	x0, x1, x0
   22308:	str	x0, [sp, #16]
   2230c:	ldr	x0, [sp, #24]
   22310:	cmp	x0, #0x0
   22314:	b.eq	22324 <scols_init_debug@@SMARTCOLS_2.25+0x98dc>  // b.none
   22318:	ldr	x0, [sp, #16]
   2231c:	cmp	x0, #0x0
   22320:	b.ne	22210 <scols_init_debug@@SMARTCOLS_2.25+0x97c8>  // b.any
   22324:	mov	w0, #0x0                   	// #0
   22328:	ldp	x29, x30, [sp], #64
   2232c:	ret
   22330:	stp	x29, x30, [sp, #-64]!
   22334:	mov	x29, sp
   22338:	str	x0, [sp, #40]
   2233c:	str	x1, [sp, #32]
   22340:	str	x2, [sp, #24]
   22344:	ldr	x0, [sp, #40]
   22348:	cmp	x0, #0x0
   2234c:	b.ne	2236c <scols_init_debug@@SMARTCOLS_2.25+0x9924>  // b.any
   22350:	ldr	x0, [sp, #32]
   22354:	cmp	x0, #0x0
   22358:	b.ne	2236c <scols_init_debug@@SMARTCOLS_2.25+0x9924>  // b.any
   2235c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22360:	add	x0, x0, #0x850
   22364:	bl	7b70 <strdup@plt>
   22368:	b	22490 <scols_init_debug@@SMARTCOLS_2.25+0x9a48>
   2236c:	ldr	x0, [sp, #40]
   22370:	cmp	x0, #0x0
   22374:	b.ne	22388 <scols_init_debug@@SMARTCOLS_2.25+0x9940>  // b.any
   22378:	ldr	x1, [sp, #24]
   2237c:	ldr	x0, [sp, #32]
   22380:	bl	7eb0 <strndup@plt>
   22384:	b	22490 <scols_init_debug@@SMARTCOLS_2.25+0x9a48>
   22388:	ldr	x0, [sp, #32]
   2238c:	cmp	x0, #0x0
   22390:	b.ne	223a0 <scols_init_debug@@SMARTCOLS_2.25+0x9958>  // b.any
   22394:	ldr	x0, [sp, #40]
   22398:	bl	7b70 <strdup@plt>
   2239c:	b	22490 <scols_init_debug@@SMARTCOLS_2.25+0x9a48>
   223a0:	ldr	x0, [sp, #40]
   223a4:	cmp	x0, #0x0
   223a8:	b.ne	223cc <scols_init_debug@@SMARTCOLS_2.25+0x9984>  // b.any
   223ac:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   223b0:	add	x3, x0, #0x8b0
   223b4:	mov	w2, #0x383                 	// #899
   223b8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   223bc:	add	x1, x0, #0x858
   223c0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   223c4:	add	x0, x0, #0x868
   223c8:	bl	8230 <__assert_fail@plt>
   223cc:	ldr	x0, [sp, #32]
   223d0:	cmp	x0, #0x0
   223d4:	b.ne	223f8 <scols_init_debug@@SMARTCOLS_2.25+0x99b0>  // b.any
   223d8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   223dc:	add	x3, x0, #0x8b0
   223e0:	mov	w2, #0x384                 	// #900
   223e4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   223e8:	add	x1, x0, #0x858
   223ec:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   223f0:	add	x0, x0, #0x870
   223f4:	bl	8230 <__assert_fail@plt>
   223f8:	ldr	x0, [sp, #40]
   223fc:	bl	74f0 <strlen@plt>
   22400:	str	x0, [sp, #56]
   22404:	ldr	x0, [sp, #56]
   22408:	mvn	x0, x0
   2240c:	ldr	x1, [sp, #24]
   22410:	cmp	x1, x0
   22414:	b.ls	22420 <scols_init_debug@@SMARTCOLS_2.25+0x99d8>  // b.plast
   22418:	mov	x0, #0x0                   	// #0
   2241c:	b	22490 <scols_init_debug@@SMARTCOLS_2.25+0x9a48>
   22420:	ldr	x1, [sp, #56]
   22424:	ldr	x0, [sp, #24]
   22428:	add	x0, x1, x0
   2242c:	add	x0, x0, #0x1
   22430:	bl	78e0 <malloc@plt>
   22434:	str	x0, [sp, #48]
   22438:	ldr	x0, [sp, #48]
   2243c:	cmp	x0, #0x0
   22440:	b.ne	2244c <scols_init_debug@@SMARTCOLS_2.25+0x9a04>  // b.any
   22444:	mov	x0, #0x0                   	// #0
   22448:	b	22490 <scols_init_debug@@SMARTCOLS_2.25+0x9a48>
   2244c:	ldr	x2, [sp, #56]
   22450:	ldr	x1, [sp, #40]
   22454:	ldr	x0, [sp, #48]
   22458:	bl	7430 <memcpy@plt>
   2245c:	ldr	x1, [sp, #48]
   22460:	ldr	x0, [sp, #56]
   22464:	add	x0, x1, x0
   22468:	ldr	x2, [sp, #24]
   2246c:	ldr	x1, [sp, #32]
   22470:	bl	7430 <memcpy@plt>
   22474:	ldr	x1, [sp, #56]
   22478:	ldr	x0, [sp, #24]
   2247c:	add	x0, x1, x0
   22480:	ldr	x1, [sp, #48]
   22484:	add	x0, x1, x0
   22488:	strb	wzr, [x0]
   2248c:	ldr	x0, [sp, #48]
   22490:	ldp	x29, x30, [sp], #64
   22494:	ret
   22498:	stp	x29, x30, [sp, #-32]!
   2249c:	mov	x29, sp
   224a0:	str	x0, [sp, #24]
   224a4:	str	x1, [sp, #16]
   224a8:	ldr	x0, [sp, #16]
   224ac:	cmp	x0, #0x0
   224b0:	b.eq	224c0 <scols_init_debug@@SMARTCOLS_2.25+0x9a78>  // b.none
   224b4:	ldr	x0, [sp, #16]
   224b8:	bl	74f0 <strlen@plt>
   224bc:	b	224c4 <scols_init_debug@@SMARTCOLS_2.25+0x9a7c>
   224c0:	mov	x0, #0x0                   	// #0
   224c4:	mov	x2, x0
   224c8:	ldr	x1, [sp, #16]
   224cc:	ldr	x0, [sp, #24]
   224d0:	bl	22330 <scols_init_debug@@SMARTCOLS_2.25+0x98e8>
   224d4:	ldp	x29, x30, [sp], #32
   224d8:	ret
   224dc:	stp	x29, x30, [sp, #-304]!
   224e0:	mov	x29, sp
   224e4:	str	x0, [sp, #56]
   224e8:	str	x1, [sp, #48]
   224ec:	str	x2, [sp, #256]
   224f0:	str	x3, [sp, #264]
   224f4:	str	x4, [sp, #272]
   224f8:	str	x5, [sp, #280]
   224fc:	str	x6, [sp, #288]
   22500:	str	x7, [sp, #296]
   22504:	str	q0, [sp, #128]
   22508:	str	q1, [sp, #144]
   2250c:	str	q2, [sp, #160]
   22510:	str	q3, [sp, #176]
   22514:	str	q4, [sp, #192]
   22518:	str	q5, [sp, #208]
   2251c:	str	q6, [sp, #224]
   22520:	str	q7, [sp, #240]
   22524:	add	x0, sp, #0x130
   22528:	str	x0, [sp, #80]
   2252c:	add	x0, sp, #0x130
   22530:	str	x0, [sp, #88]
   22534:	add	x0, sp, #0x100
   22538:	str	x0, [sp, #96]
   2253c:	mov	w0, #0xffffffd0            	// #-48
   22540:	str	w0, [sp, #104]
   22544:	mov	w0, #0xffffff80            	// #-128
   22548:	str	w0, [sp, #108]
   2254c:	add	x2, sp, #0x10
   22550:	add	x3, sp, #0x50
   22554:	ldp	x0, x1, [x3]
   22558:	stp	x0, x1, [x2]
   2255c:	ldp	x0, x1, [x3, #16]
   22560:	stp	x0, x1, [x2, #16]
   22564:	add	x1, sp, #0x10
   22568:	add	x0, sp, #0x48
   2256c:	mov	x2, x1
   22570:	ldr	x1, [sp, #48]
   22574:	bl	7e50 <vasprintf@plt>
   22578:	str	w0, [sp, #124]
   2257c:	ldr	w0, [sp, #124]
   22580:	cmp	w0, #0x0
   22584:	b.ge	22590 <scols_init_debug@@SMARTCOLS_2.25+0x9b48>  // b.tcont
   22588:	mov	x0, #0x0                   	// #0
   2258c:	b	225b8 <scols_init_debug@@SMARTCOLS_2.25+0x9b70>
   22590:	ldr	x0, [sp, #72]
   22594:	ldrsw	x1, [sp, #124]
   22598:	mov	x2, x1
   2259c:	mov	x1, x0
   225a0:	ldr	x0, [sp, #56]
   225a4:	bl	22330 <scols_init_debug@@SMARTCOLS_2.25+0x98e8>
   225a8:	str	x0, [sp, #112]
   225ac:	ldr	x0, [sp, #72]
   225b0:	bl	7dc0 <free@plt>
   225b4:	ldr	x0, [sp, #112]
   225b8:	ldp	x29, x30, [sp], #304
   225bc:	ret
   225c0:	stp	x29, x30, [sp, #-48]!
   225c4:	mov	x29, sp
   225c8:	str	x0, [sp, #24]
   225cc:	str	x1, [sp, #16]
   225d0:	str	wzr, [sp, #44]
   225d4:	str	wzr, [sp, #40]
   225d8:	b	22644 <scols_init_debug@@SMARTCOLS_2.25+0x9bfc>
   225dc:	ldr	w0, [sp, #44]
   225e0:	cmp	w0, #0x0
   225e4:	b.eq	225f0 <scols_init_debug@@SMARTCOLS_2.25+0x9ba8>  // b.none
   225e8:	str	wzr, [sp, #44]
   225ec:	b	22638 <scols_init_debug@@SMARTCOLS_2.25+0x9bf0>
   225f0:	ldrsw	x0, [sp, #40]
   225f4:	ldr	x1, [sp, #24]
   225f8:	add	x0, x1, x0
   225fc:	ldrsb	w0, [x0]
   22600:	cmp	w0, #0x5c
   22604:	b.ne	22614 <scols_init_debug@@SMARTCOLS_2.25+0x9bcc>  // b.any
   22608:	mov	w0, #0x1                   	// #1
   2260c:	str	w0, [sp, #44]
   22610:	b	22638 <scols_init_debug@@SMARTCOLS_2.25+0x9bf0>
   22614:	ldrsw	x0, [sp, #40]
   22618:	ldr	x1, [sp, #24]
   2261c:	add	x0, x1, x0
   22620:	ldrsb	w0, [x0]
   22624:	mov	w1, w0
   22628:	ldr	x0, [sp, #16]
   2262c:	bl	7ed0 <strchr@plt>
   22630:	cmp	x0, #0x0
   22634:	b.ne	22660 <scols_init_debug@@SMARTCOLS_2.25+0x9c18>  // b.any
   22638:	ldr	w0, [sp, #40]
   2263c:	add	w0, w0, #0x1
   22640:	str	w0, [sp, #40]
   22644:	ldrsw	x0, [sp, #40]
   22648:	ldr	x1, [sp, #24]
   2264c:	add	x0, x1, x0
   22650:	ldrsb	w0, [x0]
   22654:	cmp	w0, #0x0
   22658:	b.ne	225dc <scols_init_debug@@SMARTCOLS_2.25+0x9b94>  // b.any
   2265c:	b	22664 <scols_init_debug@@SMARTCOLS_2.25+0x9c1c>
   22660:	nop
   22664:	ldr	w1, [sp, #40]
   22668:	ldr	w0, [sp, #44]
   2266c:	sub	w0, w1, w0
   22670:	sxtw	x0, w0
   22674:	ldp	x29, x30, [sp], #48
   22678:	ret
   2267c:	stp	x29, x30, [sp, #-64]!
   22680:	mov	x29, sp
   22684:	str	x0, [sp, #40]
   22688:	str	x1, [sp, #32]
   2268c:	str	x2, [sp, #24]
   22690:	str	w3, [sp, #20]
   22694:	ldr	x0, [sp, #40]
   22698:	ldr	x0, [x0]
   2269c:	str	x0, [sp, #56]
   226a0:	ldr	x0, [sp, #56]
   226a4:	ldrsb	w0, [x0]
   226a8:	cmp	w0, #0x0
   226ac:	b.ne	226ec <scols_init_debug@@SMARTCOLS_2.25+0x9ca4>  // b.any
   226b0:	ldr	x0, [sp, #40]
   226b4:	ldr	x0, [x0]
   226b8:	ldrsb	w0, [x0]
   226bc:	cmp	w0, #0x0
   226c0:	b.eq	226e4 <scols_init_debug@@SMARTCOLS_2.25+0x9c9c>  // b.none
   226c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   226c8:	add	x3, x0, #0x8c0
   226cc:	mov	w2, #0x3c6                 	// #966
   226d0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   226d4:	add	x1, x0, #0x858
   226d8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   226dc:	add	x0, x0, #0x878
   226e0:	bl	8230 <__assert_fail@plt>
   226e4:	mov	x0, #0x0                   	// #0
   226e8:	b	2291c <scols_init_debug@@SMARTCOLS_2.25+0x9ed4>
   226ec:	ldr	x1, [sp, #24]
   226f0:	ldr	x0, [sp, #56]
   226f4:	bl	7ec0 <strspn@plt>
   226f8:	mov	x1, x0
   226fc:	ldr	x0, [sp, #56]
   22700:	add	x0, x0, x1
   22704:	str	x0, [sp, #56]
   22708:	ldr	x0, [sp, #56]
   2270c:	ldrsb	w0, [x0]
   22710:	cmp	w0, #0x0
   22714:	b.ne	2272c <scols_init_debug@@SMARTCOLS_2.25+0x9ce4>  // b.any
   22718:	ldr	x0, [sp, #40]
   2271c:	ldr	x1, [sp, #56]
   22720:	str	x1, [x0]
   22724:	mov	x0, #0x0                   	// #0
   22728:	b	2291c <scols_init_debug@@SMARTCOLS_2.25+0x9ed4>
   2272c:	ldr	w0, [sp, #20]
   22730:	cmp	w0, #0x0
   22734:	b.eq	22850 <scols_init_debug@@SMARTCOLS_2.25+0x9e08>  // b.none
   22738:	ldr	x0, [sp, #56]
   2273c:	ldrsb	w0, [x0]
   22740:	mov	w1, w0
   22744:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22748:	add	x0, x0, #0x888
   2274c:	bl	7ed0 <strchr@plt>
   22750:	cmp	x0, #0x0
   22754:	b.eq	22850 <scols_init_debug@@SMARTCOLS_2.25+0x9e08>  // b.none
   22758:	ldr	x0, [sp, #56]
   2275c:	ldrsb	w0, [x0]
   22760:	strb	w0, [sp, #48]
   22764:	strb	wzr, [sp, #49]
   22768:	ldr	x0, [sp, #56]
   2276c:	add	x0, x0, #0x1
   22770:	add	x1, sp, #0x30
   22774:	bl	225c0 <scols_init_debug@@SMARTCOLS_2.25+0x9b78>
   22778:	mov	x1, x0
   2277c:	ldr	x0, [sp, #32]
   22780:	str	x1, [x0]
   22784:	ldr	x0, [sp, #32]
   22788:	ldr	x0, [x0]
   2278c:	add	x0, x0, #0x1
   22790:	ldr	x1, [sp, #56]
   22794:	add	x0, x1, x0
   22798:	ldrsb	w0, [x0]
   2279c:	cmp	w0, #0x0
   227a0:	b.eq	22814 <scols_init_debug@@SMARTCOLS_2.25+0x9dcc>  // b.none
   227a4:	ldr	x0, [sp, #32]
   227a8:	ldr	x0, [x0]
   227ac:	add	x0, x0, #0x1
   227b0:	ldr	x1, [sp, #56]
   227b4:	add	x0, x1, x0
   227b8:	ldrsb	w1, [x0]
   227bc:	ldrsb	w0, [sp, #48]
   227c0:	cmp	w1, w0
   227c4:	b.ne	22814 <scols_init_debug@@SMARTCOLS_2.25+0x9dcc>  // b.any
   227c8:	ldr	x0, [sp, #32]
   227cc:	ldr	x0, [x0]
   227d0:	add	x0, x0, #0x2
   227d4:	ldr	x1, [sp, #56]
   227d8:	add	x0, x1, x0
   227dc:	ldrsb	w0, [x0]
   227e0:	cmp	w0, #0x0
   227e4:	b.eq	22828 <scols_init_debug@@SMARTCOLS_2.25+0x9de0>  // b.none
   227e8:	ldr	x0, [sp, #32]
   227ec:	ldr	x0, [x0]
   227f0:	add	x0, x0, #0x2
   227f4:	ldr	x1, [sp, #56]
   227f8:	add	x0, x1, x0
   227fc:	ldrsb	w0, [x0]
   22800:	mov	w1, w0
   22804:	ldr	x0, [sp, #24]
   22808:	bl	7ed0 <strchr@plt>
   2280c:	cmp	x0, #0x0
   22810:	b.ne	22828 <scols_init_debug@@SMARTCOLS_2.25+0x9de0>  // b.any
   22814:	ldr	x0, [sp, #40]
   22818:	ldr	x1, [sp, #56]
   2281c:	str	x1, [x0]
   22820:	mov	x0, #0x0                   	// #0
   22824:	b	2291c <scols_init_debug@@SMARTCOLS_2.25+0x9ed4>
   22828:	ldr	x0, [sp, #56]
   2282c:	add	x1, x0, #0x1
   22830:	str	x1, [sp, #56]
   22834:	ldr	x1, [sp, #32]
   22838:	ldr	x1, [x1]
   2283c:	add	x1, x1, #0x2
   22840:	add	x1, x0, x1
   22844:	ldr	x0, [sp, #40]
   22848:	str	x1, [x0]
   2284c:	b	22918 <scols_init_debug@@SMARTCOLS_2.25+0x9ed0>
   22850:	ldr	w0, [sp, #20]
   22854:	cmp	w0, #0x0
   22858:	b.eq	228e8 <scols_init_debug@@SMARTCOLS_2.25+0x9ea0>  // b.none
   2285c:	ldr	x1, [sp, #24]
   22860:	ldr	x0, [sp, #56]
   22864:	bl	225c0 <scols_init_debug@@SMARTCOLS_2.25+0x9b78>
   22868:	mov	x1, x0
   2286c:	ldr	x0, [sp, #32]
   22870:	str	x1, [x0]
   22874:	ldr	x0, [sp, #32]
   22878:	ldr	x0, [x0]
   2287c:	ldr	x1, [sp, #56]
   22880:	add	x0, x1, x0
   22884:	ldrsb	w0, [x0]
   22888:	cmp	w0, #0x0
   2288c:	b.eq	228cc <scols_init_debug@@SMARTCOLS_2.25+0x9e84>  // b.none
   22890:	ldr	x0, [sp, #32]
   22894:	ldr	x0, [x0]
   22898:	ldr	x1, [sp, #56]
   2289c:	add	x0, x1, x0
   228a0:	ldrsb	w0, [x0]
   228a4:	mov	w1, w0
   228a8:	ldr	x0, [sp, #24]
   228ac:	bl	7ed0 <strchr@plt>
   228b0:	cmp	x0, #0x0
   228b4:	b.ne	228cc <scols_init_debug@@SMARTCOLS_2.25+0x9e84>  // b.any
   228b8:	ldr	x0, [sp, #40]
   228bc:	ldr	x1, [sp, #56]
   228c0:	str	x1, [x0]
   228c4:	mov	x0, #0x0                   	// #0
   228c8:	b	2291c <scols_init_debug@@SMARTCOLS_2.25+0x9ed4>
   228cc:	ldr	x0, [sp, #32]
   228d0:	ldr	x0, [x0]
   228d4:	ldr	x1, [sp, #56]
   228d8:	add	x1, x1, x0
   228dc:	ldr	x0, [sp, #40]
   228e0:	str	x1, [x0]
   228e4:	b	22918 <scols_init_debug@@SMARTCOLS_2.25+0x9ed0>
   228e8:	ldr	x1, [sp, #24]
   228ec:	ldr	x0, [sp, #56]
   228f0:	bl	81f0 <strcspn@plt>
   228f4:	mov	x1, x0
   228f8:	ldr	x0, [sp, #32]
   228fc:	str	x1, [x0]
   22900:	ldr	x0, [sp, #32]
   22904:	ldr	x0, [x0]
   22908:	ldr	x1, [sp, #56]
   2290c:	add	x1, x1, x0
   22910:	ldr	x0, [sp, #40]
   22914:	str	x1, [x0]
   22918:	ldr	x0, [sp, #56]
   2291c:	ldp	x29, x30, [sp], #64
   22920:	ret
   22924:	stp	x29, x30, [sp, #-48]!
   22928:	mov	x29, sp
   2292c:	str	x0, [sp, #24]
   22930:	ldr	x0, [sp, #24]
   22934:	bl	7a00 <fgetc@plt>
   22938:	str	w0, [sp, #44]
   2293c:	ldr	w0, [sp, #44]
   22940:	cmn	w0, #0x1
   22944:	b.ne	22950 <scols_init_debug@@SMARTCOLS_2.25+0x9f08>  // b.any
   22948:	mov	w0, #0x1                   	// #1
   2294c:	b	22960 <scols_init_debug@@SMARTCOLS_2.25+0x9f18>
   22950:	ldr	w0, [sp, #44]
   22954:	cmp	w0, #0xa
   22958:	b.ne	22930 <scols_init_debug@@SMARTCOLS_2.25+0x9ee8>  // b.any
   2295c:	mov	w0, #0x0                   	// #0
   22960:	ldp	x29, x30, [sp], #48
   22964:	ret
   22968:	stp	x29, x30, [sp, #-48]!
   2296c:	mov	x29, sp
   22970:	str	x0, [sp, #24]
   22974:	str	x1, [sp, #16]
   22978:	ldr	x0, [sp, #16]
   2297c:	cmp	x0, #0x0
   22980:	b.eq	22990 <scols_init_debug@@SMARTCOLS_2.25+0x9f48>  // b.none
   22984:	ldr	x0, [sp, #16]
   22988:	bl	74f0 <strlen@plt>
   2298c:	b	22994 <scols_init_debug@@SMARTCOLS_2.25+0x9f4c>
   22990:	mov	x0, #0x0                   	// #0
   22994:	str	x0, [sp, #40]
   22998:	ldr	x0, [sp, #24]
   2299c:	cmp	x0, #0x0
   229a0:	b.eq	229d8 <scols_init_debug@@SMARTCOLS_2.25+0x9f90>  // b.none
   229a4:	ldr	x0, [sp, #40]
   229a8:	cmp	x0, #0x0
   229ac:	b.eq	229d8 <scols_init_debug@@SMARTCOLS_2.25+0x9f90>  // b.none
   229b0:	ldr	x2, [sp, #40]
   229b4:	ldr	x1, [sp, #16]
   229b8:	ldr	x0, [sp, #24]
   229bc:	bl	79d0 <strncmp@plt>
   229c0:	cmp	w0, #0x0
   229c4:	b.ne	229d8 <scols_init_debug@@SMARTCOLS_2.25+0x9f90>  // b.any
   229c8:	ldr	x1, [sp, #24]
   229cc:	ldr	x0, [sp, #40]
   229d0:	add	x0, x1, x0
   229d4:	b	229dc <scols_init_debug@@SMARTCOLS_2.25+0x9f94>
   229d8:	mov	x0, #0x0                   	// #0
   229dc:	ldp	x29, x30, [sp], #48
   229e0:	ret
   229e4:	stp	x29, x30, [sp, #-48]!
   229e8:	mov	x29, sp
   229ec:	str	x0, [sp, #24]
   229f0:	str	x1, [sp, #16]
   229f4:	ldr	x0, [sp, #16]
   229f8:	cmp	x0, #0x0
   229fc:	b.eq	22a0c <scols_init_debug@@SMARTCOLS_2.25+0x9fc4>  // b.none
   22a00:	ldr	x0, [sp, #16]
   22a04:	bl	74f0 <strlen@plt>
   22a08:	b	22a10 <scols_init_debug@@SMARTCOLS_2.25+0x9fc8>
   22a0c:	mov	x0, #0x0                   	// #0
   22a10:	str	x0, [sp, #40]
   22a14:	ldr	x0, [sp, #24]
   22a18:	cmp	x0, #0x0
   22a1c:	b.eq	22a54 <scols_init_debug@@SMARTCOLS_2.25+0xa00c>  // b.none
   22a20:	ldr	x0, [sp, #40]
   22a24:	cmp	x0, #0x0
   22a28:	b.eq	22a54 <scols_init_debug@@SMARTCOLS_2.25+0xa00c>  // b.none
   22a2c:	ldr	x2, [sp, #40]
   22a30:	ldr	x1, [sp, #16]
   22a34:	ldr	x0, [sp, #24]
   22a38:	bl	7e20 <strncasecmp@plt>
   22a3c:	cmp	w0, #0x0
   22a40:	b.ne	22a54 <scols_init_debug@@SMARTCOLS_2.25+0xa00c>  // b.any
   22a44:	ldr	x1, [sp, #24]
   22a48:	ldr	x0, [sp, #40]
   22a4c:	add	x0, x1, x0
   22a50:	b	22a58 <scols_init_debug@@SMARTCOLS_2.25+0xa010>
   22a54:	mov	x0, #0x0                   	// #0
   22a58:	ldp	x29, x30, [sp], #48
   22a5c:	ret
   22a60:	stp	x29, x30, [sp, #-48]!
   22a64:	mov	x29, sp
   22a68:	str	x0, [sp, #24]
   22a6c:	str	x1, [sp, #16]
   22a70:	ldr	x0, [sp, #24]
   22a74:	cmp	x0, #0x0
   22a78:	b.eq	22a88 <scols_init_debug@@SMARTCOLS_2.25+0xa040>  // b.none
   22a7c:	ldr	x0, [sp, #24]
   22a80:	bl	74f0 <strlen@plt>
   22a84:	b	22a8c <scols_init_debug@@SMARTCOLS_2.25+0xa044>
   22a88:	mov	x0, #0x0                   	// #0
   22a8c:	str	x0, [sp, #40]
   22a90:	ldr	x0, [sp, #16]
   22a94:	cmp	x0, #0x0
   22a98:	b.eq	22aa8 <scols_init_debug@@SMARTCOLS_2.25+0xa060>  // b.none
   22a9c:	ldr	x0, [sp, #16]
   22aa0:	bl	74f0 <strlen@plt>
   22aa4:	b	22aac <scols_init_debug@@SMARTCOLS_2.25+0xa064>
   22aa8:	mov	x0, #0x0                   	// #0
   22aac:	str	x0, [sp, #32]
   22ab0:	ldr	x0, [sp, #32]
   22ab4:	cmp	x0, #0x0
   22ab8:	b.ne	22acc <scols_init_debug@@SMARTCOLS_2.25+0xa084>  // b.any
   22abc:	ldr	x1, [sp, #24]
   22ac0:	ldr	x0, [sp, #40]
   22ac4:	add	x0, x1, x0
   22ac8:	b	22b28 <scols_init_debug@@SMARTCOLS_2.25+0xa0e0>
   22acc:	ldr	x1, [sp, #40]
   22ad0:	ldr	x0, [sp, #32]
   22ad4:	cmp	x1, x0
   22ad8:	b.cs	22ae4 <scols_init_debug@@SMARTCOLS_2.25+0xa09c>  // b.hs, b.nlast
   22adc:	mov	x0, #0x0                   	// #0
   22ae0:	b	22b28 <scols_init_debug@@SMARTCOLS_2.25+0xa0e0>
   22ae4:	ldr	x1, [sp, #40]
   22ae8:	ldr	x0, [sp, #32]
   22aec:	sub	x0, x1, x0
   22af0:	ldr	x1, [sp, #24]
   22af4:	add	x0, x1, x0
   22af8:	ldr	x2, [sp, #32]
   22afc:	ldr	x1, [sp, #16]
   22b00:	bl	7cf0 <memcmp@plt>
   22b04:	cmp	w0, #0x0
   22b08:	b.eq	22b14 <scols_init_debug@@SMARTCOLS_2.25+0xa0cc>  // b.none
   22b0c:	mov	x0, #0x0                   	// #0
   22b10:	b	22b28 <scols_init_debug@@SMARTCOLS_2.25+0xa0e0>
   22b14:	ldr	x1, [sp, #40]
   22b18:	ldr	x0, [sp, #32]
   22b1c:	sub	x0, x1, x0
   22b20:	ldr	x1, [sp, #24]
   22b24:	add	x0, x1, x0
   22b28:	ldp	x29, x30, [sp], #48
   22b2c:	ret
   22b30:	stp	x29, x30, [sp, #-128]!
   22b34:	mov	x29, sp
   22b38:	str	x19, [sp, #16]
   22b3c:	str	x0, [sp, #40]
   22b40:	str	x1, [sp, #32]
   22b44:	str	xzr, [sp, #112]
   22b48:	str	wzr, [sp, #108]
   22b4c:	ldr	x0, [sp, #40]
   22b50:	cmp	x0, #0x0
   22b54:	b.ne	22b78 <scols_init_debug@@SMARTCOLS_2.25+0xa130>  // b.any
   22b58:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22b5c:	add	x3, x0, #0xa90
   22b60:	mov	w2, #0x4d                  	// #77
   22b64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22b68:	add	x1, x0, #0x8c8
   22b6c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22b70:	add	x0, x0, #0x8d8
   22b74:	bl	8230 <__assert_fail@plt>
   22b78:	ldr	x0, [sp, #32]
   22b7c:	cmp	x0, #0x0
   22b80:	b.ne	22ba4 <scols_init_debug@@SMARTCOLS_2.25+0xa15c>  // b.any
   22b84:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22b88:	add	x3, x0, #0xa90
   22b8c:	mov	w2, #0x4e                  	// #78
   22b90:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22b94:	add	x1, x0, #0x8c8
   22b98:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22b9c:	add	x0, x0, #0x8e0
   22ba0:	bl	8230 <__assert_fail@plt>
   22ba4:	ldr	x0, [sp, #40]
   22ba8:	str	x0, [sp, #120]
   22bac:	str	xzr, [sp, #96]
   22bb0:	str	wzr, [sp, #88]
   22bb4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22bb8:	add	x1, x0, #0x8e8
   22bbc:	ldr	x0, [sp, #120]
   22bc0:	bl	7ec0 <strspn@plt>
   22bc4:	mov	x1, x0
   22bc8:	ldr	x0, [sp, #120]
   22bcc:	add	x0, x0, x1
   22bd0:	str	x0, [sp, #120]
   22bd4:	ldr	x0, [sp, #120]
   22bd8:	ldrsb	w0, [x0]
   22bdc:	cmp	w0, #0x0
   22be0:	b.ne	22c0c <scols_init_debug@@SMARTCOLS_2.25+0xa1c4>  // b.any
   22be4:	ldr	w0, [sp, #108]
   22be8:	cmp	w0, #0x0
   22bec:	b.ne	22bf8 <scols_init_debug@@SMARTCOLS_2.25+0xa1b0>  // b.any
   22bf0:	mov	w0, #0xffffffea            	// #-22
   22bf4:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22bf8:	ldr	x0, [sp, #32]
   22bfc:	ldr	x1, [sp, #112]
   22c00:	str	x1, [x0]
   22c04:	mov	w0, #0x0                   	// #0
   22c08:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22c0c:	bl	8240 <__errno_location@plt>
   22c10:	str	wzr, [x0]
   22c14:	add	x0, sp, #0x38
   22c18:	mov	w2, #0xa                   	// #10
   22c1c:	mov	x1, x0
   22c20:	ldr	x0, [sp, #120]
   22c24:	bl	7610 <strtoll@plt>
   22c28:	str	x0, [sp, #72]
   22c2c:	bl	8240 <__errno_location@plt>
   22c30:	ldr	w0, [x0]
   22c34:	cmp	w0, #0x0
   22c38:	b.le	22c4c <scols_init_debug@@SMARTCOLS_2.25+0xa204>
   22c3c:	bl	8240 <__errno_location@plt>
   22c40:	ldr	w0, [x0]
   22c44:	neg	w0, w0
   22c48:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22c4c:	ldr	x0, [sp, #72]
   22c50:	cmp	x0, #0x0
   22c54:	b.ge	22c60 <scols_init_debug@@SMARTCOLS_2.25+0xa218>  // b.tcont
   22c58:	mov	w0, #0xffffffde            	// #-34
   22c5c:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22c60:	ldr	x0, [sp, #56]
   22c64:	ldrsb	w0, [x0]
   22c68:	cmp	w0, #0x2e
   22c6c:	b.ne	22cfc <scols_init_debug@@SMARTCOLS_2.25+0xa2b4>  // b.any
   22c70:	ldr	x0, [sp, #56]
   22c74:	add	x0, x0, #0x1
   22c78:	str	x0, [sp, #64]
   22c7c:	bl	8240 <__errno_location@plt>
   22c80:	str	wzr, [x0]
   22c84:	add	x0, sp, #0x38
   22c88:	mov	w2, #0xa                   	// #10
   22c8c:	mov	x1, x0
   22c90:	ldr	x0, [sp, #64]
   22c94:	bl	7610 <strtoll@plt>
   22c98:	str	x0, [sp, #96]
   22c9c:	bl	8240 <__errno_location@plt>
   22ca0:	ldr	w0, [x0]
   22ca4:	cmp	w0, #0x0
   22ca8:	b.le	22cbc <scols_init_debug@@SMARTCOLS_2.25+0xa274>
   22cac:	bl	8240 <__errno_location@plt>
   22cb0:	ldr	w0, [x0]
   22cb4:	neg	w0, w0
   22cb8:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22cbc:	ldr	x0, [sp, #96]
   22cc0:	cmp	x0, #0x0
   22cc4:	b.ge	22cd0 <scols_init_debug@@SMARTCOLS_2.25+0xa288>  // b.tcont
   22cc8:	mov	w0, #0xffffffde            	// #-34
   22ccc:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22cd0:	ldr	x0, [sp, #56]
   22cd4:	ldr	x1, [sp, #64]
   22cd8:	cmp	x1, x0
   22cdc:	b.ne	22ce8 <scols_init_debug@@SMARTCOLS_2.25+0xa2a0>  // b.any
   22ce0:	mov	w0, #0xffffffea            	// #-22
   22ce4:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22ce8:	ldr	x1, [sp, #56]
   22cec:	ldr	x0, [sp, #64]
   22cf0:	sub	x0, x1, x0
   22cf4:	str	w0, [sp, #88]
   22cf8:	b	22d14 <scols_init_debug@@SMARTCOLS_2.25+0xa2cc>
   22cfc:	ldr	x0, [sp, #56]
   22d00:	ldr	x1, [sp, #120]
   22d04:	cmp	x1, x0
   22d08:	b.ne	22d14 <scols_init_debug@@SMARTCOLS_2.25+0xa2cc>  // b.any
   22d0c:	mov	w0, #0xffffffea            	// #-22
   22d10:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xa40c>
   22d14:	ldr	x19, [sp, #56]
   22d18:	ldr	x2, [sp, #56]
   22d1c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22d20:	add	x1, x0, #0x8e8
   22d24:	mov	x0, x2
   22d28:	bl	7ec0 <strspn@plt>
   22d2c:	add	x0, x19, x0
   22d30:	str	x0, [sp, #56]
   22d34:	str	wzr, [sp, #92]
   22d38:	b	22e38 <scols_init_debug@@SMARTCOLS_2.25+0xa3f0>
   22d3c:	ldr	x2, [sp, #56]
   22d40:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   22d44:	add	x1, x0, #0x890
   22d48:	ldr	w0, [sp, #92]
   22d4c:	lsl	x0, x0, #4
   22d50:	add	x0, x1, x0
   22d54:	ldr	x0, [x0]
   22d58:	mov	x1, x0
   22d5c:	mov	x0, x2
   22d60:	bl	22968 <scols_init_debug@@SMARTCOLS_2.25+0x9f20>
   22d64:	cmp	x0, #0x0
   22d68:	b.eq	22e2c <scols_init_debug@@SMARTCOLS_2.25+0xa3e4>  // b.none
   22d6c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   22d70:	add	x1, x0, #0x890
   22d74:	ldr	w0, [sp, #92]
   22d78:	lsl	x0, x0, #4
   22d7c:	add	x0, x1, x0
   22d80:	ldr	x1, [x0, #8]
   22d84:	ldr	x0, [sp, #96]
   22d88:	mul	x0, x1, x0
   22d8c:	str	x0, [sp, #80]
   22d90:	b	22db8 <scols_init_debug@@SMARTCOLS_2.25+0xa370>
   22d94:	ldr	x1, [sp, #80]
   22d98:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   22d9c:	movk	x0, #0xcccd
   22da0:	umulh	x0, x1, x0
   22da4:	lsr	x0, x0, #3
   22da8:	str	x0, [sp, #80]
   22dac:	ldr	w0, [sp, #88]
   22db0:	sub	w0, w0, #0x1
   22db4:	str	w0, [sp, #88]
   22db8:	ldr	w0, [sp, #88]
   22dbc:	cmp	w0, #0x0
   22dc0:	b.ne	22d94 <scols_init_debug@@SMARTCOLS_2.25+0xa34c>  // b.any
   22dc4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   22dc8:	add	x1, x0, #0x890
   22dcc:	ldr	w0, [sp, #92]
   22dd0:	lsl	x0, x0, #4
   22dd4:	add	x0, x1, x0
   22dd8:	ldr	x1, [x0, #8]
   22ddc:	ldr	x0, [sp, #72]
   22de0:	mul	x1, x1, x0
   22de4:	ldr	x0, [sp, #80]
   22de8:	add	x0, x1, x0
   22dec:	ldr	x1, [sp, #112]
   22df0:	add	x0, x1, x0
   22df4:	str	x0, [sp, #112]
   22df8:	ldr	x19, [sp, #56]
   22dfc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   22e00:	add	x1, x0, #0x890
   22e04:	ldr	w0, [sp, #92]
   22e08:	lsl	x0, x0, #4
   22e0c:	add	x0, x1, x0
   22e10:	ldr	x0, [x0]
   22e14:	bl	74f0 <strlen@plt>
   22e18:	add	x0, x19, x0
   22e1c:	str	x0, [sp, #120]
   22e20:	mov	w0, #0x1                   	// #1
   22e24:	str	w0, [sp, #108]
   22e28:	b	22e44 <scols_init_debug@@SMARTCOLS_2.25+0xa3fc>
   22e2c:	ldr	w0, [sp, #92]
   22e30:	add	w0, w0, #0x1
   22e34:	str	w0, [sp, #92]
   22e38:	ldr	w0, [sp, #92]
   22e3c:	cmp	w0, #0x1b
   22e40:	b.ls	22d3c <scols_init_debug@@SMARTCOLS_2.25+0xa2f4>  // b.plast
   22e44:	ldr	w0, [sp, #92]
   22e48:	cmp	w0, #0x1b
   22e4c:	b.ls	22bac <scols_init_debug@@SMARTCOLS_2.25+0xa164>  // b.plast
   22e50:	mov	w0, #0xffffffea            	// #-22
   22e54:	ldr	x19, [sp, #16]
   22e58:	ldp	x29, x30, [sp], #128
   22e5c:	ret
   22e60:	stp	x29, x30, [sp, #-224]!
   22e64:	mov	x29, sp
   22e68:	str	x0, [sp, #24]
   22e6c:	str	x1, [sp, #16]
   22e70:	str	xzr, [sp, #48]
   22e74:	str	xzr, [sp, #40]
   22e78:	mov	w0, #0xffffffff            	// #-1
   22e7c:	str	w0, [sp, #212]
   22e80:	ldr	x0, [sp, #24]
   22e84:	cmp	x0, #0x0
   22e88:	b.ne	22eac <scols_init_debug@@SMARTCOLS_2.25+0xa464>  // b.any
   22e8c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22e90:	add	x3, x0, #0xb78
   22e94:	mov	w2, #0xc4                  	// #196
   22e98:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22e9c:	add	x1, x0, #0x8c8
   22ea0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22ea4:	add	x0, x0, #0x8d8
   22ea8:	bl	8230 <__assert_fail@plt>
   22eac:	ldr	x0, [sp, #16]
   22eb0:	cmp	x0, #0x0
   22eb4:	b.ne	22ed8 <scols_init_debug@@SMARTCOLS_2.25+0xa490>  // b.any
   22eb8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22ebc:	add	x3, x0, #0xb78
   22ec0:	mov	w2, #0xc5                  	// #197
   22ec4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22ec8:	add	x1, x0, #0x8c8
   22ecc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22ed0:	add	x0, x0, #0x8e0
   22ed4:	bl	8230 <__assert_fail@plt>
   22ed8:	mov	x0, #0x0                   	// #0
   22edc:	bl	78b0 <time@plt>
   22ee0:	str	x0, [sp, #56]
   22ee4:	add	x1, sp, #0x78
   22ee8:	add	x0, sp, #0x38
   22eec:	bl	7680 <localtime_r@plt>
   22ef0:	mov	w0, #0xffffffff            	// #-1
   22ef4:	str	w0, [sp, #152]
   22ef8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22efc:	add	x1, x0, #0x8f0
   22f00:	ldr	x0, [sp, #24]
   22f04:	bl	7d20 <strcmp@plt>
   22f08:	cmp	w0, #0x0
   22f0c:	b.eq	2357c <scols_init_debug@@SMARTCOLS_2.25+0xab34>  // b.none
   22f10:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22f14:	add	x1, x0, #0x8f8
   22f18:	ldr	x0, [sp, #24]
   22f1c:	bl	7d20 <strcmp@plt>
   22f20:	cmp	w0, #0x0
   22f24:	b.ne	22f40 <scols_init_debug@@SMARTCOLS_2.25+0xa4f8>  // b.any
   22f28:	str	wzr, [sp, #128]
   22f2c:	ldr	w0, [sp, #128]
   22f30:	str	w0, [sp, #124]
   22f34:	ldr	w0, [sp, #124]
   22f38:	str	w0, [sp, #120]
   22f3c:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   22f40:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22f44:	add	x1, x0, #0x900
   22f48:	ldr	x0, [sp, #24]
   22f4c:	bl	7d20 <strcmp@plt>
   22f50:	cmp	w0, #0x0
   22f54:	b.ne	22f7c <scols_init_debug@@SMARTCOLS_2.25+0xa534>  // b.any
   22f58:	ldr	w0, [sp, #132]
   22f5c:	sub	w0, w0, #0x1
   22f60:	str	w0, [sp, #132]
   22f64:	str	wzr, [sp, #128]
   22f68:	ldr	w0, [sp, #128]
   22f6c:	str	w0, [sp, #124]
   22f70:	ldr	w0, [sp, #124]
   22f74:	str	w0, [sp, #120]
   22f78:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   22f7c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   22f80:	add	x1, x0, #0x910
   22f84:	ldr	x0, [sp, #24]
   22f88:	bl	7d20 <strcmp@plt>
   22f8c:	cmp	w0, #0x0
   22f90:	b.ne	22fb8 <scols_init_debug@@SMARTCOLS_2.25+0xa570>  // b.any
   22f94:	ldr	w0, [sp, #132]
   22f98:	add	w0, w0, #0x1
   22f9c:	str	w0, [sp, #132]
   22fa0:	str	wzr, [sp, #128]
   22fa4:	ldr	w0, [sp, #128]
   22fa8:	str	w0, [sp, #124]
   22fac:	ldr	w0, [sp, #124]
   22fb0:	str	w0, [sp, #120]
   22fb4:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   22fb8:	ldr	x0, [sp, #24]
   22fbc:	ldrsb	w0, [x0]
   22fc0:	cmp	w0, #0x2b
   22fc4:	b.ne	22ff0 <scols_init_debug@@SMARTCOLS_2.25+0xa5a8>  // b.any
   22fc8:	ldr	x0, [sp, #24]
   22fcc:	add	x0, x0, #0x1
   22fd0:	add	x1, sp, #0x30
   22fd4:	bl	22b30 <scols_init_debug@@SMARTCOLS_2.25+0xa0e8>
   22fd8:	str	w0, [sp, #180]
   22fdc:	ldr	w0, [sp, #180]
   22fe0:	cmp	w0, #0x0
   22fe4:	b.ge	23584 <scols_init_debug@@SMARTCOLS_2.25+0xab3c>  // b.tcont
   22fe8:	ldr	w0, [sp, #180]
   22fec:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   22ff0:	ldr	x0, [sp, #24]
   22ff4:	ldrsb	w0, [x0]
   22ff8:	cmp	w0, #0x2d
   22ffc:	b.ne	23028 <scols_init_debug@@SMARTCOLS_2.25+0xa5e0>  // b.any
   23000:	ldr	x0, [sp, #24]
   23004:	add	x0, x0, #0x1
   23008:	add	x1, sp, #0x28
   2300c:	bl	22b30 <scols_init_debug@@SMARTCOLS_2.25+0xa0e8>
   23010:	str	w0, [sp, #180]
   23014:	ldr	w0, [sp, #180]
   23018:	cmp	w0, #0x0
   2301c:	b.ge	2358c <scols_init_debug@@SMARTCOLS_2.25+0xab44>  // b.tcont
   23020:	ldr	w0, [sp, #180]
   23024:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   23028:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2302c:	add	x1, x0, #0x920
   23030:	ldr	x0, [sp, #24]
   23034:	bl	22a60 <scols_init_debug@@SMARTCOLS_2.25+0xa018>
   23038:	cmp	x0, #0x0
   2303c:	b.eq	230a0 <scols_init_debug@@SMARTCOLS_2.25+0xa658>  // b.none
   23040:	ldr	x0, [sp, #24]
   23044:	bl	74f0 <strlen@plt>
   23048:	sub	x0, x0, #0x4
   2304c:	mov	x1, x0
   23050:	ldr	x0, [sp, #24]
   23054:	bl	7eb0 <strndup@plt>
   23058:	str	x0, [sp, #184]
   2305c:	ldr	x0, [sp, #184]
   23060:	cmp	x0, #0x0
   23064:	b.ne	23070 <scols_init_debug@@SMARTCOLS_2.25+0xa628>  // b.any
   23068:	mov	w0, #0xfffffff4            	// #-12
   2306c:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   23070:	add	x0, sp, #0x28
   23074:	mov	x1, x0
   23078:	ldr	x0, [sp, #184]
   2307c:	bl	22b30 <scols_init_debug@@SMARTCOLS_2.25+0xa0e8>
   23080:	str	w0, [sp, #180]
   23084:	ldr	x0, [sp, #184]
   23088:	bl	7dc0 <free@plt>
   2308c:	ldr	w0, [sp, #180]
   23090:	cmp	w0, #0x0
   23094:	b.ge	23594 <scols_init_debug@@SMARTCOLS_2.25+0xab4c>  // b.tcont
   23098:	ldr	w0, [sp, #180]
   2309c:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   230a0:	str	wzr, [sp, #208]
   230a4:	b	23158 <scols_init_debug@@SMARTCOLS_2.25+0xa710>
   230a8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   230ac:	add	x1, x0, #0xa50
   230b0:	ldr	w0, [sp, #208]
   230b4:	lsl	x0, x0, #4
   230b8:	add	x0, x1, x0
   230bc:	ldr	x0, [x0]
   230c0:	mov	x1, x0
   230c4:	ldr	x0, [sp, #24]
   230c8:	bl	229e4 <scols_init_debug@@SMARTCOLS_2.25+0x9f9c>
   230cc:	cmp	x0, #0x0
   230d0:	b.eq	23140 <scols_init_debug@@SMARTCOLS_2.25+0xa6f8>  // b.none
   230d4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   230d8:	add	x1, x0, #0xa50
   230dc:	ldr	w0, [sp, #208]
   230e0:	lsl	x0, x0, #4
   230e4:	add	x0, x1, x0
   230e8:	ldr	x0, [x0]
   230ec:	bl	74f0 <strlen@plt>
   230f0:	str	x0, [sp, #200]
   230f4:	ldr	x1, [sp, #24]
   230f8:	ldr	x0, [sp, #200]
   230fc:	add	x0, x1, x0
   23100:	ldrsb	w0, [x0]
   23104:	cmp	w0, #0x20
   23108:	b.ne	23148 <scols_init_debug@@SMARTCOLS_2.25+0xa700>  // b.any
   2310c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   23110:	add	x1, x0, #0xa50
   23114:	ldr	w0, [sp, #208]
   23118:	lsl	x0, x0, #4
   2311c:	add	x0, x1, x0
   23120:	ldr	w0, [x0, #8]
   23124:	str	w0, [sp, #212]
   23128:	ldr	x0, [sp, #200]
   2312c:	add	x0, x0, #0x1
   23130:	ldr	x1, [sp, #24]
   23134:	add	x0, x1, x0
   23138:	str	x0, [sp, #24]
   2313c:	b	23164 <scols_init_debug@@SMARTCOLS_2.25+0xa71c>
   23140:	nop
   23144:	b	2314c <scols_init_debug@@SMARTCOLS_2.25+0xa704>
   23148:	nop
   2314c:	ldr	w0, [sp, #208]
   23150:	add	w0, w0, #0x1
   23154:	str	w0, [sp, #208]
   23158:	ldr	w0, [sp, #208]
   2315c:	cmp	w0, #0xd
   23160:	b.ls	230a8 <scols_init_debug@@SMARTCOLS_2.25+0xa660>  // b.plast
   23164:	add	x0, sp, #0x40
   23168:	add	x1, sp, #0x78
   2316c:	ldp	x2, x3, [x1]
   23170:	stp	x2, x3, [x0]
   23174:	ldp	x2, x3, [x1, #16]
   23178:	stp	x2, x3, [x0, #16]
   2317c:	ldp	x2, x3, [x1, #32]
   23180:	stp	x2, x3, [x0, #32]
   23184:	ldr	x1, [x1, #48]
   23188:	str	x1, [x0, #48]
   2318c:	add	x0, sp, #0x78
   23190:	mov	x2, x0
   23194:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23198:	add	x1, x0, #0x928
   2319c:	ldr	x0, [sp, #24]
   231a0:	bl	7790 <strptime@plt>
   231a4:	str	x0, [sp, #192]
   231a8:	ldr	x0, [sp, #192]
   231ac:	cmp	x0, #0x0
   231b0:	b.eq	231c4 <scols_init_debug@@SMARTCOLS_2.25+0xa77c>  // b.none
   231b4:	ldr	x0, [sp, #192]
   231b8:	ldrsb	w0, [x0]
   231bc:	cmp	w0, #0x0
   231c0:	b.eq	2359c <scols_init_debug@@SMARTCOLS_2.25+0xab54>  // b.none
   231c4:	add	x0, sp, #0x78
   231c8:	add	x1, sp, #0x40
   231cc:	ldp	x2, x3, [x1]
   231d0:	stp	x2, x3, [x0]
   231d4:	ldp	x2, x3, [x1, #16]
   231d8:	stp	x2, x3, [x0, #16]
   231dc:	ldp	x2, x3, [x1, #32]
   231e0:	stp	x2, x3, [x0, #32]
   231e4:	ldr	x1, [x1, #48]
   231e8:	str	x1, [x0, #48]
   231ec:	add	x0, sp, #0x78
   231f0:	mov	x2, x0
   231f4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   231f8:	add	x1, x0, #0x940
   231fc:	ldr	x0, [sp, #24]
   23200:	bl	7790 <strptime@plt>
   23204:	str	x0, [sp, #192]
   23208:	ldr	x0, [sp, #192]
   2320c:	cmp	x0, #0x0
   23210:	b.eq	23224 <scols_init_debug@@SMARTCOLS_2.25+0xa7dc>  // b.none
   23214:	ldr	x0, [sp, #192]
   23218:	ldrsb	w0, [x0]
   2321c:	cmp	w0, #0x0
   23220:	b.eq	235a4 <scols_init_debug@@SMARTCOLS_2.25+0xab5c>  // b.none
   23224:	add	x0, sp, #0x78
   23228:	add	x1, sp, #0x40
   2322c:	ldp	x2, x3, [x1]
   23230:	stp	x2, x3, [x0]
   23234:	ldp	x2, x3, [x1, #16]
   23238:	stp	x2, x3, [x0, #16]
   2323c:	ldp	x2, x3, [x1, #32]
   23240:	stp	x2, x3, [x0, #32]
   23244:	ldr	x1, [x1, #48]
   23248:	str	x1, [x0, #48]
   2324c:	add	x0, sp, #0x78
   23250:	mov	x2, x0
   23254:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23258:	add	x1, x0, #0x958
   2325c:	ldr	x0, [sp, #24]
   23260:	bl	7790 <strptime@plt>
   23264:	str	x0, [sp, #192]
   23268:	ldr	x0, [sp, #192]
   2326c:	cmp	x0, #0x0
   23270:	b.eq	23284 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>  // b.none
   23274:	ldr	x0, [sp, #192]
   23278:	ldrsb	w0, [x0]
   2327c:	cmp	w0, #0x0
   23280:	b.eq	235ac <scols_init_debug@@SMARTCOLS_2.25+0xab64>  // b.none
   23284:	add	x0, sp, #0x78
   23288:	add	x1, sp, #0x40
   2328c:	ldp	x2, x3, [x1]
   23290:	stp	x2, x3, [x0]
   23294:	ldp	x2, x3, [x1, #16]
   23298:	stp	x2, x3, [x0, #16]
   2329c:	ldp	x2, x3, [x1, #32]
   232a0:	stp	x2, x3, [x0, #32]
   232a4:	ldr	x1, [x1, #48]
   232a8:	str	x1, [x0, #48]
   232ac:	add	x0, sp, #0x78
   232b0:	mov	x2, x0
   232b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   232b8:	add	x1, x0, #0x970
   232bc:	ldr	x0, [sp, #24]
   232c0:	bl	7790 <strptime@plt>
   232c4:	str	x0, [sp, #192]
   232c8:	ldr	x0, [sp, #192]
   232cc:	cmp	x0, #0x0
   232d0:	b.eq	232ec <scols_init_debug@@SMARTCOLS_2.25+0xa8a4>  // b.none
   232d4:	ldr	x0, [sp, #192]
   232d8:	ldrsb	w0, [x0]
   232dc:	cmp	w0, #0x0
   232e0:	b.ne	232ec <scols_init_debug@@SMARTCOLS_2.25+0xa8a4>  // b.any
   232e4:	str	wzr, [sp, #120]
   232e8:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   232ec:	add	x0, sp, #0x78
   232f0:	add	x1, sp, #0x40
   232f4:	ldp	x2, x3, [x1]
   232f8:	stp	x2, x3, [x0]
   232fc:	ldp	x2, x3, [x1, #16]
   23300:	stp	x2, x3, [x0, #16]
   23304:	ldp	x2, x3, [x1, #32]
   23308:	stp	x2, x3, [x0, #32]
   2330c:	ldr	x1, [x1, #48]
   23310:	str	x1, [x0, #48]
   23314:	add	x0, sp, #0x78
   23318:	mov	x2, x0
   2331c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23320:	add	x1, x0, #0x980
   23324:	ldr	x0, [sp, #24]
   23328:	bl	7790 <strptime@plt>
   2332c:	str	x0, [sp, #192]
   23330:	ldr	x0, [sp, #192]
   23334:	cmp	x0, #0x0
   23338:	b.eq	23354 <scols_init_debug@@SMARTCOLS_2.25+0xa90c>  // b.none
   2333c:	ldr	x0, [sp, #192]
   23340:	ldrsb	w0, [x0]
   23344:	cmp	w0, #0x0
   23348:	b.ne	23354 <scols_init_debug@@SMARTCOLS_2.25+0xa90c>  // b.any
   2334c:	str	wzr, [sp, #120]
   23350:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   23354:	add	x0, sp, #0x78
   23358:	add	x1, sp, #0x40
   2335c:	ldp	x2, x3, [x1]
   23360:	stp	x2, x3, [x0]
   23364:	ldp	x2, x3, [x1, #16]
   23368:	stp	x2, x3, [x0, #16]
   2336c:	ldp	x2, x3, [x1, #32]
   23370:	stp	x2, x3, [x0, #32]
   23374:	ldr	x1, [x1, #48]
   23378:	str	x1, [x0, #48]
   2337c:	add	x0, sp, #0x78
   23380:	mov	x2, x0
   23384:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23388:	add	x1, x0, #0x990
   2338c:	ldr	x0, [sp, #24]
   23390:	bl	7790 <strptime@plt>
   23394:	str	x0, [sp, #192]
   23398:	ldr	x0, [sp, #192]
   2339c:	cmp	x0, #0x0
   233a0:	b.eq	233cc <scols_init_debug@@SMARTCOLS_2.25+0xa984>  // b.none
   233a4:	ldr	x0, [sp, #192]
   233a8:	ldrsb	w0, [x0]
   233ac:	cmp	w0, #0x0
   233b0:	b.ne	233cc <scols_init_debug@@SMARTCOLS_2.25+0xa984>  // b.any
   233b4:	str	wzr, [sp, #128]
   233b8:	ldr	w0, [sp, #128]
   233bc:	str	w0, [sp, #124]
   233c0:	ldr	w0, [sp, #124]
   233c4:	str	w0, [sp, #120]
   233c8:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   233cc:	add	x0, sp, #0x78
   233d0:	add	x1, sp, #0x40
   233d4:	ldp	x2, x3, [x1]
   233d8:	stp	x2, x3, [x0]
   233dc:	ldp	x2, x3, [x1, #16]
   233e0:	stp	x2, x3, [x0, #16]
   233e4:	ldp	x2, x3, [x1, #32]
   233e8:	stp	x2, x3, [x0, #32]
   233ec:	ldr	x1, [x1, #48]
   233f0:	str	x1, [x0, #48]
   233f4:	add	x0, sp, #0x78
   233f8:	mov	x2, x0
   233fc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23400:	add	x1, x0, #0x9a0
   23404:	ldr	x0, [sp, #24]
   23408:	bl	7790 <strptime@plt>
   2340c:	str	x0, [sp, #192]
   23410:	ldr	x0, [sp, #192]
   23414:	cmp	x0, #0x0
   23418:	b.eq	23444 <scols_init_debug@@SMARTCOLS_2.25+0xa9fc>  // b.none
   2341c:	ldr	x0, [sp, #192]
   23420:	ldrsb	w0, [x0]
   23424:	cmp	w0, #0x0
   23428:	b.ne	23444 <scols_init_debug@@SMARTCOLS_2.25+0xa9fc>  // b.any
   2342c:	str	wzr, [sp, #128]
   23430:	ldr	w0, [sp, #128]
   23434:	str	w0, [sp, #124]
   23438:	ldr	w0, [sp, #124]
   2343c:	str	w0, [sp, #120]
   23440:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   23444:	add	x0, sp, #0x78
   23448:	add	x1, sp, #0x40
   2344c:	ldp	x2, x3, [x1]
   23450:	stp	x2, x3, [x0]
   23454:	ldp	x2, x3, [x1, #16]
   23458:	stp	x2, x3, [x0, #16]
   2345c:	ldp	x2, x3, [x1, #32]
   23460:	stp	x2, x3, [x0, #32]
   23464:	ldr	x1, [x1, #48]
   23468:	str	x1, [x0, #48]
   2346c:	add	x0, sp, #0x78
   23470:	mov	x2, x0
   23474:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23478:	add	x1, x0, #0x9b0
   2347c:	ldr	x0, [sp, #24]
   23480:	bl	7790 <strptime@plt>
   23484:	str	x0, [sp, #192]
   23488:	ldr	x0, [sp, #192]
   2348c:	cmp	x0, #0x0
   23490:	b.eq	234a4 <scols_init_debug@@SMARTCOLS_2.25+0xaa5c>  // b.none
   23494:	ldr	x0, [sp, #192]
   23498:	ldrsb	w0, [x0]
   2349c:	cmp	w0, #0x0
   234a0:	b.eq	235b4 <scols_init_debug@@SMARTCOLS_2.25+0xab6c>  // b.none
   234a4:	add	x0, sp, #0x78
   234a8:	add	x1, sp, #0x40
   234ac:	ldp	x2, x3, [x1]
   234b0:	stp	x2, x3, [x0]
   234b4:	ldp	x2, x3, [x1, #16]
   234b8:	stp	x2, x3, [x0, #16]
   234bc:	ldp	x2, x3, [x1, #32]
   234c0:	stp	x2, x3, [x0, #32]
   234c4:	ldr	x1, [x1, #48]
   234c8:	str	x1, [x0, #48]
   234cc:	add	x0, sp, #0x78
   234d0:	mov	x2, x0
   234d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   234d8:	add	x1, x0, #0x9c0
   234dc:	ldr	x0, [sp, #24]
   234e0:	bl	7790 <strptime@plt>
   234e4:	str	x0, [sp, #192]
   234e8:	ldr	x0, [sp, #192]
   234ec:	cmp	x0, #0x0
   234f0:	b.eq	2350c <scols_init_debug@@SMARTCOLS_2.25+0xaac4>  // b.none
   234f4:	ldr	x0, [sp, #192]
   234f8:	ldrsb	w0, [x0]
   234fc:	cmp	w0, #0x0
   23500:	b.ne	2350c <scols_init_debug@@SMARTCOLS_2.25+0xaac4>  // b.any
   23504:	str	wzr, [sp, #120]
   23508:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   2350c:	add	x0, sp, #0x78
   23510:	add	x1, sp, #0x40
   23514:	ldp	x2, x3, [x1]
   23518:	stp	x2, x3, [x0]
   2351c:	ldp	x2, x3, [x1, #16]
   23520:	stp	x2, x3, [x0, #16]
   23524:	ldp	x2, x3, [x1, #32]
   23528:	stp	x2, x3, [x0, #32]
   2352c:	ldr	x1, [x1, #48]
   23530:	str	x1, [x0, #48]
   23534:	add	x0, sp, #0x78
   23538:	mov	x2, x0
   2353c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23540:	add	x1, x0, #0x9c8
   23544:	ldr	x0, [sp, #24]
   23548:	bl	7790 <strptime@plt>
   2354c:	str	x0, [sp, #192]
   23550:	ldr	x0, [sp, #192]
   23554:	cmp	x0, #0x0
   23558:	b.eq	23574 <scols_init_debug@@SMARTCOLS_2.25+0xab2c>  // b.none
   2355c:	ldr	x0, [sp, #192]
   23560:	ldrsb	w0, [x0]
   23564:	cmp	w0, #0x0
   23568:	b.ne	23574 <scols_init_debug@@SMARTCOLS_2.25+0xab2c>  // b.any
   2356c:	str	wzr, [sp, #120]
   23570:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   23574:	mov	w0, #0xffffffea            	// #-22
   23578:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   2357c:	nop
   23580:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   23584:	nop
   23588:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   2358c:	nop
   23590:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   23594:	nop
   23598:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   2359c:	nop
   235a0:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   235a4:	nop
   235a8:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   235ac:	nop
   235b0:	b	235b8 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   235b4:	nop
   235b8:	add	x0, sp, #0x78
   235bc:	bl	7c00 <mktime@plt>
   235c0:	str	x0, [sp, #56]
   235c4:	ldr	x0, [sp, #56]
   235c8:	cmn	x0, #0x1
   235cc:	b.ne	235d8 <scols_init_debug@@SMARTCOLS_2.25+0xab90>  // b.any
   235d0:	mov	w0, #0xffffffea            	// #-22
   235d4:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   235d8:	ldr	w0, [sp, #212]
   235dc:	cmp	w0, #0x0
   235e0:	b.lt	235fc <scols_init_debug@@SMARTCOLS_2.25+0xabb4>  // b.tstop
   235e4:	ldr	w0, [sp, #144]
   235e8:	ldr	w1, [sp, #212]
   235ec:	cmp	w1, w0
   235f0:	b.eq	235fc <scols_init_debug@@SMARTCOLS_2.25+0xabb4>  // b.none
   235f4:	mov	w0, #0xffffffea            	// #-22
   235f8:	b	2365c <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   235fc:	ldr	x0, [sp, #56]
   23600:	mov	x1, x0
   23604:	mov	x0, #0x4240                	// #16960
   23608:	movk	x0, #0xf, lsl #16
   2360c:	mul	x0, x1, x0
   23610:	str	x0, [sp, #216]
   23614:	ldr	x0, [sp, #48]
   23618:	ldr	x1, [sp, #216]
   2361c:	add	x0, x1, x0
   23620:	str	x0, [sp, #216]
   23624:	ldr	x0, [sp, #40]
   23628:	ldr	x1, [sp, #216]
   2362c:	cmp	x1, x0
   23630:	b.ls	23648 <scols_init_debug@@SMARTCOLS_2.25+0xac00>  // b.plast
   23634:	ldr	x0, [sp, #40]
   23638:	ldr	x1, [sp, #216]
   2363c:	sub	x0, x1, x0
   23640:	str	x0, [sp, #216]
   23644:	b	2364c <scols_init_debug@@SMARTCOLS_2.25+0xac04>
   23648:	str	xzr, [sp, #216]
   2364c:	ldr	x0, [sp, #16]
   23650:	ldr	x1, [sp, #216]
   23654:	str	x1, [x0]
   23658:	mov	w0, #0x0                   	// #0
   2365c:	ldp	x29, x30, [sp], #224
   23660:	ret
   23664:	sub	sp, sp, #0x10
   23668:	str	x0, [sp, #8]
   2366c:	ldr	x0, [sp, #8]
   23670:	ldr	w0, [x0, #32]
   23674:	cmp	w0, #0x0
   23678:	b.ge	23684 <scols_init_debug@@SMARTCOLS_2.25+0xac3c>  // b.tcont
   2367c:	mov	w0, #0x0                   	// #0
   23680:	b	2368c <scols_init_debug@@SMARTCOLS_2.25+0xac44>
   23684:	ldr	x0, [sp, #8]
   23688:	ldr	x0, [x0, #40]
   2368c:	add	sp, sp, #0x10
   23690:	ret
   23694:	stp	x29, x30, [sp, #-96]!
   23698:	mov	x29, sp
   2369c:	str	x0, [sp, #56]
   236a0:	str	x1, [sp, #48]
   236a4:	str	w2, [sp, #44]
   236a8:	str	x3, [sp, #32]
   236ac:	str	x4, [sp, #24]
   236b0:	ldr	x0, [sp, #32]
   236b4:	str	x0, [sp, #88]
   236b8:	ldr	w0, [sp, #44]
   236bc:	and	w0, w0, #0x1
   236c0:	cmp	w0, #0x0
   236c4:	b.eq	2374c <scols_init_debug@@SMARTCOLS_2.25+0xad04>  // b.none
   236c8:	ldr	x0, [sp, #56]
   236cc:	ldr	w0, [x0, #20]
   236d0:	sxtw	x0, w0
   236d4:	add	x1, x0, #0x76c
   236d8:	ldr	x0, [sp, #56]
   236dc:	ldr	w0, [x0, #16]
   236e0:	add	w2, w0, #0x1
   236e4:	ldr	x0, [sp, #56]
   236e8:	ldr	w0, [x0, #12]
   236ec:	mov	w5, w0
   236f0:	mov	w4, w2
   236f4:	mov	x3, x1
   236f8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   236fc:	add	x2, x0, #0x9d8
   23700:	ldr	x1, [sp, #24]
   23704:	ldr	x0, [sp, #88]
   23708:	bl	77c0 <snprintf@plt>
   2370c:	str	w0, [sp, #84]
   23710:	ldr	w0, [sp, #84]
   23714:	cmp	w0, #0x0
   23718:	b.lt	239f8 <scols_init_debug@@SMARTCOLS_2.25+0xafb0>  // b.tstop
   2371c:	ldrsw	x0, [sp, #84]
   23720:	ldr	x1, [sp, #24]
   23724:	cmp	x1, x0
   23728:	b.cc	239f8 <scols_init_debug@@SMARTCOLS_2.25+0xafb0>  // b.lo, b.ul, b.last
   2372c:	ldrsw	x0, [sp, #84]
   23730:	ldr	x1, [sp, #24]
   23734:	sub	x0, x1, x0
   23738:	str	x0, [sp, #24]
   2373c:	ldrsw	x0, [sp, #84]
   23740:	ldr	x1, [sp, #88]
   23744:	add	x0, x1, x0
   23748:	str	x0, [sp, #88]
   2374c:	ldr	w0, [sp, #44]
   23750:	and	w0, w0, #0x1
   23754:	cmp	w0, #0x0
   23758:	b.eq	237b0 <scols_init_debug@@SMARTCOLS_2.25+0xad68>  // b.none
   2375c:	ldr	w0, [sp, #44]
   23760:	and	w0, w0, #0x2
   23764:	cmp	w0, #0x0
   23768:	b.eq	237b0 <scols_init_debug@@SMARTCOLS_2.25+0xad68>  // b.none
   2376c:	ldr	x0, [sp, #24]
   23770:	cmp	x0, #0x0
   23774:	b.eq	23a00 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>  // b.none
   23778:	ldr	w0, [sp, #44]
   2377c:	and	w0, w0, #0x20
   23780:	cmp	w0, #0x0
   23784:	b.eq	23790 <scols_init_debug@@SMARTCOLS_2.25+0xad48>  // b.none
   23788:	mov	w1, #0x54                  	// #84
   2378c:	b	23794 <scols_init_debug@@SMARTCOLS_2.25+0xad4c>
   23790:	mov	w1, #0x20                  	// #32
   23794:	ldr	x0, [sp, #88]
   23798:	add	x2, x0, #0x1
   2379c:	str	x2, [sp, #88]
   237a0:	strb	w1, [x0]
   237a4:	ldr	x0, [sp, #24]
   237a8:	sub	x0, x0, #0x1
   237ac:	str	x0, [sp, #24]
   237b0:	ldr	w0, [sp, #44]
   237b4:	and	w0, w0, #0x2
   237b8:	cmp	w0, #0x0
   237bc:	b.eq	23838 <scols_init_debug@@SMARTCOLS_2.25+0xadf0>  // b.none
   237c0:	ldr	x0, [sp, #56]
   237c4:	ldr	w1, [x0, #8]
   237c8:	ldr	x0, [sp, #56]
   237cc:	ldr	w2, [x0, #4]
   237d0:	ldr	x0, [sp, #56]
   237d4:	ldr	w0, [x0]
   237d8:	mov	w5, w0
   237dc:	mov	w4, w2
   237e0:	mov	w3, w1
   237e4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   237e8:	add	x2, x0, #0x9e8
   237ec:	ldr	x1, [sp, #24]
   237f0:	ldr	x0, [sp, #88]
   237f4:	bl	77c0 <snprintf@plt>
   237f8:	str	w0, [sp, #84]
   237fc:	ldr	w0, [sp, #84]
   23800:	cmp	w0, #0x0
   23804:	b.lt	23a08 <scols_init_debug@@SMARTCOLS_2.25+0xafc0>  // b.tstop
   23808:	ldrsw	x0, [sp, #84]
   2380c:	ldr	x1, [sp, #24]
   23810:	cmp	x1, x0
   23814:	b.cc	23a08 <scols_init_debug@@SMARTCOLS_2.25+0xafc0>  // b.lo, b.ul, b.last
   23818:	ldrsw	x0, [sp, #84]
   2381c:	ldr	x1, [sp, #24]
   23820:	sub	x0, x1, x0
   23824:	str	x0, [sp, #24]
   23828:	ldrsw	x0, [sp, #84]
   2382c:	ldr	x1, [sp, #88]
   23830:	add	x0, x1, x0
   23834:	str	x0, [sp, #88]
   23838:	ldr	w0, [sp, #44]
   2383c:	and	w0, w0, #0x8
   23840:	cmp	w0, #0x0
   23844:	b.eq	238a4 <scols_init_debug@@SMARTCOLS_2.25+0xae5c>  // b.none
   23848:	ldr	x3, [sp, #48]
   2384c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23850:	add	x2, x0, #0x9f8
   23854:	ldr	x1, [sp, #24]
   23858:	ldr	x0, [sp, #88]
   2385c:	bl	77c0 <snprintf@plt>
   23860:	str	w0, [sp, #84]
   23864:	ldr	w0, [sp, #84]
   23868:	cmp	w0, #0x0
   2386c:	b.lt	23a10 <scols_init_debug@@SMARTCOLS_2.25+0xafc8>  // b.tstop
   23870:	ldrsw	x0, [sp, #84]
   23874:	ldr	x1, [sp, #24]
   23878:	cmp	x1, x0
   2387c:	b.cc	23a10 <scols_init_debug@@SMARTCOLS_2.25+0xafc8>  // b.lo, b.ul, b.last
   23880:	ldrsw	x0, [sp, #84]
   23884:	ldr	x1, [sp, #24]
   23888:	sub	x0, x1, x0
   2388c:	str	x0, [sp, #24]
   23890:	ldrsw	x0, [sp, #84]
   23894:	ldr	x1, [sp, #88]
   23898:	add	x0, x1, x0
   2389c:	str	x0, [sp, #88]
   238a0:	b	2390c <scols_init_debug@@SMARTCOLS_2.25+0xaec4>
   238a4:	ldr	w0, [sp, #44]
   238a8:	and	w0, w0, #0x10
   238ac:	cmp	w0, #0x0
   238b0:	b.eq	2390c <scols_init_debug@@SMARTCOLS_2.25+0xaec4>  // b.none
   238b4:	ldr	x3, [sp, #48]
   238b8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   238bc:	add	x2, x0, #0xa00
   238c0:	ldr	x1, [sp, #24]
   238c4:	ldr	x0, [sp, #88]
   238c8:	bl	77c0 <snprintf@plt>
   238cc:	str	w0, [sp, #84]
   238d0:	ldr	w0, [sp, #84]
   238d4:	cmp	w0, #0x0
   238d8:	b.lt	23a18 <scols_init_debug@@SMARTCOLS_2.25+0xafd0>  // b.tstop
   238dc:	ldrsw	x0, [sp, #84]
   238e0:	ldr	x1, [sp, #24]
   238e4:	cmp	x1, x0
   238e8:	b.cc	23a18 <scols_init_debug@@SMARTCOLS_2.25+0xafd0>  // b.lo, b.ul, b.last
   238ec:	ldrsw	x0, [sp, #84]
   238f0:	ldr	x1, [sp, #24]
   238f4:	sub	x0, x1, x0
   238f8:	str	x0, [sp, #24]
   238fc:	ldrsw	x0, [sp, #84]
   23900:	ldr	x1, [sp, #88]
   23904:	add	x0, x1, x0
   23908:	str	x0, [sp, #88]
   2390c:	ldr	w0, [sp, #44]
   23910:	and	w0, w0, #0x4
   23914:	cmp	w0, #0x0
   23918:	b.eq	239f0 <scols_init_debug@@SMARTCOLS_2.25+0xafa8>  // b.none
   2391c:	ldr	x0, [sp, #56]
   23920:	bl	23664 <scols_init_debug@@SMARTCOLS_2.25+0xac1c>
   23924:	mov	w1, #0x8889                	// #34953
   23928:	movk	w1, #0x8888, lsl #16
   2392c:	smull	x1, w0, w1
   23930:	lsr	x1, x1, #32
   23934:	add	w1, w0, w1
   23938:	asr	w1, w1, #5
   2393c:	asr	w0, w0, #31
   23940:	sub	w0, w1, w0
   23944:	str	w0, [sp, #80]
   23948:	ldr	w0, [sp, #80]
   2394c:	mov	w1, #0x8889                	// #34953
   23950:	movk	w1, #0x8888, lsl #16
   23954:	smull	x1, w0, w1
   23958:	lsr	x1, x1, #32
   2395c:	add	w1, w0, w1
   23960:	asr	w1, w1, #5
   23964:	asr	w0, w0, #31
   23968:	sub	w0, w1, w0
   2396c:	str	w0, [sp, #76]
   23970:	ldr	w2, [sp, #80]
   23974:	mov	w0, #0x8889                	// #34953
   23978:	movk	w0, #0x8888, lsl #16
   2397c:	smull	x0, w2, w0
   23980:	lsr	x0, x0, #32
   23984:	add	w0, w2, w0
   23988:	asr	w1, w0, #5
   2398c:	asr	w0, w2, #31
   23990:	sub	w1, w1, w0
   23994:	mov	w0, w1
   23998:	lsl	w0, w0, #4
   2399c:	sub	w0, w0, w1
   239a0:	lsl	w0, w0, #2
   239a4:	sub	w1, w2, w0
   239a8:	cmp	w1, #0x0
   239ac:	cneg	w0, w1, lt  // lt = tstop
   239b0:	str	w0, [sp, #72]
   239b4:	ldr	w4, [sp, #72]
   239b8:	ldr	w3, [sp, #76]
   239bc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   239c0:	add	x2, x0, #0xa08
   239c4:	ldr	x1, [sp, #24]
   239c8:	ldr	x0, [sp, #88]
   239cc:	bl	77c0 <snprintf@plt>
   239d0:	str	w0, [sp, #84]
   239d4:	ldr	w0, [sp, #84]
   239d8:	cmp	w0, #0x0
   239dc:	b.lt	23a20 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>  // b.tstop
   239e0:	ldrsw	x0, [sp, #84]
   239e4:	ldr	x1, [sp, #24]
   239e8:	cmp	x1, x0
   239ec:	b.cc	23a20 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>  // b.lo, b.ul, b.last
   239f0:	mov	w0, #0x0                   	// #0
   239f4:	b	23a38 <scols_init_debug@@SMARTCOLS_2.25+0xaff0>
   239f8:	nop
   239fc:	b	23a24 <scols_init_debug@@SMARTCOLS_2.25+0xafdc>
   23a00:	nop
   23a04:	b	23a24 <scols_init_debug@@SMARTCOLS_2.25+0xafdc>
   23a08:	nop
   23a0c:	b	23a24 <scols_init_debug@@SMARTCOLS_2.25+0xafdc>
   23a10:	nop
   23a14:	b	23a24 <scols_init_debug@@SMARTCOLS_2.25+0xafdc>
   23a18:	nop
   23a1c:	b	23a24 <scols_init_debug@@SMARTCOLS_2.25+0xafdc>
   23a20:	nop
   23a24:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23a28:	add	x0, x0, #0xa18
   23a2c:	bl	8330 <gettext@plt>
   23a30:	bl	7fe0 <warnx@plt>
   23a34:	mov	w0, #0xffffffff            	// #-1
   23a38:	ldp	x29, x30, [sp], #96
   23a3c:	ret
   23a40:	stp	x29, x30, [sp, #-112]!
   23a44:	mov	x29, sp
   23a48:	str	x0, [sp, #40]
   23a4c:	str	w1, [sp, #36]
   23a50:	str	x2, [sp, #24]
   23a54:	str	x3, [sp, #16]
   23a58:	ldr	w0, [sp, #36]
   23a5c:	and	w0, w0, #0x40
   23a60:	cmp	w0, #0x0
   23a64:	b.eq	23a7c <scols_init_debug@@SMARTCOLS_2.25+0xb034>  // b.none
   23a68:	ldr	x0, [sp, #40]
   23a6c:	add	x1, sp, #0x30
   23a70:	bl	7a60 <gmtime_r@plt>
   23a74:	str	x0, [sp, #104]
   23a78:	b	23a8c <scols_init_debug@@SMARTCOLS_2.25+0xb044>
   23a7c:	ldr	x0, [sp, #40]
   23a80:	add	x1, sp, #0x30
   23a84:	bl	7680 <localtime_r@plt>
   23a88:	str	x0, [sp, #104]
   23a8c:	ldr	x0, [sp, #104]
   23a90:	cmp	x0, #0x0
   23a94:	b.eq	23ab8 <scols_init_debug@@SMARTCOLS_2.25+0xb070>  // b.none
   23a98:	ldr	x0, [sp, #40]
   23a9c:	ldr	x1, [x0, #8]
   23aa0:	add	x0, sp, #0x30
   23aa4:	ldr	x4, [sp, #16]
   23aa8:	ldr	x3, [sp, #24]
   23aac:	ldr	w2, [sp, #36]
   23ab0:	bl	23694 <scols_init_debug@@SMARTCOLS_2.25+0xac4c>
   23ab4:	b	23ae0 <scols_init_debug@@SMARTCOLS_2.25+0xb098>
   23ab8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23abc:	add	x0, x0, #0xa40
   23ac0:	bl	8330 <gettext@plt>
   23ac4:	mov	x2, x0
   23ac8:	ldr	x0, [sp, #40]
   23acc:	ldr	x0, [x0]
   23ad0:	mov	x1, x0
   23ad4:	mov	x0, x2
   23ad8:	bl	7fe0 <warnx@plt>
   23adc:	mov	w0, #0xffffffff            	// #-1
   23ae0:	ldp	x29, x30, [sp], #112
   23ae4:	ret
   23ae8:	stp	x29, x30, [sp, #-48]!
   23aec:	mov	x29, sp
   23af0:	str	x0, [sp, #40]
   23af4:	str	w1, [sp, #36]
   23af8:	str	x2, [sp, #24]
   23afc:	str	x3, [sp, #16]
   23b00:	ldr	x4, [sp, #16]
   23b04:	ldr	x3, [sp, #24]
   23b08:	ldr	w2, [sp, #36]
   23b0c:	mov	x1, #0x0                   	// #0
   23b10:	ldr	x0, [sp, #40]
   23b14:	bl	23694 <scols_init_debug@@SMARTCOLS_2.25+0xac4c>
   23b18:	ldp	x29, x30, [sp], #48
   23b1c:	ret
   23b20:	stp	x29, x30, [sp, #-112]!
   23b24:	mov	x29, sp
   23b28:	str	x0, [sp, #40]
   23b2c:	str	w1, [sp, #36]
   23b30:	str	x2, [sp, #24]
   23b34:	str	x3, [sp, #16]
   23b38:	ldr	w0, [sp, #36]
   23b3c:	and	w0, w0, #0x40
   23b40:	cmp	w0, #0x0
   23b44:	b.eq	23b60 <scols_init_debug@@SMARTCOLS_2.25+0xb118>  // b.none
   23b48:	add	x0, sp, #0x30
   23b4c:	mov	x1, x0
   23b50:	ldr	x0, [sp, #40]
   23b54:	bl	7a60 <gmtime_r@plt>
   23b58:	str	x0, [sp, #104]
   23b5c:	b	23b74 <scols_init_debug@@SMARTCOLS_2.25+0xb12c>
   23b60:	add	x0, sp, #0x30
   23b64:	mov	x1, x0
   23b68:	ldr	x0, [sp, #40]
   23b6c:	bl	7680 <localtime_r@plt>
   23b70:	str	x0, [sp, #104]
   23b74:	ldr	x0, [sp, #104]
   23b78:	cmp	x0, #0x0
   23b7c:	b.eq	23b9c <scols_init_debug@@SMARTCOLS_2.25+0xb154>  // b.none
   23b80:	add	x0, sp, #0x30
   23b84:	ldr	x4, [sp, #16]
   23b88:	ldr	x3, [sp, #24]
   23b8c:	ldr	w2, [sp, #36]
   23b90:	mov	x1, #0x0                   	// #0
   23b94:	bl	23694 <scols_init_debug@@SMARTCOLS_2.25+0xac4c>
   23b98:	b	23bc0 <scols_init_debug@@SMARTCOLS_2.25+0xb178>
   23b9c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23ba0:	add	x0, x0, #0xa40
   23ba4:	bl	8330 <gettext@plt>
   23ba8:	mov	x2, x0
   23bac:	ldr	x0, [sp, #40]
   23bb0:	mov	x1, x0
   23bb4:	mov	x0, x2
   23bb8:	bl	7fe0 <warnx@plt>
   23bbc:	mov	w0, #0xffffffff            	// #-1
   23bc0:	ldp	x29, x30, [sp], #112
   23bc4:	ret
   23bc8:	sub	sp, sp, #0x10
   23bcc:	str	x0, [sp, #8]
   23bd0:	str	x1, [sp]
   23bd4:	ldr	x0, [sp, #8]
   23bd8:	ldr	w1, [x0, #20]
   23bdc:	ldr	x0, [sp]
   23be0:	ldr	w0, [x0, #20]
   23be4:	cmp	w1, w0
   23be8:	cset	w0, eq  // eq = none
   23bec:	and	w0, w0, #0xff
   23bf0:	add	sp, sp, #0x10
   23bf4:	ret
   23bf8:	stp	x29, x30, [sp, #-32]!
   23bfc:	mov	x29, sp
   23c00:	str	x0, [sp, #24]
   23c04:	str	x1, [sp, #16]
   23c08:	ldr	x0, [sp, #24]
   23c0c:	ldr	w1, [x0, #28]
   23c10:	ldr	x0, [sp, #16]
   23c14:	ldr	w0, [x0, #28]
   23c18:	cmp	w1, w0
   23c1c:	b.ne	23c3c <scols_init_debug@@SMARTCOLS_2.25+0xb1f4>  // b.any
   23c20:	ldr	x1, [sp, #16]
   23c24:	ldr	x0, [sp, #24]
   23c28:	bl	23bc8 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23c2c:	cmp	w0, #0x0
   23c30:	b.eq	23c3c <scols_init_debug@@SMARTCOLS_2.25+0xb1f4>  // b.none
   23c34:	mov	w0, #0x1                   	// #1
   23c38:	b	23c40 <scols_init_debug@@SMARTCOLS_2.25+0xb1f8>
   23c3c:	mov	w0, #0x0                   	// #0
   23c40:	ldp	x29, x30, [sp], #32
   23c44:	ret
   23c48:	stp	x29, x30, [sp, #-192]!
   23c4c:	mov	x29, sp
   23c50:	str	x0, [sp, #56]
   23c54:	str	x1, [sp, #48]
   23c58:	str	w2, [sp, #44]
   23c5c:	str	x3, [sp, #32]
   23c60:	str	x4, [sp, #24]
   23c64:	str	wzr, [sp, #188]
   23c68:	ldr	x0, [sp, #48]
   23c6c:	ldr	x0, [x0]
   23c70:	cmp	x0, #0x0
   23c74:	b.ne	23c84 <scols_init_debug@@SMARTCOLS_2.25+0xb23c>  // b.any
   23c78:	mov	x1, #0x0                   	// #0
   23c7c:	ldr	x0, [sp, #48]
   23c80:	bl	7a50 <gettimeofday@plt>
   23c84:	add	x0, sp, #0x80
   23c88:	mov	x1, x0
   23c8c:	ldr	x0, [sp, #56]
   23c90:	bl	7680 <localtime_r@plt>
   23c94:	ldr	x0, [sp, #48]
   23c98:	add	x1, sp, #0x48
   23c9c:	bl	7680 <localtime_r@plt>
   23ca0:	add	x1, sp, #0x48
   23ca4:	add	x0, sp, #0x80
   23ca8:	bl	23bf8 <scols_init_debug@@SMARTCOLS_2.25+0xb1b0>
   23cac:	cmp	w0, #0x0
   23cb0:	b.eq	23d0c <scols_init_debug@@SMARTCOLS_2.25+0xb2c4>  // b.none
   23cb4:	ldr	w0, [sp, #136]
   23cb8:	ldr	w1, [sp, #132]
   23cbc:	mov	w4, w1
   23cc0:	mov	w3, w0
   23cc4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23cc8:	add	x2, x0, #0xa60
   23ccc:	ldr	x1, [sp, #24]
   23cd0:	ldr	x0, [sp, #32]
   23cd4:	bl	77c0 <snprintf@plt>
   23cd8:	str	w0, [sp, #188]
   23cdc:	ldr	w0, [sp, #188]
   23ce0:	cmp	w0, #0x0
   23ce4:	b.lt	23cf8 <scols_init_debug@@SMARTCOLS_2.25+0xb2b0>  // b.tstop
   23ce8:	ldrsw	x0, [sp, #188]
   23cec:	ldr	x1, [sp, #24]
   23cf0:	cmp	x1, x0
   23cf4:	b.cs	23d00 <scols_init_debug@@SMARTCOLS_2.25+0xb2b8>  // b.hs, b.nlast
   23cf8:	mov	w0, #0xffffffff            	// #-1
   23cfc:	b	23db0 <scols_init_debug@@SMARTCOLS_2.25+0xb368>
   23d00:	mov	w0, #0x1                   	// #1
   23d04:	str	w0, [sp, #188]
   23d08:	b	23d98 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   23d0c:	add	x1, sp, #0x48
   23d10:	add	x0, sp, #0x80
   23d14:	bl	23bc8 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23d18:	cmp	w0, #0x0
   23d1c:	b.eq	23d78 <scols_init_debug@@SMARTCOLS_2.25+0xb330>  // b.none
   23d20:	ldr	w0, [sp, #44]
   23d24:	and	w0, w0, #0x2
   23d28:	cmp	w0, #0x0
   23d2c:	b.eq	23d54 <scols_init_debug@@SMARTCOLS_2.25+0xb30c>  // b.none
   23d30:	add	x0, sp, #0x80
   23d34:	mov	x3, x0
   23d38:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23d3c:	add	x2, x0, #0xa70
   23d40:	ldr	x1, [sp, #24]
   23d44:	ldr	x0, [sp, #32]
   23d48:	bl	7700 <strftime@plt>
   23d4c:	str	w0, [sp, #188]
   23d50:	b	23d98 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   23d54:	add	x0, sp, #0x80
   23d58:	mov	x3, x0
   23d5c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23d60:	add	x2, x0, #0xa80
   23d64:	ldr	x1, [sp, #24]
   23d68:	ldr	x0, [sp, #32]
   23d6c:	bl	7700 <strftime@plt>
   23d70:	str	w0, [sp, #188]
   23d74:	b	23d98 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   23d78:	add	x0, sp, #0x80
   23d7c:	mov	x3, x0
   23d80:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23d84:	add	x2, x0, #0xa88
   23d88:	ldr	x1, [sp, #24]
   23d8c:	ldr	x0, [sp, #32]
   23d90:	bl	7700 <strftime@plt>
   23d94:	str	w0, [sp, #188]
   23d98:	ldr	w0, [sp, #188]
   23d9c:	cmp	w0, #0x0
   23da0:	b.gt	23dac <scols_init_debug@@SMARTCOLS_2.25+0xb364>
   23da4:	mov	w0, #0xffffffff            	// #-1
   23da8:	b	23db0 <scols_init_debug@@SMARTCOLS_2.25+0xb368>
   23dac:	mov	w0, #0x0                   	// #0
   23db0:	ldp	x29, x30, [sp], #192
   23db4:	ret
   23db8:	stp	x29, x30, [sp, #-64]!
   23dbc:	mov	x29, sp
   23dc0:	str	x0, [sp, #24]
   23dc4:	ldr	x0, [sp, #24]
   23dc8:	bl	8270 <getenv@plt>
   23dcc:	str	x0, [sp, #56]
   23dd0:	ldr	x0, [sp, #56]
   23dd4:	cmp	x0, #0x0
   23dd8:	b.eq	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>  // b.none
   23ddc:	str	xzr, [sp, #40]
   23de0:	bl	8240 <__errno_location@plt>
   23de4:	str	wzr, [x0]
   23de8:	add	x0, sp, #0x28
   23dec:	mov	w2, #0xa                   	// #10
   23df0:	mov	x1, x0
   23df4:	ldr	x0, [sp, #56]
   23df8:	bl	7d70 <strtol@plt>
   23dfc:	str	x0, [sp, #48]
   23e00:	bl	8240 <__errno_location@plt>
   23e04:	ldr	w0, [x0]
   23e08:	cmp	w0, #0x0
   23e0c:	b.ne	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>  // b.any
   23e10:	ldr	x0, [sp, #40]
   23e14:	cmp	x0, #0x0
   23e18:	b.eq	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>  // b.none
   23e1c:	ldr	x0, [sp, #40]
   23e20:	ldrsb	w0, [x0]
   23e24:	cmp	w0, #0x0
   23e28:	b.ne	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>  // b.any
   23e2c:	ldr	x0, [sp, #40]
   23e30:	ldr	x1, [sp, #56]
   23e34:	cmp	x1, x0
   23e38:	b.cs	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>  // b.hs, b.nlast
   23e3c:	ldr	x0, [sp, #48]
   23e40:	cmp	x0, #0x0
   23e44:	b.le	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>
   23e48:	ldr	x1, [sp, #48]
   23e4c:	mov	x0, #0x7fffffff            	// #2147483647
   23e50:	cmp	x1, x0
   23e54:	b.gt	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xb418>
   23e58:	ldr	x0, [sp, #48]
   23e5c:	b	23e64 <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   23e60:	mov	w0, #0xffffffff            	// #-1
   23e64:	ldp	x29, x30, [sp], #64
   23e68:	ret
   23e6c:	stp	x29, x30, [sp, #-48]!
   23e70:	mov	x29, sp
   23e74:	str	x0, [sp, #24]
   23e78:	str	x1, [sp, #16]
   23e7c:	str	wzr, [sp, #44]
   23e80:	str	wzr, [sp, #40]
   23e84:	add	x0, sp, #0x20
   23e88:	mov	x2, x0
   23e8c:	mov	x1, #0x5413                	// #21523
   23e90:	mov	w0, #0x1                   	// #1
   23e94:	bl	83c0 <ioctl@plt>
   23e98:	cmp	w0, #0x0
   23e9c:	b.ne	23eb0 <scols_init_debug@@SMARTCOLS_2.25+0xb468>  // b.any
   23ea0:	ldrh	w0, [sp, #34]
   23ea4:	str	w0, [sp, #44]
   23ea8:	ldrh	w0, [sp, #32]
   23eac:	str	w0, [sp, #40]
   23eb0:	ldr	x0, [sp, #24]
   23eb4:	cmp	x0, #0x0
   23eb8:	b.eq	23ee4 <scols_init_debug@@SMARTCOLS_2.25+0xb49c>  // b.none
   23ebc:	ldr	w0, [sp, #44]
   23ec0:	cmp	w0, #0x0
   23ec4:	b.gt	23ed8 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   23ec8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23ecc:	add	x0, x0, #0xc10
   23ed0:	bl	23db8 <scols_init_debug@@SMARTCOLS_2.25+0xb370>
   23ed4:	str	w0, [sp, #44]
   23ed8:	ldr	x0, [sp, #24]
   23edc:	ldr	w1, [sp, #44]
   23ee0:	str	w1, [x0]
   23ee4:	ldr	x0, [sp, #16]
   23ee8:	cmp	x0, #0x0
   23eec:	b.eq	23f18 <scols_init_debug@@SMARTCOLS_2.25+0xb4d0>  // b.none
   23ef0:	ldr	w0, [sp, #40]
   23ef4:	cmp	w0, #0x0
   23ef8:	b.gt	23f0c <scols_init_debug@@SMARTCOLS_2.25+0xb4c4>
   23efc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   23f00:	add	x0, x0, #0xc18
   23f04:	bl	23db8 <scols_init_debug@@SMARTCOLS_2.25+0xb370>
   23f08:	str	w0, [sp, #40]
   23f0c:	ldr	x0, [sp, #16]
   23f10:	ldr	w1, [sp, #40]
   23f14:	str	w1, [x0]
   23f18:	mov	w0, #0x0                   	// #0
   23f1c:	ldp	x29, x30, [sp], #48
   23f20:	ret
   23f24:	stp	x29, x30, [sp, #-48]!
   23f28:	mov	x29, sp
   23f2c:	str	w0, [sp, #28]
   23f30:	str	wzr, [sp, #44]
   23f34:	add	x0, sp, #0x2c
   23f38:	mov	x1, #0x0                   	// #0
   23f3c:	bl	23e6c <scols_init_debug@@SMARTCOLS_2.25+0xb424>
   23f40:	ldr	w0, [sp, #44]
   23f44:	cmp	w0, #0x0
   23f48:	b.le	23f54 <scols_init_debug@@SMARTCOLS_2.25+0xb50c>
   23f4c:	ldr	w0, [sp, #44]
   23f50:	b	23f58 <scols_init_debug@@SMARTCOLS_2.25+0xb510>
   23f54:	ldr	w0, [sp, #28]
   23f58:	ldp	x29, x30, [sp], #48
   23f5c:	ret
   23f60:	stp	x29, x30, [sp, #-16]!
   23f64:	mov	x29, sp
   23f68:	mov	w0, #0x0                   	// #0
   23f6c:	bl	8000 <isatty@plt>
   23f70:	cmp	w0, #0x0
   23f74:	b.eq	23f80 <scols_init_debug@@SMARTCOLS_2.25+0xb538>  // b.none
   23f78:	mov	w0, #0x0                   	// #0
   23f7c:	b	23fb4 <scols_init_debug@@SMARTCOLS_2.25+0xb56c>
   23f80:	mov	w0, #0x1                   	// #1
   23f84:	bl	8000 <isatty@plt>
   23f88:	cmp	w0, #0x0
   23f8c:	b.eq	23f98 <scols_init_debug@@SMARTCOLS_2.25+0xb550>  // b.none
   23f90:	mov	w0, #0x1                   	// #1
   23f94:	b	23fb4 <scols_init_debug@@SMARTCOLS_2.25+0xb56c>
   23f98:	mov	w0, #0x2                   	// #2
   23f9c:	bl	8000 <isatty@plt>
   23fa0:	cmp	w0, #0x0
   23fa4:	b.eq	23fb0 <scols_init_debug@@SMARTCOLS_2.25+0xb568>  // b.none
   23fa8:	mov	w0, #0x2                   	// #2
   23fac:	b	23fb4 <scols_init_debug@@SMARTCOLS_2.25+0xb56c>
   23fb0:	mov	w0, #0xffffffea            	// #-22
   23fb4:	ldp	x29, x30, [sp], #16
   23fb8:	ret
   23fbc:	stp	x29, x30, [sp, #-80]!
   23fc0:	mov	x29, sp
   23fc4:	str	x0, [sp, #40]
   23fc8:	str	x1, [sp, #32]
   23fcc:	str	x2, [sp, #24]
   23fd0:	ldr	x0, [sp, #32]
   23fd4:	cmp	x0, #0x0
   23fd8:	b.eq	23fe4 <scols_init_debug@@SMARTCOLS_2.25+0xb59c>  // b.none
   23fdc:	ldr	x0, [sp, #32]
   23fe0:	str	xzr, [x0]
   23fe4:	ldr	x0, [sp, #40]
   23fe8:	cmp	x0, #0x0
   23fec:	b.eq	23ff8 <scols_init_debug@@SMARTCOLS_2.25+0xb5b0>  // b.none
   23ff0:	ldr	x0, [sp, #40]
   23ff4:	str	xzr, [x0]
   23ff8:	ldr	x0, [sp, #24]
   23ffc:	cmp	x0, #0x0
   24000:	b.eq	2400c <scols_init_debug@@SMARTCOLS_2.25+0xb5c4>  // b.none
   24004:	ldr	x0, [sp, #24]
   24008:	str	xzr, [x0]
   2400c:	bl	23f60 <scols_init_debug@@SMARTCOLS_2.25+0xb518>
   24010:	str	w0, [sp, #60]
   24014:	ldr	w0, [sp, #60]
   24018:	cmp	w0, #0x0
   2401c:	b.ge	24028 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>  // b.tcont
   24020:	ldr	w0, [sp, #60]
   24024:	b	24140 <scols_init_debug@@SMARTCOLS_2.25+0xb6f8>
   24028:	ldr	w0, [sp, #60]
   2402c:	bl	7670 <ttyname@plt>
   24030:	str	x0, [sp, #72]
   24034:	ldr	x0, [sp, #72]
   24038:	cmp	x0, #0x0
   2403c:	b.ne	24048 <scols_init_debug@@SMARTCOLS_2.25+0xb600>  // b.any
   24040:	mov	w0, #0xffffffff            	// #-1
   24044:	b	24140 <scols_init_debug@@SMARTCOLS_2.25+0xb6f8>
   24048:	ldr	x0, [sp, #40]
   2404c:	cmp	x0, #0x0
   24050:	b.eq	24060 <scols_init_debug@@SMARTCOLS_2.25+0xb618>  // b.none
   24054:	ldr	x0, [sp, #40]
   24058:	ldr	x1, [sp, #72]
   2405c:	str	x1, [x0]
   24060:	ldr	x0, [sp, #32]
   24064:	cmp	x0, #0x0
   24068:	b.ne	24078 <scols_init_debug@@SMARTCOLS_2.25+0xb630>  // b.any
   2406c:	ldr	x0, [sp, #24]
   24070:	cmp	x0, #0x0
   24074:	b.eq	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xb660>  // b.none
   24078:	mov	x2, #0x5                   	// #5
   2407c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24080:	add	x1, x0, #0xc20
   24084:	ldr	x0, [sp, #72]
   24088:	bl	79d0 <strncmp@plt>
   2408c:	cmp	w0, #0x0
   24090:	b.ne	240a0 <scols_init_debug@@SMARTCOLS_2.25+0xb658>  // b.any
   24094:	ldr	x0, [sp, #72]
   24098:	add	x0, x0, #0x5
   2409c:	b	240a4 <scols_init_debug@@SMARTCOLS_2.25+0xb65c>
   240a0:	ldr	x0, [sp, #72]
   240a4:	str	x0, [sp, #72]
   240a8:	ldr	x0, [sp, #32]
   240ac:	cmp	x0, #0x0
   240b0:	b.eq	240c0 <scols_init_debug@@SMARTCOLS_2.25+0xb678>  // b.none
   240b4:	ldr	x0, [sp, #32]
   240b8:	ldr	x1, [sp, #72]
   240bc:	str	x1, [x0]
   240c0:	ldr	x0, [sp, #24]
   240c4:	cmp	x0, #0x0
   240c8:	b.eq	2413c <scols_init_debug@@SMARTCOLS_2.25+0xb6f4>  // b.none
   240cc:	ldr	x0, [sp, #72]
   240d0:	str	x0, [sp, #64]
   240d4:	b	24120 <scols_init_debug@@SMARTCOLS_2.25+0xb6d8>
   240d8:	bl	7d50 <__ctype_b_loc@plt>
   240dc:	ldr	x1, [x0]
   240e0:	ldr	x0, [sp, #64]
   240e4:	ldrsb	w0, [x0]
   240e8:	sxtb	x0, w0
   240ec:	lsl	x0, x0, #1
   240f0:	add	x0, x1, x0
   240f4:	ldrh	w0, [x0]
   240f8:	and	w0, w0, #0x800
   240fc:	cmp	w0, #0x0
   24100:	b.eq	24114 <scols_init_debug@@SMARTCOLS_2.25+0xb6cc>  // b.none
   24104:	ldr	x0, [sp, #24]
   24108:	ldr	x1, [sp, #64]
   2410c:	str	x1, [x0]
   24110:	b	2413c <scols_init_debug@@SMARTCOLS_2.25+0xb6f4>
   24114:	ldr	x0, [sp, #64]
   24118:	add	x0, x0, #0x1
   2411c:	str	x0, [sp, #64]
   24120:	ldr	x0, [sp, #64]
   24124:	cmp	x0, #0x0
   24128:	b.eq	2413c <scols_init_debug@@SMARTCOLS_2.25+0xb6f4>  // b.none
   2412c:	ldr	x0, [sp, #64]
   24130:	ldrsb	w0, [x0]
   24134:	cmp	w0, #0x0
   24138:	b.ne	240d8 <scols_init_debug@@SMARTCOLS_2.25+0xb690>  // b.any
   2413c:	mov	w0, #0x0                   	// #0
   24140:	ldp	x29, x30, [sp], #80
   24144:	ret
   24148:	stp	x29, x30, [sp, #-32]!
   2414c:	mov	x29, sp
   24150:	str	x0, [sp, #24]
   24154:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24158:	add	x0, x0, #0xc28
   2415c:	bl	8270 <getenv@plt>
   24160:	mov	x1, x0
   24164:	ldr	x0, [sp, #24]
   24168:	str	x1, [x0]
   2416c:	ldr	x0, [sp, #24]
   24170:	ldr	x0, [x0]
   24174:	cmp	x0, #0x0
   24178:	b.eq	24184 <scols_init_debug@@SMARTCOLS_2.25+0xb73c>  // b.none
   2417c:	mov	w0, #0xffffffea            	// #-22
   24180:	b	24188 <scols_init_debug@@SMARTCOLS_2.25+0xb740>
   24184:	mov	w0, #0x0                   	// #0
   24188:	ldp	x29, x30, [sp], #32
   2418c:	ret
   24190:	stp	x29, x30, [sp, #-48]!
   24194:	mov	x29, sp
   24198:	str	x0, [sp, #24]
   2419c:	ldr	x0, [sp, #24]
   241a0:	bl	78e0 <malloc@plt>
   241a4:	str	x0, [sp, #40]
   241a8:	ldr	x0, [sp, #40]
   241ac:	cmp	x0, #0x0
   241b0:	b.ne	241d4 <scols_init_debug@@SMARTCOLS_2.25+0xb78c>  // b.any
   241b4:	ldr	x0, [sp, #24]
   241b8:	cmp	x0, #0x0
   241bc:	b.eq	241d4 <scols_init_debug@@SMARTCOLS_2.25+0xb78c>  // b.none
   241c0:	ldr	x2, [sp, #24]
   241c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   241c8:	add	x1, x0, #0xc30
   241cc:	mov	w0, #0x1                   	// #1
   241d0:	bl	83b0 <err@plt>
   241d4:	ldr	x0, [sp, #40]
   241d8:	ldp	x29, x30, [sp], #48
   241dc:	ret
   241e0:	stp	x29, x30, [sp, #-48]!
   241e4:	mov	x29, sp
   241e8:	str	x0, [sp, #24]
   241ec:	ldr	x0, [sp, #24]
   241f0:	cmp	x0, #0x0
   241f4:	b.ne	24218 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>  // b.any
   241f8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   241fc:	add	x3, x0, #0xcb0
   24200:	mov	w2, #0x4a                  	// #74
   24204:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24208:	add	x1, x0, #0xc50
   2420c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24210:	add	x0, x0, #0xc68
   24214:	bl	8230 <__assert_fail@plt>
   24218:	ldr	x0, [sp, #24]
   2421c:	bl	7b70 <strdup@plt>
   24220:	str	x0, [sp, #40]
   24224:	ldr	x0, [sp, #40]
   24228:	cmp	x0, #0x0
   2422c:	b.ne	24240 <scols_init_debug@@SMARTCOLS_2.25+0xb7f8>  // b.any
   24230:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24234:	add	x1, x0, #0xc70
   24238:	mov	w0, #0x1                   	// #1
   2423c:	bl	83b0 <err@plt>
   24240:	ldr	x0, [sp, #40]
   24244:	ldp	x29, x30, [sp], #48
   24248:	ret
   2424c:	stp	x29, x30, [sp, #-64]!
   24250:	mov	x29, sp
   24254:	str	x19, [sp, #16]
   24258:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2425c:	add	x0, x0, #0xc88
   24260:	bl	8270 <getenv@plt>
   24264:	str	x0, [sp, #56]
   24268:	ldr	x0, [sp, #56]
   2426c:	cmp	x0, #0x0
   24270:	b.ne	24280 <scols_init_debug@@SMARTCOLS_2.25+0xb838>  // b.any
   24274:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24278:	add	x0, x0, #0xc90
   2427c:	str	x0, [sp, #56]
   24280:	ldr	x0, [sp, #56]
   24284:	bl	241e0 <scols_init_debug@@SMARTCOLS_2.25+0xb798>
   24288:	str	x0, [sp, #48]
   2428c:	ldr	x0, [sp, #48]
   24290:	bl	7b00 <__xpg_basename@plt>
   24294:	str	x0, [sp, #40]
   24298:	ldr	x0, [sp, #40]
   2429c:	bl	74f0 <strlen@plt>
   242a0:	add	x0, x0, #0x2
   242a4:	bl	24190 <scols_init_debug@@SMARTCOLS_2.25+0xb748>
   242a8:	str	x0, [sp, #32]
   242ac:	ldr	x0, [sp, #32]
   242b0:	mov	w1, #0x2d                  	// #45
   242b4:	strb	w1, [x0]
   242b8:	ldr	x0, [sp, #32]
   242bc:	add	x0, x0, #0x1
   242c0:	ldr	x1, [sp, #40]
   242c4:	bl	7f70 <strcpy@plt>
   242c8:	mov	x2, #0x0                   	// #0
   242cc:	ldr	x1, [sp, #32]
   242d0:	ldr	x0, [sp, #56]
   242d4:	bl	75b0 <execl@plt>
   242d8:	bl	8240 <__errno_location@plt>
   242dc:	ldr	w0, [x0]
   242e0:	cmp	w0, #0x2
   242e4:	b.ne	242f0 <scols_init_debug@@SMARTCOLS_2.25+0xb8a8>  // b.any
   242e8:	mov	w19, #0x7f                  	// #127
   242ec:	b	242f4 <scols_init_debug@@SMARTCOLS_2.25+0xb8ac>
   242f0:	mov	w19, #0x7e                  	// #126
   242f4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   242f8:	add	x0, x0, #0xc98
   242fc:	bl	8330 <gettext@plt>
   24300:	ldr	x2, [sp, #56]
   24304:	mov	x1, x0
   24308:	mov	w0, w19
   2430c:	bl	83b0 <err@plt>
   24310:	stp	x29, x30, [sp, #-48]!
   24314:	mov	x29, sp
   24318:	str	x0, [sp, #24]
   2431c:	ldr	x0, [sp, #24]
   24320:	cmp	x0, #0x0
   24324:	b.eq	24368 <scols_init_debug@@SMARTCOLS_2.25+0xb920>  // b.none
   24328:	ldr	x0, [sp, #24]
   2432c:	str	x0, [sp, #40]
   24330:	b	2434c <scols_init_debug@@SMARTCOLS_2.25+0xb904>
   24334:	ldr	x0, [sp, #40]
   24338:	ldr	x0, [x0]
   2433c:	bl	7dc0 <free@plt>
   24340:	ldr	x0, [sp, #40]
   24344:	add	x0, x0, #0x8
   24348:	str	x0, [sp, #40]
   2434c:	ldr	x0, [sp, #40]
   24350:	ldr	x0, [x0]
   24354:	cmp	x0, #0x0
   24358:	b.ne	24334 <scols_init_debug@@SMARTCOLS_2.25+0xb8ec>  // b.any
   2435c:	ldr	x0, [sp, #24]
   24360:	str	xzr, [x0]
   24364:	b	2436c <scols_init_debug@@SMARTCOLS_2.25+0xb924>
   24368:	nop
   2436c:	ldp	x29, x30, [sp], #48
   24370:	ret
   24374:	stp	x29, x30, [sp, #-32]!
   24378:	mov	x29, sp
   2437c:	str	x0, [sp, #24]
   24380:	ldr	x0, [sp, #24]
   24384:	bl	24310 <scols_init_debug@@SMARTCOLS_2.25+0xb8c8>
   24388:	ldr	x0, [sp, #24]
   2438c:	bl	7dc0 <free@plt>
   24390:	mov	x0, #0x0                   	// #0
   24394:	ldp	x29, x30, [sp], #32
   24398:	ret
   2439c:	stp	x29, x30, [sp, #-48]!
   243a0:	mov	x29, sp
   243a4:	str	x0, [sp, #24]
   243a8:	ldr	x0, [sp, #24]
   243ac:	bl	24464 <scols_init_debug@@SMARTCOLS_2.25+0xba1c>
   243b0:	add	w0, w0, #0x1
   243b4:	mov	w0, w0
   243b8:	lsl	x0, x0, #3
   243bc:	bl	78e0 <malloc@plt>
   243c0:	str	x0, [sp, #32]
   243c4:	ldr	x0, [sp, #32]
   243c8:	str	x0, [sp, #40]
   243cc:	ldr	x0, [sp, #32]
   243d0:	cmp	x0, #0x0
   243d4:	b.ne	243e0 <scols_init_debug@@SMARTCOLS_2.25+0xb998>  // b.any
   243d8:	mov	x0, #0x0                   	// #0
   243dc:	b	2445c <scols_init_debug@@SMARTCOLS_2.25+0xba14>
   243e0:	ldr	x0, [sp, #24]
   243e4:	cmp	x0, #0x0
   243e8:	b.eq	24450 <scols_init_debug@@SMARTCOLS_2.25+0xba08>  // b.none
   243ec:	b	24440 <scols_init_debug@@SMARTCOLS_2.25+0xb9f8>
   243f0:	ldr	x0, [sp, #24]
   243f4:	ldr	x0, [x0]
   243f8:	bl	7b70 <strdup@plt>
   243fc:	mov	x1, x0
   24400:	ldr	x0, [sp, #40]
   24404:	str	x1, [x0]
   24408:	ldr	x0, [sp, #40]
   2440c:	ldr	x0, [x0]
   24410:	cmp	x0, #0x0
   24414:	b.ne	24428 <scols_init_debug@@SMARTCOLS_2.25+0xb9e0>  // b.any
   24418:	ldr	x0, [sp, #32]
   2441c:	bl	24374 <scols_init_debug@@SMARTCOLS_2.25+0xb92c>
   24420:	mov	x0, #0x0                   	// #0
   24424:	b	2445c <scols_init_debug@@SMARTCOLS_2.25+0xba14>
   24428:	ldr	x0, [sp, #40]
   2442c:	add	x0, x0, #0x8
   24430:	str	x0, [sp, #40]
   24434:	ldr	x0, [sp, #24]
   24438:	add	x0, x0, #0x8
   2443c:	str	x0, [sp, #24]
   24440:	ldr	x0, [sp, #24]
   24444:	ldr	x0, [x0]
   24448:	cmp	x0, #0x0
   2444c:	b.ne	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xb9a8>  // b.any
   24450:	ldr	x0, [sp, #40]
   24454:	str	xzr, [x0]
   24458:	ldr	x0, [sp, #32]
   2445c:	ldp	x29, x30, [sp], #48
   24460:	ret
   24464:	sub	sp, sp, #0x20
   24468:	str	x0, [sp, #8]
   2446c:	str	wzr, [sp, #28]
   24470:	ldr	x0, [sp, #8]
   24474:	cmp	x0, #0x0
   24478:	b.ne	2449c <scols_init_debug@@SMARTCOLS_2.25+0xba54>  // b.any
   2447c:	mov	w0, #0x0                   	// #0
   24480:	b	244b0 <scols_init_debug@@SMARTCOLS_2.25+0xba68>
   24484:	ldr	w0, [sp, #28]
   24488:	add	w0, w0, #0x1
   2448c:	str	w0, [sp, #28]
   24490:	ldr	x0, [sp, #8]
   24494:	add	x0, x0, #0x8
   24498:	str	x0, [sp, #8]
   2449c:	ldr	x0, [sp, #8]
   244a0:	ldr	x0, [x0]
   244a4:	cmp	x0, #0x0
   244a8:	b.ne	24484 <scols_init_debug@@SMARTCOLS_2.25+0xba3c>  // b.any
   244ac:	ldr	w0, [sp, #28]
   244b0:	add	sp, sp, #0x20
   244b4:	ret
   244b8:	stp	x29, x30, [sp, #-112]!
   244bc:	mov	x29, sp
   244c0:	stp	x19, x20, [sp, #16]
   244c4:	str	x0, [sp, #40]
   244c8:	mov	x19, x1
   244cc:	str	wzr, [sp, #108]
   244d0:	str	wzr, [sp, #104]
   244d4:	ldr	x0, [sp, #40]
   244d8:	cmp	x0, #0x0
   244dc:	b.eq	24590 <scols_init_debug@@SMARTCOLS_2.25+0xbb48>  // b.none
   244e0:	ldr	x0, [sp, #40]
   244e4:	cmn	x0, #0x1
   244e8:	cset	w0, ne  // ne = any
   244ec:	and	w0, w0, #0xff
   244f0:	str	w0, [sp, #108]
   244f4:	add	x2, sp, #0x38
   244f8:	mov	x3, x19
   244fc:	ldp	x0, x1, [x3]
   24500:	stp	x0, x1, [x2]
   24504:	ldp	x0, x1, [x3, #16]
   24508:	stp	x0, x1, [x2, #16]
   2450c:	b	2452c <scols_init_debug@@SMARTCOLS_2.25+0xbae4>
   24510:	ldr	x0, [sp, #96]
   24514:	cmn	x0, #0x1
   24518:	b.ne	24520 <scols_init_debug@@SMARTCOLS_2.25+0xbad8>  // b.any
   2451c:	b	2452c <scols_init_debug@@SMARTCOLS_2.25+0xbae4>
   24520:	ldr	w0, [sp, #108]
   24524:	add	w0, w0, #0x1
   24528:	str	w0, [sp, #108]
   2452c:	ldr	w1, [sp, #80]
   24530:	ldr	x0, [sp, #56]
   24534:	cmp	w1, #0x0
   24538:	b.lt	2454c <scols_init_debug@@SMARTCOLS_2.25+0xbb04>  // b.tstop
   2453c:	add	x1, x0, #0xf
   24540:	and	x1, x1, #0xfffffffffffffff8
   24544:	str	x1, [sp, #56]
   24548:	b	2457c <scols_init_debug@@SMARTCOLS_2.25+0xbb34>
   2454c:	add	w2, w1, #0x8
   24550:	str	w2, [sp, #80]
   24554:	ldr	w2, [sp, #80]
   24558:	cmp	w2, #0x0
   2455c:	b.le	24570 <scols_init_debug@@SMARTCOLS_2.25+0xbb28>
   24560:	add	x1, x0, #0xf
   24564:	and	x1, x1, #0xfffffffffffffff8
   24568:	str	x1, [sp, #56]
   2456c:	b	2457c <scols_init_debug@@SMARTCOLS_2.25+0xbb34>
   24570:	ldr	x2, [sp, #64]
   24574:	sxtw	x0, w1
   24578:	add	x0, x2, x0
   2457c:	ldr	x0, [x0]
   24580:	str	x0, [sp, #96]
   24584:	ldr	x0, [sp, #96]
   24588:	cmp	x0, #0x0
   2458c:	b.ne	24510 <scols_init_debug@@SMARTCOLS_2.25+0xbac8>  // b.any
   24590:	ldr	w0, [sp, #108]
   24594:	add	w0, w0, #0x1
   24598:	mov	w0, w0
   2459c:	lsl	x0, x0, #3
   245a0:	bl	78e0 <malloc@plt>
   245a4:	str	x0, [sp, #88]
   245a8:	ldr	x0, [sp, #88]
   245ac:	cmp	x0, #0x0
   245b0:	b.ne	245bc <scols_init_debug@@SMARTCOLS_2.25+0xbb74>  // b.any
   245b4:	mov	x0, #0x0                   	// #0
   245b8:	b	24708 <scols_init_debug@@SMARTCOLS_2.25+0xbcc0>
   245bc:	ldr	x0, [sp, #40]
   245c0:	cmp	x0, #0x0
   245c4:	b.eq	246d4 <scols_init_debug@@SMARTCOLS_2.25+0xbc8c>  // b.none
   245c8:	ldr	x0, [sp, #40]
   245cc:	cmn	x0, #0x1
   245d0:	b.eq	24670 <scols_init_debug@@SMARTCOLS_2.25+0xbc28>  // b.none
   245d4:	ldr	w0, [sp, #104]
   245d8:	lsl	x0, x0, #3
   245dc:	ldr	x1, [sp, #88]
   245e0:	add	x20, x1, x0
   245e4:	ldr	x0, [sp, #40]
   245e8:	bl	7b70 <strdup@plt>
   245ec:	str	x0, [x20]
   245f0:	ldr	w0, [sp, #104]
   245f4:	lsl	x0, x0, #3
   245f8:	ldr	x1, [sp, #88]
   245fc:	add	x0, x1, x0
   24600:	ldr	x0, [x0]
   24604:	cmp	x0, #0x0
   24608:	b.eq	246f0 <scols_init_debug@@SMARTCOLS_2.25+0xbca8>  // b.none
   2460c:	ldr	w0, [sp, #104]
   24610:	add	w0, w0, #0x1
   24614:	str	w0, [sp, #104]
   24618:	b	24670 <scols_init_debug@@SMARTCOLS_2.25+0xbc28>
   2461c:	ldr	x0, [sp, #96]
   24620:	cmn	x0, #0x1
   24624:	b.ne	2462c <scols_init_debug@@SMARTCOLS_2.25+0xbbe4>  // b.any
   24628:	b	24670 <scols_init_debug@@SMARTCOLS_2.25+0xbc28>
   2462c:	ldr	w0, [sp, #104]
   24630:	lsl	x0, x0, #3
   24634:	ldr	x1, [sp, #88]
   24638:	add	x20, x1, x0
   2463c:	ldr	x0, [sp, #96]
   24640:	bl	7b70 <strdup@plt>
   24644:	str	x0, [x20]
   24648:	ldr	w0, [sp, #104]
   2464c:	lsl	x0, x0, #3
   24650:	ldr	x1, [sp, #88]
   24654:	add	x0, x1, x0
   24658:	ldr	x0, [x0]
   2465c:	cmp	x0, #0x0
   24660:	b.eq	246f8 <scols_init_debug@@SMARTCOLS_2.25+0xbcb0>  // b.none
   24664:	ldr	w0, [sp, #104]
   24668:	add	w0, w0, #0x1
   2466c:	str	w0, [sp, #104]
   24670:	ldr	w1, [x19, #24]
   24674:	ldr	x0, [x19]
   24678:	cmp	w1, #0x0
   2467c:	b.lt	24690 <scols_init_debug@@SMARTCOLS_2.25+0xbc48>  // b.tstop
   24680:	add	x1, x0, #0xf
   24684:	and	x1, x1, #0xfffffffffffffff8
   24688:	str	x1, [x19]
   2468c:	b	246c0 <scols_init_debug@@SMARTCOLS_2.25+0xbc78>
   24690:	add	w2, w1, #0x8
   24694:	str	w2, [x19, #24]
   24698:	ldr	w2, [x19, #24]
   2469c:	cmp	w2, #0x0
   246a0:	b.le	246b4 <scols_init_debug@@SMARTCOLS_2.25+0xbc6c>
   246a4:	add	x1, x0, #0xf
   246a8:	and	x1, x1, #0xfffffffffffffff8
   246ac:	str	x1, [x19]
   246b0:	b	246c0 <scols_init_debug@@SMARTCOLS_2.25+0xbc78>
   246b4:	ldr	x2, [x19, #8]
   246b8:	sxtw	x0, w1
   246bc:	add	x0, x2, x0
   246c0:	ldr	x0, [x0]
   246c4:	str	x0, [sp, #96]
   246c8:	ldr	x0, [sp, #96]
   246cc:	cmp	x0, #0x0
   246d0:	b.ne	2461c <scols_init_debug@@SMARTCOLS_2.25+0xbbd4>  // b.any
   246d4:	ldr	w0, [sp, #104]
   246d8:	lsl	x0, x0, #3
   246dc:	ldr	x1, [sp, #88]
   246e0:	add	x0, x1, x0
   246e4:	str	xzr, [x0]
   246e8:	ldr	x0, [sp, #88]
   246ec:	b	24708 <scols_init_debug@@SMARTCOLS_2.25+0xbcc0>
   246f0:	nop
   246f4:	b	246fc <scols_init_debug@@SMARTCOLS_2.25+0xbcb4>
   246f8:	nop
   246fc:	ldr	x0, [sp, #88]
   24700:	bl	24374 <scols_init_debug@@SMARTCOLS_2.25+0xb92c>
   24704:	mov	x0, #0x0                   	// #0
   24708:	ldp	x19, x20, [sp, #16]
   2470c:	ldp	x29, x30, [sp], #112
   24710:	ret
   24714:	stp	x29, x30, [sp, #-304]!
   24718:	mov	x29, sp
   2471c:	str	x0, [sp, #56]
   24720:	str	x1, [sp, #248]
   24724:	str	x2, [sp, #256]
   24728:	str	x3, [sp, #264]
   2472c:	str	x4, [sp, #272]
   24730:	str	x5, [sp, #280]
   24734:	str	x6, [sp, #288]
   24738:	str	x7, [sp, #296]
   2473c:	str	q0, [sp, #112]
   24740:	str	q1, [sp, #128]
   24744:	str	q2, [sp, #144]
   24748:	str	q3, [sp, #160]
   2474c:	str	q4, [sp, #176]
   24750:	str	q5, [sp, #192]
   24754:	str	q6, [sp, #208]
   24758:	str	q7, [sp, #224]
   2475c:	add	x0, sp, #0x130
   24760:	str	x0, [sp, #72]
   24764:	add	x0, sp, #0x130
   24768:	str	x0, [sp, #80]
   2476c:	add	x0, sp, #0xf0
   24770:	str	x0, [sp, #88]
   24774:	mov	w0, #0xffffffc8            	// #-56
   24778:	str	w0, [sp, #96]
   2477c:	mov	w0, #0xffffff80            	// #-128
   24780:	str	w0, [sp, #100]
   24784:	add	x2, sp, #0x10
   24788:	add	x3, sp, #0x48
   2478c:	ldp	x0, x1, [x3]
   24790:	stp	x0, x1, [x2]
   24794:	ldp	x0, x1, [x3, #16]
   24798:	stp	x0, x1, [x2, #16]
   2479c:	add	x0, sp, #0x10
   247a0:	mov	x1, x0
   247a4:	ldr	x0, [sp, #56]
   247a8:	bl	244b8 <scols_init_debug@@SMARTCOLS_2.25+0xba70>
   247ac:	str	x0, [sp, #104]
   247b0:	ldr	x0, [sp, #104]
   247b4:	ldp	x29, x30, [sp], #304
   247b8:	ret
   247bc:	stp	x29, x30, [sp, #-48]!
   247c0:	mov	x29, sp
   247c4:	str	x0, [sp, #24]
   247c8:	str	x1, [sp, #16]
   247cc:	ldr	x0, [sp, #16]
   247d0:	str	x0, [sp, #40]
   247d4:	b	24810 <scols_init_debug@@SMARTCOLS_2.25+0xbdc8>
   247d8:	ldr	x0, [sp, #40]
   247dc:	ldr	x0, [x0]
   247e0:	mov	x1, x0
   247e4:	ldr	x0, [sp, #24]
   247e8:	bl	24e38 <scols_init_debug@@SMARTCOLS_2.25+0xc3f0>
   247ec:	str	w0, [sp, #36]
   247f0:	ldr	w0, [sp, #36]
   247f4:	cmp	w0, #0x0
   247f8:	b.ge	24804 <scols_init_debug@@SMARTCOLS_2.25+0xbdbc>  // b.tcont
   247fc:	ldr	w0, [sp, #36]
   24800:	b	24830 <scols_init_debug@@SMARTCOLS_2.25+0xbde8>
   24804:	ldr	x0, [sp, #40]
   24808:	add	x0, x0, #0x8
   2480c:	str	x0, [sp, #40]
   24810:	ldr	x0, [sp, #40]
   24814:	cmp	x0, #0x0
   24818:	b.eq	2482c <scols_init_debug@@SMARTCOLS_2.25+0xbde4>  // b.none
   2481c:	ldr	x0, [sp, #40]
   24820:	ldr	x0, [x0]
   24824:	cmp	x0, #0x0
   24828:	b.ne	247d8 <scols_init_debug@@SMARTCOLS_2.25+0xbd90>  // b.any
   2482c:	mov	w0, #0x0                   	// #0
   24830:	ldp	x29, x30, [sp], #48
   24834:	ret
   24838:	stp	x29, x30, [sp, #-80]!
   2483c:	mov	x29, sp
   24840:	str	x0, [sp, #40]
   24844:	str	x1, [sp, #32]
   24848:	str	x2, [sp, #24]
   2484c:	ldr	x0, [sp, #32]
   24850:	str	x0, [sp, #72]
   24854:	b	248b8 <scols_init_debug@@SMARTCOLS_2.25+0xbe70>
   24858:	ldr	x0, [sp, #72]
   2485c:	ldr	x0, [x0]
   24860:	ldr	x1, [sp, #24]
   24864:	bl	22498 <scols_init_debug@@SMARTCOLS_2.25+0x9a50>
   24868:	str	x0, [sp, #64]
   2486c:	ldr	x0, [sp, #64]
   24870:	cmp	x0, #0x0
   24874:	b.ne	24880 <scols_init_debug@@SMARTCOLS_2.25+0xbe38>  // b.any
   24878:	mov	w0, #0xfffffff4            	// #-12
   2487c:	b	248d8 <scols_init_debug@@SMARTCOLS_2.25+0xbe90>
   24880:	ldr	x1, [sp, #64]
   24884:	ldr	x0, [sp, #40]
   24888:	bl	24bc0 <scols_init_debug@@SMARTCOLS_2.25+0xc178>
   2488c:	str	w0, [sp, #60]
   24890:	ldr	w0, [sp, #60]
   24894:	cmp	w0, #0x0
   24898:	b.ge	248ac <scols_init_debug@@SMARTCOLS_2.25+0xbe64>  // b.tcont
   2489c:	ldr	x0, [sp, #64]
   248a0:	bl	7dc0 <free@plt>
   248a4:	ldr	w0, [sp, #60]
   248a8:	b	248d8 <scols_init_debug@@SMARTCOLS_2.25+0xbe90>
   248ac:	ldr	x0, [sp, #72]
   248b0:	add	x0, x0, #0x8
   248b4:	str	x0, [sp, #72]
   248b8:	ldr	x0, [sp, #72]
   248bc:	cmp	x0, #0x0
   248c0:	b.eq	248d4 <scols_init_debug@@SMARTCOLS_2.25+0xbe8c>  // b.none
   248c4:	ldr	x0, [sp, #72]
   248c8:	ldr	x0, [x0]
   248cc:	cmp	x0, #0x0
   248d0:	b.ne	24858 <scols_init_debug@@SMARTCOLS_2.25+0xbe10>  // b.any
   248d4:	mov	w0, #0x0                   	// #0
   248d8:	ldp	x29, x30, [sp], #80
   248dc:	ret
   248e0:	stp	x29, x30, [sp, #-96]!
   248e4:	mov	x29, sp
   248e8:	str	x19, [sp, #16]
   248ec:	str	x0, [sp, #40]
   248f0:	str	x1, [sp, #32]
   248f4:	ldr	x0, [sp, #40]
   248f8:	cmp	x0, #0x0
   248fc:	b.ne	24920 <scols_init_debug@@SMARTCOLS_2.25+0xbed8>  // b.any
   24900:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24904:	add	x3, x0, #0xcd8
   24908:	mov	w2, #0xc1                  	// #193
   2490c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24910:	add	x1, x0, #0xcb8
   24914:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24918:	add	x0, x0, #0xcc8
   2491c:	bl	8230 <__assert_fail@plt>
   24920:	str	wzr, [sp, #84]
   24924:	ldr	x0, [sp, #40]
   24928:	str	x0, [sp, #64]
   2492c:	add	x1, sp, #0x38
   24930:	add	x0, sp, #0x40
   24934:	mov	w3, #0x0                   	// #0
   24938:	ldr	x2, [sp, #32]
   2493c:	bl	2267c <scols_init_debug@@SMARTCOLS_2.25+0x9c34>
   24940:	str	x0, [sp, #88]
   24944:	b	2496c <scols_init_debug@@SMARTCOLS_2.25+0xbf24>
   24948:	ldr	w0, [sp, #84]
   2494c:	add	w0, w0, #0x1
   24950:	str	w0, [sp, #84]
   24954:	add	x1, sp, #0x38
   24958:	add	x0, sp, #0x40
   2495c:	mov	w3, #0x0                   	// #0
   24960:	ldr	x2, [sp, #32]
   24964:	bl	2267c <scols_init_debug@@SMARTCOLS_2.25+0x9c34>
   24968:	str	x0, [sp, #88]
   2496c:	ldr	x0, [sp, #88]
   24970:	cmp	x0, #0x0
   24974:	b.ne	24948 <scols_init_debug@@SMARTCOLS_2.25+0xbf00>  // b.any
   24978:	ldr	w0, [sp, #84]
   2497c:	add	w0, w0, #0x1
   24980:	mov	w0, w0
   24984:	lsl	x0, x0, #3
   24988:	bl	78e0 <malloc@plt>
   2498c:	str	x0, [sp, #72]
   24990:	ldr	x0, [sp, #72]
   24994:	cmp	x0, #0x0
   24998:	b.ne	249a4 <scols_init_debug@@SMARTCOLS_2.25+0xbf5c>  // b.any
   2499c:	mov	x0, #0x0                   	// #0
   249a0:	b	24a64 <scols_init_debug@@SMARTCOLS_2.25+0xc01c>
   249a4:	str	wzr, [sp, #80]
   249a8:	ldr	x0, [sp, #40]
   249ac:	str	x0, [sp, #64]
   249b0:	add	x1, sp, #0x38
   249b4:	add	x0, sp, #0x40
   249b8:	mov	w3, #0x0                   	// #0
   249bc:	ldr	x2, [sp, #32]
   249c0:	bl	2267c <scols_init_debug@@SMARTCOLS_2.25+0x9c34>
   249c4:	str	x0, [sp, #88]
   249c8:	b	24a40 <scols_init_debug@@SMARTCOLS_2.25+0xbff8>
   249cc:	ldr	x2, [sp, #56]
   249d0:	ldr	w0, [sp, #80]
   249d4:	lsl	x0, x0, #3
   249d8:	ldr	x1, [sp, #72]
   249dc:	add	x19, x1, x0
   249e0:	mov	x1, x2
   249e4:	ldr	x0, [sp, #88]
   249e8:	bl	7eb0 <strndup@plt>
   249ec:	str	x0, [x19]
   249f0:	ldr	w0, [sp, #80]
   249f4:	lsl	x0, x0, #3
   249f8:	ldr	x1, [sp, #72]
   249fc:	add	x0, x1, x0
   24a00:	ldr	x0, [x0]
   24a04:	cmp	x0, #0x0
   24a08:	b.ne	24a1c <scols_init_debug@@SMARTCOLS_2.25+0xbfd4>  // b.any
   24a0c:	ldr	x0, [sp, #72]
   24a10:	bl	24374 <scols_init_debug@@SMARTCOLS_2.25+0xb92c>
   24a14:	mov	x0, #0x0                   	// #0
   24a18:	b	24a64 <scols_init_debug@@SMARTCOLS_2.25+0xc01c>
   24a1c:	ldr	w0, [sp, #80]
   24a20:	add	w0, w0, #0x1
   24a24:	str	w0, [sp, #80]
   24a28:	add	x1, sp, #0x38
   24a2c:	add	x0, sp, #0x40
   24a30:	mov	w3, #0x0                   	// #0
   24a34:	ldr	x2, [sp, #32]
   24a38:	bl	2267c <scols_init_debug@@SMARTCOLS_2.25+0x9c34>
   24a3c:	str	x0, [sp, #88]
   24a40:	ldr	x0, [sp, #88]
   24a44:	cmp	x0, #0x0
   24a48:	b.ne	249cc <scols_init_debug@@SMARTCOLS_2.25+0xbf84>  // b.any
   24a4c:	ldr	w0, [sp, #80]
   24a50:	lsl	x0, x0, #3
   24a54:	ldr	x1, [sp, #72]
   24a58:	add	x0, x1, x0
   24a5c:	str	xzr, [x0]
   24a60:	ldr	x0, [sp, #72]
   24a64:	ldr	x19, [sp, #16]
   24a68:	ldp	x29, x30, [sp], #96
   24a6c:	ret
   24a70:	stp	x29, x30, [sp, #-80]!
   24a74:	mov	x29, sp
   24a78:	str	x0, [sp, #24]
   24a7c:	str	x1, [sp, #16]
   24a80:	ldr	x0, [sp, #16]
   24a84:	cmp	x0, #0x0
   24a88:	b.ne	24a98 <scols_init_debug@@SMARTCOLS_2.25+0xc050>  // b.any
   24a8c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24a90:	add	x0, x0, #0xcd0
   24a94:	str	x0, [sp, #16]
   24a98:	ldr	x0, [sp, #16]
   24a9c:	bl	74f0 <strlen@plt>
   24aa0:	str	x0, [sp, #48]
   24aa4:	str	xzr, [sp, #56]
   24aa8:	ldr	x0, [sp, #24]
   24aac:	str	x0, [sp, #64]
   24ab0:	b	24af8 <scols_init_debug@@SMARTCOLS_2.25+0xc0b0>
   24ab4:	ldr	x0, [sp, #56]
   24ab8:	cmp	x0, #0x0
   24abc:	b.eq	24ad0 <scols_init_debug@@SMARTCOLS_2.25+0xc088>  // b.none
   24ac0:	ldr	x1, [sp, #56]
   24ac4:	ldr	x0, [sp, #48]
   24ac8:	add	x0, x1, x0
   24acc:	str	x0, [sp, #56]
   24ad0:	ldr	x0, [sp, #64]
   24ad4:	ldr	x0, [x0]
   24ad8:	bl	74f0 <strlen@plt>
   24adc:	mov	x1, x0
   24ae0:	ldr	x0, [sp, #56]
   24ae4:	add	x0, x0, x1
   24ae8:	str	x0, [sp, #56]
   24aec:	ldr	x0, [sp, #64]
   24af0:	add	x0, x0, #0x8
   24af4:	str	x0, [sp, #64]
   24af8:	ldr	x0, [sp, #64]
   24afc:	cmp	x0, #0x0
   24b00:	b.eq	24b14 <scols_init_debug@@SMARTCOLS_2.25+0xc0cc>  // b.none
   24b04:	ldr	x0, [sp, #64]
   24b08:	ldr	x0, [x0]
   24b0c:	cmp	x0, #0x0
   24b10:	b.ne	24ab4 <scols_init_debug@@SMARTCOLS_2.25+0xc06c>  // b.any
   24b14:	ldr	x0, [sp, #56]
   24b18:	add	x0, x0, #0x1
   24b1c:	bl	78e0 <malloc@plt>
   24b20:	str	x0, [sp, #40]
   24b24:	ldr	x0, [sp, #40]
   24b28:	cmp	x0, #0x0
   24b2c:	b.ne	24b38 <scols_init_debug@@SMARTCOLS_2.25+0xc0f0>  // b.any
   24b30:	mov	x0, #0x0                   	// #0
   24b34:	b	24bb8 <scols_init_debug@@SMARTCOLS_2.25+0xc170>
   24b38:	ldr	x0, [sp, #40]
   24b3c:	str	x0, [sp, #72]
   24b40:	ldr	x0, [sp, #24]
   24b44:	str	x0, [sp, #64]
   24b48:	b	24b90 <scols_init_debug@@SMARTCOLS_2.25+0xc148>
   24b4c:	ldr	x1, [sp, #72]
   24b50:	ldr	x0, [sp, #40]
   24b54:	cmp	x1, x0
   24b58:	b.eq	24b6c <scols_init_debug@@SMARTCOLS_2.25+0xc124>  // b.none
   24b5c:	ldr	x1, [sp, #16]
   24b60:	ldr	x0, [sp, #72]
   24b64:	bl	77f0 <stpcpy@plt>
   24b68:	str	x0, [sp, #72]
   24b6c:	ldr	x0, [sp, #64]
   24b70:	ldr	x0, [x0]
   24b74:	mov	x1, x0
   24b78:	ldr	x0, [sp, #72]
   24b7c:	bl	77f0 <stpcpy@plt>
   24b80:	str	x0, [sp, #72]
   24b84:	ldr	x0, [sp, #64]
   24b88:	add	x0, x0, #0x8
   24b8c:	str	x0, [sp, #64]
   24b90:	ldr	x0, [sp, #64]
   24b94:	cmp	x0, #0x0
   24b98:	b.eq	24bac <scols_init_debug@@SMARTCOLS_2.25+0xc164>  // b.none
   24b9c:	ldr	x0, [sp, #64]
   24ba0:	ldr	x0, [x0]
   24ba4:	cmp	x0, #0x0
   24ba8:	b.ne	24b4c <scols_init_debug@@SMARTCOLS_2.25+0xc104>  // b.any
   24bac:	ldr	x0, [sp, #72]
   24bb0:	strb	wzr, [x0]
   24bb4:	ldr	x0, [sp, #40]
   24bb8:	ldp	x29, x30, [sp], #80
   24bbc:	ret
   24bc0:	stp	x29, x30, [sp, #-48]!
   24bc4:	mov	x29, sp
   24bc8:	str	x0, [sp, #24]
   24bcc:	str	x1, [sp, #16]
   24bd0:	ldr	x0, [sp, #16]
   24bd4:	cmp	x0, #0x0
   24bd8:	b.ne	24be4 <scols_init_debug@@SMARTCOLS_2.25+0xc19c>  // b.any
   24bdc:	mov	w0, #0x0                   	// #0
   24be0:	b	24c90 <scols_init_debug@@SMARTCOLS_2.25+0xc248>
   24be4:	ldr	x0, [sp, #24]
   24be8:	ldr	x0, [x0]
   24bec:	bl	24464 <scols_init_debug@@SMARTCOLS_2.25+0xba1c>
   24bf0:	str	w0, [sp, #44]
   24bf4:	ldr	w0, [sp, #44]
   24bf8:	add	w0, w0, #0x2
   24bfc:	str	w0, [sp, #40]
   24c00:	ldr	w1, [sp, #40]
   24c04:	ldr	w0, [sp, #44]
   24c08:	cmp	w1, w0
   24c0c:	b.cs	24c18 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>  // b.hs, b.nlast
   24c10:	mov	w0, #0xfffffff4            	// #-12
   24c14:	b	24c90 <scols_init_debug@@SMARTCOLS_2.25+0xc248>
   24c18:	ldr	x0, [sp, #24]
   24c1c:	ldr	x2, [x0]
   24c20:	ldr	w0, [sp, #40]
   24c24:	lsl	x0, x0, #3
   24c28:	mov	x1, x0
   24c2c:	mov	x0, x2
   24c30:	bl	7b40 <realloc@plt>
   24c34:	str	x0, [sp, #32]
   24c38:	ldr	x0, [sp, #32]
   24c3c:	cmp	x0, #0x0
   24c40:	b.ne	24c4c <scols_init_debug@@SMARTCOLS_2.25+0xc204>  // b.any
   24c44:	mov	w0, #0xfffffff4            	// #-12
   24c48:	b	24c90 <scols_init_debug@@SMARTCOLS_2.25+0xc248>
   24c4c:	ldr	w0, [sp, #44]
   24c50:	lsl	x0, x0, #3
   24c54:	ldr	x1, [sp, #32]
   24c58:	add	x0, x1, x0
   24c5c:	ldr	x1, [sp, #16]
   24c60:	str	x1, [x0]
   24c64:	ldr	w0, [sp, #44]
   24c68:	add	w0, w0, #0x1
   24c6c:	mov	w0, w0
   24c70:	lsl	x0, x0, #3
   24c74:	ldr	x1, [sp, #32]
   24c78:	add	x0, x1, x0
   24c7c:	str	xzr, [x0]
   24c80:	ldr	x0, [sp, #24]
   24c84:	ldr	x1, [sp, #32]
   24c88:	str	x1, [x0]
   24c8c:	mov	w0, #0x0                   	// #0
   24c90:	ldp	x29, x30, [sp], #48
   24c94:	ret
   24c98:	stp	x29, x30, [sp, #-64]!
   24c9c:	mov	x29, sp
   24ca0:	str	x0, [sp, #24]
   24ca4:	str	x1, [sp, #16]
   24ca8:	ldr	x0, [sp, #16]
   24cac:	cmp	x0, #0x0
   24cb0:	b.ne	24cbc <scols_init_debug@@SMARTCOLS_2.25+0xc274>  // b.any
   24cb4:	mov	w0, #0x0                   	// #0
   24cb8:	b	24db0 <scols_init_debug@@SMARTCOLS_2.25+0xc368>
   24cbc:	ldr	x0, [sp, #24]
   24cc0:	ldr	x0, [x0]
   24cc4:	bl	24464 <scols_init_debug@@SMARTCOLS_2.25+0xba1c>
   24cc8:	str	w0, [sp, #56]
   24ccc:	ldr	w0, [sp, #56]
   24cd0:	add	w0, w0, #0x2
   24cd4:	str	w0, [sp, #52]
   24cd8:	ldr	w1, [sp, #52]
   24cdc:	ldr	w0, [sp, #56]
   24ce0:	cmp	w1, w0
   24ce4:	b.cs	24cf0 <scols_init_debug@@SMARTCOLS_2.25+0xc2a8>  // b.hs, b.nlast
   24ce8:	mov	w0, #0xfffffff4            	// #-12
   24cec:	b	24db0 <scols_init_debug@@SMARTCOLS_2.25+0xc368>
   24cf0:	ldr	w0, [sp, #52]
   24cf4:	lsl	x0, x0, #3
   24cf8:	bl	78e0 <malloc@plt>
   24cfc:	str	x0, [sp, #40]
   24d00:	ldr	x0, [sp, #40]
   24d04:	cmp	x0, #0x0
   24d08:	b.ne	24d14 <scols_init_debug@@SMARTCOLS_2.25+0xc2cc>  // b.any
   24d0c:	mov	w0, #0xfffffff4            	// #-12
   24d10:	b	24db0 <scols_init_debug@@SMARTCOLS_2.25+0xc368>
   24d14:	str	wzr, [sp, #60]
   24d18:	b	24d5c <scols_init_debug@@SMARTCOLS_2.25+0xc314>
   24d1c:	ldr	x0, [sp, #24]
   24d20:	ldr	x1, [x0]
   24d24:	ldr	w0, [sp, #60]
   24d28:	lsl	x0, x0, #3
   24d2c:	add	x1, x1, x0
   24d30:	ldr	w0, [sp, #60]
   24d34:	add	w0, w0, #0x1
   24d38:	mov	w0, w0
   24d3c:	lsl	x0, x0, #3
   24d40:	ldr	x2, [sp, #40]
   24d44:	add	x0, x2, x0
   24d48:	ldr	x1, [x1]
   24d4c:	str	x1, [x0]
   24d50:	ldr	w0, [sp, #60]
   24d54:	add	w0, w0, #0x1
   24d58:	str	w0, [sp, #60]
   24d5c:	ldr	w1, [sp, #60]
   24d60:	ldr	w0, [sp, #56]
   24d64:	cmp	w1, w0
   24d68:	b.cc	24d1c <scols_init_debug@@SMARTCOLS_2.25+0xc2d4>  // b.lo, b.ul, b.last
   24d6c:	ldr	x0, [sp, #40]
   24d70:	ldr	x1, [sp, #16]
   24d74:	str	x1, [x0]
   24d78:	ldr	w0, [sp, #56]
   24d7c:	add	w0, w0, #0x1
   24d80:	mov	w0, w0
   24d84:	lsl	x0, x0, #3
   24d88:	ldr	x1, [sp, #40]
   24d8c:	add	x0, x1, x0
   24d90:	str	xzr, [x0]
   24d94:	ldr	x0, [sp, #24]
   24d98:	ldr	x0, [x0]
   24d9c:	bl	7dc0 <free@plt>
   24da0:	ldr	x0, [sp, #24]
   24da4:	ldr	x1, [sp, #40]
   24da8:	str	x1, [x0]
   24dac:	mov	w0, #0x0                   	// #0
   24db0:	ldp	x29, x30, [sp], #64
   24db4:	ret
   24db8:	stp	x29, x30, [sp, #-48]!
   24dbc:	mov	x29, sp
   24dc0:	str	x0, [sp, #24]
   24dc4:	str	x1, [sp, #16]
   24dc8:	ldr	x1, [sp, #16]
   24dcc:	ldr	x0, [sp, #24]
   24dd0:	bl	24bc0 <scols_init_debug@@SMARTCOLS_2.25+0xc178>
   24dd4:	str	w0, [sp, #44]
   24dd8:	ldr	w0, [sp, #44]
   24ddc:	cmp	w0, #0x0
   24de0:	b.ge	24dec <scols_init_debug@@SMARTCOLS_2.25+0xc3a4>  // b.tcont
   24de4:	ldr	x0, [sp, #16]
   24de8:	bl	7dc0 <free@plt>
   24dec:	ldr	w0, [sp, #44]
   24df0:	ldp	x29, x30, [sp], #48
   24df4:	ret
   24df8:	stp	x29, x30, [sp, #-48]!
   24dfc:	mov	x29, sp
   24e00:	str	x0, [sp, #24]
   24e04:	str	x1, [sp, #16]
   24e08:	ldr	x1, [sp, #16]
   24e0c:	ldr	x0, [sp, #24]
   24e10:	bl	24c98 <scols_init_debug@@SMARTCOLS_2.25+0xc250>
   24e14:	str	w0, [sp, #44]
   24e18:	ldr	w0, [sp, #44]
   24e1c:	cmp	w0, #0x0
   24e20:	b.ge	24e2c <scols_init_debug@@SMARTCOLS_2.25+0xc3e4>  // b.tcont
   24e24:	ldr	x0, [sp, #16]
   24e28:	bl	7dc0 <free@plt>
   24e2c:	ldr	w0, [sp, #44]
   24e30:	ldp	x29, x30, [sp], #48
   24e34:	ret
   24e38:	stp	x29, x30, [sp, #-48]!
   24e3c:	mov	x29, sp
   24e40:	str	x0, [sp, #24]
   24e44:	str	x1, [sp, #16]
   24e48:	ldr	x0, [sp, #16]
   24e4c:	cmp	x0, #0x0
   24e50:	b.ne	24e5c <scols_init_debug@@SMARTCOLS_2.25+0xc414>  // b.any
   24e54:	mov	w0, #0x0                   	// #0
   24e58:	b	24e88 <scols_init_debug@@SMARTCOLS_2.25+0xc440>
   24e5c:	ldr	x0, [sp, #16]
   24e60:	bl	7b70 <strdup@plt>
   24e64:	str	x0, [sp, #40]
   24e68:	ldr	x0, [sp, #40]
   24e6c:	cmp	x0, #0x0
   24e70:	b.ne	24e7c <scols_init_debug@@SMARTCOLS_2.25+0xc434>  // b.any
   24e74:	mov	w0, #0xfffffff4            	// #-12
   24e78:	b	24e88 <scols_init_debug@@SMARTCOLS_2.25+0xc440>
   24e7c:	ldr	x1, [sp, #40]
   24e80:	ldr	x0, [sp, #24]
   24e84:	bl	24db8 <scols_init_debug@@SMARTCOLS_2.25+0xc370>
   24e88:	ldp	x29, x30, [sp], #48
   24e8c:	ret
   24e90:	stp	x29, x30, [sp, #-48]!
   24e94:	mov	x29, sp
   24e98:	str	x0, [sp, #24]
   24e9c:	str	x1, [sp, #16]
   24ea0:	ldr	x0, [sp, #24]
   24ea4:	cmp	x0, #0x0
   24ea8:	b.ne	24eb4 <scols_init_debug@@SMARTCOLS_2.25+0xc46c>  // b.any
   24eac:	mov	x0, #0x0                   	// #0
   24eb0:	b	24f5c <scols_init_debug@@SMARTCOLS_2.25+0xc514>
   24eb4:	ldr	x0, [sp, #16]
   24eb8:	cmp	x0, #0x0
   24ebc:	b.ne	24ee0 <scols_init_debug@@SMARTCOLS_2.25+0xc498>  // b.any
   24ec0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24ec4:	add	x3, x0, #0xce8
   24ec8:	mov	w2, #0x15a                 	// #346
   24ecc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24ed0:	add	x1, x0, #0xcb8
   24ed4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   24ed8:	add	x0, x0, #0xcc8
   24edc:	bl	8230 <__assert_fail@plt>
   24ee0:	ldr	x0, [sp, #24]
   24ee4:	str	x0, [sp, #32]
   24ee8:	ldr	x0, [sp, #32]
   24eec:	str	x0, [sp, #40]
   24ef0:	b	24f40 <scols_init_debug@@SMARTCOLS_2.25+0xc4f8>
   24ef4:	ldr	x0, [sp, #40]
   24ef8:	ldr	x0, [x0]
   24efc:	ldr	x1, [sp, #16]
   24f00:	bl	7d20 <strcmp@plt>
   24f04:	cmp	w0, #0x0
   24f08:	b.ne	24f1c <scols_init_debug@@SMARTCOLS_2.25+0xc4d4>  // b.any
   24f0c:	ldr	x0, [sp, #40]
   24f10:	ldr	x0, [x0]
   24f14:	bl	7dc0 <free@plt>
   24f18:	b	24f34 <scols_init_debug@@SMARTCOLS_2.25+0xc4ec>
   24f1c:	ldr	x0, [sp, #32]
   24f20:	add	x1, x0, #0x8
   24f24:	str	x1, [sp, #32]
   24f28:	ldr	x1, [sp, #40]
   24f2c:	ldr	x1, [x1]
   24f30:	str	x1, [x0]
   24f34:	ldr	x0, [sp, #40]
   24f38:	add	x0, x0, #0x8
   24f3c:	str	x0, [sp, #40]
   24f40:	ldr	x0, [sp, #40]
   24f44:	ldr	x0, [x0]
   24f48:	cmp	x0, #0x0
   24f4c:	b.ne	24ef4 <scols_init_debug@@SMARTCOLS_2.25+0xc4ac>  // b.any
   24f50:	ldr	x0, [sp, #32]
   24f54:	str	xzr, [x0]
   24f58:	ldr	x0, [sp, #24]
   24f5c:	ldp	x29, x30, [sp], #48
   24f60:	ret
   24f64:	stp	x29, x30, [sp, #-288]!
   24f68:	mov	x29, sp
   24f6c:	str	x0, [sp, #56]
   24f70:	str	x1, [sp, #48]
   24f74:	str	x2, [sp, #240]
   24f78:	str	x3, [sp, #248]
   24f7c:	str	x4, [sp, #256]
   24f80:	str	x5, [sp, #264]
   24f84:	str	x6, [sp, #272]
   24f88:	str	x7, [sp, #280]
   24f8c:	str	q0, [sp, #112]
   24f90:	str	q1, [sp, #128]
   24f94:	str	q2, [sp, #144]
   24f98:	str	q3, [sp, #160]
   24f9c:	str	q4, [sp, #176]
   24fa0:	str	q5, [sp, #192]
   24fa4:	str	q6, [sp, #208]
   24fa8:	str	q7, [sp, #224]
   24fac:	add	x0, sp, #0x120
   24fb0:	str	x0, [sp, #72]
   24fb4:	add	x0, sp, #0x120
   24fb8:	str	x0, [sp, #80]
   24fbc:	add	x0, sp, #0xf0
   24fc0:	str	x0, [sp, #88]
   24fc4:	mov	w0, #0xffffffd0            	// #-48
   24fc8:	str	w0, [sp, #96]
   24fcc:	mov	w0, #0xffffff80            	// #-128
   24fd0:	str	w0, [sp, #100]
   24fd4:	add	x2, sp, #0x10
   24fd8:	add	x3, sp, #0x48
   24fdc:	ldp	x0, x1, [x3]
   24fe0:	stp	x0, x1, [x2]
   24fe4:	ldp	x0, x1, [x3, #16]
   24fe8:	stp	x0, x1, [x2, #16]
   24fec:	add	x1, sp, #0x10
   24ff0:	add	x0, sp, #0x40
   24ff4:	mov	x2, x1
   24ff8:	ldr	x1, [sp, #48]
   24ffc:	bl	7e50 <vasprintf@plt>
   25000:	str	w0, [sp, #108]
   25004:	ldr	w0, [sp, #108]
   25008:	cmp	w0, #0x0
   2500c:	b.ge	25018 <scols_init_debug@@SMARTCOLS_2.25+0xc5d0>  // b.tcont
   25010:	mov	w0, #0xfffffff4            	// #-12
   25014:	b	25028 <scols_init_debug@@SMARTCOLS_2.25+0xc5e0>
   25018:	ldr	x0, [sp, #64]
   2501c:	mov	x1, x0
   25020:	ldr	x0, [sp, #56]
   25024:	bl	24db8 <scols_init_debug@@SMARTCOLS_2.25+0xc370>
   25028:	ldp	x29, x30, [sp], #288
   2502c:	ret
   25030:	stp	x29, x30, [sp, #-96]!
   25034:	mov	x29, sp
   25038:	str	x19, [sp, #16]
   2503c:	str	x0, [sp, #72]
   25040:	str	x1, [sp, #64]
   25044:	mov	x19, x2
   25048:	add	x2, sp, #0x20
   2504c:	mov	x3, x19
   25050:	ldp	x0, x1, [x3]
   25054:	stp	x0, x1, [x2]
   25058:	ldp	x0, x1, [x3, #16]
   2505c:	stp	x0, x1, [x2, #16]
   25060:	add	x1, sp, #0x20
   25064:	add	x0, sp, #0x50
   25068:	mov	x2, x1
   2506c:	ldr	x1, [sp, #64]
   25070:	bl	7e50 <vasprintf@plt>
   25074:	str	w0, [sp, #92]
   25078:	ldr	w0, [sp, #92]
   2507c:	cmp	w0, #0x0
   25080:	b.ge	2508c <scols_init_debug@@SMARTCOLS_2.25+0xc644>  // b.tcont
   25084:	mov	w0, #0xfffffff4            	// #-12
   25088:	b	2509c <scols_init_debug@@SMARTCOLS_2.25+0xc654>
   2508c:	ldr	x0, [sp, #80]
   25090:	mov	x1, x0
   25094:	ldr	x0, [sp, #72]
   25098:	bl	24db8 <scols_init_debug@@SMARTCOLS_2.25+0xc370>
   2509c:	ldr	x19, [sp, #16]
   250a0:	ldp	x29, x30, [sp], #96
   250a4:	ret
   250a8:	stp	x29, x30, [sp, #-48]!
   250ac:	mov	x29, sp
   250b0:	str	x0, [sp, #24]
   250b4:	ldr	x0, [sp, #24]
   250b8:	bl	24464 <scols_init_debug@@SMARTCOLS_2.25+0xba1c>
   250bc:	str	w0, [sp, #40]
   250c0:	ldr	w0, [sp, #40]
   250c4:	cmp	w0, #0x1
   250c8:	b.hi	250d4 <scols_init_debug@@SMARTCOLS_2.25+0xc68c>  // b.pmore
   250cc:	ldr	x0, [sp, #24]
   250d0:	b	25178 <scols_init_debug@@SMARTCOLS_2.25+0xc730>
   250d4:	str	wzr, [sp, #44]
   250d8:	b	25160 <scols_init_debug@@SMARTCOLS_2.25+0xc718>
   250dc:	ldr	w0, [sp, #44]
   250e0:	lsl	x0, x0, #3
   250e4:	ldr	x1, [sp, #24]
   250e8:	add	x0, x1, x0
   250ec:	ldr	x0, [x0]
   250f0:	str	x0, [sp, #32]
   250f4:	ldr	w1, [sp, #40]
   250f8:	ldr	w0, [sp, #44]
   250fc:	sub	w0, w1, w0
   25100:	sub	w0, w0, #0x1
   25104:	mov	w0, w0
   25108:	lsl	x0, x0, #3
   2510c:	ldr	x1, [sp, #24]
   25110:	add	x1, x1, x0
   25114:	ldr	w0, [sp, #44]
   25118:	lsl	x0, x0, #3
   2511c:	ldr	x2, [sp, #24]
   25120:	add	x0, x2, x0
   25124:	ldr	x1, [x1]
   25128:	str	x1, [x0]
   2512c:	ldr	w1, [sp, #40]
   25130:	ldr	w0, [sp, #44]
   25134:	sub	w0, w1, w0
   25138:	sub	w0, w0, #0x1
   2513c:	mov	w0, w0
   25140:	lsl	x0, x0, #3
   25144:	ldr	x1, [sp, #24]
   25148:	add	x0, x1, x0
   2514c:	ldr	x1, [sp, #32]
   25150:	str	x1, [x0]
   25154:	ldr	w0, [sp, #44]
   25158:	add	w0, w0, #0x1
   2515c:	str	w0, [sp, #44]
   25160:	ldr	w0, [sp, #40]
   25164:	lsr	w0, w0, #1
   25168:	ldr	w1, [sp, #44]
   2516c:	cmp	w1, w0
   25170:	b.cc	250dc <scols_init_debug@@SMARTCOLS_2.25+0xc694>  // b.lo, b.ul, b.last
   25174:	ldr	x0, [sp, #24]
   25178:	ldp	x29, x30, [sp], #48
   2517c:	ret
   25180:	stp	x29, x30, [sp, #-128]!
   25184:	mov	x29, sp
   25188:	str	x0, [sp, #24]
   2518c:	str	x1, [sp, #16]
   25190:	ldr	x1, [sp, #16]
   25194:	add	x0, sp, #0x28
   25198:	ldp	x2, x3, [x1]
   2519c:	stp	x2, x3, [x0]
   251a0:	ldp	x2, x3, [x1, #16]
   251a4:	stp	x2, x3, [x0, #16]
   251a8:	ldp	x2, x3, [x1, #32]
   251ac:	stp	x2, x3, [x0, #32]
   251b0:	ldp	x2, x3, [x1, #48]
   251b4:	stp	x2, x3, [x0, #48]
   251b8:	ldr	x0, [sp, #24]
   251bc:	ldr	w0, [x0]
   251c0:	str	w0, [sp, #124]
   251c4:	ldr	x0, [sp, #24]
   251c8:	ldr	w0, [x0, #4]
   251cc:	str	w0, [sp, #120]
   251d0:	ldr	x0, [sp, #24]
   251d4:	ldr	w0, [x0, #8]
   251d8:	str	w0, [sp, #116]
   251dc:	ldr	x0, [sp, #24]
   251e0:	ldr	w0, [x0, #12]
   251e4:	str	w0, [sp, #112]
   251e8:	ldr	x0, [sp, #24]
   251ec:	ldr	w0, [x0, #16]
   251f0:	str	w0, [sp, #108]
   251f4:	ldr	w1, [sp, #116]
   251f8:	ldr	w0, [sp, #112]
   251fc:	eor	w1, w1, w0
   25200:	ldr	w0, [sp, #120]
   25204:	and	w1, w1, w0
   25208:	ldr	w0, [sp, #112]
   2520c:	eor	w1, w1, w0
   25210:	ldr	w0, [sp, #40]
   25214:	ror	w0, w0, #8
   25218:	and	w2, w0, #0xff00ff00
   2521c:	ldr	w0, [sp, #40]
   25220:	ror	w0, w0, #24
   25224:	and	w0, w0, #0xff00ff
   25228:	orr	w0, w2, w0
   2522c:	str	w0, [sp, #40]
   25230:	ldr	w0, [sp, #40]
   25234:	add	w1, w1, w0
   25238:	ldr	w0, [sp, #124]
   2523c:	ror	w0, w0, #27
   25240:	add	w1, w1, w0
   25244:	mov	w0, #0x7999                	// #31129
   25248:	movk	w0, #0x5a82, lsl #16
   2524c:	add	w0, w1, w0
   25250:	ldr	w1, [sp, #108]
   25254:	add	w0, w1, w0
   25258:	str	w0, [sp, #108]
   2525c:	ldr	w0, [sp, #120]
   25260:	ror	w0, w0, #2
   25264:	str	w0, [sp, #120]
   25268:	ldr	w1, [sp, #120]
   2526c:	ldr	w0, [sp, #116]
   25270:	eor	w1, w1, w0
   25274:	ldr	w0, [sp, #124]
   25278:	and	w1, w1, w0
   2527c:	ldr	w0, [sp, #116]
   25280:	eor	w1, w1, w0
   25284:	ldr	w0, [sp, #44]
   25288:	ror	w0, w0, #8
   2528c:	and	w2, w0, #0xff00ff00
   25290:	ldr	w0, [sp, #44]
   25294:	ror	w0, w0, #24
   25298:	and	w0, w0, #0xff00ff
   2529c:	orr	w0, w2, w0
   252a0:	str	w0, [sp, #44]
   252a4:	ldr	w0, [sp, #44]
   252a8:	add	w1, w1, w0
   252ac:	ldr	w0, [sp, #108]
   252b0:	ror	w0, w0, #27
   252b4:	add	w1, w1, w0
   252b8:	mov	w0, #0x7999                	// #31129
   252bc:	movk	w0, #0x5a82, lsl #16
   252c0:	add	w0, w1, w0
   252c4:	ldr	w1, [sp, #112]
   252c8:	add	w0, w1, w0
   252cc:	str	w0, [sp, #112]
   252d0:	ldr	w0, [sp, #124]
   252d4:	ror	w0, w0, #2
   252d8:	str	w0, [sp, #124]
   252dc:	ldr	w1, [sp, #124]
   252e0:	ldr	w0, [sp, #120]
   252e4:	eor	w1, w1, w0
   252e8:	ldr	w0, [sp, #108]
   252ec:	and	w1, w1, w0
   252f0:	ldr	w0, [sp, #120]
   252f4:	eor	w1, w1, w0
   252f8:	ldr	w0, [sp, #48]
   252fc:	ror	w0, w0, #8
   25300:	and	w2, w0, #0xff00ff00
   25304:	ldr	w0, [sp, #48]
   25308:	ror	w0, w0, #24
   2530c:	and	w0, w0, #0xff00ff
   25310:	orr	w0, w2, w0
   25314:	str	w0, [sp, #48]
   25318:	ldr	w0, [sp, #48]
   2531c:	add	w1, w1, w0
   25320:	ldr	w0, [sp, #112]
   25324:	ror	w0, w0, #27
   25328:	add	w1, w1, w0
   2532c:	mov	w0, #0x7999                	// #31129
   25330:	movk	w0, #0x5a82, lsl #16
   25334:	add	w0, w1, w0
   25338:	ldr	w1, [sp, #116]
   2533c:	add	w0, w1, w0
   25340:	str	w0, [sp, #116]
   25344:	ldr	w0, [sp, #108]
   25348:	ror	w0, w0, #2
   2534c:	str	w0, [sp, #108]
   25350:	ldr	w1, [sp, #108]
   25354:	ldr	w0, [sp, #124]
   25358:	eor	w1, w1, w0
   2535c:	ldr	w0, [sp, #112]
   25360:	and	w1, w1, w0
   25364:	ldr	w0, [sp, #124]
   25368:	eor	w1, w1, w0
   2536c:	ldr	w0, [sp, #52]
   25370:	ror	w0, w0, #8
   25374:	and	w2, w0, #0xff00ff00
   25378:	ldr	w0, [sp, #52]
   2537c:	ror	w0, w0, #24
   25380:	and	w0, w0, #0xff00ff
   25384:	orr	w0, w2, w0
   25388:	str	w0, [sp, #52]
   2538c:	ldr	w0, [sp, #52]
   25390:	add	w1, w1, w0
   25394:	ldr	w0, [sp, #116]
   25398:	ror	w0, w0, #27
   2539c:	add	w1, w1, w0
   253a0:	mov	w0, #0x7999                	// #31129
   253a4:	movk	w0, #0x5a82, lsl #16
   253a8:	add	w0, w1, w0
   253ac:	ldr	w1, [sp, #120]
   253b0:	add	w0, w1, w0
   253b4:	str	w0, [sp, #120]
   253b8:	ldr	w0, [sp, #112]
   253bc:	ror	w0, w0, #2
   253c0:	str	w0, [sp, #112]
   253c4:	ldr	w1, [sp, #112]
   253c8:	ldr	w0, [sp, #108]
   253cc:	eor	w1, w1, w0
   253d0:	ldr	w0, [sp, #116]
   253d4:	and	w1, w1, w0
   253d8:	ldr	w0, [sp, #108]
   253dc:	eor	w1, w1, w0
   253e0:	ldr	w0, [sp, #56]
   253e4:	ror	w0, w0, #8
   253e8:	and	w2, w0, #0xff00ff00
   253ec:	ldr	w0, [sp, #56]
   253f0:	ror	w0, w0, #24
   253f4:	and	w0, w0, #0xff00ff
   253f8:	orr	w0, w2, w0
   253fc:	str	w0, [sp, #56]
   25400:	ldr	w0, [sp, #56]
   25404:	add	w1, w1, w0
   25408:	ldr	w0, [sp, #120]
   2540c:	ror	w0, w0, #27
   25410:	add	w1, w1, w0
   25414:	mov	w0, #0x7999                	// #31129
   25418:	movk	w0, #0x5a82, lsl #16
   2541c:	add	w0, w1, w0
   25420:	ldr	w1, [sp, #124]
   25424:	add	w0, w1, w0
   25428:	str	w0, [sp, #124]
   2542c:	ldr	w0, [sp, #116]
   25430:	ror	w0, w0, #2
   25434:	str	w0, [sp, #116]
   25438:	ldr	w1, [sp, #116]
   2543c:	ldr	w0, [sp, #112]
   25440:	eor	w1, w1, w0
   25444:	ldr	w0, [sp, #120]
   25448:	and	w1, w1, w0
   2544c:	ldr	w0, [sp, #112]
   25450:	eor	w1, w1, w0
   25454:	ldr	w0, [sp, #60]
   25458:	ror	w0, w0, #8
   2545c:	and	w2, w0, #0xff00ff00
   25460:	ldr	w0, [sp, #60]
   25464:	ror	w0, w0, #24
   25468:	and	w0, w0, #0xff00ff
   2546c:	orr	w0, w2, w0
   25470:	str	w0, [sp, #60]
   25474:	ldr	w0, [sp, #60]
   25478:	add	w1, w1, w0
   2547c:	ldr	w0, [sp, #124]
   25480:	ror	w0, w0, #27
   25484:	add	w1, w1, w0
   25488:	mov	w0, #0x7999                	// #31129
   2548c:	movk	w0, #0x5a82, lsl #16
   25490:	add	w0, w1, w0
   25494:	ldr	w1, [sp, #108]
   25498:	add	w0, w1, w0
   2549c:	str	w0, [sp, #108]
   254a0:	ldr	w0, [sp, #120]
   254a4:	ror	w0, w0, #2
   254a8:	str	w0, [sp, #120]
   254ac:	ldr	w1, [sp, #120]
   254b0:	ldr	w0, [sp, #116]
   254b4:	eor	w1, w1, w0
   254b8:	ldr	w0, [sp, #124]
   254bc:	and	w1, w1, w0
   254c0:	ldr	w0, [sp, #116]
   254c4:	eor	w1, w1, w0
   254c8:	ldr	w0, [sp, #64]
   254cc:	ror	w0, w0, #8
   254d0:	and	w2, w0, #0xff00ff00
   254d4:	ldr	w0, [sp, #64]
   254d8:	ror	w0, w0, #24
   254dc:	and	w0, w0, #0xff00ff
   254e0:	orr	w0, w2, w0
   254e4:	str	w0, [sp, #64]
   254e8:	ldr	w0, [sp, #64]
   254ec:	add	w1, w1, w0
   254f0:	ldr	w0, [sp, #108]
   254f4:	ror	w0, w0, #27
   254f8:	add	w1, w1, w0
   254fc:	mov	w0, #0x7999                	// #31129
   25500:	movk	w0, #0x5a82, lsl #16
   25504:	add	w0, w1, w0
   25508:	ldr	w1, [sp, #112]
   2550c:	add	w0, w1, w0
   25510:	str	w0, [sp, #112]
   25514:	ldr	w0, [sp, #124]
   25518:	ror	w0, w0, #2
   2551c:	str	w0, [sp, #124]
   25520:	ldr	w1, [sp, #124]
   25524:	ldr	w0, [sp, #120]
   25528:	eor	w1, w1, w0
   2552c:	ldr	w0, [sp, #108]
   25530:	and	w1, w1, w0
   25534:	ldr	w0, [sp, #120]
   25538:	eor	w1, w1, w0
   2553c:	ldr	w0, [sp, #68]
   25540:	ror	w0, w0, #8
   25544:	and	w2, w0, #0xff00ff00
   25548:	ldr	w0, [sp, #68]
   2554c:	ror	w0, w0, #24
   25550:	and	w0, w0, #0xff00ff
   25554:	orr	w0, w2, w0
   25558:	str	w0, [sp, #68]
   2555c:	ldr	w0, [sp, #68]
   25560:	add	w1, w1, w0
   25564:	ldr	w0, [sp, #112]
   25568:	ror	w0, w0, #27
   2556c:	add	w1, w1, w0
   25570:	mov	w0, #0x7999                	// #31129
   25574:	movk	w0, #0x5a82, lsl #16
   25578:	add	w0, w1, w0
   2557c:	ldr	w1, [sp, #116]
   25580:	add	w0, w1, w0
   25584:	str	w0, [sp, #116]
   25588:	ldr	w0, [sp, #108]
   2558c:	ror	w0, w0, #2
   25590:	str	w0, [sp, #108]
   25594:	ldr	w1, [sp, #108]
   25598:	ldr	w0, [sp, #124]
   2559c:	eor	w1, w1, w0
   255a0:	ldr	w0, [sp, #112]
   255a4:	and	w1, w1, w0
   255a8:	ldr	w0, [sp, #124]
   255ac:	eor	w1, w1, w0
   255b0:	ldr	w0, [sp, #72]
   255b4:	ror	w0, w0, #8
   255b8:	and	w2, w0, #0xff00ff00
   255bc:	ldr	w0, [sp, #72]
   255c0:	ror	w0, w0, #24
   255c4:	and	w0, w0, #0xff00ff
   255c8:	orr	w0, w2, w0
   255cc:	str	w0, [sp, #72]
   255d0:	ldr	w0, [sp, #72]
   255d4:	add	w1, w1, w0
   255d8:	ldr	w0, [sp, #116]
   255dc:	ror	w0, w0, #27
   255e0:	add	w1, w1, w0
   255e4:	mov	w0, #0x7999                	// #31129
   255e8:	movk	w0, #0x5a82, lsl #16
   255ec:	add	w0, w1, w0
   255f0:	ldr	w1, [sp, #120]
   255f4:	add	w0, w1, w0
   255f8:	str	w0, [sp, #120]
   255fc:	ldr	w0, [sp, #112]
   25600:	ror	w0, w0, #2
   25604:	str	w0, [sp, #112]
   25608:	ldr	w1, [sp, #112]
   2560c:	ldr	w0, [sp, #108]
   25610:	eor	w1, w1, w0
   25614:	ldr	w0, [sp, #116]
   25618:	and	w1, w1, w0
   2561c:	ldr	w0, [sp, #108]
   25620:	eor	w1, w1, w0
   25624:	ldr	w0, [sp, #76]
   25628:	ror	w0, w0, #8
   2562c:	and	w2, w0, #0xff00ff00
   25630:	ldr	w0, [sp, #76]
   25634:	ror	w0, w0, #24
   25638:	and	w0, w0, #0xff00ff
   2563c:	orr	w0, w2, w0
   25640:	str	w0, [sp, #76]
   25644:	ldr	w0, [sp, #76]
   25648:	add	w1, w1, w0
   2564c:	ldr	w0, [sp, #120]
   25650:	ror	w0, w0, #27
   25654:	add	w1, w1, w0
   25658:	mov	w0, #0x7999                	// #31129
   2565c:	movk	w0, #0x5a82, lsl #16
   25660:	add	w0, w1, w0
   25664:	ldr	w1, [sp, #124]
   25668:	add	w0, w1, w0
   2566c:	str	w0, [sp, #124]
   25670:	ldr	w0, [sp, #116]
   25674:	ror	w0, w0, #2
   25678:	str	w0, [sp, #116]
   2567c:	ldr	w1, [sp, #116]
   25680:	ldr	w0, [sp, #112]
   25684:	eor	w1, w1, w0
   25688:	ldr	w0, [sp, #120]
   2568c:	and	w1, w1, w0
   25690:	ldr	w0, [sp, #112]
   25694:	eor	w1, w1, w0
   25698:	ldr	w0, [sp, #80]
   2569c:	ror	w0, w0, #8
   256a0:	and	w2, w0, #0xff00ff00
   256a4:	ldr	w0, [sp, #80]
   256a8:	ror	w0, w0, #24
   256ac:	and	w0, w0, #0xff00ff
   256b0:	orr	w0, w2, w0
   256b4:	str	w0, [sp, #80]
   256b8:	ldr	w0, [sp, #80]
   256bc:	add	w1, w1, w0
   256c0:	ldr	w0, [sp, #124]
   256c4:	ror	w0, w0, #27
   256c8:	add	w1, w1, w0
   256cc:	mov	w0, #0x7999                	// #31129
   256d0:	movk	w0, #0x5a82, lsl #16
   256d4:	add	w0, w1, w0
   256d8:	ldr	w1, [sp, #108]
   256dc:	add	w0, w1, w0
   256e0:	str	w0, [sp, #108]
   256e4:	ldr	w0, [sp, #120]
   256e8:	ror	w0, w0, #2
   256ec:	str	w0, [sp, #120]
   256f0:	ldr	w1, [sp, #120]
   256f4:	ldr	w0, [sp, #116]
   256f8:	eor	w1, w1, w0
   256fc:	ldr	w0, [sp, #124]
   25700:	and	w1, w1, w0
   25704:	ldr	w0, [sp, #116]
   25708:	eor	w1, w1, w0
   2570c:	ldr	w0, [sp, #84]
   25710:	ror	w0, w0, #8
   25714:	and	w2, w0, #0xff00ff00
   25718:	ldr	w0, [sp, #84]
   2571c:	ror	w0, w0, #24
   25720:	and	w0, w0, #0xff00ff
   25724:	orr	w0, w2, w0
   25728:	str	w0, [sp, #84]
   2572c:	ldr	w0, [sp, #84]
   25730:	add	w1, w1, w0
   25734:	ldr	w0, [sp, #108]
   25738:	ror	w0, w0, #27
   2573c:	add	w1, w1, w0
   25740:	mov	w0, #0x7999                	// #31129
   25744:	movk	w0, #0x5a82, lsl #16
   25748:	add	w0, w1, w0
   2574c:	ldr	w1, [sp, #112]
   25750:	add	w0, w1, w0
   25754:	str	w0, [sp, #112]
   25758:	ldr	w0, [sp, #124]
   2575c:	ror	w0, w0, #2
   25760:	str	w0, [sp, #124]
   25764:	ldr	w1, [sp, #124]
   25768:	ldr	w0, [sp, #120]
   2576c:	eor	w1, w1, w0
   25770:	ldr	w0, [sp, #108]
   25774:	and	w1, w1, w0
   25778:	ldr	w0, [sp, #120]
   2577c:	eor	w1, w1, w0
   25780:	ldr	w0, [sp, #88]
   25784:	ror	w0, w0, #8
   25788:	and	w2, w0, #0xff00ff00
   2578c:	ldr	w0, [sp, #88]
   25790:	ror	w0, w0, #24
   25794:	and	w0, w0, #0xff00ff
   25798:	orr	w0, w2, w0
   2579c:	str	w0, [sp, #88]
   257a0:	ldr	w0, [sp, #88]
   257a4:	add	w1, w1, w0
   257a8:	ldr	w0, [sp, #112]
   257ac:	ror	w0, w0, #27
   257b0:	add	w1, w1, w0
   257b4:	mov	w0, #0x7999                	// #31129
   257b8:	movk	w0, #0x5a82, lsl #16
   257bc:	add	w0, w1, w0
   257c0:	ldr	w1, [sp, #116]
   257c4:	add	w0, w1, w0
   257c8:	str	w0, [sp, #116]
   257cc:	ldr	w0, [sp, #108]
   257d0:	ror	w0, w0, #2
   257d4:	str	w0, [sp, #108]
   257d8:	ldr	w1, [sp, #108]
   257dc:	ldr	w0, [sp, #124]
   257e0:	eor	w1, w1, w0
   257e4:	ldr	w0, [sp, #112]
   257e8:	and	w1, w1, w0
   257ec:	ldr	w0, [sp, #124]
   257f0:	eor	w1, w1, w0
   257f4:	ldr	w0, [sp, #92]
   257f8:	ror	w0, w0, #8
   257fc:	and	w2, w0, #0xff00ff00
   25800:	ldr	w0, [sp, #92]
   25804:	ror	w0, w0, #24
   25808:	and	w0, w0, #0xff00ff
   2580c:	orr	w0, w2, w0
   25810:	str	w0, [sp, #92]
   25814:	ldr	w0, [sp, #92]
   25818:	add	w1, w1, w0
   2581c:	ldr	w0, [sp, #116]
   25820:	ror	w0, w0, #27
   25824:	add	w1, w1, w0
   25828:	mov	w0, #0x7999                	// #31129
   2582c:	movk	w0, #0x5a82, lsl #16
   25830:	add	w0, w1, w0
   25834:	ldr	w1, [sp, #120]
   25838:	add	w0, w1, w0
   2583c:	str	w0, [sp, #120]
   25840:	ldr	w0, [sp, #112]
   25844:	ror	w0, w0, #2
   25848:	str	w0, [sp, #112]
   2584c:	ldr	w1, [sp, #112]
   25850:	ldr	w0, [sp, #108]
   25854:	eor	w1, w1, w0
   25858:	ldr	w0, [sp, #116]
   2585c:	and	w1, w1, w0
   25860:	ldr	w0, [sp, #108]
   25864:	eor	w1, w1, w0
   25868:	ldr	w0, [sp, #96]
   2586c:	ror	w0, w0, #8
   25870:	and	w2, w0, #0xff00ff00
   25874:	ldr	w0, [sp, #96]
   25878:	ror	w0, w0, #24
   2587c:	and	w0, w0, #0xff00ff
   25880:	orr	w0, w2, w0
   25884:	str	w0, [sp, #96]
   25888:	ldr	w0, [sp, #96]
   2588c:	add	w1, w1, w0
   25890:	ldr	w0, [sp, #120]
   25894:	ror	w0, w0, #27
   25898:	add	w1, w1, w0
   2589c:	mov	w0, #0x7999                	// #31129
   258a0:	movk	w0, #0x5a82, lsl #16
   258a4:	add	w0, w1, w0
   258a8:	ldr	w1, [sp, #124]
   258ac:	add	w0, w1, w0
   258b0:	str	w0, [sp, #124]
   258b4:	ldr	w0, [sp, #116]
   258b8:	ror	w0, w0, #2
   258bc:	str	w0, [sp, #116]
   258c0:	ldr	w1, [sp, #116]
   258c4:	ldr	w0, [sp, #112]
   258c8:	eor	w1, w1, w0
   258cc:	ldr	w0, [sp, #120]
   258d0:	and	w1, w1, w0
   258d4:	ldr	w0, [sp, #112]
   258d8:	eor	w1, w1, w0
   258dc:	ldr	w0, [sp, #100]
   258e0:	ror	w0, w0, #8
   258e4:	and	w2, w0, #0xff00ff00
   258e8:	ldr	w0, [sp, #100]
   258ec:	ror	w0, w0, #24
   258f0:	and	w0, w0, #0xff00ff
   258f4:	orr	w0, w2, w0
   258f8:	str	w0, [sp, #100]
   258fc:	ldr	w0, [sp, #100]
   25900:	add	w1, w1, w0
   25904:	ldr	w0, [sp, #124]
   25908:	ror	w0, w0, #27
   2590c:	add	w1, w1, w0
   25910:	mov	w0, #0x7999                	// #31129
   25914:	movk	w0, #0x5a82, lsl #16
   25918:	add	w0, w1, w0
   2591c:	ldr	w1, [sp, #108]
   25920:	add	w0, w1, w0
   25924:	str	w0, [sp, #108]
   25928:	ldr	w0, [sp, #120]
   2592c:	ror	w0, w0, #2
   25930:	str	w0, [sp, #120]
   25934:	ldr	w1, [sp, #120]
   25938:	ldr	w0, [sp, #116]
   2593c:	eor	w1, w1, w0
   25940:	ldr	w0, [sp, #124]
   25944:	and	w1, w1, w0
   25948:	ldr	w0, [sp, #116]
   2594c:	eor	w1, w1, w0
   25950:	ldr	w2, [sp, #92]
   25954:	ldr	w0, [sp, #72]
   25958:	eor	w2, w2, w0
   2595c:	ldr	w0, [sp, #48]
   25960:	eor	w2, w2, w0
   25964:	ldr	w0, [sp, #40]
   25968:	eor	w0, w2, w0
   2596c:	ror	w0, w0, #31
   25970:	str	w0, [sp, #40]
   25974:	ldr	w0, [sp, #40]
   25978:	add	w1, w1, w0
   2597c:	ldr	w0, [sp, #108]
   25980:	ror	w0, w0, #27
   25984:	add	w1, w1, w0
   25988:	mov	w0, #0x7999                	// #31129
   2598c:	movk	w0, #0x5a82, lsl #16
   25990:	add	w0, w1, w0
   25994:	ldr	w1, [sp, #112]
   25998:	add	w0, w1, w0
   2599c:	str	w0, [sp, #112]
   259a0:	ldr	w0, [sp, #124]
   259a4:	ror	w0, w0, #2
   259a8:	str	w0, [sp, #124]
   259ac:	ldr	w1, [sp, #124]
   259b0:	ldr	w0, [sp, #120]
   259b4:	eor	w1, w1, w0
   259b8:	ldr	w0, [sp, #108]
   259bc:	and	w1, w1, w0
   259c0:	ldr	w0, [sp, #120]
   259c4:	eor	w1, w1, w0
   259c8:	ldr	w2, [sp, #96]
   259cc:	ldr	w0, [sp, #76]
   259d0:	eor	w2, w2, w0
   259d4:	ldr	w0, [sp, #52]
   259d8:	eor	w2, w2, w0
   259dc:	ldr	w0, [sp, #44]
   259e0:	eor	w0, w2, w0
   259e4:	ror	w0, w0, #31
   259e8:	str	w0, [sp, #44]
   259ec:	ldr	w0, [sp, #44]
   259f0:	add	w1, w1, w0
   259f4:	ldr	w0, [sp, #112]
   259f8:	ror	w0, w0, #27
   259fc:	add	w1, w1, w0
   25a00:	mov	w0, #0x7999                	// #31129
   25a04:	movk	w0, #0x5a82, lsl #16
   25a08:	add	w0, w1, w0
   25a0c:	ldr	w1, [sp, #116]
   25a10:	add	w0, w1, w0
   25a14:	str	w0, [sp, #116]
   25a18:	ldr	w0, [sp, #108]
   25a1c:	ror	w0, w0, #2
   25a20:	str	w0, [sp, #108]
   25a24:	ldr	w1, [sp, #108]
   25a28:	ldr	w0, [sp, #124]
   25a2c:	eor	w1, w1, w0
   25a30:	ldr	w0, [sp, #112]
   25a34:	and	w1, w1, w0
   25a38:	ldr	w0, [sp, #124]
   25a3c:	eor	w1, w1, w0
   25a40:	ldr	w2, [sp, #100]
   25a44:	ldr	w0, [sp, #80]
   25a48:	eor	w2, w2, w0
   25a4c:	ldr	w0, [sp, #56]
   25a50:	eor	w2, w2, w0
   25a54:	ldr	w0, [sp, #48]
   25a58:	eor	w0, w2, w0
   25a5c:	ror	w0, w0, #31
   25a60:	str	w0, [sp, #48]
   25a64:	ldr	w0, [sp, #48]
   25a68:	add	w1, w1, w0
   25a6c:	ldr	w0, [sp, #116]
   25a70:	ror	w0, w0, #27
   25a74:	add	w1, w1, w0
   25a78:	mov	w0, #0x7999                	// #31129
   25a7c:	movk	w0, #0x5a82, lsl #16
   25a80:	add	w0, w1, w0
   25a84:	ldr	w1, [sp, #120]
   25a88:	add	w0, w1, w0
   25a8c:	str	w0, [sp, #120]
   25a90:	ldr	w0, [sp, #112]
   25a94:	ror	w0, w0, #2
   25a98:	str	w0, [sp, #112]
   25a9c:	ldr	w1, [sp, #112]
   25aa0:	ldr	w0, [sp, #108]
   25aa4:	eor	w1, w1, w0
   25aa8:	ldr	w0, [sp, #116]
   25aac:	and	w1, w1, w0
   25ab0:	ldr	w0, [sp, #108]
   25ab4:	eor	w1, w1, w0
   25ab8:	ldr	w2, [sp, #40]
   25abc:	ldr	w0, [sp, #84]
   25ac0:	eor	w2, w2, w0
   25ac4:	ldr	w0, [sp, #60]
   25ac8:	eor	w2, w2, w0
   25acc:	ldr	w0, [sp, #52]
   25ad0:	eor	w0, w2, w0
   25ad4:	ror	w0, w0, #31
   25ad8:	str	w0, [sp, #52]
   25adc:	ldr	w0, [sp, #52]
   25ae0:	add	w1, w1, w0
   25ae4:	ldr	w0, [sp, #120]
   25ae8:	ror	w0, w0, #27
   25aec:	add	w1, w1, w0
   25af0:	mov	w0, #0x7999                	// #31129
   25af4:	movk	w0, #0x5a82, lsl #16
   25af8:	add	w0, w1, w0
   25afc:	ldr	w1, [sp, #124]
   25b00:	add	w0, w1, w0
   25b04:	str	w0, [sp, #124]
   25b08:	ldr	w0, [sp, #116]
   25b0c:	ror	w0, w0, #2
   25b10:	str	w0, [sp, #116]
   25b14:	ldr	w1, [sp, #120]
   25b18:	ldr	w0, [sp, #116]
   25b1c:	eor	w1, w1, w0
   25b20:	ldr	w0, [sp, #112]
   25b24:	eor	w1, w1, w0
   25b28:	ldr	w2, [sp, #44]
   25b2c:	ldr	w0, [sp, #88]
   25b30:	eor	w2, w2, w0
   25b34:	ldr	w0, [sp, #64]
   25b38:	eor	w2, w2, w0
   25b3c:	ldr	w0, [sp, #56]
   25b40:	eor	w0, w2, w0
   25b44:	ror	w0, w0, #31
   25b48:	str	w0, [sp, #56]
   25b4c:	ldr	w0, [sp, #56]
   25b50:	add	w1, w1, w0
   25b54:	ldr	w0, [sp, #124]
   25b58:	ror	w0, w0, #27
   25b5c:	add	w1, w1, w0
   25b60:	mov	w0, #0xeba1                	// #60321
   25b64:	movk	w0, #0x6ed9, lsl #16
   25b68:	add	w0, w1, w0
   25b6c:	ldr	w1, [sp, #108]
   25b70:	add	w0, w1, w0
   25b74:	str	w0, [sp, #108]
   25b78:	ldr	w0, [sp, #120]
   25b7c:	ror	w0, w0, #2
   25b80:	str	w0, [sp, #120]
   25b84:	ldr	w1, [sp, #124]
   25b88:	ldr	w0, [sp, #120]
   25b8c:	eor	w1, w1, w0
   25b90:	ldr	w0, [sp, #116]
   25b94:	eor	w1, w1, w0
   25b98:	ldr	w2, [sp, #48]
   25b9c:	ldr	w0, [sp, #92]
   25ba0:	eor	w2, w2, w0
   25ba4:	ldr	w0, [sp, #68]
   25ba8:	eor	w2, w2, w0
   25bac:	ldr	w0, [sp, #60]
   25bb0:	eor	w0, w2, w0
   25bb4:	ror	w0, w0, #31
   25bb8:	str	w0, [sp, #60]
   25bbc:	ldr	w0, [sp, #60]
   25bc0:	add	w1, w1, w0
   25bc4:	ldr	w0, [sp, #108]
   25bc8:	ror	w0, w0, #27
   25bcc:	add	w1, w1, w0
   25bd0:	mov	w0, #0xeba1                	// #60321
   25bd4:	movk	w0, #0x6ed9, lsl #16
   25bd8:	add	w0, w1, w0
   25bdc:	ldr	w1, [sp, #112]
   25be0:	add	w0, w1, w0
   25be4:	str	w0, [sp, #112]
   25be8:	ldr	w0, [sp, #124]
   25bec:	ror	w0, w0, #2
   25bf0:	str	w0, [sp, #124]
   25bf4:	ldr	w1, [sp, #108]
   25bf8:	ldr	w0, [sp, #124]
   25bfc:	eor	w1, w1, w0
   25c00:	ldr	w0, [sp, #120]
   25c04:	eor	w1, w1, w0
   25c08:	ldr	w2, [sp, #52]
   25c0c:	ldr	w0, [sp, #96]
   25c10:	eor	w2, w2, w0
   25c14:	ldr	w0, [sp, #72]
   25c18:	eor	w2, w2, w0
   25c1c:	ldr	w0, [sp, #64]
   25c20:	eor	w0, w2, w0
   25c24:	ror	w0, w0, #31
   25c28:	str	w0, [sp, #64]
   25c2c:	ldr	w0, [sp, #64]
   25c30:	add	w1, w1, w0
   25c34:	ldr	w0, [sp, #112]
   25c38:	ror	w0, w0, #27
   25c3c:	add	w1, w1, w0
   25c40:	mov	w0, #0xeba1                	// #60321
   25c44:	movk	w0, #0x6ed9, lsl #16
   25c48:	add	w0, w1, w0
   25c4c:	ldr	w1, [sp, #116]
   25c50:	add	w0, w1, w0
   25c54:	str	w0, [sp, #116]
   25c58:	ldr	w0, [sp, #108]
   25c5c:	ror	w0, w0, #2
   25c60:	str	w0, [sp, #108]
   25c64:	ldr	w1, [sp, #112]
   25c68:	ldr	w0, [sp, #108]
   25c6c:	eor	w1, w1, w0
   25c70:	ldr	w0, [sp, #124]
   25c74:	eor	w1, w1, w0
   25c78:	ldr	w2, [sp, #56]
   25c7c:	ldr	w0, [sp, #100]
   25c80:	eor	w2, w2, w0
   25c84:	ldr	w0, [sp, #76]
   25c88:	eor	w2, w2, w0
   25c8c:	ldr	w0, [sp, #68]
   25c90:	eor	w0, w2, w0
   25c94:	ror	w0, w0, #31
   25c98:	str	w0, [sp, #68]
   25c9c:	ldr	w0, [sp, #68]
   25ca0:	add	w1, w1, w0
   25ca4:	ldr	w0, [sp, #116]
   25ca8:	ror	w0, w0, #27
   25cac:	add	w1, w1, w0
   25cb0:	mov	w0, #0xeba1                	// #60321
   25cb4:	movk	w0, #0x6ed9, lsl #16
   25cb8:	add	w0, w1, w0
   25cbc:	ldr	w1, [sp, #120]
   25cc0:	add	w0, w1, w0
   25cc4:	str	w0, [sp, #120]
   25cc8:	ldr	w0, [sp, #112]
   25ccc:	ror	w0, w0, #2
   25cd0:	str	w0, [sp, #112]
   25cd4:	ldr	w1, [sp, #116]
   25cd8:	ldr	w0, [sp, #112]
   25cdc:	eor	w1, w1, w0
   25ce0:	ldr	w0, [sp, #108]
   25ce4:	eor	w1, w1, w0
   25ce8:	ldr	w2, [sp, #60]
   25cec:	ldr	w0, [sp, #40]
   25cf0:	eor	w2, w2, w0
   25cf4:	ldr	w0, [sp, #80]
   25cf8:	eor	w2, w2, w0
   25cfc:	ldr	w0, [sp, #72]
   25d00:	eor	w0, w2, w0
   25d04:	ror	w0, w0, #31
   25d08:	str	w0, [sp, #72]
   25d0c:	ldr	w0, [sp, #72]
   25d10:	add	w1, w1, w0
   25d14:	ldr	w0, [sp, #120]
   25d18:	ror	w0, w0, #27
   25d1c:	add	w1, w1, w0
   25d20:	mov	w0, #0xeba1                	// #60321
   25d24:	movk	w0, #0x6ed9, lsl #16
   25d28:	add	w0, w1, w0
   25d2c:	ldr	w1, [sp, #124]
   25d30:	add	w0, w1, w0
   25d34:	str	w0, [sp, #124]
   25d38:	ldr	w0, [sp, #116]
   25d3c:	ror	w0, w0, #2
   25d40:	str	w0, [sp, #116]
   25d44:	ldr	w1, [sp, #120]
   25d48:	ldr	w0, [sp, #116]
   25d4c:	eor	w1, w1, w0
   25d50:	ldr	w0, [sp, #112]
   25d54:	eor	w1, w1, w0
   25d58:	ldr	w2, [sp, #64]
   25d5c:	ldr	w0, [sp, #44]
   25d60:	eor	w2, w2, w0
   25d64:	ldr	w0, [sp, #84]
   25d68:	eor	w2, w2, w0
   25d6c:	ldr	w0, [sp, #76]
   25d70:	eor	w0, w2, w0
   25d74:	ror	w0, w0, #31
   25d78:	str	w0, [sp, #76]
   25d7c:	ldr	w0, [sp, #76]
   25d80:	add	w1, w1, w0
   25d84:	ldr	w0, [sp, #124]
   25d88:	ror	w0, w0, #27
   25d8c:	add	w1, w1, w0
   25d90:	mov	w0, #0xeba1                	// #60321
   25d94:	movk	w0, #0x6ed9, lsl #16
   25d98:	add	w0, w1, w0
   25d9c:	ldr	w1, [sp, #108]
   25da0:	add	w0, w1, w0
   25da4:	str	w0, [sp, #108]
   25da8:	ldr	w0, [sp, #120]
   25dac:	ror	w0, w0, #2
   25db0:	str	w0, [sp, #120]
   25db4:	ldr	w1, [sp, #124]
   25db8:	ldr	w0, [sp, #120]
   25dbc:	eor	w1, w1, w0
   25dc0:	ldr	w0, [sp, #116]
   25dc4:	eor	w1, w1, w0
   25dc8:	ldr	w2, [sp, #68]
   25dcc:	ldr	w0, [sp, #48]
   25dd0:	eor	w2, w2, w0
   25dd4:	ldr	w0, [sp, #88]
   25dd8:	eor	w2, w2, w0
   25ddc:	ldr	w0, [sp, #80]
   25de0:	eor	w0, w2, w0
   25de4:	ror	w0, w0, #31
   25de8:	str	w0, [sp, #80]
   25dec:	ldr	w0, [sp, #80]
   25df0:	add	w1, w1, w0
   25df4:	ldr	w0, [sp, #108]
   25df8:	ror	w0, w0, #27
   25dfc:	add	w1, w1, w0
   25e00:	mov	w0, #0xeba1                	// #60321
   25e04:	movk	w0, #0x6ed9, lsl #16
   25e08:	add	w0, w1, w0
   25e0c:	ldr	w1, [sp, #112]
   25e10:	add	w0, w1, w0
   25e14:	str	w0, [sp, #112]
   25e18:	ldr	w0, [sp, #124]
   25e1c:	ror	w0, w0, #2
   25e20:	str	w0, [sp, #124]
   25e24:	ldr	w1, [sp, #108]
   25e28:	ldr	w0, [sp, #124]
   25e2c:	eor	w1, w1, w0
   25e30:	ldr	w0, [sp, #120]
   25e34:	eor	w1, w1, w0
   25e38:	ldr	w2, [sp, #72]
   25e3c:	ldr	w0, [sp, #52]
   25e40:	eor	w2, w2, w0
   25e44:	ldr	w0, [sp, #92]
   25e48:	eor	w2, w2, w0
   25e4c:	ldr	w0, [sp, #84]
   25e50:	eor	w0, w2, w0
   25e54:	ror	w0, w0, #31
   25e58:	str	w0, [sp, #84]
   25e5c:	ldr	w0, [sp, #84]
   25e60:	add	w1, w1, w0
   25e64:	ldr	w0, [sp, #112]
   25e68:	ror	w0, w0, #27
   25e6c:	add	w1, w1, w0
   25e70:	mov	w0, #0xeba1                	// #60321
   25e74:	movk	w0, #0x6ed9, lsl #16
   25e78:	add	w0, w1, w0
   25e7c:	ldr	w1, [sp, #116]
   25e80:	add	w0, w1, w0
   25e84:	str	w0, [sp, #116]
   25e88:	ldr	w0, [sp, #108]
   25e8c:	ror	w0, w0, #2
   25e90:	str	w0, [sp, #108]
   25e94:	ldr	w1, [sp, #112]
   25e98:	ldr	w0, [sp, #108]
   25e9c:	eor	w1, w1, w0
   25ea0:	ldr	w0, [sp, #124]
   25ea4:	eor	w1, w1, w0
   25ea8:	ldr	w2, [sp, #76]
   25eac:	ldr	w0, [sp, #56]
   25eb0:	eor	w2, w2, w0
   25eb4:	ldr	w0, [sp, #96]
   25eb8:	eor	w2, w2, w0
   25ebc:	ldr	w0, [sp, #88]
   25ec0:	eor	w0, w2, w0
   25ec4:	ror	w0, w0, #31
   25ec8:	str	w0, [sp, #88]
   25ecc:	ldr	w0, [sp, #88]
   25ed0:	add	w1, w1, w0
   25ed4:	ldr	w0, [sp, #116]
   25ed8:	ror	w0, w0, #27
   25edc:	add	w1, w1, w0
   25ee0:	mov	w0, #0xeba1                	// #60321
   25ee4:	movk	w0, #0x6ed9, lsl #16
   25ee8:	add	w0, w1, w0
   25eec:	ldr	w1, [sp, #120]
   25ef0:	add	w0, w1, w0
   25ef4:	str	w0, [sp, #120]
   25ef8:	ldr	w0, [sp, #112]
   25efc:	ror	w0, w0, #2
   25f00:	str	w0, [sp, #112]
   25f04:	ldr	w1, [sp, #116]
   25f08:	ldr	w0, [sp, #112]
   25f0c:	eor	w1, w1, w0
   25f10:	ldr	w0, [sp, #108]
   25f14:	eor	w1, w1, w0
   25f18:	ldr	w2, [sp, #80]
   25f1c:	ldr	w0, [sp, #60]
   25f20:	eor	w2, w2, w0
   25f24:	ldr	w0, [sp, #100]
   25f28:	eor	w2, w2, w0
   25f2c:	ldr	w0, [sp, #92]
   25f30:	eor	w0, w2, w0
   25f34:	ror	w0, w0, #31
   25f38:	str	w0, [sp, #92]
   25f3c:	ldr	w0, [sp, #92]
   25f40:	add	w1, w1, w0
   25f44:	ldr	w0, [sp, #120]
   25f48:	ror	w0, w0, #27
   25f4c:	add	w1, w1, w0
   25f50:	mov	w0, #0xeba1                	// #60321
   25f54:	movk	w0, #0x6ed9, lsl #16
   25f58:	add	w0, w1, w0
   25f5c:	ldr	w1, [sp, #124]
   25f60:	add	w0, w1, w0
   25f64:	str	w0, [sp, #124]
   25f68:	ldr	w0, [sp, #116]
   25f6c:	ror	w0, w0, #2
   25f70:	str	w0, [sp, #116]
   25f74:	ldr	w1, [sp, #120]
   25f78:	ldr	w0, [sp, #116]
   25f7c:	eor	w1, w1, w0
   25f80:	ldr	w0, [sp, #112]
   25f84:	eor	w1, w1, w0
   25f88:	ldr	w2, [sp, #84]
   25f8c:	ldr	w0, [sp, #64]
   25f90:	eor	w2, w2, w0
   25f94:	ldr	w0, [sp, #40]
   25f98:	eor	w2, w2, w0
   25f9c:	ldr	w0, [sp, #96]
   25fa0:	eor	w0, w2, w0
   25fa4:	ror	w0, w0, #31
   25fa8:	str	w0, [sp, #96]
   25fac:	ldr	w0, [sp, #96]
   25fb0:	add	w1, w1, w0
   25fb4:	ldr	w0, [sp, #124]
   25fb8:	ror	w0, w0, #27
   25fbc:	add	w1, w1, w0
   25fc0:	mov	w0, #0xeba1                	// #60321
   25fc4:	movk	w0, #0x6ed9, lsl #16
   25fc8:	add	w0, w1, w0
   25fcc:	ldr	w1, [sp, #108]
   25fd0:	add	w0, w1, w0
   25fd4:	str	w0, [sp, #108]
   25fd8:	ldr	w0, [sp, #120]
   25fdc:	ror	w0, w0, #2
   25fe0:	str	w0, [sp, #120]
   25fe4:	ldr	w1, [sp, #124]
   25fe8:	ldr	w0, [sp, #120]
   25fec:	eor	w1, w1, w0
   25ff0:	ldr	w0, [sp, #116]
   25ff4:	eor	w1, w1, w0
   25ff8:	ldr	w2, [sp, #88]
   25ffc:	ldr	w0, [sp, #68]
   26000:	eor	w2, w2, w0
   26004:	ldr	w0, [sp, #44]
   26008:	eor	w2, w2, w0
   2600c:	ldr	w0, [sp, #100]
   26010:	eor	w0, w2, w0
   26014:	ror	w0, w0, #31
   26018:	str	w0, [sp, #100]
   2601c:	ldr	w0, [sp, #100]
   26020:	add	w1, w1, w0
   26024:	ldr	w0, [sp, #108]
   26028:	ror	w0, w0, #27
   2602c:	add	w1, w1, w0
   26030:	mov	w0, #0xeba1                	// #60321
   26034:	movk	w0, #0x6ed9, lsl #16
   26038:	add	w0, w1, w0
   2603c:	ldr	w1, [sp, #112]
   26040:	add	w0, w1, w0
   26044:	str	w0, [sp, #112]
   26048:	ldr	w0, [sp, #124]
   2604c:	ror	w0, w0, #2
   26050:	str	w0, [sp, #124]
   26054:	ldr	w1, [sp, #108]
   26058:	ldr	w0, [sp, #124]
   2605c:	eor	w1, w1, w0
   26060:	ldr	w0, [sp, #120]
   26064:	eor	w1, w1, w0
   26068:	ldr	w2, [sp, #92]
   2606c:	ldr	w0, [sp, #72]
   26070:	eor	w2, w2, w0
   26074:	ldr	w0, [sp, #48]
   26078:	eor	w2, w2, w0
   2607c:	ldr	w0, [sp, #40]
   26080:	eor	w0, w2, w0
   26084:	ror	w0, w0, #31
   26088:	str	w0, [sp, #40]
   2608c:	ldr	w0, [sp, #40]
   26090:	add	w1, w1, w0
   26094:	ldr	w0, [sp, #112]
   26098:	ror	w0, w0, #27
   2609c:	add	w1, w1, w0
   260a0:	mov	w0, #0xeba1                	// #60321
   260a4:	movk	w0, #0x6ed9, lsl #16
   260a8:	add	w0, w1, w0
   260ac:	ldr	w1, [sp, #116]
   260b0:	add	w0, w1, w0
   260b4:	str	w0, [sp, #116]
   260b8:	ldr	w0, [sp, #108]
   260bc:	ror	w0, w0, #2
   260c0:	str	w0, [sp, #108]
   260c4:	ldr	w1, [sp, #112]
   260c8:	ldr	w0, [sp, #108]
   260cc:	eor	w1, w1, w0
   260d0:	ldr	w0, [sp, #124]
   260d4:	eor	w1, w1, w0
   260d8:	ldr	w2, [sp, #96]
   260dc:	ldr	w0, [sp, #76]
   260e0:	eor	w2, w2, w0
   260e4:	ldr	w0, [sp, #52]
   260e8:	eor	w2, w2, w0
   260ec:	ldr	w0, [sp, #44]
   260f0:	eor	w0, w2, w0
   260f4:	ror	w0, w0, #31
   260f8:	str	w0, [sp, #44]
   260fc:	ldr	w0, [sp, #44]
   26100:	add	w1, w1, w0
   26104:	ldr	w0, [sp, #116]
   26108:	ror	w0, w0, #27
   2610c:	add	w1, w1, w0
   26110:	mov	w0, #0xeba1                	// #60321
   26114:	movk	w0, #0x6ed9, lsl #16
   26118:	add	w0, w1, w0
   2611c:	ldr	w1, [sp, #120]
   26120:	add	w0, w1, w0
   26124:	str	w0, [sp, #120]
   26128:	ldr	w0, [sp, #112]
   2612c:	ror	w0, w0, #2
   26130:	str	w0, [sp, #112]
   26134:	ldr	w1, [sp, #116]
   26138:	ldr	w0, [sp, #112]
   2613c:	eor	w1, w1, w0
   26140:	ldr	w0, [sp, #108]
   26144:	eor	w1, w1, w0
   26148:	ldr	w2, [sp, #100]
   2614c:	ldr	w0, [sp, #80]
   26150:	eor	w2, w2, w0
   26154:	ldr	w0, [sp, #56]
   26158:	eor	w2, w2, w0
   2615c:	ldr	w0, [sp, #48]
   26160:	eor	w0, w2, w0
   26164:	ror	w0, w0, #31
   26168:	str	w0, [sp, #48]
   2616c:	ldr	w0, [sp, #48]
   26170:	add	w1, w1, w0
   26174:	ldr	w0, [sp, #120]
   26178:	ror	w0, w0, #27
   2617c:	add	w1, w1, w0
   26180:	mov	w0, #0xeba1                	// #60321
   26184:	movk	w0, #0x6ed9, lsl #16
   26188:	add	w0, w1, w0
   2618c:	ldr	w1, [sp, #124]
   26190:	add	w0, w1, w0
   26194:	str	w0, [sp, #124]
   26198:	ldr	w0, [sp, #116]
   2619c:	ror	w0, w0, #2
   261a0:	str	w0, [sp, #116]
   261a4:	ldr	w1, [sp, #120]
   261a8:	ldr	w0, [sp, #116]
   261ac:	eor	w1, w1, w0
   261b0:	ldr	w0, [sp, #112]
   261b4:	eor	w1, w1, w0
   261b8:	ldr	w2, [sp, #40]
   261bc:	ldr	w0, [sp, #84]
   261c0:	eor	w2, w2, w0
   261c4:	ldr	w0, [sp, #60]
   261c8:	eor	w2, w2, w0
   261cc:	ldr	w0, [sp, #52]
   261d0:	eor	w0, w2, w0
   261d4:	ror	w0, w0, #31
   261d8:	str	w0, [sp, #52]
   261dc:	ldr	w0, [sp, #52]
   261e0:	add	w1, w1, w0
   261e4:	ldr	w0, [sp, #124]
   261e8:	ror	w0, w0, #27
   261ec:	add	w1, w1, w0
   261f0:	mov	w0, #0xeba1                	// #60321
   261f4:	movk	w0, #0x6ed9, lsl #16
   261f8:	add	w0, w1, w0
   261fc:	ldr	w1, [sp, #108]
   26200:	add	w0, w1, w0
   26204:	str	w0, [sp, #108]
   26208:	ldr	w0, [sp, #120]
   2620c:	ror	w0, w0, #2
   26210:	str	w0, [sp, #120]
   26214:	ldr	w1, [sp, #124]
   26218:	ldr	w0, [sp, #120]
   2621c:	eor	w1, w1, w0
   26220:	ldr	w0, [sp, #116]
   26224:	eor	w1, w1, w0
   26228:	ldr	w2, [sp, #44]
   2622c:	ldr	w0, [sp, #88]
   26230:	eor	w2, w2, w0
   26234:	ldr	w0, [sp, #64]
   26238:	eor	w2, w2, w0
   2623c:	ldr	w0, [sp, #56]
   26240:	eor	w0, w2, w0
   26244:	ror	w0, w0, #31
   26248:	str	w0, [sp, #56]
   2624c:	ldr	w0, [sp, #56]
   26250:	add	w1, w1, w0
   26254:	ldr	w0, [sp, #108]
   26258:	ror	w0, w0, #27
   2625c:	add	w1, w1, w0
   26260:	mov	w0, #0xeba1                	// #60321
   26264:	movk	w0, #0x6ed9, lsl #16
   26268:	add	w0, w1, w0
   2626c:	ldr	w1, [sp, #112]
   26270:	add	w0, w1, w0
   26274:	str	w0, [sp, #112]
   26278:	ldr	w0, [sp, #124]
   2627c:	ror	w0, w0, #2
   26280:	str	w0, [sp, #124]
   26284:	ldr	w1, [sp, #108]
   26288:	ldr	w0, [sp, #124]
   2628c:	eor	w1, w1, w0
   26290:	ldr	w0, [sp, #120]
   26294:	eor	w1, w1, w0
   26298:	ldr	w2, [sp, #48]
   2629c:	ldr	w0, [sp, #92]
   262a0:	eor	w2, w2, w0
   262a4:	ldr	w0, [sp, #68]
   262a8:	eor	w2, w2, w0
   262ac:	ldr	w0, [sp, #60]
   262b0:	eor	w0, w2, w0
   262b4:	ror	w0, w0, #31
   262b8:	str	w0, [sp, #60]
   262bc:	ldr	w0, [sp, #60]
   262c0:	add	w1, w1, w0
   262c4:	ldr	w0, [sp, #112]
   262c8:	ror	w0, w0, #27
   262cc:	add	w1, w1, w0
   262d0:	mov	w0, #0xeba1                	// #60321
   262d4:	movk	w0, #0x6ed9, lsl #16
   262d8:	add	w0, w1, w0
   262dc:	ldr	w1, [sp, #116]
   262e0:	add	w0, w1, w0
   262e4:	str	w0, [sp, #116]
   262e8:	ldr	w0, [sp, #108]
   262ec:	ror	w0, w0, #2
   262f0:	str	w0, [sp, #108]
   262f4:	ldr	w1, [sp, #112]
   262f8:	ldr	w0, [sp, #108]
   262fc:	eor	w1, w1, w0
   26300:	ldr	w0, [sp, #124]
   26304:	eor	w1, w1, w0
   26308:	ldr	w2, [sp, #52]
   2630c:	ldr	w0, [sp, #96]
   26310:	eor	w2, w2, w0
   26314:	ldr	w0, [sp, #72]
   26318:	eor	w2, w2, w0
   2631c:	ldr	w0, [sp, #64]
   26320:	eor	w0, w2, w0
   26324:	ror	w0, w0, #31
   26328:	str	w0, [sp, #64]
   2632c:	ldr	w0, [sp, #64]
   26330:	add	w1, w1, w0
   26334:	ldr	w0, [sp, #116]
   26338:	ror	w0, w0, #27
   2633c:	add	w1, w1, w0
   26340:	mov	w0, #0xeba1                	// #60321
   26344:	movk	w0, #0x6ed9, lsl #16
   26348:	add	w0, w1, w0
   2634c:	ldr	w1, [sp, #120]
   26350:	add	w0, w1, w0
   26354:	str	w0, [sp, #120]
   26358:	ldr	w0, [sp, #112]
   2635c:	ror	w0, w0, #2
   26360:	str	w0, [sp, #112]
   26364:	ldr	w1, [sp, #116]
   26368:	ldr	w0, [sp, #112]
   2636c:	eor	w1, w1, w0
   26370:	ldr	w0, [sp, #108]
   26374:	eor	w1, w1, w0
   26378:	ldr	w2, [sp, #56]
   2637c:	ldr	w0, [sp, #100]
   26380:	eor	w2, w2, w0
   26384:	ldr	w0, [sp, #76]
   26388:	eor	w2, w2, w0
   2638c:	ldr	w0, [sp, #68]
   26390:	eor	w0, w2, w0
   26394:	ror	w0, w0, #31
   26398:	str	w0, [sp, #68]
   2639c:	ldr	w0, [sp, #68]
   263a0:	add	w1, w1, w0
   263a4:	ldr	w0, [sp, #120]
   263a8:	ror	w0, w0, #27
   263ac:	add	w1, w1, w0
   263b0:	mov	w0, #0xeba1                	// #60321
   263b4:	movk	w0, #0x6ed9, lsl #16
   263b8:	add	w0, w1, w0
   263bc:	ldr	w1, [sp, #124]
   263c0:	add	w0, w1, w0
   263c4:	str	w0, [sp, #124]
   263c8:	ldr	w0, [sp, #116]
   263cc:	ror	w0, w0, #2
   263d0:	str	w0, [sp, #116]
   263d4:	ldr	w1, [sp, #120]
   263d8:	ldr	w0, [sp, #116]
   263dc:	orr	w1, w1, w0
   263e0:	ldr	w0, [sp, #112]
   263e4:	and	w1, w1, w0
   263e8:	ldr	w2, [sp, #120]
   263ec:	ldr	w0, [sp, #116]
   263f0:	and	w0, w2, w0
   263f4:	orr	w1, w1, w0
   263f8:	ldr	w2, [sp, #60]
   263fc:	ldr	w0, [sp, #40]
   26400:	eor	w2, w2, w0
   26404:	ldr	w0, [sp, #80]
   26408:	eor	w2, w2, w0
   2640c:	ldr	w0, [sp, #72]
   26410:	eor	w0, w2, w0
   26414:	ror	w0, w0, #31
   26418:	str	w0, [sp, #72]
   2641c:	ldr	w0, [sp, #72]
   26420:	add	w1, w1, w0
   26424:	ldr	w0, [sp, #124]
   26428:	ror	w0, w0, #27
   2642c:	add	w1, w1, w0
   26430:	mov	w0, #0xbcdc                	// #48348
   26434:	movk	w0, #0x8f1b, lsl #16
   26438:	add	w0, w1, w0
   2643c:	ldr	w1, [sp, #108]
   26440:	add	w0, w1, w0
   26444:	str	w0, [sp, #108]
   26448:	ldr	w0, [sp, #120]
   2644c:	ror	w0, w0, #2
   26450:	str	w0, [sp, #120]
   26454:	ldr	w1, [sp, #124]
   26458:	ldr	w0, [sp, #120]
   2645c:	orr	w1, w1, w0
   26460:	ldr	w0, [sp, #116]
   26464:	and	w1, w1, w0
   26468:	ldr	w2, [sp, #124]
   2646c:	ldr	w0, [sp, #120]
   26470:	and	w0, w2, w0
   26474:	orr	w1, w1, w0
   26478:	ldr	w2, [sp, #64]
   2647c:	ldr	w0, [sp, #44]
   26480:	eor	w2, w2, w0
   26484:	ldr	w0, [sp, #84]
   26488:	eor	w2, w2, w0
   2648c:	ldr	w0, [sp, #76]
   26490:	eor	w0, w2, w0
   26494:	ror	w0, w0, #31
   26498:	str	w0, [sp, #76]
   2649c:	ldr	w0, [sp, #76]
   264a0:	add	w1, w1, w0
   264a4:	ldr	w0, [sp, #108]
   264a8:	ror	w0, w0, #27
   264ac:	add	w1, w1, w0
   264b0:	mov	w0, #0xbcdc                	// #48348
   264b4:	movk	w0, #0x8f1b, lsl #16
   264b8:	add	w0, w1, w0
   264bc:	ldr	w1, [sp, #112]
   264c0:	add	w0, w1, w0
   264c4:	str	w0, [sp, #112]
   264c8:	ldr	w0, [sp, #124]
   264cc:	ror	w0, w0, #2
   264d0:	str	w0, [sp, #124]
   264d4:	ldr	w1, [sp, #108]
   264d8:	ldr	w0, [sp, #124]
   264dc:	orr	w1, w1, w0
   264e0:	ldr	w0, [sp, #120]
   264e4:	and	w1, w1, w0
   264e8:	ldr	w2, [sp, #108]
   264ec:	ldr	w0, [sp, #124]
   264f0:	and	w0, w2, w0
   264f4:	orr	w1, w1, w0
   264f8:	ldr	w2, [sp, #68]
   264fc:	ldr	w0, [sp, #48]
   26500:	eor	w2, w2, w0
   26504:	ldr	w0, [sp, #88]
   26508:	eor	w2, w2, w0
   2650c:	ldr	w0, [sp, #80]
   26510:	eor	w0, w2, w0
   26514:	ror	w0, w0, #31
   26518:	str	w0, [sp, #80]
   2651c:	ldr	w0, [sp, #80]
   26520:	add	w1, w1, w0
   26524:	ldr	w0, [sp, #112]
   26528:	ror	w0, w0, #27
   2652c:	add	w1, w1, w0
   26530:	mov	w0, #0xbcdc                	// #48348
   26534:	movk	w0, #0x8f1b, lsl #16
   26538:	add	w0, w1, w0
   2653c:	ldr	w1, [sp, #116]
   26540:	add	w0, w1, w0
   26544:	str	w0, [sp, #116]
   26548:	ldr	w0, [sp, #108]
   2654c:	ror	w0, w0, #2
   26550:	str	w0, [sp, #108]
   26554:	ldr	w1, [sp, #112]
   26558:	ldr	w0, [sp, #108]
   2655c:	orr	w1, w1, w0
   26560:	ldr	w0, [sp, #124]
   26564:	and	w1, w1, w0
   26568:	ldr	w2, [sp, #112]
   2656c:	ldr	w0, [sp, #108]
   26570:	and	w0, w2, w0
   26574:	orr	w1, w1, w0
   26578:	ldr	w2, [sp, #72]
   2657c:	ldr	w0, [sp, #52]
   26580:	eor	w2, w2, w0
   26584:	ldr	w0, [sp, #92]
   26588:	eor	w2, w2, w0
   2658c:	ldr	w0, [sp, #84]
   26590:	eor	w0, w2, w0
   26594:	ror	w0, w0, #31
   26598:	str	w0, [sp, #84]
   2659c:	ldr	w0, [sp, #84]
   265a0:	add	w1, w1, w0
   265a4:	ldr	w0, [sp, #116]
   265a8:	ror	w0, w0, #27
   265ac:	add	w1, w1, w0
   265b0:	mov	w0, #0xbcdc                	// #48348
   265b4:	movk	w0, #0x8f1b, lsl #16
   265b8:	add	w0, w1, w0
   265bc:	ldr	w1, [sp, #120]
   265c0:	add	w0, w1, w0
   265c4:	str	w0, [sp, #120]
   265c8:	ldr	w0, [sp, #112]
   265cc:	ror	w0, w0, #2
   265d0:	str	w0, [sp, #112]
   265d4:	ldr	w1, [sp, #116]
   265d8:	ldr	w0, [sp, #112]
   265dc:	orr	w1, w1, w0
   265e0:	ldr	w0, [sp, #108]
   265e4:	and	w1, w1, w0
   265e8:	ldr	w2, [sp, #116]
   265ec:	ldr	w0, [sp, #112]
   265f0:	and	w0, w2, w0
   265f4:	orr	w1, w1, w0
   265f8:	ldr	w2, [sp, #76]
   265fc:	ldr	w0, [sp, #56]
   26600:	eor	w2, w2, w0
   26604:	ldr	w0, [sp, #96]
   26608:	eor	w2, w2, w0
   2660c:	ldr	w0, [sp, #88]
   26610:	eor	w0, w2, w0
   26614:	ror	w0, w0, #31
   26618:	str	w0, [sp, #88]
   2661c:	ldr	w0, [sp, #88]
   26620:	add	w1, w1, w0
   26624:	ldr	w0, [sp, #120]
   26628:	ror	w0, w0, #27
   2662c:	add	w1, w1, w0
   26630:	mov	w0, #0xbcdc                	// #48348
   26634:	movk	w0, #0x8f1b, lsl #16
   26638:	add	w0, w1, w0
   2663c:	ldr	w1, [sp, #124]
   26640:	add	w0, w1, w0
   26644:	str	w0, [sp, #124]
   26648:	ldr	w0, [sp, #116]
   2664c:	ror	w0, w0, #2
   26650:	str	w0, [sp, #116]
   26654:	ldr	w1, [sp, #120]
   26658:	ldr	w0, [sp, #116]
   2665c:	orr	w1, w1, w0
   26660:	ldr	w0, [sp, #112]
   26664:	and	w1, w1, w0
   26668:	ldr	w2, [sp, #120]
   2666c:	ldr	w0, [sp, #116]
   26670:	and	w0, w2, w0
   26674:	orr	w1, w1, w0
   26678:	ldr	w2, [sp, #80]
   2667c:	ldr	w0, [sp, #60]
   26680:	eor	w2, w2, w0
   26684:	ldr	w0, [sp, #100]
   26688:	eor	w2, w2, w0
   2668c:	ldr	w0, [sp, #92]
   26690:	eor	w0, w2, w0
   26694:	ror	w0, w0, #31
   26698:	str	w0, [sp, #92]
   2669c:	ldr	w0, [sp, #92]
   266a0:	add	w1, w1, w0
   266a4:	ldr	w0, [sp, #124]
   266a8:	ror	w0, w0, #27
   266ac:	add	w1, w1, w0
   266b0:	mov	w0, #0xbcdc                	// #48348
   266b4:	movk	w0, #0x8f1b, lsl #16
   266b8:	add	w0, w1, w0
   266bc:	ldr	w1, [sp, #108]
   266c0:	add	w0, w1, w0
   266c4:	str	w0, [sp, #108]
   266c8:	ldr	w0, [sp, #120]
   266cc:	ror	w0, w0, #2
   266d0:	str	w0, [sp, #120]
   266d4:	ldr	w1, [sp, #124]
   266d8:	ldr	w0, [sp, #120]
   266dc:	orr	w1, w1, w0
   266e0:	ldr	w0, [sp, #116]
   266e4:	and	w1, w1, w0
   266e8:	ldr	w2, [sp, #124]
   266ec:	ldr	w0, [sp, #120]
   266f0:	and	w0, w2, w0
   266f4:	orr	w1, w1, w0
   266f8:	ldr	w2, [sp, #84]
   266fc:	ldr	w0, [sp, #64]
   26700:	eor	w2, w2, w0
   26704:	ldr	w0, [sp, #40]
   26708:	eor	w2, w2, w0
   2670c:	ldr	w0, [sp, #96]
   26710:	eor	w0, w2, w0
   26714:	ror	w0, w0, #31
   26718:	str	w0, [sp, #96]
   2671c:	ldr	w0, [sp, #96]
   26720:	add	w1, w1, w0
   26724:	ldr	w0, [sp, #108]
   26728:	ror	w0, w0, #27
   2672c:	add	w1, w1, w0
   26730:	mov	w0, #0xbcdc                	// #48348
   26734:	movk	w0, #0x8f1b, lsl #16
   26738:	add	w0, w1, w0
   2673c:	ldr	w1, [sp, #112]
   26740:	add	w0, w1, w0
   26744:	str	w0, [sp, #112]
   26748:	ldr	w0, [sp, #124]
   2674c:	ror	w0, w0, #2
   26750:	str	w0, [sp, #124]
   26754:	ldr	w1, [sp, #108]
   26758:	ldr	w0, [sp, #124]
   2675c:	orr	w1, w1, w0
   26760:	ldr	w0, [sp, #120]
   26764:	and	w1, w1, w0
   26768:	ldr	w2, [sp, #108]
   2676c:	ldr	w0, [sp, #124]
   26770:	and	w0, w2, w0
   26774:	orr	w1, w1, w0
   26778:	ldr	w2, [sp, #88]
   2677c:	ldr	w0, [sp, #68]
   26780:	eor	w2, w2, w0
   26784:	ldr	w0, [sp, #44]
   26788:	eor	w2, w2, w0
   2678c:	ldr	w0, [sp, #100]
   26790:	eor	w0, w2, w0
   26794:	ror	w0, w0, #31
   26798:	str	w0, [sp, #100]
   2679c:	ldr	w0, [sp, #100]
   267a0:	add	w1, w1, w0
   267a4:	ldr	w0, [sp, #112]
   267a8:	ror	w0, w0, #27
   267ac:	add	w1, w1, w0
   267b0:	mov	w0, #0xbcdc                	// #48348
   267b4:	movk	w0, #0x8f1b, lsl #16
   267b8:	add	w0, w1, w0
   267bc:	ldr	w1, [sp, #116]
   267c0:	add	w0, w1, w0
   267c4:	str	w0, [sp, #116]
   267c8:	ldr	w0, [sp, #108]
   267cc:	ror	w0, w0, #2
   267d0:	str	w0, [sp, #108]
   267d4:	ldr	w1, [sp, #112]
   267d8:	ldr	w0, [sp, #108]
   267dc:	orr	w1, w1, w0
   267e0:	ldr	w0, [sp, #124]
   267e4:	and	w1, w1, w0
   267e8:	ldr	w2, [sp, #112]
   267ec:	ldr	w0, [sp, #108]
   267f0:	and	w0, w2, w0
   267f4:	orr	w1, w1, w0
   267f8:	ldr	w2, [sp, #92]
   267fc:	ldr	w0, [sp, #72]
   26800:	eor	w2, w2, w0
   26804:	ldr	w0, [sp, #48]
   26808:	eor	w2, w2, w0
   2680c:	ldr	w0, [sp, #40]
   26810:	eor	w0, w2, w0
   26814:	ror	w0, w0, #31
   26818:	str	w0, [sp, #40]
   2681c:	ldr	w0, [sp, #40]
   26820:	add	w1, w1, w0
   26824:	ldr	w0, [sp, #116]
   26828:	ror	w0, w0, #27
   2682c:	add	w1, w1, w0
   26830:	mov	w0, #0xbcdc                	// #48348
   26834:	movk	w0, #0x8f1b, lsl #16
   26838:	add	w0, w1, w0
   2683c:	ldr	w1, [sp, #120]
   26840:	add	w0, w1, w0
   26844:	str	w0, [sp, #120]
   26848:	ldr	w0, [sp, #112]
   2684c:	ror	w0, w0, #2
   26850:	str	w0, [sp, #112]
   26854:	ldr	w1, [sp, #116]
   26858:	ldr	w0, [sp, #112]
   2685c:	orr	w1, w1, w0
   26860:	ldr	w0, [sp, #108]
   26864:	and	w1, w1, w0
   26868:	ldr	w2, [sp, #116]
   2686c:	ldr	w0, [sp, #112]
   26870:	and	w0, w2, w0
   26874:	orr	w1, w1, w0
   26878:	ldr	w2, [sp, #96]
   2687c:	ldr	w0, [sp, #76]
   26880:	eor	w2, w2, w0
   26884:	ldr	w0, [sp, #52]
   26888:	eor	w2, w2, w0
   2688c:	ldr	w0, [sp, #44]
   26890:	eor	w0, w2, w0
   26894:	ror	w0, w0, #31
   26898:	str	w0, [sp, #44]
   2689c:	ldr	w0, [sp, #44]
   268a0:	add	w1, w1, w0
   268a4:	ldr	w0, [sp, #120]
   268a8:	ror	w0, w0, #27
   268ac:	add	w1, w1, w0
   268b0:	mov	w0, #0xbcdc                	// #48348
   268b4:	movk	w0, #0x8f1b, lsl #16
   268b8:	add	w0, w1, w0
   268bc:	ldr	w1, [sp, #124]
   268c0:	add	w0, w1, w0
   268c4:	str	w0, [sp, #124]
   268c8:	ldr	w0, [sp, #116]
   268cc:	ror	w0, w0, #2
   268d0:	str	w0, [sp, #116]
   268d4:	ldr	w1, [sp, #120]
   268d8:	ldr	w0, [sp, #116]
   268dc:	orr	w1, w1, w0
   268e0:	ldr	w0, [sp, #112]
   268e4:	and	w1, w1, w0
   268e8:	ldr	w2, [sp, #120]
   268ec:	ldr	w0, [sp, #116]
   268f0:	and	w0, w2, w0
   268f4:	orr	w1, w1, w0
   268f8:	ldr	w2, [sp, #100]
   268fc:	ldr	w0, [sp, #80]
   26900:	eor	w2, w2, w0
   26904:	ldr	w0, [sp, #56]
   26908:	eor	w2, w2, w0
   2690c:	ldr	w0, [sp, #48]
   26910:	eor	w0, w2, w0
   26914:	ror	w0, w0, #31
   26918:	str	w0, [sp, #48]
   2691c:	ldr	w0, [sp, #48]
   26920:	add	w1, w1, w0
   26924:	ldr	w0, [sp, #124]
   26928:	ror	w0, w0, #27
   2692c:	add	w1, w1, w0
   26930:	mov	w0, #0xbcdc                	// #48348
   26934:	movk	w0, #0x8f1b, lsl #16
   26938:	add	w0, w1, w0
   2693c:	ldr	w1, [sp, #108]
   26940:	add	w0, w1, w0
   26944:	str	w0, [sp, #108]
   26948:	ldr	w0, [sp, #120]
   2694c:	ror	w0, w0, #2
   26950:	str	w0, [sp, #120]
   26954:	ldr	w1, [sp, #124]
   26958:	ldr	w0, [sp, #120]
   2695c:	orr	w1, w1, w0
   26960:	ldr	w0, [sp, #116]
   26964:	and	w1, w1, w0
   26968:	ldr	w2, [sp, #124]
   2696c:	ldr	w0, [sp, #120]
   26970:	and	w0, w2, w0
   26974:	orr	w1, w1, w0
   26978:	ldr	w2, [sp, #40]
   2697c:	ldr	w0, [sp, #84]
   26980:	eor	w2, w2, w0
   26984:	ldr	w0, [sp, #60]
   26988:	eor	w2, w2, w0
   2698c:	ldr	w0, [sp, #52]
   26990:	eor	w0, w2, w0
   26994:	ror	w0, w0, #31
   26998:	str	w0, [sp, #52]
   2699c:	ldr	w0, [sp, #52]
   269a0:	add	w1, w1, w0
   269a4:	ldr	w0, [sp, #108]
   269a8:	ror	w0, w0, #27
   269ac:	add	w1, w1, w0
   269b0:	mov	w0, #0xbcdc                	// #48348
   269b4:	movk	w0, #0x8f1b, lsl #16
   269b8:	add	w0, w1, w0
   269bc:	ldr	w1, [sp, #112]
   269c0:	add	w0, w1, w0
   269c4:	str	w0, [sp, #112]
   269c8:	ldr	w0, [sp, #124]
   269cc:	ror	w0, w0, #2
   269d0:	str	w0, [sp, #124]
   269d4:	ldr	w1, [sp, #108]
   269d8:	ldr	w0, [sp, #124]
   269dc:	orr	w1, w1, w0
   269e0:	ldr	w0, [sp, #120]
   269e4:	and	w1, w1, w0
   269e8:	ldr	w2, [sp, #108]
   269ec:	ldr	w0, [sp, #124]
   269f0:	and	w0, w2, w0
   269f4:	orr	w1, w1, w0
   269f8:	ldr	w2, [sp, #44]
   269fc:	ldr	w0, [sp, #88]
   26a00:	eor	w2, w2, w0
   26a04:	ldr	w0, [sp, #64]
   26a08:	eor	w2, w2, w0
   26a0c:	ldr	w0, [sp, #56]
   26a10:	eor	w0, w2, w0
   26a14:	ror	w0, w0, #31
   26a18:	str	w0, [sp, #56]
   26a1c:	ldr	w0, [sp, #56]
   26a20:	add	w1, w1, w0
   26a24:	ldr	w0, [sp, #112]
   26a28:	ror	w0, w0, #27
   26a2c:	add	w1, w1, w0
   26a30:	mov	w0, #0xbcdc                	// #48348
   26a34:	movk	w0, #0x8f1b, lsl #16
   26a38:	add	w0, w1, w0
   26a3c:	ldr	w1, [sp, #116]
   26a40:	add	w0, w1, w0
   26a44:	str	w0, [sp, #116]
   26a48:	ldr	w0, [sp, #108]
   26a4c:	ror	w0, w0, #2
   26a50:	str	w0, [sp, #108]
   26a54:	ldr	w1, [sp, #112]
   26a58:	ldr	w0, [sp, #108]
   26a5c:	orr	w1, w1, w0
   26a60:	ldr	w0, [sp, #124]
   26a64:	and	w1, w1, w0
   26a68:	ldr	w2, [sp, #112]
   26a6c:	ldr	w0, [sp, #108]
   26a70:	and	w0, w2, w0
   26a74:	orr	w1, w1, w0
   26a78:	ldr	w2, [sp, #48]
   26a7c:	ldr	w0, [sp, #92]
   26a80:	eor	w2, w2, w0
   26a84:	ldr	w0, [sp, #68]
   26a88:	eor	w2, w2, w0
   26a8c:	ldr	w0, [sp, #60]
   26a90:	eor	w0, w2, w0
   26a94:	ror	w0, w0, #31
   26a98:	str	w0, [sp, #60]
   26a9c:	ldr	w0, [sp, #60]
   26aa0:	add	w1, w1, w0
   26aa4:	ldr	w0, [sp, #116]
   26aa8:	ror	w0, w0, #27
   26aac:	add	w1, w1, w0
   26ab0:	mov	w0, #0xbcdc                	// #48348
   26ab4:	movk	w0, #0x8f1b, lsl #16
   26ab8:	add	w0, w1, w0
   26abc:	ldr	w1, [sp, #120]
   26ac0:	add	w0, w1, w0
   26ac4:	str	w0, [sp, #120]
   26ac8:	ldr	w0, [sp, #112]
   26acc:	ror	w0, w0, #2
   26ad0:	str	w0, [sp, #112]
   26ad4:	ldr	w1, [sp, #116]
   26ad8:	ldr	w0, [sp, #112]
   26adc:	orr	w1, w1, w0
   26ae0:	ldr	w0, [sp, #108]
   26ae4:	and	w1, w1, w0
   26ae8:	ldr	w2, [sp, #116]
   26aec:	ldr	w0, [sp, #112]
   26af0:	and	w0, w2, w0
   26af4:	orr	w1, w1, w0
   26af8:	ldr	w2, [sp, #52]
   26afc:	ldr	w0, [sp, #96]
   26b00:	eor	w2, w2, w0
   26b04:	ldr	w0, [sp, #72]
   26b08:	eor	w2, w2, w0
   26b0c:	ldr	w0, [sp, #64]
   26b10:	eor	w0, w2, w0
   26b14:	ror	w0, w0, #31
   26b18:	str	w0, [sp, #64]
   26b1c:	ldr	w0, [sp, #64]
   26b20:	add	w1, w1, w0
   26b24:	ldr	w0, [sp, #120]
   26b28:	ror	w0, w0, #27
   26b2c:	add	w1, w1, w0
   26b30:	mov	w0, #0xbcdc                	// #48348
   26b34:	movk	w0, #0x8f1b, lsl #16
   26b38:	add	w0, w1, w0
   26b3c:	ldr	w1, [sp, #124]
   26b40:	add	w0, w1, w0
   26b44:	str	w0, [sp, #124]
   26b48:	ldr	w0, [sp, #116]
   26b4c:	ror	w0, w0, #2
   26b50:	str	w0, [sp, #116]
   26b54:	ldr	w1, [sp, #120]
   26b58:	ldr	w0, [sp, #116]
   26b5c:	orr	w1, w1, w0
   26b60:	ldr	w0, [sp, #112]
   26b64:	and	w1, w1, w0
   26b68:	ldr	w2, [sp, #120]
   26b6c:	ldr	w0, [sp, #116]
   26b70:	and	w0, w2, w0
   26b74:	orr	w1, w1, w0
   26b78:	ldr	w2, [sp, #56]
   26b7c:	ldr	w0, [sp, #100]
   26b80:	eor	w2, w2, w0
   26b84:	ldr	w0, [sp, #76]
   26b88:	eor	w2, w2, w0
   26b8c:	ldr	w0, [sp, #68]
   26b90:	eor	w0, w2, w0
   26b94:	ror	w0, w0, #31
   26b98:	str	w0, [sp, #68]
   26b9c:	ldr	w0, [sp, #68]
   26ba0:	add	w1, w1, w0
   26ba4:	ldr	w0, [sp, #124]
   26ba8:	ror	w0, w0, #27
   26bac:	add	w1, w1, w0
   26bb0:	mov	w0, #0xbcdc                	// #48348
   26bb4:	movk	w0, #0x8f1b, lsl #16
   26bb8:	add	w0, w1, w0
   26bbc:	ldr	w1, [sp, #108]
   26bc0:	add	w0, w1, w0
   26bc4:	str	w0, [sp, #108]
   26bc8:	ldr	w0, [sp, #120]
   26bcc:	ror	w0, w0, #2
   26bd0:	str	w0, [sp, #120]
   26bd4:	ldr	w1, [sp, #124]
   26bd8:	ldr	w0, [sp, #120]
   26bdc:	orr	w1, w1, w0
   26be0:	ldr	w0, [sp, #116]
   26be4:	and	w1, w1, w0
   26be8:	ldr	w2, [sp, #124]
   26bec:	ldr	w0, [sp, #120]
   26bf0:	and	w0, w2, w0
   26bf4:	orr	w1, w1, w0
   26bf8:	ldr	w2, [sp, #60]
   26bfc:	ldr	w0, [sp, #40]
   26c00:	eor	w2, w2, w0
   26c04:	ldr	w0, [sp, #80]
   26c08:	eor	w2, w2, w0
   26c0c:	ldr	w0, [sp, #72]
   26c10:	eor	w0, w2, w0
   26c14:	ror	w0, w0, #31
   26c18:	str	w0, [sp, #72]
   26c1c:	ldr	w0, [sp, #72]
   26c20:	add	w1, w1, w0
   26c24:	ldr	w0, [sp, #108]
   26c28:	ror	w0, w0, #27
   26c2c:	add	w1, w1, w0
   26c30:	mov	w0, #0xbcdc                	// #48348
   26c34:	movk	w0, #0x8f1b, lsl #16
   26c38:	add	w0, w1, w0
   26c3c:	ldr	w1, [sp, #112]
   26c40:	add	w0, w1, w0
   26c44:	str	w0, [sp, #112]
   26c48:	ldr	w0, [sp, #124]
   26c4c:	ror	w0, w0, #2
   26c50:	str	w0, [sp, #124]
   26c54:	ldr	w1, [sp, #108]
   26c58:	ldr	w0, [sp, #124]
   26c5c:	orr	w1, w1, w0
   26c60:	ldr	w0, [sp, #120]
   26c64:	and	w1, w1, w0
   26c68:	ldr	w2, [sp, #108]
   26c6c:	ldr	w0, [sp, #124]
   26c70:	and	w0, w2, w0
   26c74:	orr	w1, w1, w0
   26c78:	ldr	w2, [sp, #64]
   26c7c:	ldr	w0, [sp, #44]
   26c80:	eor	w2, w2, w0
   26c84:	ldr	w0, [sp, #84]
   26c88:	eor	w2, w2, w0
   26c8c:	ldr	w0, [sp, #76]
   26c90:	eor	w0, w2, w0
   26c94:	ror	w0, w0, #31
   26c98:	str	w0, [sp, #76]
   26c9c:	ldr	w0, [sp, #76]
   26ca0:	add	w1, w1, w0
   26ca4:	ldr	w0, [sp, #112]
   26ca8:	ror	w0, w0, #27
   26cac:	add	w1, w1, w0
   26cb0:	mov	w0, #0xbcdc                	// #48348
   26cb4:	movk	w0, #0x8f1b, lsl #16
   26cb8:	add	w0, w1, w0
   26cbc:	ldr	w1, [sp, #116]
   26cc0:	add	w0, w1, w0
   26cc4:	str	w0, [sp, #116]
   26cc8:	ldr	w0, [sp, #108]
   26ccc:	ror	w0, w0, #2
   26cd0:	str	w0, [sp, #108]
   26cd4:	ldr	w1, [sp, #112]
   26cd8:	ldr	w0, [sp, #108]
   26cdc:	orr	w1, w1, w0
   26ce0:	ldr	w0, [sp, #124]
   26ce4:	and	w1, w1, w0
   26ce8:	ldr	w2, [sp, #112]
   26cec:	ldr	w0, [sp, #108]
   26cf0:	and	w0, w2, w0
   26cf4:	orr	w1, w1, w0
   26cf8:	ldr	w2, [sp, #68]
   26cfc:	ldr	w0, [sp, #48]
   26d00:	eor	w2, w2, w0
   26d04:	ldr	w0, [sp, #88]
   26d08:	eor	w2, w2, w0
   26d0c:	ldr	w0, [sp, #80]
   26d10:	eor	w0, w2, w0
   26d14:	ror	w0, w0, #31
   26d18:	str	w0, [sp, #80]
   26d1c:	ldr	w0, [sp, #80]
   26d20:	add	w1, w1, w0
   26d24:	ldr	w0, [sp, #116]
   26d28:	ror	w0, w0, #27
   26d2c:	add	w1, w1, w0
   26d30:	mov	w0, #0xbcdc                	// #48348
   26d34:	movk	w0, #0x8f1b, lsl #16
   26d38:	add	w0, w1, w0
   26d3c:	ldr	w1, [sp, #120]
   26d40:	add	w0, w1, w0
   26d44:	str	w0, [sp, #120]
   26d48:	ldr	w0, [sp, #112]
   26d4c:	ror	w0, w0, #2
   26d50:	str	w0, [sp, #112]
   26d54:	ldr	w1, [sp, #116]
   26d58:	ldr	w0, [sp, #112]
   26d5c:	orr	w1, w1, w0
   26d60:	ldr	w0, [sp, #108]
   26d64:	and	w1, w1, w0
   26d68:	ldr	w2, [sp, #116]
   26d6c:	ldr	w0, [sp, #112]
   26d70:	and	w0, w2, w0
   26d74:	orr	w1, w1, w0
   26d78:	ldr	w2, [sp, #72]
   26d7c:	ldr	w0, [sp, #52]
   26d80:	eor	w2, w2, w0
   26d84:	ldr	w0, [sp, #92]
   26d88:	eor	w2, w2, w0
   26d8c:	ldr	w0, [sp, #84]
   26d90:	eor	w0, w2, w0
   26d94:	ror	w0, w0, #31
   26d98:	str	w0, [sp, #84]
   26d9c:	ldr	w0, [sp, #84]
   26da0:	add	w1, w1, w0
   26da4:	ldr	w0, [sp, #120]
   26da8:	ror	w0, w0, #27
   26dac:	add	w1, w1, w0
   26db0:	mov	w0, #0xbcdc                	// #48348
   26db4:	movk	w0, #0x8f1b, lsl #16
   26db8:	add	w0, w1, w0
   26dbc:	ldr	w1, [sp, #124]
   26dc0:	add	w0, w1, w0
   26dc4:	str	w0, [sp, #124]
   26dc8:	ldr	w0, [sp, #116]
   26dcc:	ror	w0, w0, #2
   26dd0:	str	w0, [sp, #116]
   26dd4:	ldr	w1, [sp, #120]
   26dd8:	ldr	w0, [sp, #116]
   26ddc:	eor	w1, w1, w0
   26de0:	ldr	w0, [sp, #112]
   26de4:	eor	w1, w1, w0
   26de8:	ldr	w2, [sp, #76]
   26dec:	ldr	w0, [sp, #56]
   26df0:	eor	w2, w2, w0
   26df4:	ldr	w0, [sp, #96]
   26df8:	eor	w2, w2, w0
   26dfc:	ldr	w0, [sp, #88]
   26e00:	eor	w0, w2, w0
   26e04:	ror	w0, w0, #31
   26e08:	str	w0, [sp, #88]
   26e0c:	ldr	w0, [sp, #88]
   26e10:	add	w1, w1, w0
   26e14:	ldr	w0, [sp, #124]
   26e18:	ror	w0, w0, #27
   26e1c:	add	w1, w1, w0
   26e20:	mov	w0, #0xc1d6                	// #49622
   26e24:	movk	w0, #0xca62, lsl #16
   26e28:	add	w0, w1, w0
   26e2c:	ldr	w1, [sp, #108]
   26e30:	add	w0, w1, w0
   26e34:	str	w0, [sp, #108]
   26e38:	ldr	w0, [sp, #120]
   26e3c:	ror	w0, w0, #2
   26e40:	str	w0, [sp, #120]
   26e44:	ldr	w1, [sp, #124]
   26e48:	ldr	w0, [sp, #120]
   26e4c:	eor	w1, w1, w0
   26e50:	ldr	w0, [sp, #116]
   26e54:	eor	w1, w1, w0
   26e58:	ldr	w2, [sp, #80]
   26e5c:	ldr	w0, [sp, #60]
   26e60:	eor	w2, w2, w0
   26e64:	ldr	w0, [sp, #100]
   26e68:	eor	w2, w2, w0
   26e6c:	ldr	w0, [sp, #92]
   26e70:	eor	w0, w2, w0
   26e74:	ror	w0, w0, #31
   26e78:	str	w0, [sp, #92]
   26e7c:	ldr	w0, [sp, #92]
   26e80:	add	w1, w1, w0
   26e84:	ldr	w0, [sp, #108]
   26e88:	ror	w0, w0, #27
   26e8c:	add	w1, w1, w0
   26e90:	mov	w0, #0xc1d6                	// #49622
   26e94:	movk	w0, #0xca62, lsl #16
   26e98:	add	w0, w1, w0
   26e9c:	ldr	w1, [sp, #112]
   26ea0:	add	w0, w1, w0
   26ea4:	str	w0, [sp, #112]
   26ea8:	ldr	w0, [sp, #124]
   26eac:	ror	w0, w0, #2
   26eb0:	str	w0, [sp, #124]
   26eb4:	ldr	w1, [sp, #108]
   26eb8:	ldr	w0, [sp, #124]
   26ebc:	eor	w1, w1, w0
   26ec0:	ldr	w0, [sp, #120]
   26ec4:	eor	w1, w1, w0
   26ec8:	ldr	w2, [sp, #84]
   26ecc:	ldr	w0, [sp, #64]
   26ed0:	eor	w2, w2, w0
   26ed4:	ldr	w0, [sp, #40]
   26ed8:	eor	w2, w2, w0
   26edc:	ldr	w0, [sp, #96]
   26ee0:	eor	w0, w2, w0
   26ee4:	ror	w0, w0, #31
   26ee8:	str	w0, [sp, #96]
   26eec:	ldr	w0, [sp, #96]
   26ef0:	add	w1, w1, w0
   26ef4:	ldr	w0, [sp, #112]
   26ef8:	ror	w0, w0, #27
   26efc:	add	w1, w1, w0
   26f00:	mov	w0, #0xc1d6                	// #49622
   26f04:	movk	w0, #0xca62, lsl #16
   26f08:	add	w0, w1, w0
   26f0c:	ldr	w1, [sp, #116]
   26f10:	add	w0, w1, w0
   26f14:	str	w0, [sp, #116]
   26f18:	ldr	w0, [sp, #108]
   26f1c:	ror	w0, w0, #2
   26f20:	str	w0, [sp, #108]
   26f24:	ldr	w1, [sp, #112]
   26f28:	ldr	w0, [sp, #108]
   26f2c:	eor	w1, w1, w0
   26f30:	ldr	w0, [sp, #124]
   26f34:	eor	w1, w1, w0
   26f38:	ldr	w2, [sp, #88]
   26f3c:	ldr	w0, [sp, #68]
   26f40:	eor	w2, w2, w0
   26f44:	ldr	w0, [sp, #44]
   26f48:	eor	w2, w2, w0
   26f4c:	ldr	w0, [sp, #100]
   26f50:	eor	w0, w2, w0
   26f54:	ror	w0, w0, #31
   26f58:	str	w0, [sp, #100]
   26f5c:	ldr	w0, [sp, #100]
   26f60:	add	w1, w1, w0
   26f64:	ldr	w0, [sp, #116]
   26f68:	ror	w0, w0, #27
   26f6c:	add	w1, w1, w0
   26f70:	mov	w0, #0xc1d6                	// #49622
   26f74:	movk	w0, #0xca62, lsl #16
   26f78:	add	w0, w1, w0
   26f7c:	ldr	w1, [sp, #120]
   26f80:	add	w0, w1, w0
   26f84:	str	w0, [sp, #120]
   26f88:	ldr	w0, [sp, #112]
   26f8c:	ror	w0, w0, #2
   26f90:	str	w0, [sp, #112]
   26f94:	ldr	w1, [sp, #116]
   26f98:	ldr	w0, [sp, #112]
   26f9c:	eor	w1, w1, w0
   26fa0:	ldr	w0, [sp, #108]
   26fa4:	eor	w1, w1, w0
   26fa8:	ldr	w2, [sp, #92]
   26fac:	ldr	w0, [sp, #72]
   26fb0:	eor	w2, w2, w0
   26fb4:	ldr	w0, [sp, #48]
   26fb8:	eor	w2, w2, w0
   26fbc:	ldr	w0, [sp, #40]
   26fc0:	eor	w0, w2, w0
   26fc4:	ror	w0, w0, #31
   26fc8:	str	w0, [sp, #40]
   26fcc:	ldr	w0, [sp, #40]
   26fd0:	add	w1, w1, w0
   26fd4:	ldr	w0, [sp, #120]
   26fd8:	ror	w0, w0, #27
   26fdc:	add	w1, w1, w0
   26fe0:	mov	w0, #0xc1d6                	// #49622
   26fe4:	movk	w0, #0xca62, lsl #16
   26fe8:	add	w0, w1, w0
   26fec:	ldr	w1, [sp, #124]
   26ff0:	add	w0, w1, w0
   26ff4:	str	w0, [sp, #124]
   26ff8:	ldr	w0, [sp, #116]
   26ffc:	ror	w0, w0, #2
   27000:	str	w0, [sp, #116]
   27004:	ldr	w1, [sp, #120]
   27008:	ldr	w0, [sp, #116]
   2700c:	eor	w1, w1, w0
   27010:	ldr	w0, [sp, #112]
   27014:	eor	w1, w1, w0
   27018:	ldr	w2, [sp, #96]
   2701c:	ldr	w0, [sp, #76]
   27020:	eor	w2, w2, w0
   27024:	ldr	w0, [sp, #52]
   27028:	eor	w2, w2, w0
   2702c:	ldr	w0, [sp, #44]
   27030:	eor	w0, w2, w0
   27034:	ror	w0, w0, #31
   27038:	str	w0, [sp, #44]
   2703c:	ldr	w0, [sp, #44]
   27040:	add	w1, w1, w0
   27044:	ldr	w0, [sp, #124]
   27048:	ror	w0, w0, #27
   2704c:	add	w1, w1, w0
   27050:	mov	w0, #0xc1d6                	// #49622
   27054:	movk	w0, #0xca62, lsl #16
   27058:	add	w0, w1, w0
   2705c:	ldr	w1, [sp, #108]
   27060:	add	w0, w1, w0
   27064:	str	w0, [sp, #108]
   27068:	ldr	w0, [sp, #120]
   2706c:	ror	w0, w0, #2
   27070:	str	w0, [sp, #120]
   27074:	ldr	w1, [sp, #124]
   27078:	ldr	w0, [sp, #120]
   2707c:	eor	w1, w1, w0
   27080:	ldr	w0, [sp, #116]
   27084:	eor	w1, w1, w0
   27088:	ldr	w2, [sp, #100]
   2708c:	ldr	w0, [sp, #80]
   27090:	eor	w2, w2, w0
   27094:	ldr	w0, [sp, #56]
   27098:	eor	w2, w2, w0
   2709c:	ldr	w0, [sp, #48]
   270a0:	eor	w0, w2, w0
   270a4:	ror	w0, w0, #31
   270a8:	str	w0, [sp, #48]
   270ac:	ldr	w0, [sp, #48]
   270b0:	add	w1, w1, w0
   270b4:	ldr	w0, [sp, #108]
   270b8:	ror	w0, w0, #27
   270bc:	add	w1, w1, w0
   270c0:	mov	w0, #0xc1d6                	// #49622
   270c4:	movk	w0, #0xca62, lsl #16
   270c8:	add	w0, w1, w0
   270cc:	ldr	w1, [sp, #112]
   270d0:	add	w0, w1, w0
   270d4:	str	w0, [sp, #112]
   270d8:	ldr	w0, [sp, #124]
   270dc:	ror	w0, w0, #2
   270e0:	str	w0, [sp, #124]
   270e4:	ldr	w1, [sp, #108]
   270e8:	ldr	w0, [sp, #124]
   270ec:	eor	w1, w1, w0
   270f0:	ldr	w0, [sp, #120]
   270f4:	eor	w1, w1, w0
   270f8:	ldr	w2, [sp, #40]
   270fc:	ldr	w0, [sp, #84]
   27100:	eor	w2, w2, w0
   27104:	ldr	w0, [sp, #60]
   27108:	eor	w2, w2, w0
   2710c:	ldr	w0, [sp, #52]
   27110:	eor	w0, w2, w0
   27114:	ror	w0, w0, #31
   27118:	str	w0, [sp, #52]
   2711c:	ldr	w0, [sp, #52]
   27120:	add	w1, w1, w0
   27124:	ldr	w0, [sp, #112]
   27128:	ror	w0, w0, #27
   2712c:	add	w1, w1, w0
   27130:	mov	w0, #0xc1d6                	// #49622
   27134:	movk	w0, #0xca62, lsl #16
   27138:	add	w0, w1, w0
   2713c:	ldr	w1, [sp, #116]
   27140:	add	w0, w1, w0
   27144:	str	w0, [sp, #116]
   27148:	ldr	w0, [sp, #108]
   2714c:	ror	w0, w0, #2
   27150:	str	w0, [sp, #108]
   27154:	ldr	w1, [sp, #112]
   27158:	ldr	w0, [sp, #108]
   2715c:	eor	w1, w1, w0
   27160:	ldr	w0, [sp, #124]
   27164:	eor	w1, w1, w0
   27168:	ldr	w2, [sp, #44]
   2716c:	ldr	w0, [sp, #88]
   27170:	eor	w2, w2, w0
   27174:	ldr	w0, [sp, #64]
   27178:	eor	w2, w2, w0
   2717c:	ldr	w0, [sp, #56]
   27180:	eor	w0, w2, w0
   27184:	ror	w0, w0, #31
   27188:	str	w0, [sp, #56]
   2718c:	ldr	w0, [sp, #56]
   27190:	add	w1, w1, w0
   27194:	ldr	w0, [sp, #116]
   27198:	ror	w0, w0, #27
   2719c:	add	w1, w1, w0
   271a0:	mov	w0, #0xc1d6                	// #49622
   271a4:	movk	w0, #0xca62, lsl #16
   271a8:	add	w0, w1, w0
   271ac:	ldr	w1, [sp, #120]
   271b0:	add	w0, w1, w0
   271b4:	str	w0, [sp, #120]
   271b8:	ldr	w0, [sp, #112]
   271bc:	ror	w0, w0, #2
   271c0:	str	w0, [sp, #112]
   271c4:	ldr	w1, [sp, #116]
   271c8:	ldr	w0, [sp, #112]
   271cc:	eor	w1, w1, w0
   271d0:	ldr	w0, [sp, #108]
   271d4:	eor	w1, w1, w0
   271d8:	ldr	w2, [sp, #48]
   271dc:	ldr	w0, [sp, #92]
   271e0:	eor	w2, w2, w0
   271e4:	ldr	w0, [sp, #68]
   271e8:	eor	w2, w2, w0
   271ec:	ldr	w0, [sp, #60]
   271f0:	eor	w0, w2, w0
   271f4:	ror	w0, w0, #31
   271f8:	str	w0, [sp, #60]
   271fc:	ldr	w0, [sp, #60]
   27200:	add	w1, w1, w0
   27204:	ldr	w0, [sp, #120]
   27208:	ror	w0, w0, #27
   2720c:	add	w1, w1, w0
   27210:	mov	w0, #0xc1d6                	// #49622
   27214:	movk	w0, #0xca62, lsl #16
   27218:	add	w0, w1, w0
   2721c:	ldr	w1, [sp, #124]
   27220:	add	w0, w1, w0
   27224:	str	w0, [sp, #124]
   27228:	ldr	w0, [sp, #116]
   2722c:	ror	w0, w0, #2
   27230:	str	w0, [sp, #116]
   27234:	ldr	w1, [sp, #120]
   27238:	ldr	w0, [sp, #116]
   2723c:	eor	w1, w1, w0
   27240:	ldr	w0, [sp, #112]
   27244:	eor	w1, w1, w0
   27248:	ldr	w2, [sp, #52]
   2724c:	ldr	w0, [sp, #96]
   27250:	eor	w2, w2, w0
   27254:	ldr	w0, [sp, #72]
   27258:	eor	w2, w2, w0
   2725c:	ldr	w0, [sp, #64]
   27260:	eor	w0, w2, w0
   27264:	ror	w0, w0, #31
   27268:	str	w0, [sp, #64]
   2726c:	ldr	w0, [sp, #64]
   27270:	add	w1, w1, w0
   27274:	ldr	w0, [sp, #124]
   27278:	ror	w0, w0, #27
   2727c:	add	w1, w1, w0
   27280:	mov	w0, #0xc1d6                	// #49622
   27284:	movk	w0, #0xca62, lsl #16
   27288:	add	w0, w1, w0
   2728c:	ldr	w1, [sp, #108]
   27290:	add	w0, w1, w0
   27294:	str	w0, [sp, #108]
   27298:	ldr	w0, [sp, #120]
   2729c:	ror	w0, w0, #2
   272a0:	str	w0, [sp, #120]
   272a4:	ldr	w1, [sp, #124]
   272a8:	ldr	w0, [sp, #120]
   272ac:	eor	w1, w1, w0
   272b0:	ldr	w0, [sp, #116]
   272b4:	eor	w1, w1, w0
   272b8:	ldr	w2, [sp, #56]
   272bc:	ldr	w0, [sp, #100]
   272c0:	eor	w2, w2, w0
   272c4:	ldr	w0, [sp, #76]
   272c8:	eor	w2, w2, w0
   272cc:	ldr	w0, [sp, #68]
   272d0:	eor	w0, w2, w0
   272d4:	ror	w0, w0, #31
   272d8:	str	w0, [sp, #68]
   272dc:	ldr	w0, [sp, #68]
   272e0:	add	w1, w1, w0
   272e4:	ldr	w0, [sp, #108]
   272e8:	ror	w0, w0, #27
   272ec:	add	w1, w1, w0
   272f0:	mov	w0, #0xc1d6                	// #49622
   272f4:	movk	w0, #0xca62, lsl #16
   272f8:	add	w0, w1, w0
   272fc:	ldr	w1, [sp, #112]
   27300:	add	w0, w1, w0
   27304:	str	w0, [sp, #112]
   27308:	ldr	w0, [sp, #124]
   2730c:	ror	w0, w0, #2
   27310:	str	w0, [sp, #124]
   27314:	ldr	w1, [sp, #108]
   27318:	ldr	w0, [sp, #124]
   2731c:	eor	w1, w1, w0
   27320:	ldr	w0, [sp, #120]
   27324:	eor	w1, w1, w0
   27328:	ldr	w2, [sp, #60]
   2732c:	ldr	w0, [sp, #40]
   27330:	eor	w2, w2, w0
   27334:	ldr	w0, [sp, #80]
   27338:	eor	w2, w2, w0
   2733c:	ldr	w0, [sp, #72]
   27340:	eor	w0, w2, w0
   27344:	ror	w0, w0, #31
   27348:	str	w0, [sp, #72]
   2734c:	ldr	w0, [sp, #72]
   27350:	add	w1, w1, w0
   27354:	ldr	w0, [sp, #112]
   27358:	ror	w0, w0, #27
   2735c:	add	w1, w1, w0
   27360:	mov	w0, #0xc1d6                	// #49622
   27364:	movk	w0, #0xca62, lsl #16
   27368:	add	w0, w1, w0
   2736c:	ldr	w1, [sp, #116]
   27370:	add	w0, w1, w0
   27374:	str	w0, [sp, #116]
   27378:	ldr	w0, [sp, #108]
   2737c:	ror	w0, w0, #2
   27380:	str	w0, [sp, #108]
   27384:	ldr	w1, [sp, #112]
   27388:	ldr	w0, [sp, #108]
   2738c:	eor	w1, w1, w0
   27390:	ldr	w0, [sp, #124]
   27394:	eor	w1, w1, w0
   27398:	ldr	w2, [sp, #64]
   2739c:	ldr	w0, [sp, #44]
   273a0:	eor	w2, w2, w0
   273a4:	ldr	w0, [sp, #84]
   273a8:	eor	w2, w2, w0
   273ac:	ldr	w0, [sp, #76]
   273b0:	eor	w0, w2, w0
   273b4:	ror	w0, w0, #31
   273b8:	str	w0, [sp, #76]
   273bc:	ldr	w0, [sp, #76]
   273c0:	add	w1, w1, w0
   273c4:	ldr	w0, [sp, #116]
   273c8:	ror	w0, w0, #27
   273cc:	add	w1, w1, w0
   273d0:	mov	w0, #0xc1d6                	// #49622
   273d4:	movk	w0, #0xca62, lsl #16
   273d8:	add	w0, w1, w0
   273dc:	ldr	w1, [sp, #120]
   273e0:	add	w0, w1, w0
   273e4:	str	w0, [sp, #120]
   273e8:	ldr	w0, [sp, #112]
   273ec:	ror	w0, w0, #2
   273f0:	str	w0, [sp, #112]
   273f4:	ldr	w1, [sp, #116]
   273f8:	ldr	w0, [sp, #112]
   273fc:	eor	w1, w1, w0
   27400:	ldr	w0, [sp, #108]
   27404:	eor	w1, w1, w0
   27408:	ldr	w2, [sp, #68]
   2740c:	ldr	w0, [sp, #48]
   27410:	eor	w2, w2, w0
   27414:	ldr	w0, [sp, #88]
   27418:	eor	w2, w2, w0
   2741c:	ldr	w0, [sp, #80]
   27420:	eor	w0, w2, w0
   27424:	ror	w0, w0, #31
   27428:	str	w0, [sp, #80]
   2742c:	ldr	w0, [sp, #80]
   27430:	add	w1, w1, w0
   27434:	ldr	w0, [sp, #120]
   27438:	ror	w0, w0, #27
   2743c:	add	w1, w1, w0
   27440:	mov	w0, #0xc1d6                	// #49622
   27444:	movk	w0, #0xca62, lsl #16
   27448:	add	w0, w1, w0
   2744c:	ldr	w1, [sp, #124]
   27450:	add	w0, w1, w0
   27454:	str	w0, [sp, #124]
   27458:	ldr	w0, [sp, #116]
   2745c:	ror	w0, w0, #2
   27460:	str	w0, [sp, #116]
   27464:	ldr	w1, [sp, #120]
   27468:	ldr	w0, [sp, #116]
   2746c:	eor	w1, w1, w0
   27470:	ldr	w0, [sp, #112]
   27474:	eor	w1, w1, w0
   27478:	ldr	w2, [sp, #72]
   2747c:	ldr	w0, [sp, #52]
   27480:	eor	w2, w2, w0
   27484:	ldr	w0, [sp, #92]
   27488:	eor	w2, w2, w0
   2748c:	ldr	w0, [sp, #84]
   27490:	eor	w0, w2, w0
   27494:	ror	w0, w0, #31
   27498:	str	w0, [sp, #84]
   2749c:	ldr	w0, [sp, #84]
   274a0:	add	w1, w1, w0
   274a4:	ldr	w0, [sp, #124]
   274a8:	ror	w0, w0, #27
   274ac:	add	w1, w1, w0
   274b0:	mov	w0, #0xc1d6                	// #49622
   274b4:	movk	w0, #0xca62, lsl #16
   274b8:	add	w0, w1, w0
   274bc:	ldr	w1, [sp, #108]
   274c0:	add	w0, w1, w0
   274c4:	str	w0, [sp, #108]
   274c8:	ldr	w0, [sp, #120]
   274cc:	ror	w0, w0, #2
   274d0:	str	w0, [sp, #120]
   274d4:	ldr	w1, [sp, #124]
   274d8:	ldr	w0, [sp, #120]
   274dc:	eor	w1, w1, w0
   274e0:	ldr	w0, [sp, #116]
   274e4:	eor	w1, w1, w0
   274e8:	ldr	w2, [sp, #76]
   274ec:	ldr	w0, [sp, #56]
   274f0:	eor	w2, w2, w0
   274f4:	ldr	w0, [sp, #96]
   274f8:	eor	w2, w2, w0
   274fc:	ldr	w0, [sp, #88]
   27500:	eor	w0, w2, w0
   27504:	ror	w0, w0, #31
   27508:	str	w0, [sp, #88]
   2750c:	ldr	w0, [sp, #88]
   27510:	add	w1, w1, w0
   27514:	ldr	w0, [sp, #108]
   27518:	ror	w0, w0, #27
   2751c:	add	w1, w1, w0
   27520:	mov	w0, #0xc1d6                	// #49622
   27524:	movk	w0, #0xca62, lsl #16
   27528:	add	w0, w1, w0
   2752c:	ldr	w1, [sp, #112]
   27530:	add	w0, w1, w0
   27534:	str	w0, [sp, #112]
   27538:	ldr	w0, [sp, #124]
   2753c:	ror	w0, w0, #2
   27540:	str	w0, [sp, #124]
   27544:	ldr	w1, [sp, #108]
   27548:	ldr	w0, [sp, #124]
   2754c:	eor	w1, w1, w0
   27550:	ldr	w0, [sp, #120]
   27554:	eor	w1, w1, w0
   27558:	ldr	w2, [sp, #80]
   2755c:	ldr	w0, [sp, #60]
   27560:	eor	w2, w2, w0
   27564:	ldr	w0, [sp, #100]
   27568:	eor	w2, w2, w0
   2756c:	ldr	w0, [sp, #92]
   27570:	eor	w0, w2, w0
   27574:	ror	w0, w0, #31
   27578:	str	w0, [sp, #92]
   2757c:	ldr	w0, [sp, #92]
   27580:	add	w1, w1, w0
   27584:	ldr	w0, [sp, #112]
   27588:	ror	w0, w0, #27
   2758c:	add	w1, w1, w0
   27590:	mov	w0, #0xc1d6                	// #49622
   27594:	movk	w0, #0xca62, lsl #16
   27598:	add	w0, w1, w0
   2759c:	ldr	w1, [sp, #116]
   275a0:	add	w0, w1, w0
   275a4:	str	w0, [sp, #116]
   275a8:	ldr	w0, [sp, #108]
   275ac:	ror	w0, w0, #2
   275b0:	str	w0, [sp, #108]
   275b4:	ldr	w1, [sp, #112]
   275b8:	ldr	w0, [sp, #108]
   275bc:	eor	w1, w1, w0
   275c0:	ldr	w0, [sp, #124]
   275c4:	eor	w1, w1, w0
   275c8:	ldr	w2, [sp, #84]
   275cc:	ldr	w0, [sp, #64]
   275d0:	eor	w2, w2, w0
   275d4:	ldr	w0, [sp, #40]
   275d8:	eor	w2, w2, w0
   275dc:	ldr	w0, [sp, #96]
   275e0:	eor	w0, w2, w0
   275e4:	ror	w0, w0, #31
   275e8:	str	w0, [sp, #96]
   275ec:	ldr	w0, [sp, #96]
   275f0:	add	w1, w1, w0
   275f4:	ldr	w0, [sp, #116]
   275f8:	ror	w0, w0, #27
   275fc:	add	w1, w1, w0
   27600:	mov	w0, #0xc1d6                	// #49622
   27604:	movk	w0, #0xca62, lsl #16
   27608:	add	w0, w1, w0
   2760c:	ldr	w1, [sp, #120]
   27610:	add	w0, w1, w0
   27614:	str	w0, [sp, #120]
   27618:	ldr	w0, [sp, #112]
   2761c:	ror	w0, w0, #2
   27620:	str	w0, [sp, #112]
   27624:	ldr	w1, [sp, #116]
   27628:	ldr	w0, [sp, #112]
   2762c:	eor	w1, w1, w0
   27630:	ldr	w0, [sp, #108]
   27634:	eor	w1, w1, w0
   27638:	ldr	w2, [sp, #88]
   2763c:	ldr	w0, [sp, #68]
   27640:	eor	w2, w2, w0
   27644:	ldr	w0, [sp, #44]
   27648:	eor	w2, w2, w0
   2764c:	ldr	w0, [sp, #100]
   27650:	eor	w0, w2, w0
   27654:	ror	w0, w0, #31
   27658:	str	w0, [sp, #100]
   2765c:	ldr	w0, [sp, #100]
   27660:	add	w1, w1, w0
   27664:	ldr	w0, [sp, #120]
   27668:	ror	w0, w0, #27
   2766c:	add	w1, w1, w0
   27670:	mov	w0, #0xc1d6                	// #49622
   27674:	movk	w0, #0xca62, lsl #16
   27678:	add	w0, w1, w0
   2767c:	ldr	w1, [sp, #124]
   27680:	add	w0, w1, w0
   27684:	str	w0, [sp, #124]
   27688:	ldr	w0, [sp, #116]
   2768c:	ror	w0, w0, #2
   27690:	str	w0, [sp, #116]
   27694:	ldr	x0, [sp, #24]
   27698:	ldr	w1, [x0]
   2769c:	ldr	w0, [sp, #124]
   276a0:	add	w1, w1, w0
   276a4:	ldr	x0, [sp, #24]
   276a8:	str	w1, [x0]
   276ac:	ldr	x0, [sp, #24]
   276b0:	add	x0, x0, #0x4
   276b4:	ldr	w2, [x0]
   276b8:	ldr	x0, [sp, #24]
   276bc:	add	x0, x0, #0x4
   276c0:	ldr	w1, [sp, #120]
   276c4:	add	w1, w2, w1
   276c8:	str	w1, [x0]
   276cc:	ldr	x0, [sp, #24]
   276d0:	add	x0, x0, #0x8
   276d4:	ldr	w2, [x0]
   276d8:	ldr	x0, [sp, #24]
   276dc:	add	x0, x0, #0x8
   276e0:	ldr	w1, [sp, #116]
   276e4:	add	w1, w2, w1
   276e8:	str	w1, [x0]
   276ec:	ldr	x0, [sp, #24]
   276f0:	add	x0, x0, #0xc
   276f4:	ldr	w2, [x0]
   276f8:	ldr	x0, [sp, #24]
   276fc:	add	x0, x0, #0xc
   27700:	ldr	w1, [sp, #112]
   27704:	add	w1, w2, w1
   27708:	str	w1, [x0]
   2770c:	ldr	x0, [sp, #24]
   27710:	add	x0, x0, #0x10
   27714:	ldr	w2, [x0]
   27718:	ldr	x0, [sp, #24]
   2771c:	add	x0, x0, #0x10
   27720:	ldr	w1, [sp, #108]
   27724:	add	w1, w2, w1
   27728:	str	w1, [x0]
   2772c:	str	wzr, [sp, #108]
   27730:	ldr	w0, [sp, #108]
   27734:	str	w0, [sp, #112]
   27738:	ldr	w0, [sp, #112]
   2773c:	str	w0, [sp, #116]
   27740:	ldr	w0, [sp, #116]
   27744:	str	w0, [sp, #120]
   27748:	ldr	w0, [sp, #120]
   2774c:	str	w0, [sp, #124]
   27750:	add	x0, sp, #0x28
   27754:	mov	x2, #0x40                  	// #64
   27758:	mov	w1, #0x0                   	// #0
   2775c:	bl	7a30 <memset@plt>
   27760:	nop
   27764:	ldp	x29, x30, [sp], #128
   27768:	ret
   2776c:	sub	sp, sp, #0x10
   27770:	str	x0, [sp, #8]
   27774:	ldr	x0, [sp, #8]
   27778:	mov	w1, #0x2301                	// #8961
   2777c:	movk	w1, #0x6745, lsl #16
   27780:	str	w1, [x0]
   27784:	ldr	x0, [sp, #8]
   27788:	mov	w1, #0xab89                	// #43913
   2778c:	movk	w1, #0xefcd, lsl #16
   27790:	str	w1, [x0, #4]
   27794:	ldr	x0, [sp, #8]
   27798:	mov	w1, #0xdcfe                	// #56574
   2779c:	movk	w1, #0x98ba, lsl #16
   277a0:	str	w1, [x0, #8]
   277a4:	ldr	x0, [sp, #8]
   277a8:	mov	w1, #0x5476                	// #21622
   277ac:	movk	w1, #0x1032, lsl #16
   277b0:	str	w1, [x0, #12]
   277b4:	ldr	x0, [sp, #8]
   277b8:	mov	w1, #0xe1f0                	// #57840
   277bc:	movk	w1, #0xc3d2, lsl #16
   277c0:	str	w1, [x0, #16]
   277c4:	ldr	x0, [sp, #8]
   277c8:	str	wzr, [x0, #24]
   277cc:	ldr	x0, [sp, #8]
   277d0:	ldr	w1, [x0, #24]
   277d4:	ldr	x0, [sp, #8]
   277d8:	str	w1, [x0, #20]
   277dc:	nop
   277e0:	add	sp, sp, #0x10
   277e4:	ret
   277e8:	stp	x29, x30, [sp, #-64]!
   277ec:	mov	x29, sp
   277f0:	str	x0, [sp, #40]
   277f4:	str	x1, [sp, #32]
   277f8:	str	w2, [sp, #28]
   277fc:	ldr	x0, [sp, #40]
   27800:	ldr	w0, [x0, #20]
   27804:	str	w0, [sp, #56]
   27808:	ldr	x0, [sp, #40]
   2780c:	ldr	w1, [x0, #20]
   27810:	ldr	w0, [sp, #28]
   27814:	lsl	w0, w0, #3
   27818:	add	w1, w1, w0
   2781c:	ldr	x0, [sp, #40]
   27820:	str	w1, [x0, #20]
   27824:	ldr	x0, [sp, #40]
   27828:	ldr	w0, [x0, #20]
   2782c:	ldr	w1, [sp, #56]
   27830:	cmp	w1, w0
   27834:	b.ls	2784c <scols_init_debug@@SMARTCOLS_2.25+0xee04>  // b.plast
   27838:	ldr	x0, [sp, #40]
   2783c:	ldr	w0, [x0, #24]
   27840:	add	w1, w0, #0x1
   27844:	ldr	x0, [sp, #40]
   27848:	str	w1, [x0, #24]
   2784c:	ldr	x0, [sp, #40]
   27850:	ldr	w1, [x0, #24]
   27854:	ldr	w0, [sp, #28]
   27858:	lsr	w0, w0, #29
   2785c:	add	w1, w1, w0
   27860:	ldr	x0, [sp, #40]
   27864:	str	w1, [x0, #24]
   27868:	ldr	w0, [sp, #56]
   2786c:	lsr	w0, w0, #3
   27870:	and	w0, w0, #0x3f
   27874:	str	w0, [sp, #56]
   27878:	ldr	w1, [sp, #56]
   2787c:	ldr	w0, [sp, #28]
   27880:	add	w0, w1, w0
   27884:	cmp	w0, #0x3f
   27888:	b.ls	27924 <scols_init_debug@@SMARTCOLS_2.25+0xeedc>  // b.plast
   2788c:	ldr	w0, [sp, #56]
   27890:	add	x0, x0, #0x10
   27894:	ldr	x1, [sp, #40]
   27898:	add	x0, x1, x0
   2789c:	add	x3, x0, #0xc
   278a0:	mov	w1, #0x40                  	// #64
   278a4:	ldr	w0, [sp, #56]
   278a8:	sub	w0, w1, w0
   278ac:	str	w0, [sp, #60]
   278b0:	ldr	w0, [sp, #60]
   278b4:	mov	x2, x0
   278b8:	ldr	x1, [sp, #32]
   278bc:	mov	x0, x3
   278c0:	bl	7430 <memcpy@plt>
   278c4:	ldr	x2, [sp, #40]
   278c8:	ldr	x0, [sp, #40]
   278cc:	add	x0, x0, #0x1c
   278d0:	mov	x1, x0
   278d4:	mov	x0, x2
   278d8:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0xc738>
   278dc:	b	27908 <scols_init_debug@@SMARTCOLS_2.25+0xeec0>
   278e0:	ldr	x2, [sp, #40]
   278e4:	ldr	w0, [sp, #60]
   278e8:	ldr	x1, [sp, #32]
   278ec:	add	x0, x1, x0
   278f0:	mov	x1, x0
   278f4:	mov	x0, x2
   278f8:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0xc738>
   278fc:	ldr	w0, [sp, #60]
   27900:	add	w0, w0, #0x40
   27904:	str	w0, [sp, #60]
   27908:	ldr	w0, [sp, #60]
   2790c:	add	w0, w0, #0x3f
   27910:	ldr	w1, [sp, #28]
   27914:	cmp	w1, w0
   27918:	b.hi	278e0 <scols_init_debug@@SMARTCOLS_2.25+0xee98>  // b.pmore
   2791c:	str	wzr, [sp, #56]
   27920:	b	27928 <scols_init_debug@@SMARTCOLS_2.25+0xeee0>
   27924:	str	wzr, [sp, #60]
   27928:	ldr	w0, [sp, #56]
   2792c:	add	x0, x0, #0x10
   27930:	ldr	x1, [sp, #40]
   27934:	add	x0, x1, x0
   27938:	add	x3, x0, #0xc
   2793c:	ldr	w0, [sp, #60]
   27940:	ldr	x1, [sp, #32]
   27944:	add	x4, x1, x0
   27948:	ldr	w1, [sp, #28]
   2794c:	ldr	w0, [sp, #60]
   27950:	sub	w0, w1, w0
   27954:	mov	w0, w0
   27958:	mov	x2, x0
   2795c:	mov	x1, x4
   27960:	mov	x0, x3
   27964:	bl	7430 <memcpy@plt>
   27968:	nop
   2796c:	ldp	x29, x30, [sp], #64
   27970:	ret
   27974:	stp	x29, x30, [sp, #-64]!
   27978:	mov	x29, sp
   2797c:	str	x0, [sp, #24]
   27980:	str	x1, [sp, #16]
   27984:	str	wzr, [sp, #60]
   27988:	b	279e4 <scols_init_debug@@SMARTCOLS_2.25+0xef9c>
   2798c:	ldr	w0, [sp, #60]
   27990:	cmp	w0, #0x3
   27994:	cset	w0, ls  // ls = plast
   27998:	and	w0, w0, #0xff
   2799c:	ldr	x1, [sp, #16]
   279a0:	sxtw	x0, w0
   279a4:	add	x0, x0, #0x4
   279a8:	lsl	x0, x0, #2
   279ac:	add	x0, x1, x0
   279b0:	ldr	w1, [x0, #4]
   279b4:	ldr	w0, [sp, #60]
   279b8:	mvn	w0, w0
   279bc:	and	w0, w0, #0x3
   279c0:	lsl	w0, w0, #3
   279c4:	lsr	w0, w1, w0
   279c8:	and	w2, w0, #0xff
   279cc:	ldr	w0, [sp, #60]
   279d0:	add	x1, sp, #0x30
   279d4:	strb	w2, [x1, x0]
   279d8:	ldr	w0, [sp, #60]
   279dc:	add	w0, w0, #0x1
   279e0:	str	w0, [sp, #60]
   279e4:	ldr	w0, [sp, #60]
   279e8:	cmp	w0, #0x7
   279ec:	b.ls	2798c <scols_init_debug@@SMARTCOLS_2.25+0xef44>  // b.plast
   279f0:	mov	w0, #0xffffff80            	// #-128
   279f4:	strb	w0, [sp, #47]
   279f8:	add	x0, sp, #0x2f
   279fc:	mov	w2, #0x1                   	// #1
   27a00:	mov	x1, x0
   27a04:	ldr	x0, [sp, #16]
   27a08:	bl	277e8 <scols_init_debug@@SMARTCOLS_2.25+0xeda0>
   27a0c:	b	27a28 <scols_init_debug@@SMARTCOLS_2.25+0xefe0>
   27a10:	strb	wzr, [sp, #47]
   27a14:	add	x0, sp, #0x2f
   27a18:	mov	w2, #0x1                   	// #1
   27a1c:	mov	x1, x0
   27a20:	ldr	x0, [sp, #16]
   27a24:	bl	277e8 <scols_init_debug@@SMARTCOLS_2.25+0xeda0>
   27a28:	ldr	x0, [sp, #16]
   27a2c:	ldr	w0, [x0, #20]
   27a30:	and	w0, w0, #0x1f8
   27a34:	cmp	w0, #0x1c0
   27a38:	b.ne	27a10 <scols_init_debug@@SMARTCOLS_2.25+0xefc8>  // b.any
   27a3c:	add	x0, sp, #0x30
   27a40:	mov	w2, #0x8                   	// #8
   27a44:	mov	x1, x0
   27a48:	ldr	x0, [sp, #16]
   27a4c:	bl	277e8 <scols_init_debug@@SMARTCOLS_2.25+0xeda0>
   27a50:	str	wzr, [sp, #60]
   27a54:	b	27aa0 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   27a58:	ldr	w0, [sp, #60]
   27a5c:	lsr	w1, w0, #2
   27a60:	ldr	x0, [sp, #16]
   27a64:	mov	w1, w1
   27a68:	ldr	w1, [x0, x1, lsl #2]
   27a6c:	ldr	w0, [sp, #60]
   27a70:	mvn	w0, w0
   27a74:	and	w0, w0, #0x3
   27a78:	lsl	w0, w0, #3
   27a7c:	lsr	w2, w1, w0
   27a80:	ldr	w0, [sp, #60]
   27a84:	ldr	x1, [sp, #24]
   27a88:	add	x0, x1, x0
   27a8c:	and	w1, w2, #0xff
   27a90:	strb	w1, [x0]
   27a94:	ldr	w0, [sp, #60]
   27a98:	add	w0, w0, #0x1
   27a9c:	str	w0, [sp, #60]
   27aa0:	ldr	w0, [sp, #60]
   27aa4:	cmp	w0, #0x13
   27aa8:	b.ls	27a58 <scols_init_debug@@SMARTCOLS_2.25+0xf010>  // b.plast
   27aac:	mov	x2, #0x5c                  	// #92
   27ab0:	mov	w1, #0x0                   	// #0
   27ab4:	ldr	x0, [sp, #16]
   27ab8:	bl	7a30 <memset@plt>
   27abc:	add	x0, sp, #0x30
   27ac0:	mov	x2, #0x8                   	// #8
   27ac4:	mov	w1, #0x0                   	// #0
   27ac8:	bl	7a30 <memset@plt>
   27acc:	nop
   27ad0:	ldp	x29, x30, [sp], #64
   27ad4:	ret
   27ad8:	stp	x29, x30, [sp, #-144]!
   27adc:	mov	x29, sp
   27ae0:	str	x0, [sp, #40]
   27ae4:	str	x1, [sp, #32]
   27ae8:	str	w2, [sp, #28]
   27aec:	add	x0, sp, #0x30
   27af0:	bl	2776c <scols_init_debug@@SMARTCOLS_2.25+0xed24>
   27af4:	str	wzr, [sp, #140]
   27af8:	b	27b20 <scols_init_debug@@SMARTCOLS_2.25+0xf0d8>
   27afc:	ldr	w0, [sp, #140]
   27b00:	ldr	x1, [sp, #32]
   27b04:	add	x1, x1, x0
   27b08:	add	x0, sp, #0x30
   27b0c:	mov	w2, #0x1                   	// #1
   27b10:	bl	277e8 <scols_init_debug@@SMARTCOLS_2.25+0xeda0>
   27b14:	ldr	w0, [sp, #140]
   27b18:	add	w0, w0, #0x1
   27b1c:	str	w0, [sp, #140]
   27b20:	ldr	w1, [sp, #140]
   27b24:	ldr	w0, [sp, #28]
   27b28:	cmp	w1, w0
   27b2c:	b.cc	27afc <scols_init_debug@@SMARTCOLS_2.25+0xf0b4>  // b.lo, b.ul, b.last
   27b30:	add	x0, sp, #0x30
   27b34:	mov	x1, x0
   27b38:	ldr	x0, [sp, #40]
   27b3c:	bl	27974 <scols_init_debug@@SMARTCOLS_2.25+0xef2c>
   27b40:	ldr	x0, [sp, #40]
   27b44:	add	x0, x0, #0x14
   27b48:	strb	wzr, [x0]
   27b4c:	nop
   27b50:	ldp	x29, x30, [sp], #144
   27b54:	ret
   27b58:	stp	x29, x30, [sp, #-48]!
   27b5c:	mov	x29, sp
   27b60:	str	x0, [sp, #24]
   27b64:	str	wzr, [sp, #44]
   27b68:	str	xzr, [sp, #32]
   27b6c:	mov	x2, #0x4                   	// #4
   27b70:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27b74:	add	x1, x0, #0xe08
   27b78:	ldr	x0, [sp, #24]
   27b7c:	bl	7e20 <strncasecmp@plt>
   27b80:	cmp	w0, #0x0
   27b84:	b.ne	27b98 <scols_init_debug@@SMARTCOLS_2.25+0xf150>  // b.any
   27b88:	ldr	x0, [sp, #24]
   27b8c:	add	x0, x0, #0x4
   27b90:	str	x0, [sp, #24]
   27b94:	b	27bc8 <scols_init_debug@@SMARTCOLS_2.25+0xf180>
   27b98:	mov	x2, #0x4                   	// #4
   27b9c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27ba0:	add	x1, x0, #0xe10
   27ba4:	ldr	x0, [sp, #24]
   27ba8:	bl	7e20 <strncasecmp@plt>
   27bac:	cmp	w0, #0x0
   27bb0:	b.ne	27bc8 <scols_init_debug@@SMARTCOLS_2.25+0xf180>  // b.any
   27bb4:	ldr	x0, [sp, #24]
   27bb8:	add	x0, x0, #0x4
   27bbc:	str	x0, [sp, #24]
   27bc0:	mov	w0, #0x1                   	// #1
   27bc4:	str	w0, [sp, #44]
   27bc8:	bl	7d50 <__ctype_b_loc@plt>
   27bcc:	ldr	x1, [x0]
   27bd0:	ldr	x0, [sp, #24]
   27bd4:	ldrsb	w0, [x0]
   27bd8:	sxtb	x0, w0
   27bdc:	lsl	x0, x0, #1
   27be0:	add	x0, x1, x0
   27be4:	ldrh	w0, [x0]
   27be8:	and	w0, w0, #0x800
   27bec:	cmp	w0, #0x0
   27bf0:	b.ne	27bfc <scols_init_debug@@SMARTCOLS_2.25+0xf1b4>  // b.any
   27bf4:	mov	w0, #0xffffffff            	// #-1
   27bf8:	b	27cc4 <scols_init_debug@@SMARTCOLS_2.25+0xf27c>
   27bfc:	bl	8240 <__errno_location@plt>
   27c00:	str	wzr, [x0]
   27c04:	add	x0, sp, #0x20
   27c08:	mov	w2, #0xa                   	// #10
   27c0c:	mov	x1, x0
   27c10:	ldr	x0, [sp, #24]
   27c14:	bl	7d70 <strtol@plt>
   27c18:	str	w0, [sp, #40]
   27c1c:	ldr	x0, [sp, #32]
   27c20:	cmp	x0, #0x0
   27c24:	b.eq	27c54 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>  // b.none
   27c28:	ldr	x0, [sp, #32]
   27c2c:	ldr	x1, [sp, #24]
   27c30:	cmp	x1, x0
   27c34:	b.eq	27c54 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>  // b.none
   27c38:	bl	8240 <__errno_location@plt>
   27c3c:	ldr	w0, [x0]
   27c40:	cmp	w0, #0x0
   27c44:	b.ne	27c54 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>  // b.any
   27c48:	ldr	w0, [sp, #40]
   27c4c:	cmp	w0, #0x0
   27c50:	b.ge	27c5c <scols_init_debug@@SMARTCOLS_2.25+0xf214>  // b.tcont
   27c54:	mov	w0, #0xffffffff            	// #-1
   27c58:	b	27cc4 <scols_init_debug@@SMARTCOLS_2.25+0xf27c>
   27c5c:	ldr	w0, [sp, #44]
   27c60:	cmp	w0, #0x0
   27c64:	b.eq	27c7c <scols_init_debug@@SMARTCOLS_2.25+0xf234>  // b.none
   27c68:	bl	75a0 <__libc_current_sigrtmax@plt>
   27c6c:	mov	w1, w0
   27c70:	ldr	w0, [sp, #40]
   27c74:	sub	w0, w1, w0
   27c78:	b	27c8c <scols_init_debug@@SMARTCOLS_2.25+0xf244>
   27c7c:	bl	79e0 <__libc_current_sigrtmin@plt>
   27c80:	mov	w1, w0
   27c84:	ldr	w0, [sp, #40]
   27c88:	add	w0, w1, w0
   27c8c:	str	w0, [sp, #40]
   27c90:	bl	79e0 <__libc_current_sigrtmin@plt>
   27c94:	mov	w1, w0
   27c98:	ldr	w0, [sp, #40]
   27c9c:	cmp	w0, w1
   27ca0:	b.lt	27cb8 <scols_init_debug@@SMARTCOLS_2.25+0xf270>  // b.tstop
   27ca4:	bl	75a0 <__libc_current_sigrtmax@plt>
   27ca8:	mov	w1, w0
   27cac:	ldr	w0, [sp, #40]
   27cb0:	cmp	w0, w1
   27cb4:	b.le	27cc0 <scols_init_debug@@SMARTCOLS_2.25+0xf278>
   27cb8:	mov	w0, #0xffffffff            	// #-1
   27cbc:	b	27cc4 <scols_init_debug@@SMARTCOLS_2.25+0xf27c>
   27cc0:	ldr	w0, [sp, #40]
   27cc4:	ldp	x29, x30, [sp], #48
   27cc8:	ret
   27ccc:	stp	x29, x30, [sp, #-48]!
   27cd0:	mov	x29, sp
   27cd4:	str	x0, [sp, #24]
   27cd8:	mov	x2, #0x3                   	// #3
   27cdc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27ce0:	add	x1, x0, #0xe18
   27ce4:	ldr	x0, [sp, #24]
   27ce8:	bl	7e20 <strncasecmp@plt>
   27cec:	cmp	w0, #0x0
   27cf0:	b.ne	27d00 <scols_init_debug@@SMARTCOLS_2.25+0xf2b8>  // b.any
   27cf4:	ldr	x0, [sp, #24]
   27cf8:	add	x0, x0, #0x3
   27cfc:	str	x0, [sp, #24]
   27d00:	mov	x2, #0x2                   	// #2
   27d04:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27d08:	add	x1, x0, #0xe20
   27d0c:	ldr	x0, [sp, #24]
   27d10:	bl	7e20 <strncasecmp@plt>
   27d14:	cmp	w0, #0x0
   27d18:	b.ne	27d2c <scols_init_debug@@SMARTCOLS_2.25+0xf2e4>  // b.any
   27d1c:	ldr	x0, [sp, #24]
   27d20:	add	x0, x0, #0x2
   27d24:	bl	27b58 <scols_init_debug@@SMARTCOLS_2.25+0xf110>
   27d28:	b	27d94 <scols_init_debug@@SMARTCOLS_2.25+0xf34c>
   27d2c:	str	xzr, [sp, #40]
   27d30:	b	27d84 <scols_init_debug@@SMARTCOLS_2.25+0xf33c>
   27d34:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   27d38:	add	x1, x0, #0xb30
   27d3c:	ldr	x0, [sp, #40]
   27d40:	lsl	x0, x0, #4
   27d44:	add	x0, x1, x0
   27d48:	ldr	x0, [x0]
   27d4c:	ldr	x1, [sp, #24]
   27d50:	bl	7b20 <strcasecmp@plt>
   27d54:	cmp	w0, #0x0
   27d58:	b.ne	27d78 <scols_init_debug@@SMARTCOLS_2.25+0xf330>  // b.any
   27d5c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   27d60:	add	x1, x0, #0xb30
   27d64:	ldr	x0, [sp, #40]
   27d68:	lsl	x0, x0, #4
   27d6c:	add	x0, x1, x0
   27d70:	ldr	w0, [x0, #8]
   27d74:	b	27d94 <scols_init_debug@@SMARTCOLS_2.25+0xf34c>
   27d78:	ldr	x0, [sp, #40]
   27d7c:	add	x0, x0, #0x1
   27d80:	str	x0, [sp, #40]
   27d84:	ldr	x0, [sp, #40]
   27d88:	cmp	x0, #0x21
   27d8c:	b.ls	27d34 <scols_init_debug@@SMARTCOLS_2.25+0xf2ec>  // b.plast
   27d90:	mov	w0, #0xffffffff            	// #-1
   27d94:	ldp	x29, x30, [sp], #48
   27d98:	ret
   27d9c:	sub	sp, sp, #0x20
   27da0:	str	w0, [sp, #12]
   27da4:	str	xzr, [sp, #24]
   27da8:	b	27df8 <scols_init_debug@@SMARTCOLS_2.25+0xf3b0>
   27dac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   27db0:	add	x1, x0, #0xb30
   27db4:	ldr	x0, [sp, #24]
   27db8:	lsl	x0, x0, #4
   27dbc:	add	x0, x1, x0
   27dc0:	ldr	w0, [x0, #8]
   27dc4:	ldr	w1, [sp, #12]
   27dc8:	cmp	w1, w0
   27dcc:	b.ne	27dec <scols_init_debug@@SMARTCOLS_2.25+0xf3a4>  // b.any
   27dd0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   27dd4:	add	x1, x0, #0xb30
   27dd8:	ldr	x0, [sp, #24]
   27ddc:	lsl	x0, x0, #4
   27de0:	add	x0, x1, x0
   27de4:	ldr	x0, [x0]
   27de8:	b	27e08 <scols_init_debug@@SMARTCOLS_2.25+0xf3c0>
   27dec:	ldr	x0, [sp, #24]
   27df0:	add	x0, x0, #0x1
   27df4:	str	x0, [sp, #24]
   27df8:	ldr	x0, [sp, #24]
   27dfc:	cmp	x0, #0x21
   27e00:	b.ls	27dac <scols_init_debug@@SMARTCOLS_2.25+0xf364>  // b.plast
   27e04:	mov	x0, #0x0                   	// #0
   27e08:	add	sp, sp, #0x20
   27e0c:	ret
   27e10:	sub	sp, sp, #0x20
   27e14:	str	x0, [sp, #24]
   27e18:	str	x1, [sp, #16]
   27e1c:	str	x2, [sp, #8]
   27e20:	ldr	x0, [sp, #24]
   27e24:	cmp	x0, #0x21
   27e28:	b.ls	27e34 <scols_init_debug@@SMARTCOLS_2.25+0xf3ec>  // b.plast
   27e2c:	mov	w0, #0xffffffff            	// #-1
   27e30:	b	27e90 <scols_init_debug@@SMARTCOLS_2.25+0xf448>
   27e34:	ldr	x0, [sp, #16]
   27e38:	cmp	x0, #0x0
   27e3c:	b.eq	27e60 <scols_init_debug@@SMARTCOLS_2.25+0xf418>  // b.none
   27e40:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   27e44:	add	x1, x0, #0xb30
   27e48:	ldr	x0, [sp, #24]
   27e4c:	lsl	x0, x0, #4
   27e50:	add	x0, x1, x0
   27e54:	ldr	x1, [x0]
   27e58:	ldr	x0, [sp, #16]
   27e5c:	str	x1, [x0]
   27e60:	ldr	x0, [sp, #8]
   27e64:	cmp	x0, #0x0
   27e68:	b.eq	27e8c <scols_init_debug@@SMARTCOLS_2.25+0xf444>  // b.none
   27e6c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   27e70:	add	x1, x0, #0xb30
   27e74:	ldr	x0, [sp, #24]
   27e78:	lsl	x0, x0, #4
   27e7c:	add	x0, x1, x0
   27e80:	ldr	w1, [x0, #8]
   27e84:	ldr	x0, [sp, #8]
   27e88:	str	w1, [x0]
   27e8c:	mov	w0, #0x0                   	// #0
   27e90:	add	sp, sp, #0x20
   27e94:	ret
   27e98:	stp	x29, x30, [sp, #-32]!
   27e9c:	mov	x29, sp
   27ea0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27ea4:	add	x0, x0, #0x890
   27ea8:	ldr	w0, [x0]
   27eac:	cmn	w0, #0x1
   27eb0:	b.eq	27ec4 <scols_init_debug@@SMARTCOLS_2.25+0xf47c>  // b.none
   27eb4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27eb8:	add	x0, x0, #0x890
   27ebc:	ldr	w0, [x0]
   27ec0:	b	27f54 <scols_init_debug@@SMARTCOLS_2.25+0xf50c>
   27ec4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27ec8:	add	x1, x0, #0xe28
   27ecc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27ed0:	add	x0, x0, #0xe30
   27ed4:	bl	78a0 <fopen@plt>
   27ed8:	str	x0, [sp, #24]
   27edc:	ldr	x0, [sp, #24]
   27ee0:	cmp	x0, #0x0
   27ee4:	b.ne	27f08 <scols_init_debug@@SMARTCOLS_2.25+0xf4c0>  // b.any
   27ee8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27eec:	add	x0, x0, #0x890
   27ef0:	mov	w1, #0x25                  	// #37
   27ef4:	str	w1, [x0]
   27ef8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27efc:	add	x0, x0, #0x890
   27f00:	ldr	w0, [x0]
   27f04:	b	27f54 <scols_init_debug@@SMARTCOLS_2.25+0xf50c>
   27f08:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27f0c:	add	x2, x0, #0x890
   27f10:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27f14:	add	x1, x0, #0xe50
   27f18:	ldr	x0, [sp, #24]
   27f1c:	bl	79a0 <__isoc99_fscanf@plt>
   27f20:	str	w0, [sp, #20]
   27f24:	ldr	x0, [sp, #24]
   27f28:	bl	7850 <fclose@plt>
   27f2c:	ldr	w0, [sp, #20]
   27f30:	cmp	w0, #0x1
   27f34:	b.eq	27f48 <scols_init_debug@@SMARTCOLS_2.25+0xf500>  // b.none
   27f38:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27f3c:	add	x0, x0, #0x890
   27f40:	mov	w1, #0x25                  	// #37
   27f44:	str	w1, [x0]
   27f48:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27f4c:	add	x0, x0, #0x890
   27f50:	ldr	w0, [x0]
   27f54:	ldp	x29, x30, [sp], #32
   27f58:	ret
   27f5c:	stp	x29, x30, [sp, #-432]!
   27f60:	mov	x29, sp
   27f64:	str	wzr, [sp, #28]
   27f68:	str	wzr, [sp, #24]
   27f6c:	str	wzr, [sp, #20]
   27f70:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27f74:	add	x0, x0, #0x894
   27f78:	ldr	w0, [x0]
   27f7c:	cmn	w0, #0x1
   27f80:	b.eq	27f94 <scols_init_debug@@SMARTCOLS_2.25+0xf54c>  // b.none
   27f84:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27f88:	add	x0, x0, #0x894
   27f8c:	ldr	w0, [x0]
   27f90:	b	2805c <scols_init_debug@@SMARTCOLS_2.25+0xf614>
   27f94:	add	x0, sp, #0x20
   27f98:	bl	8260 <uname@plt>
   27f9c:	cmp	w0, #0x0
   27fa0:	b.eq	27fc0 <scols_init_debug@@SMARTCOLS_2.25+0xf578>  // b.none
   27fa4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27fa8:	add	x0, x0, #0x894
   27fac:	str	wzr, [x0]
   27fb0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   27fb4:	add	x0, x0, #0x894
   27fb8:	ldr	w0, [x0]
   27fbc:	b	2805c <scols_init_debug@@SMARTCOLS_2.25+0xf614>
   27fc0:	add	x3, sp, #0x14
   27fc4:	add	x2, sp, #0x18
   27fc8:	add	x1, sp, #0x1c
   27fcc:	add	x0, sp, #0x20
   27fd0:	add	x5, x0, #0x82
   27fd4:	mov	x4, x3
   27fd8:	mov	x3, x2
   27fdc:	mov	x2, x1
   27fe0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   27fe4:	add	x1, x0, #0xe58
   27fe8:	mov	x0, x5
   27fec:	bl	80f0 <__isoc99_sscanf@plt>
   27ff0:	str	w0, [sp, #428]
   27ff4:	ldr	w0, [sp, #428]
   27ff8:	cmp	w0, #0x0
   27ffc:	b.le	2800c <scols_init_debug@@SMARTCOLS_2.25+0xf5c4>
   28000:	ldr	w0, [sp, #428]
   28004:	cmp	w0, #0x3
   28008:	b.le	28028 <scols_init_debug@@SMARTCOLS_2.25+0xf5e0>
   2800c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28010:	add	x0, x0, #0x894
   28014:	str	wzr, [x0]
   28018:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2801c:	add	x0, x0, #0x894
   28020:	ldr	w0, [x0]
   28024:	b	2805c <scols_init_debug@@SMARTCOLS_2.25+0xf614>
   28028:	ldr	w0, [sp, #28]
   2802c:	lsl	w1, w0, #16
   28030:	ldr	w0, [sp, #24]
   28034:	lsl	w0, w0, #8
   28038:	add	w1, w1, w0
   2803c:	ldr	w0, [sp, #20]
   28040:	add	w1, w1, w0
   28044:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28048:	add	x0, x0, #0x894
   2804c:	str	w1, [x0]
   28050:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28054:	add	x0, x0, #0x894
   28058:	ldr	w0, [x0]
   2805c:	ldp	x29, x30, [sp], #432
   28060:	ret
   28064:	stp	x29, x30, [sp, #-48]!
   28068:	mov	x29, sp
   2806c:	str	w0, [sp, #28]
   28070:	ldr	w1, [sp, #28]
   28074:	mov	w0, #0xde83                	// #56963
   28078:	movk	w0, #0x431b, lsl #16
   2807c:	umull	x0, w1, w0
   28080:	lsr	x0, x0, #32
   28084:	lsr	w0, w0, #18
   28088:	mov	w0, w0
   2808c:	str	x0, [sp, #32]
   28090:	ldr	w1, [sp, #28]
   28094:	mov	w0, #0xde83                	// #56963
   28098:	movk	w0, #0x431b, lsl #16
   2809c:	umull	x0, w1, w0
   280a0:	lsr	x0, x0, #32
   280a4:	lsr	w0, w0, #18
   280a8:	mov	w2, #0x4240                	// #16960
   280ac:	movk	w2, #0xf, lsl #16
   280b0:	mul	w0, w0, w2
   280b4:	sub	w0, w1, w0
   280b8:	mov	w1, w0
   280bc:	mov	x0, x1
   280c0:	lsl	x0, x0, #5
   280c4:	sub	x0, x0, x1
   280c8:	lsl	x0, x0, #2
   280cc:	add	x0, x0, x1
   280d0:	lsl	x0, x0, #3
   280d4:	str	x0, [sp, #40]
   280d8:	add	x0, sp, #0x20
   280dc:	mov	x1, #0x0                   	// #0
   280e0:	bl	7e40 <nanosleep@plt>
   280e4:	ldp	x29, x30, [sp], #48
   280e8:	ret
   280ec:	stp	x29, x30, [sp, #-48]!
   280f0:	mov	x29, sp
   280f4:	str	x0, [sp, #40]
   280f8:	str	x1, [sp, #32]
   280fc:	str	x2, [sp, #24]
   28100:	ldr	x0, [sp, #24]
   28104:	sub	x0, x0, #0x1
   28108:	mov	x2, x0
   2810c:	ldr	x1, [sp, #32]
   28110:	ldr	x0, [sp, #40]
   28114:	bl	8180 <strncpy@plt>
   28118:	ldr	x0, [sp, #24]
   2811c:	sub	x0, x0, #0x1
   28120:	ldr	x1, [sp, #40]
   28124:	add	x0, x1, x0
   28128:	strb	wzr, [x0]
   2812c:	nop
   28130:	ldp	x29, x30, [sp], #48
   28134:	ret
   28138:	stp	x29, x30, [sp, #-288]!
   2813c:	mov	x29, sp
   28140:	str	x0, [sp, #56]
   28144:	str	x1, [sp, #232]
   28148:	str	x2, [sp, #240]
   2814c:	str	x3, [sp, #248]
   28150:	str	x4, [sp, #256]
   28154:	str	x5, [sp, #264]
   28158:	str	x6, [sp, #272]
   2815c:	str	x7, [sp, #280]
   28160:	str	q0, [sp, #96]
   28164:	str	q1, [sp, #112]
   28168:	str	q2, [sp, #128]
   2816c:	str	q3, [sp, #144]
   28170:	str	q4, [sp, #160]
   28174:	str	q5, [sp, #176]
   28178:	str	q6, [sp, #192]
   2817c:	str	q7, [sp, #208]
   28180:	add	x0, sp, #0x120
   28184:	str	x0, [sp, #64]
   28188:	add	x0, sp, #0x120
   2818c:	str	x0, [sp, #72]
   28190:	add	x0, sp, #0xe0
   28194:	str	x0, [sp, #80]
   28198:	mov	w0, #0xffffffc8            	// #-56
   2819c:	str	w0, [sp, #88]
   281a0:	mov	w0, #0xffffff80            	// #-128
   281a4:	str	w0, [sp, #92]
   281a8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   281ac:	ldr	x0, [x0, #4016]
   281b0:	ldr	x4, [x0]
   281b4:	add	x2, sp, #0x10
   281b8:	add	x3, sp, #0x40
   281bc:	ldp	x0, x1, [x3]
   281c0:	stp	x0, x1, [x2]
   281c4:	ldp	x0, x1, [x3, #16]
   281c8:	stp	x0, x1, [x2, #16]
   281cc:	add	x0, sp, #0x10
   281d0:	mov	x2, x0
   281d4:	ldr	x1, [sp, #56]
   281d8:	mov	x0, x4
   281dc:	bl	8210 <vfprintf@plt>
   281e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   281e4:	ldr	x0, [x0, #4016]
   281e8:	ldr	x0, [x0]
   281ec:	mov	x1, x0
   281f0:	mov	w0, #0xa                   	// #10
   281f4:	bl	7720 <fputc@plt>
   281f8:	nop
   281fc:	ldp	x29, x30, [sp], #288
   28200:	ret
   28204:	stp	x29, x30, [sp, #-80]!
   28208:	mov	x29, sp
   2820c:	str	x0, [sp, #24]
   28210:	str	x1, [sp, #16]
   28214:	add	x0, sp, #0x20
   28218:	mov	w2, #0x0                   	// #0
   2821c:	mov	x1, x0
   28220:	ldr	x0, [sp, #16]
   28224:	bl	74e0 <strtoul@plt>
   28228:	str	w0, [sp, #76]
   2822c:	ldr	x0, [sp, #32]
   28230:	cmp	x0, #0x0
   28234:	b.eq	2834c <scols_init_debug@@SMARTCOLS_2.25+0xf904>  // b.none
   28238:	ldr	x0, [sp, #32]
   2823c:	ldrsb	w0, [x0]
   28240:	cmp	w0, #0x0
   28244:	b.eq	2834c <scols_init_debug@@SMARTCOLS_2.25+0xf904>  // b.none
   28248:	ldr	x0, [sp, #24]
   2824c:	cmp	x0, #0x0
   28250:	b.eq	2834c <scols_init_debug@@SMARTCOLS_2.25+0xf904>  // b.none
   28254:	ldr	x0, [sp, #24]
   28258:	ldr	x0, [x0]
   2825c:	cmp	x0, #0x0
   28260:	b.eq	2834c <scols_init_debug@@SMARTCOLS_2.25+0xf904>  // b.none
   28264:	str	wzr, [sp, #76]
   28268:	ldr	x0, [sp, #16]
   2826c:	bl	7b70 <strdup@plt>
   28270:	str	x0, [sp, #48]
   28274:	ldr	x0, [sp, #48]
   28278:	str	x0, [sp, #64]
   2827c:	ldr	x0, [sp, #64]
   28280:	cmp	x0, #0x0
   28284:	b.ne	28310 <scols_init_debug@@SMARTCOLS_2.25+0xf8c8>  // b.any
   28288:	ldr	w0, [sp, #76]
   2828c:	b	28380 <scols_init_debug@@SMARTCOLS_2.25+0xf938>
   28290:	ldr	x0, [sp, #32]
   28294:	str	x0, [sp, #64]
   28298:	ldr	x0, [sp, #24]
   2829c:	str	x0, [sp, #56]
   282a0:	b	282e4 <scols_init_debug@@SMARTCOLS_2.25+0xf89c>
   282a4:	ldr	x0, [sp, #56]
   282a8:	ldr	x0, [x0]
   282ac:	mov	x1, x0
   282b0:	ldr	x0, [sp, #40]
   282b4:	bl	7d20 <strcmp@plt>
   282b8:	cmp	w0, #0x0
   282bc:	b.ne	282d8 <scols_init_debug@@SMARTCOLS_2.25+0xf890>  // b.any
   282c0:	ldr	x0, [sp, #56]
   282c4:	ldr	w0, [x0, #8]
   282c8:	ldr	w1, [sp, #76]
   282cc:	orr	w0, w1, w0
   282d0:	str	w0, [sp, #76]
   282d4:	b	28300 <scols_init_debug@@SMARTCOLS_2.25+0xf8b8>
   282d8:	ldr	x0, [sp, #56]
   282dc:	add	x0, x0, #0x18
   282e0:	str	x0, [sp, #56]
   282e4:	ldr	x0, [sp, #56]
   282e8:	cmp	x0, #0x0
   282ec:	b.eq	28300 <scols_init_debug@@SMARTCOLS_2.25+0xf8b8>  // b.none
   282f0:	ldr	x0, [sp, #56]
   282f4:	ldr	x0, [x0]
   282f8:	cmp	x0, #0x0
   282fc:	b.ne	282a4 <scols_init_debug@@SMARTCOLS_2.25+0xf85c>  // b.any
   28300:	ldr	w1, [sp, #76]
   28304:	mov	w0, #0xffff                	// #65535
   28308:	cmp	w1, w0
   2830c:	b.eq	2833c <scols_init_debug@@SMARTCOLS_2.25+0xf8f4>  // b.none
   28310:	add	x0, sp, #0x20
   28314:	mov	x2, x0
   28318:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2831c:	add	x1, x0, #0xe68
   28320:	ldr	x0, [sp, #64]
   28324:	bl	7890 <strtok_r@plt>
   28328:	str	x0, [sp, #40]
   2832c:	ldr	x0, [sp, #40]
   28330:	cmp	x0, #0x0
   28334:	b.ne	28290 <scols_init_debug@@SMARTCOLS_2.25+0xf848>  // b.any
   28338:	b	28340 <scols_init_debug@@SMARTCOLS_2.25+0xf8f8>
   2833c:	nop
   28340:	ldr	x0, [sp, #48]
   28344:	bl	7dc0 <free@plt>
   28348:	b	2837c <scols_init_debug@@SMARTCOLS_2.25+0xf934>
   2834c:	ldr	x0, [sp, #32]
   28350:	cmp	x0, #0x0
   28354:	b.eq	2837c <scols_init_debug@@SMARTCOLS_2.25+0xf934>  // b.none
   28358:	ldr	x2, [sp, #32]
   2835c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28360:	add	x1, x0, #0xe70
   28364:	mov	x0, x2
   28368:	bl	7d20 <strcmp@plt>
   2836c:	cmp	w0, #0x0
   28370:	b.ne	2837c <scols_init_debug@@SMARTCOLS_2.25+0xf934>  // b.any
   28374:	mov	w0, #0xffff                	// #65535
   28378:	str	w0, [sp, #76]
   2837c:	ldr	w0, [sp, #76]
   28380:	ldp	x29, x30, [sp], #80
   28384:	ret
   28388:	stp	x29, x30, [sp, #-272]!
   2838c:	mov	x29, sp
   28390:	str	x0, [sp, #56]
   28394:	str	x1, [sp, #48]
   28398:	str	x2, [sp, #224]
   2839c:	str	x3, [sp, #232]
   283a0:	str	x4, [sp, #240]
   283a4:	str	x5, [sp, #248]
   283a8:	str	x6, [sp, #256]
   283ac:	str	x7, [sp, #264]
   283b0:	str	q0, [sp, #96]
   283b4:	str	q1, [sp, #112]
   283b8:	str	q2, [sp, #128]
   283bc:	str	q3, [sp, #144]
   283c0:	str	q4, [sp, #160]
   283c4:	str	q5, [sp, #176]
   283c8:	str	q6, [sp, #192]
   283cc:	str	q7, [sp, #208]
   283d0:	ldr	x0, [sp, #56]
   283d4:	cmp	x0, #0x0
   283d8:	b.eq	28414 <scols_init_debug@@SMARTCOLS_2.25+0xf9cc>  // b.none
   283dc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   283e0:	add	x0, x0, #0xbd8
   283e4:	ldr	w0, [x0]
   283e8:	and	w0, w0, #0x1000000
   283ec:	cmp	w0, #0x0
   283f0:	b.ne	28414 <scols_init_debug@@SMARTCOLS_2.25+0xf9cc>  // b.any
   283f4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   283f8:	ldr	x0, [x0, #4016]
   283fc:	ldr	x3, [x0]
   28400:	ldr	x2, [sp, #56]
   28404:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28408:	add	x1, x0, #0xe90
   2840c:	mov	x0, x3
   28410:	bl	8380 <fprintf@plt>
   28414:	add	x0, sp, #0x110
   28418:	str	x0, [sp, #64]
   2841c:	add	x0, sp, #0x110
   28420:	str	x0, [sp, #72]
   28424:	add	x0, sp, #0xe0
   28428:	str	x0, [sp, #80]
   2842c:	mov	w0, #0xffffffd0            	// #-48
   28430:	str	w0, [sp, #88]
   28434:	mov	w0, #0xffffff80            	// #-128
   28438:	str	w0, [sp, #92]
   2843c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28440:	ldr	x0, [x0, #4016]
   28444:	ldr	x4, [x0]
   28448:	add	x2, sp, #0x10
   2844c:	add	x3, sp, #0x40
   28450:	ldp	x0, x1, [x3]
   28454:	stp	x0, x1, [x2]
   28458:	ldp	x0, x1, [x3, #16]
   2845c:	stp	x0, x1, [x2, #16]
   28460:	add	x0, sp, #0x10
   28464:	mov	x2, x0
   28468:	ldr	x1, [sp, #48]
   2846c:	mov	x0, x4
   28470:	bl	8210 <vfprintf@plt>
   28474:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28478:	ldr	x0, [x0, #4016]
   2847c:	ldr	x0, [x0]
   28480:	mov	x1, x0
   28484:	mov	w0, #0xa                   	// #10
   28488:	bl	7720 <fputc@plt>
   2848c:	nop
   28490:	ldp	x29, x30, [sp], #272
   28494:	ret
   28498:	stp	x29, x30, [sp, #-48]!
   2849c:	mov	x29, sp
   284a0:	str	x19, [sp, #16]
   284a4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   284a8:	add	x0, x0, #0xbd8
   284ac:	ldr	w0, [x0]
   284b0:	cmp	w0, #0x0
   284b4:	b.ne	285c4 <scols_init_debug@@SMARTCOLS_2.25+0xfb7c>  // b.any
   284b8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   284bc:	add	x0, x0, #0xe98
   284c0:	bl	8270 <getenv@plt>
   284c4:	str	x0, [sp, #40]
   284c8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   284cc:	add	x0, x0, #0xbd8
   284d0:	ldr	w0, [x0]
   284d4:	and	w0, w0, #0x2
   284d8:	cmp	w0, #0x0
   284dc:	b.ne	2851c <scols_init_debug@@SMARTCOLS_2.25+0xfad4>  // b.any
   284e0:	ldr	x0, [sp, #40]
   284e4:	cmp	x0, #0x0
   284e8:	b.eq	28510 <scols_init_debug@@SMARTCOLS_2.25+0xfac8>  // b.none
   284ec:	ldr	x1, [sp, #40]
   284f0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   284f4:	add	x0, x0, #0xe78
   284f8:	bl	28204 <scols_init_debug@@SMARTCOLS_2.25+0xf7bc>
   284fc:	mov	w1, w0
   28500:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28504:	add	x0, x0, #0xbd8
   28508:	str	w1, [x0]
   2850c:	b	2851c <scols_init_debug@@SMARTCOLS_2.25+0xfad4>
   28510:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28514:	add	x0, x0, #0xbd8
   28518:	str	wzr, [x0]
   2851c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28520:	add	x0, x0, #0xbd8
   28524:	ldr	w0, [x0]
   28528:	cmp	w0, #0x0
   2852c:	b.eq	285a4 <scols_init_debug@@SMARTCOLS_2.25+0xfb5c>  // b.none
   28530:	bl	76d0 <getuid@plt>
   28534:	mov	w19, w0
   28538:	bl	7640 <geteuid@plt>
   2853c:	cmp	w19, w0
   28540:	b.ne	28558 <scols_init_debug@@SMARTCOLS_2.25+0xfb10>  // b.any
   28544:	bl	7df0 <getgid@plt>
   28548:	mov	w19, w0
   2854c:	bl	7600 <getegid@plt>
   28550:	cmp	w19, w0
   28554:	b.eq	285a4 <scols_init_debug@@SMARTCOLS_2.25+0xfb5c>  // b.none
   28558:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2855c:	add	x0, x0, #0xbd8
   28560:	ldr	w0, [x0]
   28564:	orr	w1, w0, #0x1000000
   28568:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2856c:	add	x0, x0, #0xbd8
   28570:	str	w1, [x0]
   28574:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28578:	ldr	x0, [x0, #4016]
   2857c:	ldr	x19, [x0]
   28580:	bl	7870 <getpid@plt>
   28584:	mov	w1, w0
   28588:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2858c:	add	x3, x0, #0xea8
   28590:	mov	w2, w1
   28594:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28598:	add	x1, x0, #0xeb0
   2859c:	mov	x0, x19
   285a0:	bl	8380 <fprintf@plt>
   285a4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   285a8:	add	x0, x0, #0xbd8
   285ac:	ldr	w0, [x0]
   285b0:	orr	w1, w0, #0x2
   285b4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   285b8:	add	x0, x0, #0xbd8
   285bc:	str	w1, [x0]
   285c0:	b	285c8 <scols_init_debug@@SMARTCOLS_2.25+0xfb80>
   285c4:	nop
   285c8:	ldr	x19, [sp, #16]
   285cc:	ldp	x29, x30, [sp], #48
   285d0:	ret
   285d4:	stp	x29, x30, [sp, #-64]!
   285d8:	mov	x29, sp
   285dc:	str	x19, [sp, #16]
   285e0:	str	x0, [sp, #40]
   285e4:	str	x1, [sp, #32]
   285e8:	ldr	x0, [sp, #40]
   285ec:	cmp	x0, #0x0
   285f0:	b.ne	285fc <scols_init_debug@@SMARTCOLS_2.25+0xfbb4>  // b.any
   285f4:	mov	w0, #0xffffffea            	// #-22
   285f8:	b	287ec <scols_init_debug@@SMARTCOLS_2.25+0xfda4>
   285fc:	ldr	x0, [sp, #40]
   28600:	ldr	w0, [x0, #136]
   28604:	cmp	w0, #0x0
   28608:	b.lt	28678 <scols_init_debug@@SMARTCOLS_2.25+0xfc30>  // b.tstop
   2860c:	ldr	x0, [sp, #40]
   28610:	ldr	w0, [x0, #136]
   28614:	bl	7bb0 <close@plt>
   28618:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2861c:	add	x0, x0, #0xbd8
   28620:	ldr	w0, [x0]
   28624:	and	w0, w0, #0x4
   28628:	cmp	w0, #0x0
   2862c:	b.eq	28678 <scols_init_debug@@SMARTCOLS_2.25+0xfc30>  // b.none
   28630:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28634:	ldr	x0, [x0, #4016]
   28638:	ldr	x19, [x0]
   2863c:	bl	7870 <getpid@plt>
   28640:	mov	w1, w0
   28644:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28648:	add	x4, x0, #0xef0
   2864c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28650:	add	x3, x0, #0xea8
   28654:	mov	w2, w1
   28658:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2865c:	add	x1, x0, #0xef8
   28660:	mov	x0, x19
   28664:	bl	8380 <fprintf@plt>
   28668:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2866c:	add	x1, x0, #0xf08
   28670:	ldr	x0, [sp, #40]
   28674:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28678:	ldr	x0, [sp, #40]
   2867c:	mov	w1, #0xffffffff            	// #-1
   28680:	str	w1, [x0, #136]
   28684:	ldr	x0, [sp, #40]
   28688:	str	wzr, [x0, #140]
   2868c:	ldr	x0, [sp, #40]
   28690:	str	xzr, [x0, #144]
   28694:	ldr	x0, [sp, #40]
   28698:	ldrb	w1, [x0, #156]
   2869c:	and	w1, w1, #0xfffffffe
   286a0:	strb	w1, [x0, #156]
   286a4:	ldr	x0, [sp, #40]
   286a8:	ldrb	w1, [x0, #156]
   286ac:	and	w1, w1, #0xfffffffb
   286b0:	strb	w1, [x0, #156]
   286b4:	ldr	x0, [sp, #40]
   286b8:	strb	wzr, [x0]
   286bc:	ldr	x0, [sp, #40]
   286c0:	add	x0, x0, #0xa8
   286c4:	mov	x2, #0xe8                  	// #232
   286c8:	mov	w1, #0x0                   	// #0
   286cc:	bl	7a30 <memset@plt>
   286d0:	ldr	x0, [sp, #32]
   286d4:	cmp	x0, #0x0
   286d8:	b.eq	287d4 <scols_init_debug@@SMARTCOLS_2.25+0xfd8c>  // b.none
   286dc:	ldr	x0, [sp, #32]
   286e0:	ldrsb	w0, [x0]
   286e4:	cmp	w0, #0x2f
   286e8:	b.eq	28760 <scols_init_debug@@SMARTCOLS_2.25+0xfd18>  // b.none
   286ec:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   286f0:	add	x0, x0, #0xf20
   286f4:	str	x0, [sp, #56]
   286f8:	ldr	x0, [sp, #40]
   286fc:	ldr	w0, [x0, #152]
   28700:	and	w0, w0, #0x80
   28704:	cmp	w0, #0x0
   28708:	b.eq	2873c <scols_init_debug@@SMARTCOLS_2.25+0xfcf4>  // b.none
   2870c:	ldr	x0, [sp, #32]
   28710:	bl	74f0 <strlen@plt>
   28714:	cmp	x0, #0x4
   28718:	b.hi	28724 <scols_init_debug@@SMARTCOLS_2.25+0xfcdc>  // b.pmore
   2871c:	mov	w0, #0xffffffff            	// #-1
   28720:	b	287ec <scols_init_debug@@SMARTCOLS_2.25+0xfda4>
   28724:	ldr	x0, [sp, #32]
   28728:	add	x0, x0, #0x4
   2872c:	str	x0, [sp, #32]
   28730:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28734:	add	x0, x0, #0xf28
   28738:	str	x0, [sp, #56]
   2873c:	ldr	x5, [sp, #40]
   28740:	ldr	x4, [sp, #32]
   28744:	ldr	x3, [sp, #56]
   28748:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2874c:	add	x2, x0, #0xf38
   28750:	mov	x1, #0x80                  	// #128
   28754:	mov	x0, x5
   28758:	bl	77c0 <snprintf@plt>
   2875c:	b	28770 <scols_init_debug@@SMARTCOLS_2.25+0xfd28>
   28760:	ldr	x0, [sp, #40]
   28764:	mov	x2, #0x80                  	// #128
   28768:	ldr	x1, [sp, #32]
   2876c:	bl	280ec <scols_init_debug@@SMARTCOLS_2.25+0xf6a4>
   28770:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28774:	add	x0, x0, #0xbd8
   28778:	ldr	w0, [x0]
   2877c:	and	w0, w0, #0x4
   28780:	cmp	w0, #0x0
   28784:	b.eq	287d4 <scols_init_debug@@SMARTCOLS_2.25+0xfd8c>  // b.none
   28788:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2878c:	ldr	x0, [x0, #4016]
   28790:	ldr	x19, [x0]
   28794:	bl	7870 <getpid@plt>
   28798:	mov	w1, w0
   2879c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   287a0:	add	x4, x0, #0xef0
   287a4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   287a8:	add	x3, x0, #0xea8
   287ac:	mov	w2, w1
   287b0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   287b4:	add	x1, x0, #0xef8
   287b8:	mov	x0, x19
   287bc:	bl	8380 <fprintf@plt>
   287c0:	ldr	x2, [sp, #32]
   287c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   287c8:	add	x1, x0, #0xf40
   287cc:	ldr	x0, [sp, #40]
   287d0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   287d4:	ldr	x0, [sp, #40]
   287d8:	ldr	x0, [x0, #160]
   287dc:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   287e0:	ldr	x0, [sp, #40]
   287e4:	str	xzr, [x0, #160]
   287e8:	mov	w0, #0x0                   	// #0
   287ec:	ldr	x19, [sp, #16]
   287f0:	ldp	x29, x30, [sp], #64
   287f4:	ret
   287f8:	sub	sp, sp, #0x10
   287fc:	str	x0, [sp, #8]
   28800:	ldr	x0, [sp, #8]
   28804:	cmp	x0, #0x0
   28808:	b.eq	28824 <scols_init_debug@@SMARTCOLS_2.25+0xfddc>  // b.none
   2880c:	ldr	x0, [sp, #8]
   28810:	ldrsb	w0, [x0]
   28814:	cmp	w0, #0x0
   28818:	b.eq	28824 <scols_init_debug@@SMARTCOLS_2.25+0xfddc>  // b.none
   2881c:	mov	w0, #0x1                   	// #1
   28820:	b	28828 <scols_init_debug@@SMARTCOLS_2.25+0xfde0>
   28824:	mov	w0, #0x0                   	// #0
   28828:	add	sp, sp, #0x10
   2882c:	ret
   28830:	sub	sp, sp, #0x280
   28834:	stp	x29, x30, [sp]
   28838:	mov	x29, sp
   2883c:	str	x19, [sp, #16]
   28840:	str	x0, [sp, #40]
   28844:	str	w1, [sp, #36]
   28848:	add	x0, sp, #0x30
   2884c:	mov	x1, #0x1c8                 	// #456
   28850:	mov	x2, x1
   28854:	mov	w1, #0x0                   	// #0
   28858:	bl	7a30 <memset@plt>
   2885c:	mov	w0, #0xffffffff            	// #-1
   28860:	str	w0, [sp, #184]
   28864:	ldr	x0, [sp, #40]
   28868:	cmp	x0, #0x0
   2886c:	b.ne	28878 <scols_init_debug@@SMARTCOLS_2.25+0xfe30>  // b.any
   28870:	mov	w0, #0xffffffea            	// #-22
   28874:	b	28b1c <scols_init_debug@@SMARTCOLS_2.25+0x100d4>
   28878:	bl	28498 <scols_init_debug@@SMARTCOLS_2.25+0xfa50>
   2887c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28880:	add	x0, x0, #0xbd8
   28884:	ldr	w0, [x0]
   28888:	and	w0, w0, #0x4
   2888c:	cmp	w0, #0x0
   28890:	b.eq	288dc <scols_init_debug@@SMARTCOLS_2.25+0xfe94>  // b.none
   28894:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28898:	ldr	x0, [x0, #4016]
   2889c:	ldr	x19, [x0]
   288a0:	bl	7870 <getpid@plt>
   288a4:	mov	w1, w0
   288a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   288ac:	add	x4, x0, #0xef0
   288b0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   288b4:	add	x3, x0, #0xea8
   288b8:	mov	w2, w1
   288bc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   288c0:	add	x1, x0, #0xef8
   288c4:	mov	x0, x19
   288c8:	bl	8380 <fprintf@plt>
   288cc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   288d0:	add	x1, x0, #0xf58
   288d4:	ldr	x0, [sp, #40]
   288d8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   288dc:	add	x0, sp, #0x30
   288e0:	mov	x2, #0x1c8                 	// #456
   288e4:	mov	x1, x0
   288e8:	ldr	x0, [sp, #40]
   288ec:	bl	7430 <memcpy@plt>
   288f0:	ldr	x0, [sp, #40]
   288f4:	ldr	w1, [sp, #36]
   288f8:	str	w1, [x0, #152]
   288fc:	mov	x1, #0x0                   	// #0
   28900:	ldr	x0, [sp, #40]
   28904:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   28908:	str	w0, [sp, #636]
   2890c:	ldr	w0, [sp, #636]
   28910:	cmp	w0, #0x0
   28914:	b.eq	28920 <scols_init_debug@@SMARTCOLS_2.25+0xfed8>  // b.none
   28918:	ldr	w0, [sp, #636]
   2891c:	b	28b1c <scols_init_debug@@SMARTCOLS_2.25+0x100d4>
   28920:	add	x0, sp, #0x1f8
   28924:	mov	x1, x0
   28928:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2892c:	add	x0, x0, #0xf70
   28930:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   28934:	cmp	w0, #0x0
   28938:	b.ne	2894c <scols_init_debug@@SMARTCOLS_2.25+0xff04>  // b.any
   2893c:	ldr	w0, [sp, #520]
   28940:	and	w0, w0, #0xf000
   28944:	cmp	w0, #0x4, lsl #12
   28948:	b.eq	289d4 <scols_init_debug@@SMARTCOLS_2.25+0xff8c>  // b.none
   2894c:	ldr	x0, [sp, #40]
   28950:	ldr	w0, [x0, #152]
   28954:	orr	w1, w0, #0x20
   28958:	ldr	x0, [sp, #40]
   2895c:	str	w1, [x0, #152]
   28960:	ldr	x0, [sp, #40]
   28964:	ldr	w0, [x0, #152]
   28968:	and	w1, w0, #0xffffffbf
   2896c:	ldr	x0, [sp, #40]
   28970:	str	w1, [x0, #152]
   28974:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28978:	add	x0, x0, #0xbd8
   2897c:	ldr	w0, [x0]
   28980:	and	w0, w0, #0x4
   28984:	cmp	w0, #0x0
   28988:	b.eq	289d4 <scols_init_debug@@SMARTCOLS_2.25+0xff8c>  // b.none
   2898c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28990:	ldr	x0, [x0, #4016]
   28994:	ldr	x19, [x0]
   28998:	bl	7870 <getpid@plt>
   2899c:	mov	w1, w0
   289a0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   289a4:	add	x4, x0, #0xef0
   289a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   289ac:	add	x3, x0, #0xea8
   289b0:	mov	w2, w1
   289b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   289b8:	add	x1, x0, #0xef8
   289bc:	mov	x0, x19
   289c0:	bl	8380 <fprintf@plt>
   289c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   289c8:	add	x1, x0, #0xf80
   289cc:	ldr	x0, [sp, #40]
   289d0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   289d4:	ldr	x0, [sp, #40]
   289d8:	ldr	w0, [x0, #152]
   289dc:	and	w0, w0, #0x20
   289e0:	cmp	w0, #0x0
   289e4:	b.ne	28a74 <scols_init_debug@@SMARTCOLS_2.25+0x1002c>  // b.any
   289e8:	bl	27f5c <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   289ec:	mov	w1, w0
   289f0:	mov	w0, #0x624                 	// #1572
   289f4:	movk	w0, #0x2, lsl #16
   289f8:	cmp	w1, w0
   289fc:	b.le	28a74 <scols_init_debug@@SMARTCOLS_2.25+0x1002c>
   28a00:	ldr	x0, [sp, #40]
   28a04:	ldr	w0, [x0, #152]
   28a08:	orr	w1, w0, #0x40
   28a0c:	ldr	x0, [sp, #40]
   28a10:	str	w1, [x0, #152]
   28a14:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28a18:	add	x0, x0, #0xbd8
   28a1c:	ldr	w0, [x0]
   28a20:	and	w0, w0, #0x4
   28a24:	cmp	w0, #0x0
   28a28:	b.eq	28a74 <scols_init_debug@@SMARTCOLS_2.25+0x1002c>  // b.none
   28a2c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28a30:	ldr	x0, [x0, #4016]
   28a34:	ldr	x19, [x0]
   28a38:	bl	7870 <getpid@plt>
   28a3c:	mov	w1, w0
   28a40:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28a44:	add	x4, x0, #0xef0
   28a48:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28a4c:	add	x3, x0, #0xea8
   28a50:	mov	w2, w1
   28a54:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28a58:	add	x1, x0, #0xef8
   28a5c:	mov	x0, x19
   28a60:	bl	8380 <fprintf@plt>
   28a64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28a68:	add	x1, x0, #0xfa0
   28a6c:	ldr	x0, [sp, #40]
   28a70:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28a74:	ldr	x0, [sp, #40]
   28a78:	ldr	w0, [x0, #152]
   28a7c:	and	w0, w0, #0x100
   28a80:	cmp	w0, #0x0
   28a84:	b.ne	28b18 <scols_init_debug@@SMARTCOLS_2.25+0x100d0>  // b.any
   28a88:	add	x0, sp, #0x1f8
   28a8c:	mov	x1, x0
   28a90:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28a94:	add	x0, x0, #0xfb8
   28a98:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   28a9c:	cmp	w0, #0x0
   28aa0:	b.ne	28b18 <scols_init_debug@@SMARTCOLS_2.25+0x100d0>  // b.any
   28aa4:	ldr	x0, [sp, #40]
   28aa8:	ldr	w0, [x0, #152]
   28aac:	orr	w1, w0, #0x100
   28ab0:	ldr	x0, [sp, #40]
   28ab4:	str	w1, [x0, #152]
   28ab8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28abc:	add	x0, x0, #0xbd8
   28ac0:	ldr	w0, [x0]
   28ac4:	and	w0, w0, #0x4
   28ac8:	cmp	w0, #0x0
   28acc:	b.eq	28b18 <scols_init_debug@@SMARTCOLS_2.25+0x100d0>  // b.none
   28ad0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28ad4:	ldr	x0, [x0, #4016]
   28ad8:	ldr	x19, [x0]
   28adc:	bl	7870 <getpid@plt>
   28ae0:	mov	w1, w0
   28ae4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28ae8:	add	x4, x0, #0xef0
   28aec:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28af0:	add	x3, x0, #0xea8
   28af4:	mov	w2, w1
   28af8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28afc:	add	x1, x0, #0xef8
   28b00:	mov	x0, x19
   28b04:	bl	8380 <fprintf@plt>
   28b08:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28b0c:	add	x1, x0, #0xfd0
   28b10:	ldr	x0, [sp, #40]
   28b14:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28b18:	mov	w0, #0x0                   	// #0
   28b1c:	ldr	x19, [sp, #16]
   28b20:	ldp	x29, x30, [sp]
   28b24:	add	sp, sp, #0x280
   28b28:	ret
   28b2c:	stp	x29, x30, [sp, #-64]!
   28b30:	mov	x29, sp
   28b34:	str	x19, [sp, #16]
   28b38:	str	x0, [sp, #40]
   28b3c:	bl	8240 <__errno_location@plt>
   28b40:	ldr	w0, [x0]
   28b44:	str	w0, [sp, #60]
   28b48:	ldr	x0, [sp, #40]
   28b4c:	cmp	x0, #0x0
   28b50:	b.eq	28bf4 <scols_init_debug@@SMARTCOLS_2.25+0x101ac>  // b.none
   28b54:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28b58:	add	x0, x0, #0xbd8
   28b5c:	ldr	w0, [x0]
   28b60:	and	w0, w0, #0x4
   28b64:	cmp	w0, #0x0
   28b68:	b.eq	28bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1016c>  // b.none
   28b6c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28b70:	ldr	x0, [x0, #4016]
   28b74:	ldr	x19, [x0]
   28b78:	bl	7870 <getpid@plt>
   28b7c:	mov	w1, w0
   28b80:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28b84:	add	x4, x0, #0xef0
   28b88:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28b8c:	add	x3, x0, #0xea8
   28b90:	mov	w2, w1
   28b94:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28b98:	add	x1, x0, #0xef8
   28b9c:	mov	x0, x19
   28ba0:	bl	8380 <fprintf@plt>
   28ba4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28ba8:	add	x1, x0, #0xff0
   28bac:	ldr	x0, [sp, #40]
   28bb0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28bb4:	ldr	x0, [sp, #40]
   28bb8:	ldr	x0, [x0, #128]
   28bbc:	bl	7dc0 <free@plt>
   28bc0:	ldr	x0, [sp, #40]
   28bc4:	str	xzr, [x0, #128]
   28bc8:	mov	x1, #0x0                   	// #0
   28bcc:	ldr	x0, [sp, #40]
   28bd0:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   28bd4:	str	w0, [sp, #56]
   28bd8:	ldr	x0, [sp, #40]
   28bdc:	bl	290bc <scols_init_debug@@SMARTCOLS_2.25+0x10674>
   28be0:	bl	8240 <__errno_location@plt>
   28be4:	mov	x1, x0
   28be8:	ldr	w0, [sp, #60]
   28bec:	str	w0, [x1]
   28bf0:	b	28bf8 <scols_init_debug@@SMARTCOLS_2.25+0x101b0>
   28bf4:	nop
   28bf8:	ldr	x19, [sp, #16]
   28bfc:	ldp	x29, x30, [sp], #64
   28c00:	ret
   28c04:	stp	x29, x30, [sp, #-32]!
   28c08:	mov	x29, sp
   28c0c:	str	x0, [sp, #24]
   28c10:	ldr	x0, [sp, #24]
   28c14:	cmp	x0, #0x0
   28c18:	b.eq	28c2c <scols_init_debug@@SMARTCOLS_2.25+0x101e4>  // b.none
   28c1c:	ldr	x0, [sp, #24]
   28c20:	ldrsb	w0, [x0]
   28c24:	cmp	w0, #0x0
   28c28:	b.ne	28c34 <scols_init_debug@@SMARTCOLS_2.25+0x101ec>  // b.any
   28c2c:	mov	x0, #0x0                   	// #0
   28c30:	b	28c3c <scols_init_debug@@SMARTCOLS_2.25+0x101f4>
   28c34:	ldr	x0, [sp, #24]
   28c38:	bl	7b70 <strdup@plt>
   28c3c:	ldp	x29, x30, [sp], #32
   28c40:	ret
   28c44:	sub	sp, sp, #0x10
   28c48:	str	x0, [sp, #8]
   28c4c:	ldr	x0, [sp, #8]
   28c50:	cmp	x0, #0x0
   28c54:	b.eq	28c70 <scols_init_debug@@SMARTCOLS_2.25+0x10228>  // b.none
   28c58:	ldr	x0, [sp, #8]
   28c5c:	ldrsb	w0, [x0]
   28c60:	cmp	w0, #0x0
   28c64:	b.eq	28c70 <scols_init_debug@@SMARTCOLS_2.25+0x10228>  // b.none
   28c68:	ldr	x0, [sp, #8]
   28c6c:	b	28c74 <scols_init_debug@@SMARTCOLS_2.25+0x1022c>
   28c70:	mov	x0, #0x0                   	// #0
   28c74:	add	sp, sp, #0x10
   28c78:	ret
   28c7c:	stp	x29, x30, [sp, #-64]!
   28c80:	mov	x29, sp
   28c84:	str	x19, [sp, #16]
   28c88:	str	x0, [sp, #40]
   28c8c:	ldr	x0, [sp, #40]
   28c90:	cmp	x0, #0x0
   28c94:	b.eq	28cbc <scols_init_debug@@SMARTCOLS_2.25+0x10274>  // b.none
   28c98:	ldr	x0, [sp, #40]
   28c9c:	ldrsb	w0, [x0]
   28ca0:	cmp	w0, #0x0
   28ca4:	b.eq	28cbc <scols_init_debug@@SMARTCOLS_2.25+0x10274>  // b.none
   28ca8:	ldr	x0, [sp, #40]
   28cac:	ldr	w0, [x0, #152]
   28cb0:	and	w0, w0, #0x20
   28cb4:	cmp	w0, #0x0
   28cb8:	b.eq	28cc4 <scols_init_debug@@SMARTCOLS_2.25+0x1027c>  // b.none
   28cbc:	mov	x0, #0x0                   	// #0
   28cc0:	b	28de8 <scols_init_debug@@SMARTCOLS_2.25+0x103a0>
   28cc4:	ldr	x0, [sp, #40]
   28cc8:	ldr	x0, [x0, #160]
   28ccc:	cmp	x0, #0x0
   28cd0:	b.ne	28de0 <scols_init_debug@@SMARTCOLS_2.25+0x10398>  // b.any
   28cd4:	ldr	x0, [sp, #40]
   28cd8:	bl	350cc <scols_init_debug@@SMARTCOLS_2.25+0x1c684>
   28cdc:	str	x0, [sp, #56]
   28ce0:	ldr	x0, [sp, #56]
   28ce4:	cmp	x0, #0x0
   28ce8:	b.ne	28d54 <scols_init_debug@@SMARTCOLS_2.25+0x1030c>  // b.any
   28cec:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28cf0:	add	x0, x0, #0xbd8
   28cf4:	ldr	w0, [x0]
   28cf8:	and	w0, w0, #0x4
   28cfc:	cmp	w0, #0x0
   28d00:	b.eq	28d4c <scols_init_debug@@SMARTCOLS_2.25+0x10304>  // b.none
   28d04:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28d08:	ldr	x0, [x0, #4016]
   28d0c:	ldr	x19, [x0]
   28d10:	bl	7870 <getpid@plt>
   28d14:	mov	w1, w0
   28d18:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28d1c:	add	x4, x0, #0xef0
   28d20:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28d24:	add	x3, x0, #0xea8
   28d28:	mov	w2, w1
   28d2c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28d30:	add	x1, x0, #0xef8
   28d34:	mov	x0, x19
   28d38:	bl	8380 <fprintf@plt>
   28d3c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28d40:	add	x1, x0, #0x0
   28d44:	ldr	x0, [sp, #40]
   28d48:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28d4c:	mov	x0, #0x0                   	// #0
   28d50:	b	28de8 <scols_init_debug@@SMARTCOLS_2.25+0x103a0>
   28d54:	mov	x2, #0x0                   	// #0
   28d58:	mov	x1, #0x0                   	// #0
   28d5c:	ldr	x0, [sp, #56]
   28d60:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a834>
   28d64:	mov	x1, x0
   28d68:	ldr	x0, [sp, #40]
   28d6c:	str	x1, [x0, #160]
   28d70:	ldr	x0, [sp, #40]
   28d74:	ldr	x0, [x0, #160]
   28d78:	cmp	x0, #0x0
   28d7c:	b.ne	28de0 <scols_init_debug@@SMARTCOLS_2.25+0x10398>  // b.any
   28d80:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28d84:	add	x0, x0, #0xbd8
   28d88:	ldr	w0, [x0]
   28d8c:	and	w0, w0, #0x4
   28d90:	cmp	w0, #0x0
   28d94:	b.eq	28de0 <scols_init_debug@@SMARTCOLS_2.25+0x10398>  // b.none
   28d98:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28d9c:	ldr	x0, [x0, #4016]
   28da0:	ldr	x19, [x0]
   28da4:	bl	7870 <getpid@plt>
   28da8:	mov	w1, w0
   28dac:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28db0:	add	x4, x0, #0xef0
   28db4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28db8:	add	x3, x0, #0xea8
   28dbc:	mov	w2, w1
   28dc0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28dc4:	add	x1, x0, #0xef8
   28dc8:	mov	x0, x19
   28dcc:	bl	8380 <fprintf@plt>
   28dd0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28dd4:	add	x1, x0, #0x20
   28dd8:	ldr	x0, [sp, #40]
   28ddc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28de0:	ldr	x0, [sp, #40]
   28de4:	ldr	x0, [x0, #160]
   28de8:	ldr	x19, [sp, #16]
   28dec:	ldp	x29, x30, [sp], #64
   28df0:	ret
   28df4:	stp	x29, x30, [sp, #-48]!
   28df8:	mov	x29, sp
   28dfc:	str	x19, [sp, #16]
   28e00:	str	x0, [sp, #40]
   28e04:	ldr	x0, [sp, #40]
   28e08:	cmp	x0, #0x0
   28e0c:	b.eq	28e20 <scols_init_debug@@SMARTCOLS_2.25+0x103d8>  // b.none
   28e10:	ldr	x0, [sp, #40]
   28e14:	ldrsb	w0, [x0]
   28e18:	cmp	w0, #0x0
   28e1c:	b.ne	28e28 <scols_init_debug@@SMARTCOLS_2.25+0x103e0>  // b.any
   28e20:	mov	w0, #0xffffffea            	// #-22
   28e24:	b	28f10 <scols_init_debug@@SMARTCOLS_2.25+0x104c8>
   28e28:	ldr	x0, [sp, #40]
   28e2c:	ldr	w0, [x0, #136]
   28e30:	cmp	w0, #0x0
   28e34:	b.ge	28f08 <scols_init_debug@@SMARTCOLS_2.25+0x104c0>  // b.tcont
   28e38:	ldr	x0, [sp, #40]
   28e3c:	ldr	w0, [x0, #152]
   28e40:	and	w1, w0, #0x2
   28e44:	ldr	x0, [sp, #40]
   28e48:	str	w1, [x0, #140]
   28e4c:	ldr	x2, [sp, #40]
   28e50:	ldr	x0, [sp, #40]
   28e54:	ldr	w0, [x0, #140]
   28e58:	orr	w0, w0, #0x80000
   28e5c:	mov	w1, w0
   28e60:	mov	x0, x2
   28e64:	bl	7960 <open@plt>
   28e68:	mov	w1, w0
   28e6c:	ldr	x0, [sp, #40]
   28e70:	str	w1, [x0, #136]
   28e74:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28e78:	add	x0, x0, #0xbd8
   28e7c:	ldr	w0, [x0]
   28e80:	and	w0, w0, #0x4
   28e84:	cmp	w0, #0x0
   28e88:	b.eq	28f08 <scols_init_debug@@SMARTCOLS_2.25+0x104c0>  // b.none
   28e8c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28e90:	ldr	x0, [x0, #4016]
   28e94:	ldr	x19, [x0]
   28e98:	bl	7870 <getpid@plt>
   28e9c:	mov	w1, w0
   28ea0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28ea4:	add	x4, x0, #0xef0
   28ea8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28eac:	add	x3, x0, #0xea8
   28eb0:	mov	w2, w1
   28eb4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28eb8:	add	x1, x0, #0xef8
   28ebc:	mov	x0, x19
   28ec0:	bl	8380 <fprintf@plt>
   28ec4:	ldr	x1, [sp, #40]
   28ec8:	ldr	x0, [sp, #40]
   28ecc:	ldr	w0, [x0, #152]
   28ed0:	and	w0, w0, #0x2
   28ed4:	cmp	w0, #0x0
   28ed8:	b.eq	28ee8 <scols_init_debug@@SMARTCOLS_2.25+0x104a0>  // b.none
   28edc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28ee0:	add	x0, x0, #0x38
   28ee4:	b	28ef0 <scols_init_debug@@SMARTCOLS_2.25+0x104a8>
   28ee8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28eec:	add	x0, x0, #0x40
   28ef0:	mov	x3, x0
   28ef4:	mov	x2, x1
   28ef8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28efc:	add	x1, x0, #0x48
   28f00:	ldr	x0, [sp, #40]
   28f04:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28f08:	ldr	x0, [sp, #40]
   28f0c:	ldr	w0, [x0, #136]
   28f10:	ldr	x19, [sp, #16]
   28f14:	ldp	x29, x30, [sp], #48
   28f18:	ret
   28f1c:	sub	sp, sp, #0x10
   28f20:	str	x0, [sp, #8]
   28f24:	str	w1, [sp, #4]
   28f28:	str	w2, [sp]
   28f2c:	ldr	x0, [sp, #8]
   28f30:	cmp	x0, #0x0
   28f34:	b.ne	28f40 <scols_init_debug@@SMARTCOLS_2.25+0x104f8>  // b.any
   28f38:	mov	w0, #0xffffffea            	// #-22
   28f3c:	b	28f5c <scols_init_debug@@SMARTCOLS_2.25+0x10514>
   28f40:	ldr	x0, [sp, #8]
   28f44:	ldr	w1, [sp, #4]
   28f48:	str	w1, [x0, #136]
   28f4c:	ldr	x0, [sp, #8]
   28f50:	ldr	w1, [sp]
   28f54:	str	w1, [x0, #140]
   28f58:	mov	w0, #0x0                   	// #0
   28f5c:	add	sp, sp, #0x10
   28f60:	ret
   28f64:	stp	x29, x30, [sp, #-192]!
   28f68:	mov	x29, sp
   28f6c:	str	x19, [sp, #16]
   28f70:	str	x0, [sp, #40]
   28f74:	str	w1, [sp, #36]
   28f78:	ldr	x0, [sp, #40]
   28f7c:	cmp	x0, #0x0
   28f80:	b.ne	28f8c <scols_init_debug@@SMARTCOLS_2.25+0x10544>  // b.any
   28f84:	mov	w0, #0xffffffea            	// #-22
   28f88:	b	290b0 <scols_init_debug@@SMARTCOLS_2.25+0x10668>
   28f8c:	ldr	x0, [sp, #40]
   28f90:	add	x0, x0, #0x190
   28f94:	str	x0, [sp, #184]
   28f98:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   28f9c:	add	x0, x0, #0xbd8
   28fa0:	ldr	w0, [x0]
   28fa4:	and	w0, w0, #0x8
   28fa8:	cmp	w0, #0x0
   28fac:	b.eq	28ff8 <scols_init_debug@@SMARTCOLS_2.25+0x105b0>  // b.none
   28fb0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   28fb4:	ldr	x0, [x0, #4016]
   28fb8:	ldr	x19, [x0]
   28fbc:	bl	7870 <getpid@plt>
   28fc0:	mov	w1, w0
   28fc4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28fc8:	add	x4, x0, #0x60
   28fcc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28fd0:	add	x3, x0, #0xea8
   28fd4:	mov	w2, w1
   28fd8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   28fdc:	add	x1, x0, #0xef8
   28fe0:	mov	x0, x19
   28fe4:	bl	8380 <fprintf@plt>
   28fe8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   28fec:	add	x1, x0, #0x68
   28ff0:	ldr	x0, [sp, #184]
   28ff4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   28ff8:	mov	x2, #0x38                  	// #56
   28ffc:	mov	w1, #0x0                   	// #0
   29000:	ldr	x0, [sp, #184]
   29004:	bl	7a30 <memset@plt>
   29008:	ldr	x0, [sp, #184]
   2900c:	mov	w1, #0xffffffff            	// #-1
   29010:	str	w1, [x0, #16]
   29014:	ldr	x0, [sp, #184]
   29018:	ldr	w1, [sp, #36]
   2901c:	str	w1, [x0, #48]
   29020:	ldr	x0, [sp, #184]
   29024:	ldrb	w1, [x0, #44]
   29028:	orr	w1, w1, #0x2
   2902c:	strb	w1, [x0, #44]
   29030:	ldr	x0, [sp, #40]
   29034:	ldrb	w0, [x0, #156]
   29038:	and	w0, w0, #0x2
   2903c:	and	w0, w0, #0xff
   29040:	cmp	w0, #0x0
   29044:	b.ne	290ac <scols_init_debug@@SMARTCOLS_2.25+0x10664>  // b.any
   29048:	ldr	x0, [sp, #40]
   2904c:	ldr	w0, [x0, #152]
   29050:	and	w0, w0, #0x80
   29054:	cmp	w0, #0x0
   29058:	b.ne	2909c <scols_init_debug@@SMARTCOLS_2.25+0x10654>  // b.any
   2905c:	add	x0, sp, #0x38
   29060:	mov	x1, x0
   29064:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29068:	add	x0, x0, #0x78
   2906c:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   29070:	cmp	w0, #0x0
   29074:	b.ne	2909c <scols_init_debug@@SMARTCOLS_2.25+0x10654>  // b.any
   29078:	ldr	w0, [sp, #72]
   2907c:	and	w0, w0, #0xf000
   29080:	cmp	w0, #0x4, lsl #12
   29084:	b.ne	2909c <scols_init_debug@@SMARTCOLS_2.25+0x10654>  // b.any
   29088:	ldr	x0, [sp, #40]
   2908c:	ldr	w0, [x0, #152]
   29090:	orr	w1, w0, #0x80
   29094:	ldr	x0, [sp, #40]
   29098:	str	w1, [x0, #152]
   2909c:	ldr	x0, [sp, #40]
   290a0:	ldrb	w1, [x0, #156]
   290a4:	orr	w1, w1, #0x2
   290a8:	strb	w1, [x0, #156]
   290ac:	mov	w0, #0x0                   	// #0
   290b0:	ldr	x19, [sp, #16]
   290b4:	ldp	x29, x30, [sp], #192
   290b8:	ret
   290bc:	stp	x29, x30, [sp, #-64]!
   290c0:	mov	x29, sp
   290c4:	str	x19, [sp, #16]
   290c8:	str	x0, [sp, #40]
   290cc:	ldr	x0, [sp, #40]
   290d0:	cmp	x0, #0x0
   290d4:	b.ne	290e0 <scols_init_debug@@SMARTCOLS_2.25+0x10698>  // b.any
   290d8:	mov	w0, #0xffffffea            	// #-22
   290dc:	b	291a4 <scols_init_debug@@SMARTCOLS_2.25+0x1075c>
   290e0:	ldr	x0, [sp, #40]
   290e4:	add	x0, x0, #0x190
   290e8:	str	x0, [sp, #56]
   290ec:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   290f0:	add	x0, x0, #0xbd8
   290f4:	ldr	w0, [x0]
   290f8:	and	w0, w0, #0x8
   290fc:	cmp	w0, #0x0
   29100:	b.eq	2914c <scols_init_debug@@SMARTCOLS_2.25+0x10704>  // b.none
   29104:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   29108:	ldr	x0, [x0, #4016]
   2910c:	ldr	x19, [x0]
   29110:	bl	7870 <getpid@plt>
   29114:	mov	w1, w0
   29118:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2911c:	add	x4, x0, #0x60
   29120:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29124:	add	x3, x0, #0xea8
   29128:	mov	w2, w1
   2912c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29130:	add	x1, x0, #0xef8
   29134:	mov	x0, x19
   29138:	bl	8380 <fprintf@plt>
   2913c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29140:	add	x1, x0, #0xff0
   29144:	ldr	x0, [sp, #56]
   29148:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2914c:	ldr	x0, [sp, #56]
   29150:	ldr	x0, [x0, #24]
   29154:	bl	7dc0 <free@plt>
   29158:	ldr	x0, [sp, #56]
   2915c:	ldr	x0, [x0]
   29160:	cmp	x0, #0x0
   29164:	b.eq	29174 <scols_init_debug@@SMARTCOLS_2.25+0x1072c>  // b.none
   29168:	ldr	x0, [sp, #56]
   2916c:	ldr	x0, [x0]
   29170:	bl	7850 <fclose@plt>
   29174:	ldr	x0, [sp, #56]
   29178:	ldr	x0, [x0, #8]
   2917c:	cmp	x0, #0x0
   29180:	b.eq	29190 <scols_init_debug@@SMARTCOLS_2.25+0x10748>  // b.none
   29184:	ldr	x0, [sp, #56]
   29188:	ldr	x0, [x0, #8]
   2918c:	bl	7b80 <closedir@plt>
   29190:	mov	x2, #0x38                  	// #56
   29194:	mov	w1, #0x0                   	// #0
   29198:	ldr	x0, [sp, #56]
   2919c:	bl	7a30 <memset@plt>
   291a0:	mov	w0, #0x0                   	// #0
   291a4:	ldr	x19, [sp, #16]
   291a8:	ldp	x29, x30, [sp], #64
   291ac:	ret
   291b0:	stp	x29, x30, [sp, #-64]!
   291b4:	mov	x29, sp
   291b8:	str	x19, [sp, #16]
   291bc:	str	x0, [sp, #40]
   291c0:	str	x1, [sp, #32]
   291c4:	ldr	x1, [sp, #32]
   291c8:	ldr	x0, [sp, #40]
   291cc:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   291d0:	str	w0, [sp, #60]
   291d4:	ldr	w0, [sp, #60]
   291d8:	cmp	w0, #0x0
   291dc:	b.eq	291e8 <scols_init_debug@@SMARTCOLS_2.25+0x107a0>  // b.none
   291e0:	ldr	w0, [sp, #60]
   291e4:	b	29408 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   291e8:	ldr	x0, [sp, #40]
   291ec:	ldr	w0, [x0, #448]
   291f0:	and	w0, w0, #0x2
   291f4:	cmp	w0, #0x0
   291f8:	b.ne	29218 <scols_init_debug@@SMARTCOLS_2.25+0x107d0>  // b.any
   291fc:	ldr	x0, [sp, #40]
   29200:	ldr	w0, [x0, #448]
   29204:	and	w0, w0, #0x1
   29208:	cmp	w0, #0x0
   2920c:	b.ne	29218 <scols_init_debug@@SMARTCOLS_2.25+0x107d0>  // b.any
   29210:	mov	w0, #0x0                   	// #0
   29214:	b	29408 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   29218:	ldr	x0, [sp, #40]
   2921c:	bl	29f50 <scols_init_debug@@SMARTCOLS_2.25+0x11508>
   29220:	cmp	w0, #0x0
   29224:	b.ne	292a8 <scols_init_debug@@SMARTCOLS_2.25+0x10860>  // b.any
   29228:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2922c:	add	x0, x0, #0xbd8
   29230:	ldr	w0, [x0]
   29234:	and	w0, w0, #0x8
   29238:	cmp	w0, #0x0
   2923c:	b.eq	29298 <scols_init_debug@@SMARTCOLS_2.25+0x10850>  // b.none
   29240:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   29244:	ldr	x0, [x0, #4016]
   29248:	ldr	x19, [x0]
   2924c:	bl	7870 <getpid@plt>
   29250:	mov	w1, w0
   29254:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29258:	add	x4, x0, #0x60
   2925c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29260:	add	x3, x0, #0xea8
   29264:	mov	w2, w1
   29268:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2926c:	add	x1, x0, #0xef8
   29270:	mov	x0, x19
   29274:	bl	8380 <fprintf@plt>
   29278:	ldr	x0, [sp, #40]
   2927c:	add	x3, x0, #0x190
   29280:	ldr	x0, [sp, #40]
   29284:	mov	x2, x0
   29288:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2928c:	add	x1, x0, #0x88
   29290:	mov	x0, x3
   29294:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29298:	bl	8240 <__errno_location@plt>
   2929c:	ldr	w0, [x0]
   292a0:	neg	w0, w0
   292a4:	b	29408 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   292a8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   292ac:	add	x0, x0, #0xbd8
   292b0:	ldr	w0, [x0]
   292b4:	and	w0, w0, #0x8
   292b8:	cmp	w0, #0x0
   292bc:	b.eq	29318 <scols_init_debug@@SMARTCOLS_2.25+0x108d0>  // b.none
   292c0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   292c4:	ldr	x0, [x0, #4016]
   292c8:	ldr	x19, [x0]
   292cc:	bl	7870 <getpid@plt>
   292d0:	mov	w1, w0
   292d4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   292d8:	add	x4, x0, #0x60
   292dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   292e0:	add	x3, x0, #0xea8
   292e4:	mov	w2, w1
   292e8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   292ec:	add	x1, x0, #0xef8
   292f0:	mov	x0, x19
   292f4:	bl	8380 <fprintf@plt>
   292f8:	ldr	x0, [sp, #40]
   292fc:	add	x3, x0, #0x190
   29300:	ldr	x0, [sp, #40]
   29304:	mov	x2, x0
   29308:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2930c:	add	x1, x0, #0xa0
   29310:	mov	x0, x3
   29314:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29318:	mov	x1, #0x0                   	// #0
   2931c:	ldr	x0, [sp, #40]
   29320:	bl	2a29c <scols_init_debug@@SMARTCOLS_2.25+0x11854>
   29324:	cmp	w0, #0x0
   29328:	cset	w0, eq  // eq = none
   2932c:	and	w0, w0, #0xff
   29330:	str	w0, [sp, #56]
   29334:	ldr	x0, [sp, #40]
   29338:	ldr	w0, [x0, #448]
   2933c:	and	w0, w0, #0x2
   29340:	cmp	w0, #0x0
   29344:	b.eq	2935c <scols_init_debug@@SMARTCOLS_2.25+0x10914>  // b.none
   29348:	ldr	w0, [sp, #56]
   2934c:	cmp	w0, #0x0
   29350:	b.eq	2935c <scols_init_debug@@SMARTCOLS_2.25+0x10914>  // b.none
   29354:	mov	w0, #0x0                   	// #0
   29358:	b	29408 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   2935c:	ldr	x0, [sp, #40]
   29360:	ldr	w0, [x0, #448]
   29364:	and	w0, w0, #0x1
   29368:	cmp	w0, #0x0
   2936c:	b.eq	29384 <scols_init_debug@@SMARTCOLS_2.25+0x1093c>  // b.none
   29370:	ldr	w0, [sp, #56]
   29374:	cmp	w0, #0x0
   29378:	b.ne	29384 <scols_init_debug@@SMARTCOLS_2.25+0x1093c>  // b.any
   2937c:	mov	w0, #0x0                   	// #0
   29380:	b	29408 <scols_init_debug@@SMARTCOLS_2.25+0x109c0>
   29384:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29388:	add	x0, x0, #0xbd8
   2938c:	ldr	w0, [x0]
   29390:	and	w0, w0, #0x8
   29394:	cmp	w0, #0x0
   29398:	b.eq	293f4 <scols_init_debug@@SMARTCOLS_2.25+0x109ac>  // b.none
   2939c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   293a0:	ldr	x0, [x0, #4016]
   293a4:	ldr	x19, [x0]
   293a8:	bl	7870 <getpid@plt>
   293ac:	mov	w1, w0
   293b0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   293b4:	add	x4, x0, #0x60
   293b8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   293bc:	add	x3, x0, #0xea8
   293c0:	mov	w2, w1
   293c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   293c8:	add	x1, x0, #0xef8
   293cc:	mov	x0, x19
   293d0:	bl	8380 <fprintf@plt>
   293d4:	ldr	x0, [sp, #40]
   293d8:	add	x3, x0, #0x190
   293dc:	ldr	x0, [sp, #40]
   293e0:	mov	x2, x0
   293e4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   293e8:	add	x1, x0, #0xb0
   293ec:	mov	x0, x3
   293f0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   293f4:	mov	x1, #0x0                   	// #0
   293f8:	ldr	x0, [sp, #40]
   293fc:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   29400:	str	w0, [sp, #52]
   29404:	mov	w0, #0x1                   	// #1
   29408:	ldr	x19, [sp, #16]
   2940c:	ldp	x29, x30, [sp], #64
   29410:	ret
   29414:	sub	sp, sp, #0x10
   29418:	str	x0, [sp, #8]
   2941c:	str	x1, [sp]
   29420:	ldr	x0, [sp, #8]
   29424:	ldr	w1, [x0]
   29428:	ldr	x0, [sp]
   2942c:	ldr	w0, [x0]
   29430:	cmp	w1, w0
   29434:	cset	w0, gt
   29438:	and	w0, w0, #0xff
   2943c:	mov	w2, w0
   29440:	ldr	x0, [sp, #8]
   29444:	ldr	w1, [x0]
   29448:	ldr	x0, [sp]
   2944c:	ldr	w0, [x0]
   29450:	cmp	w1, w0
   29454:	cset	w0, lt  // lt = tstop
   29458:	and	w0, w0, #0xff
   2945c:	sub	w0, w2, w0
   29460:	add	sp, sp, #0x10
   29464:	ret
   29468:	stp	x29, x30, [sp, #-112]!
   2946c:	mov	x29, sp
   29470:	str	x19, [sp, #16]
   29474:	str	x0, [sp, #56]
   29478:	str	x1, [sp, #48]
   2947c:	str	w2, [sp, #44]
   29480:	str	wzr, [sp, #108]
   29484:	str	wzr, [sp, #104]
   29488:	ldr	x0, [sp, #56]
   2948c:	cmp	x0, #0x0
   29490:	b.eq	294a0 <scols_init_debug@@SMARTCOLS_2.25+0x10a58>  // b.none
   29494:	ldr	x0, [sp, #48]
   29498:	cmp	x0, #0x0
   2949c:	b.ne	294a8 <scols_init_debug@@SMARTCOLS_2.25+0x10a60>  // b.any
   294a0:	mov	w0, #0x0                   	// #0
   294a4:	b	29780 <scols_init_debug@@SMARTCOLS_2.25+0x10d38>
   294a8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   294ac:	add	x0, x0, #0xbd8
   294b0:	ldr	w0, [x0]
   294b4:	and	w0, w0, #0x8
   294b8:	cmp	w0, #0x0
   294bc:	b.eq	29508 <scols_init_debug@@SMARTCOLS_2.25+0x10ac0>  // b.none
   294c0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   294c4:	ldr	x0, [x0, #4016]
   294c8:	ldr	x19, [x0]
   294cc:	bl	7870 <getpid@plt>
   294d0:	mov	w1, w0
   294d4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   294d8:	add	x4, x0, #0x60
   294dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   294e0:	add	x3, x0, #0xea8
   294e4:	mov	w2, w1
   294e8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   294ec:	add	x1, x0, #0xef8
   294f0:	mov	x0, x19
   294f4:	bl	8380 <fprintf@plt>
   294f8:	ldr	x1, [sp, #56]
   294fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29500:	add	x0, x0, #0xc8
   29504:	bl	28138 <scols_init_debug@@SMARTCOLS_2.25+0xf6f0>
   29508:	ldr	x0, [sp, #56]
   2950c:	bl	76f0 <opendir@plt>
   29510:	str	x0, [sp, #96]
   29514:	ldr	x0, [sp, #96]
   29518:	cmp	x0, #0x0
   2951c:	b.ne	29528 <scols_init_debug@@SMARTCOLS_2.25+0x10ae0>  // b.any
   29520:	mov	w0, #0x0                   	// #0
   29524:	b	29780 <scols_init_debug@@SMARTCOLS_2.25+0x10d38>
   29528:	ldr	x0, [sp, #48]
   2952c:	ldr	x0, [x0]
   29530:	bl	7dc0 <free@plt>
   29534:	ldr	x0, [sp, #48]
   29538:	str	xzr, [x0]
   2953c:	b	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   29540:	ldr	x0, [sp, #88]
   29544:	ldrb	w0, [x0, #18]
   29548:	cmp	w0, #0x6
   2954c:	b.eq	29574 <scols_init_debug@@SMARTCOLS_2.25+0x10b2c>  // b.none
   29550:	ldr	x0, [sp, #88]
   29554:	ldrb	w0, [x0, #18]
   29558:	cmp	w0, #0x0
   2955c:	b.eq	29574 <scols_init_debug@@SMARTCOLS_2.25+0x10b2c>  // b.none
   29560:	ldr	x0, [sp, #88]
   29564:	ldrb	w0, [x0, #18]
   29568:	cmp	w0, #0xa
   2956c:	b.eq	29574 <scols_init_debug@@SMARTCOLS_2.25+0x10b2c>  // b.none
   29570:	b	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   29574:	ldr	x0, [sp, #88]
   29578:	add	x2, x0, #0x13
   2957c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29580:	add	x1, x0, #0xd8
   29584:	mov	x0, x2
   29588:	bl	7d20 <strcmp@plt>
   2958c:	cmp	w0, #0x0
   29590:	b.eq	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>  // b.none
   29594:	ldr	x0, [sp, #88]
   29598:	add	x2, x0, #0x13
   2959c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   295a0:	add	x1, x0, #0xe0
   295a4:	mov	x0, x2
   295a8:	bl	7d20 <strcmp@plt>
   295ac:	cmp	w0, #0x0
   295b0:	b.ne	295b8 <scols_init_debug@@SMARTCOLS_2.25+0x10b70>  // b.any
   295b4:	b	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   295b8:	ldr	w0, [sp, #44]
   295bc:	cmp	w0, #0x0
   295c0:	b.eq	295f0 <scols_init_debug@@SMARTCOLS_2.25+0x10ba8>  // b.none
   295c4:	ldr	x0, [sp, #88]
   295c8:	add	x3, x0, #0x13
   295cc:	add	x0, sp, #0x4c
   295d0:	mov	x2, x0
   295d4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   295d8:	add	x1, x0, #0xe8
   295dc:	mov	x0, x3
   295e0:	bl	80f0 <__isoc99_sscanf@plt>
   295e4:	cmp	w0, #0x1
   295e8:	b.eq	29658 <scols_init_debug@@SMARTCOLS_2.25+0x10c10>  // b.none
   295ec:	b	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   295f0:	str	xzr, [sp, #64]
   295f4:	bl	8240 <__errno_location@plt>
   295f8:	str	wzr, [x0]
   295fc:	ldr	x0, [sp, #88]
   29600:	add	x0, x0, #0x13
   29604:	add	x1, sp, #0x40
   29608:	mov	w2, #0xa                   	// #10
   2960c:	bl	7d70 <strtol@plt>
   29610:	str	w0, [sp, #76]
   29614:	ldr	x0, [sp, #88]
   29618:	add	x1, x0, #0x13
   2961c:	ldr	x0, [sp, #64]
   29620:	cmp	x1, x0
   29624:	b.eq	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>  // b.none
   29628:	ldr	x0, [sp, #64]
   2962c:	cmp	x0, #0x0
   29630:	b.eq	29644 <scols_init_debug@@SMARTCOLS_2.25+0x10bfc>  // b.none
   29634:	ldr	x0, [sp, #64]
   29638:	ldrsb	w0, [x0]
   2963c:	cmp	w0, #0x0
   29640:	b.ne	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>  // b.any
   29644:	bl	8240 <__errno_location@plt>
   29648:	ldr	w0, [x0]
   2964c:	cmp	w0, #0x0
   29650:	b.eq	29658 <scols_init_debug@@SMARTCOLS_2.25+0x10c10>  // b.none
   29654:	b	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   29658:	ldr	w0, [sp, #76]
   2965c:	cmp	w0, #0x7
   29660:	b.hi	29668 <scols_init_debug@@SMARTCOLS_2.25+0x10c20>  // b.pmore
   29664:	b	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   29668:	ldr	w0, [sp, #108]
   2966c:	add	w0, w0, #0x1
   29670:	ldr	w1, [sp, #104]
   29674:	cmp	w1, w0
   29678:	b.cs	296e4 <scols_init_debug@@SMARTCOLS_2.25+0x10c9c>  // b.hs, b.nlast
   2967c:	ldr	w0, [sp, #104]
   29680:	add	w0, w0, #0x1
   29684:	str	w0, [sp, #104]
   29688:	ldr	x0, [sp, #48]
   2968c:	ldr	x2, [x0]
   29690:	ldr	w0, [sp, #104]
   29694:	lsl	x0, x0, #2
   29698:	mov	x1, x0
   2969c:	mov	x0, x2
   296a0:	bl	7b40 <realloc@plt>
   296a4:	str	x0, [sp, #80]
   296a8:	ldr	x0, [sp, #80]
   296ac:	cmp	x0, #0x0
   296b0:	b.ne	296d8 <scols_init_debug@@SMARTCOLS_2.25+0x10c90>  // b.any
   296b4:	ldr	x0, [sp, #48]
   296b8:	ldr	x0, [x0]
   296bc:	bl	7dc0 <free@plt>
   296c0:	ldr	x0, [sp, #48]
   296c4:	str	xzr, [x0]
   296c8:	ldr	x0, [sp, #96]
   296cc:	bl	7b80 <closedir@plt>
   296d0:	mov	w0, #0xffffffff            	// #-1
   296d4:	b	29780 <scols_init_debug@@SMARTCOLS_2.25+0x10d38>
   296d8:	ldr	x0, [sp, #48]
   296dc:	ldr	x1, [sp, #80]
   296e0:	str	x1, [x0]
   296e4:	ldr	x0, [sp, #48]
   296e8:	ldr	x0, [x0]
   296ec:	cmp	x0, #0x0
   296f0:	b.eq	29720 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>  // b.none
   296f4:	ldr	w3, [sp, #76]
   296f8:	ldr	x0, [sp, #48]
   296fc:	ldr	x1, [x0]
   29700:	ldr	w0, [sp, #108]
   29704:	add	w2, w0, #0x1
   29708:	str	w2, [sp, #108]
   2970c:	mov	w0, w0
   29710:	lsl	x0, x0, #2
   29714:	add	x0, x1, x0
   29718:	mov	w1, w3
   2971c:	str	w1, [x0]
   29720:	ldr	x0, [sp, #96]
   29724:	bl	7b30 <readdir@plt>
   29728:	str	x0, [sp, #88]
   2972c:	ldr	x0, [sp, #88]
   29730:	cmp	x0, #0x0
   29734:	b.ne	29540 <scols_init_debug@@SMARTCOLS_2.25+0x10af8>  // b.any
   29738:	ldr	w0, [sp, #108]
   2973c:	cmp	w0, #0x0
   29740:	b.eq	29774 <scols_init_debug@@SMARTCOLS_2.25+0x10d2c>  // b.none
   29744:	ldr	x0, [sp, #48]
   29748:	ldr	x0, [x0]
   2974c:	cmp	x0, #0x0
   29750:	b.eq	29774 <scols_init_debug@@SMARTCOLS_2.25+0x10d2c>  // b.none
   29754:	ldr	x0, [sp, #48]
   29758:	ldr	x4, [x0]
   2975c:	ldr	w1, [sp, #108]
   29760:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x105b8>
   29764:	add	x3, x0, #0x414
   29768:	mov	x2, #0x4                   	// #4
   2976c:	mov	x0, x4
   29770:	bl	7740 <qsort@plt>
   29774:	ldr	x0, [sp, #96]
   29778:	bl	7b80 <closedir@plt>
   2977c:	ldr	w0, [sp, #108]
   29780:	ldr	x19, [sp, #16]
   29784:	ldp	x29, x30, [sp], #112
   29788:	ret
   2978c:	mov	x12, #0x20c0                	// #8384
   29790:	sub	sp, sp, x12
   29794:	stp	x29, x30, [sp]
   29798:	mov	x29, sp
   2979c:	str	x19, [sp, #16]
   297a0:	str	x0, [sp, #40]
   297a4:	ldr	x0, [sp, #40]
   297a8:	add	x0, x0, #0x190
   297ac:	str	x0, [sp, #8376]
   297b0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   297b4:	add	x0, x0, #0xbd8
   297b8:	ldr	w0, [x0]
   297bc:	and	w0, w0, #0x8
   297c0:	cmp	w0, #0x0
   297c4:	b.eq	29810 <scols_init_debug@@SMARTCOLS_2.25+0x10dc8>  // b.none
   297c8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   297cc:	ldr	x0, [x0, #4016]
   297d0:	ldr	x19, [x0]
   297d4:	bl	7870 <getpid@plt>
   297d8:	mov	w1, w0
   297dc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   297e0:	add	x4, x0, #0x60
   297e4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   297e8:	add	x3, x0, #0xea8
   297ec:	mov	w2, w1
   297f0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   297f4:	add	x1, x0, #0xef8
   297f8:	mov	x0, x19
   297fc:	bl	8380 <fprintf@plt>
   29800:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29804:	add	x1, x0, #0xf0
   29808:	ldr	x0, [sp, #8376]
   2980c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29810:	ldr	x0, [sp, #8376]
   29814:	ldr	x0, [x0]
   29818:	cmp	x0, #0x0
   2981c:	b.ne	29840 <scols_init_debug@@SMARTCOLS_2.25+0x10df8>  // b.any
   29820:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29824:	add	x1, x0, #0x108
   29828:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2982c:	add	x0, x0, #0x110
   29830:	bl	78a0 <fopen@plt>
   29834:	mov	x1, x0
   29838:	ldr	x0, [sp, #8376]
   2983c:	str	x1, [x0]
   29840:	ldr	x0, [sp, #8376]
   29844:	ldr	x0, [x0]
   29848:	cmp	x0, #0x0
   2984c:	b.ne	2991c <scols_init_debug@@SMARTCOLS_2.25+0x10ed4>  // b.any
   29850:	mov	w0, #0x1                   	// #1
   29854:	b	29940 <scols_init_debug@@SMARTCOLS_2.25+0x10ef8>
   29858:	add	x1, sp, #0x30
   2985c:	add	x0, sp, #0xb4
   29860:	add	x4, sp, #0xb8
   29864:	mov	x3, x1
   29868:	mov	x2, x0
   2986c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29870:	add	x1, x0, #0x128
   29874:	mov	x0, x4
   29878:	bl	80f0 <__isoc99_sscanf@plt>
   2987c:	cmp	w0, #0x2
   29880:	b.ne	2991c <scols_init_debug@@SMARTCOLS_2.25+0x10ed4>  // b.any
   29884:	ldr	w0, [sp, #180]
   29888:	cmp	w0, #0x7
   2988c:	b.eq	29894 <scols_init_debug@@SMARTCOLS_2.25+0x10e4c>  // b.none
   29890:	b	2991c <scols_init_debug@@SMARTCOLS_2.25+0x10ed4>
   29894:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29898:	add	x0, x0, #0xbd8
   2989c:	ldr	w0, [x0]
   298a0:	and	w0, w0, #0x8
   298a4:	cmp	w0, #0x0
   298a8:	b.eq	298fc <scols_init_debug@@SMARTCOLS_2.25+0x10eb4>  // b.none
   298ac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   298b0:	ldr	x0, [x0, #4016]
   298b4:	ldr	x19, [x0]
   298b8:	bl	7870 <getpid@plt>
   298bc:	mov	w1, w0
   298c0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   298c4:	add	x4, x0, #0x60
   298c8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   298cc:	add	x3, x0, #0xea8
   298d0:	mov	w2, w1
   298d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   298d8:	add	x1, x0, #0xef8
   298dc:	mov	x0, x19
   298e0:	bl	8380 <fprintf@plt>
   298e4:	add	x0, sp, #0x30
   298e8:	mov	x2, x0
   298ec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   298f0:	add	x1, x0, #0x140
   298f4:	ldr	x0, [sp, #8376]
   298f8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   298fc:	add	x0, sp, #0x30
   29900:	mov	x1, x0
   29904:	ldr	x0, [sp, #40]
   29908:	bl	291b0 <scols_init_debug@@SMARTCOLS_2.25+0x10768>
   2990c:	cmp	w0, #0x0
   29910:	b.ne	2991c <scols_init_debug@@SMARTCOLS_2.25+0x10ed4>  // b.any
   29914:	mov	w0, #0x0                   	// #0
   29918:	b	29940 <scols_init_debug@@SMARTCOLS_2.25+0x10ef8>
   2991c:	ldr	x0, [sp, #8376]
   29920:	ldr	x1, [x0]
   29924:	add	x0, sp, #0xb8
   29928:	mov	x2, x1
   2992c:	mov	w1, #0x2000                	// #8192
   29930:	bl	8390 <fgets@plt>
   29934:	cmp	x0, #0x0
   29938:	b.ne	29858 <scols_init_debug@@SMARTCOLS_2.25+0x10e10>  // b.any
   2993c:	mov	w0, #0x1                   	// #1
   29940:	ldr	x19, [sp, #16]
   29944:	ldp	x29, x30, [sp]
   29948:	mov	x12, #0x20c0                	// #8384
   2994c:	add	sp, sp, x12
   29950:	ret
   29954:	stp	x29, x30, [sp, #-480]!
   29958:	mov	x29, sp
   2995c:	str	x19, [sp, #16]
   29960:	str	x0, [sp, #40]
   29964:	ldr	x0, [sp, #40]
   29968:	add	x0, x0, #0x190
   2996c:	str	x0, [sp, #472]
   29970:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29974:	add	x0, x0, #0xbd8
   29978:	ldr	w0, [x0]
   2997c:	and	w0, w0, #0x8
   29980:	cmp	w0, #0x0
   29984:	b.eq	299d0 <scols_init_debug@@SMARTCOLS_2.25+0x10f88>  // b.none
   29988:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2998c:	ldr	x0, [x0, #4016]
   29990:	ldr	x19, [x0]
   29994:	bl	7870 <getpid@plt>
   29998:	mov	w1, w0
   2999c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   299a0:	add	x4, x0, #0x60
   299a4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   299a8:	add	x3, x0, #0xea8
   299ac:	mov	w2, w1
   299b0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   299b4:	add	x1, x0, #0xef8
   299b8:	mov	x0, x19
   299bc:	bl	8380 <fprintf@plt>
   299c0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   299c4:	add	x1, x0, #0x150
   299c8:	ldr	x0, [sp, #472]
   299cc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   299d0:	ldr	x0, [sp, #472]
   299d4:	ldr	x0, [x0, #8]
   299d8:	cmp	x0, #0x0
   299dc:	b.ne	299f8 <scols_init_debug@@SMARTCOLS_2.25+0x10fb0>  // b.any
   299e0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   299e4:	add	x0, x0, #0xf70
   299e8:	bl	76f0 <opendir@plt>
   299ec:	mov	x1, x0
   299f0:	ldr	x0, [sp, #472]
   299f4:	str	x1, [x0, #8]
   299f8:	ldr	x0, [sp, #472]
   299fc:	ldr	x0, [x0, #8]
   29a00:	cmp	x0, #0x0
   29a04:	b.ne	29a10 <scols_init_debug@@SMARTCOLS_2.25+0x10fc8>  // b.any
   29a08:	mov	w0, #0x1                   	// #1
   29a0c:	b	29b8c <scols_init_debug@@SMARTCOLS_2.25+0x11144>
   29a10:	ldr	x0, [sp, #472]
   29a14:	ldr	x0, [x0, #8]
   29a18:	bl	7f80 <dirfd@plt>
   29a1c:	str	w0, [sp, #468]
   29a20:	b	29b6c <scols_init_debug@@SMARTCOLS_2.25+0x11124>
   29a24:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29a28:	add	x0, x0, #0xbd8
   29a2c:	ldr	w0, [x0]
   29a30:	and	w0, w0, #0x8
   29a34:	cmp	w0, #0x0
   29a38:	b.eq	29a90 <scols_init_debug@@SMARTCOLS_2.25+0x11048>  // b.none
   29a3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   29a40:	ldr	x0, [x0, #4016]
   29a44:	ldr	x19, [x0]
   29a48:	bl	7870 <getpid@plt>
   29a4c:	mov	w1, w0
   29a50:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29a54:	add	x4, x0, #0x60
   29a58:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29a5c:	add	x3, x0, #0xea8
   29a60:	mov	w2, w1
   29a64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29a68:	add	x1, x0, #0xef8
   29a6c:	mov	x0, x19
   29a70:	bl	8380 <fprintf@plt>
   29a74:	ldr	x0, [sp, #456]
   29a78:	add	x0, x0, #0x13
   29a7c:	mov	x2, x0
   29a80:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29a84:	add	x1, x0, #0x168
   29a88:	ldr	x0, [sp, #472]
   29a8c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29a90:	ldr	x0, [sp, #456]
   29a94:	add	x2, x0, #0x13
   29a98:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29a9c:	add	x1, x0, #0xd8
   29aa0:	mov	x0, x2
   29aa4:	bl	7d20 <strcmp@plt>
   29aa8:	cmp	w0, #0x0
   29aac:	b.eq	29b60 <scols_init_debug@@SMARTCOLS_2.25+0x11118>  // b.none
   29ab0:	ldr	x0, [sp, #456]
   29ab4:	add	x2, x0, #0x13
   29ab8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29abc:	add	x1, x0, #0xe0
   29ac0:	mov	x0, x2
   29ac4:	bl	7d20 <strcmp@plt>
   29ac8:	cmp	w0, #0x0
   29acc:	b.eq	29b60 <scols_init_debug@@SMARTCOLS_2.25+0x11118>  // b.none
   29ad0:	ldr	x0, [sp, #456]
   29ad4:	add	x3, x0, #0x13
   29ad8:	mov	x2, #0x4                   	// #4
   29adc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29ae0:	add	x1, x0, #0x178
   29ae4:	mov	x0, x3
   29ae8:	bl	79d0 <strncmp@plt>
   29aec:	cmp	w0, #0x0
   29af0:	b.ne	29b60 <scols_init_debug@@SMARTCOLS_2.25+0x11118>  // b.any
   29af4:	ldr	x0, [sp, #456]
   29af8:	add	x0, x0, #0x13
   29afc:	add	x4, sp, #0xb0
   29b00:	mov	x3, x0
   29b04:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29b08:	add	x2, x0, #0x180
   29b0c:	mov	x1, #0x112                 	// #274
   29b10:	mov	x0, x4
   29b14:	bl	77c0 <snprintf@plt>
   29b18:	add	x1, sp, #0x30
   29b1c:	add	x0, sp, #0xb0
   29b20:	mov	w3, #0x0                   	// #0
   29b24:	mov	x2, x1
   29b28:	mov	x1, x0
   29b2c:	ldr	w0, [sp, #468]
   29b30:	bl	35378 <scols_init_debug@@SMARTCOLS_2.25+0x1c930>
   29b34:	cmp	w0, #0x0
   29b38:	b.ne	29b68 <scols_init_debug@@SMARTCOLS_2.25+0x11120>  // b.any
   29b3c:	ldr	x0, [sp, #456]
   29b40:	add	x0, x0, #0x13
   29b44:	mov	x1, x0
   29b48:	ldr	x0, [sp, #40]
   29b4c:	bl	291b0 <scols_init_debug@@SMARTCOLS_2.25+0x10768>
   29b50:	cmp	w0, #0x0
   29b54:	b.ne	29b6c <scols_init_debug@@SMARTCOLS_2.25+0x11124>  // b.any
   29b58:	mov	w0, #0x0                   	// #0
   29b5c:	b	29b8c <scols_init_debug@@SMARTCOLS_2.25+0x11144>
   29b60:	nop
   29b64:	b	29b6c <scols_init_debug@@SMARTCOLS_2.25+0x11124>
   29b68:	nop
   29b6c:	ldr	x0, [sp, #472]
   29b70:	ldr	x0, [x0, #8]
   29b74:	bl	7b30 <readdir@plt>
   29b78:	str	x0, [sp, #456]
   29b7c:	ldr	x0, [sp, #456]
   29b80:	cmp	x0, #0x0
   29b84:	b.ne	29a24 <scols_init_debug@@SMARTCOLS_2.25+0x10fdc>  // b.any
   29b88:	mov	w0, #0x1                   	// #1
   29b8c:	ldr	x19, [sp, #16]
   29b90:	ldp	x29, x30, [sp], #480
   29b94:	ret
   29b98:	stp	x29, x30, [sp, #-96]!
   29b9c:	mov	x29, sp
   29ba0:	str	x19, [sp, #16]
   29ba4:	str	x0, [sp, #40]
   29ba8:	ldr	x0, [sp, #40]
   29bac:	cmp	x0, #0x0
   29bb0:	b.ne	29bbc <scols_init_debug@@SMARTCOLS_2.25+0x11174>  // b.any
   29bb4:	mov	w0, #0xffffffea            	// #-22
   29bb8:	b	29f44 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>
   29bbc:	ldr	x0, [sp, #40]
   29bc0:	add	x0, x0, #0x190
   29bc4:	str	x0, [sp, #80]
   29bc8:	ldr	x0, [sp, #80]
   29bcc:	ldrb	w0, [x0, #44]
   29bd0:	and	w0, w0, #0x1
   29bd4:	and	w0, w0, #0xff
   29bd8:	cmp	w0, #0x0
   29bdc:	b.eq	29be8 <scols_init_debug@@SMARTCOLS_2.25+0x111a0>  // b.none
   29be0:	mov	w0, #0x1                   	// #1
   29be4:	b	29f44 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>
   29be8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29bec:	add	x0, x0, #0xbd8
   29bf0:	ldr	w0, [x0]
   29bf4:	and	w0, w0, #0x8
   29bf8:	cmp	w0, #0x0
   29bfc:	b.eq	29c48 <scols_init_debug@@SMARTCOLS_2.25+0x11200>  // b.none
   29c00:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   29c04:	ldr	x0, [x0, #4016]
   29c08:	ldr	x19, [x0]
   29c0c:	bl	7870 <getpid@plt>
   29c10:	mov	w1, w0
   29c14:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29c18:	add	x4, x0, #0x60
   29c1c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29c20:	add	x3, x0, #0xea8
   29c24:	mov	w2, w1
   29c28:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29c2c:	add	x1, x0, #0xef8
   29c30:	mov	x0, x19
   29c34:	bl	8380 <fprintf@plt>
   29c38:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29c3c:	add	x1, x0, #0x198
   29c40:	ldr	x0, [sp, #80]
   29c44:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29c48:	ldr	x0, [sp, #80]
   29c4c:	ldr	w0, [x0, #48]
   29c50:	and	w0, w0, #0x2
   29c54:	cmp	w0, #0x0
   29c58:	b.eq	29cb4 <scols_init_debug@@SMARTCOLS_2.25+0x1126c>  // b.none
   29c5c:	ldr	x0, [sp, #40]
   29c60:	ldr	w0, [x0, #152]
   29c64:	and	w0, w0, #0x20
   29c68:	cmp	w0, #0x0
   29c6c:	b.ne	29c94 <scols_init_debug@@SMARTCOLS_2.25+0x1124c>  // b.any
   29c70:	ldr	x0, [sp, #40]
   29c74:	ldr	w0, [x0, #152]
   29c78:	and	w0, w0, #0x40
   29c7c:	cmp	w0, #0x0
   29c80:	b.eq	29c94 <scols_init_debug@@SMARTCOLS_2.25+0x1124c>  // b.none
   29c84:	ldr	x0, [sp, #40]
   29c88:	bl	29954 <scols_init_debug@@SMARTCOLS_2.25+0x10f0c>
   29c8c:	str	w0, [sp, #92]
   29c90:	b	29ca0 <scols_init_debug@@SMARTCOLS_2.25+0x11258>
   29c94:	ldr	x0, [sp, #40]
   29c98:	bl	2978c <scols_init_debug@@SMARTCOLS_2.25+0x10d44>
   29c9c:	str	w0, [sp, #92]
   29ca0:	ldr	w0, [sp, #92]
   29ca4:	cmp	w0, #0x0
   29ca8:	b.ne	29f34 <scols_init_debug@@SMARTCOLS_2.25+0x114ec>  // b.any
   29cac:	mov	w0, #0x0                   	// #0
   29cb0:	b	29f44 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>
   29cb4:	ldr	x0, [sp, #80]
   29cb8:	ldrb	w0, [x0, #44]
   29cbc:	and	w0, w0, #0x2
   29cc0:	and	w0, w0, #0xff
   29cc4:	cmp	w0, #0x0
   29cc8:	b.eq	29dbc <scols_init_debug@@SMARTCOLS_2.25+0x11374>  // b.none
   29ccc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29cd0:	add	x0, x0, #0xbd8
   29cd4:	ldr	w0, [x0]
   29cd8:	and	w0, w0, #0x8
   29cdc:	cmp	w0, #0x0
   29ce0:	b.eq	29d2c <scols_init_debug@@SMARTCOLS_2.25+0x112e4>  // b.none
   29ce4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   29ce8:	ldr	x0, [x0, #4016]
   29cec:	ldr	x19, [x0]
   29cf0:	bl	7870 <getpid@plt>
   29cf4:	mov	w1, w0
   29cf8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29cfc:	add	x4, x0, #0x60
   29d00:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29d04:	add	x3, x0, #0xea8
   29d08:	mov	w2, w1
   29d0c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29d10:	add	x1, x0, #0xef8
   29d14:	mov	x0, x19
   29d18:	bl	8380 <fprintf@plt>
   29d1c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29d20:	add	x1, x0, #0x1a0
   29d24:	ldr	x0, [sp, #80]
   29d28:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29d2c:	ldr	x0, [sp, #80]
   29d30:	ldr	w0, [x0, #16]
   29d34:	add	w1, w0, #0x1
   29d38:	ldr	x0, [sp, #80]
   29d3c:	str	w1, [x0, #16]
   29d40:	b	29d9c <scols_init_debug@@SMARTCOLS_2.25+0x11354>
   29d44:	ldr	x0, [sp, #80]
   29d48:	ldr	w0, [x0, #16]
   29d4c:	add	x4, sp, #0x40
   29d50:	mov	w3, w0
   29d54:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29d58:	add	x2, x0, #0x1b8
   29d5c:	mov	x1, #0x10                  	// #16
   29d60:	mov	x0, x4
   29d64:	bl	77c0 <snprintf@plt>
   29d68:	add	x0, sp, #0x40
   29d6c:	mov	x1, x0
   29d70:	ldr	x0, [sp, #40]
   29d74:	bl	291b0 <scols_init_debug@@SMARTCOLS_2.25+0x10768>
   29d78:	cmp	w0, #0x0
   29d7c:	b.ne	29d88 <scols_init_debug@@SMARTCOLS_2.25+0x11340>  // b.any
   29d80:	mov	w0, #0x0                   	// #0
   29d84:	b	29f44 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>
   29d88:	ldr	x0, [sp, #80]
   29d8c:	ldr	w0, [x0, #16]
   29d90:	add	w1, w0, #0x1
   29d94:	ldr	x0, [sp, #80]
   29d98:	str	w1, [x0, #16]
   29d9c:	ldr	x0, [sp, #80]
   29da0:	ldr	w0, [x0, #16]
   29da4:	cmp	w0, #0x7
   29da8:	b.le	29d44 <scols_init_debug@@SMARTCOLS_2.25+0x112fc>
   29dac:	ldr	x0, [sp, #80]
   29db0:	ldrb	w1, [x0, #44]
   29db4:	and	w1, w1, #0xfffffffd
   29db8:	strb	w1, [x0, #44]
   29dbc:	ldr	x0, [sp, #80]
   29dc0:	ldr	x0, [x0, #24]
   29dc4:	cmp	x0, #0x0
   29dc8:	b.ne	29e90 <scols_init_debug@@SMARTCOLS_2.25+0x11448>  // b.any
   29dcc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   29dd0:	add	x0, x0, #0xbd8
   29dd4:	ldr	w0, [x0]
   29dd8:	and	w0, w0, #0x8
   29ddc:	cmp	w0, #0x0
   29de0:	b.eq	29e2c <scols_init_debug@@SMARTCOLS_2.25+0x113e4>  // b.none
   29de4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   29de8:	ldr	x0, [x0, #4016]
   29dec:	ldr	x19, [x0]
   29df0:	bl	7870 <getpid@plt>
   29df4:	mov	w1, w0
   29df8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29dfc:	add	x4, x0, #0x60
   29e00:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29e04:	add	x3, x0, #0xea8
   29e08:	mov	w2, w1
   29e0c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29e10:	add	x1, x0, #0xef8
   29e14:	mov	x0, x19
   29e18:	bl	8380 <fprintf@plt>
   29e1c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29e20:	add	x1, x0, #0x1c0
   29e24:	ldr	x0, [sp, #80]
   29e28:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   29e2c:	ldr	x0, [sp, #40]
   29e30:	ldr	w0, [x0, #152]
   29e34:	and	w0, w0, #0x80
   29e38:	cmp	w0, #0x0
   29e3c:	b.eq	29e60 <scols_init_debug@@SMARTCOLS_2.25+0x11418>  // b.none
   29e40:	ldr	x0, [sp, #80]
   29e44:	add	x0, x0, #0x18
   29e48:	mov	w2, #0x0                   	// #0
   29e4c:	mov	x1, x0
   29e50:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29e54:	add	x0, x0, #0x78
   29e58:	bl	29468 <scols_init_debug@@SMARTCOLS_2.25+0x10a20>
   29e5c:	b	29e7c <scols_init_debug@@SMARTCOLS_2.25+0x11434>
   29e60:	ldr	x0, [sp, #80]
   29e64:	add	x0, x0, #0x18
   29e68:	mov	w2, #0x1                   	// #1
   29e6c:	mov	x1, x0
   29e70:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   29e74:	add	x0, x0, #0xf20
   29e78:	bl	29468 <scols_init_debug@@SMARTCOLS_2.25+0x10a20>
   29e7c:	ldr	x1, [sp, #80]
   29e80:	str	w0, [x1, #32]
   29e84:	ldr	x0, [sp, #80]
   29e88:	mov	w1, #0xffffffff            	// #-1
   29e8c:	str	w1, [x0, #16]
   29e90:	ldr	x0, [sp, #80]
   29e94:	ldr	w0, [x0, #16]
   29e98:	add	w1, w0, #0x1
   29e9c:	ldr	x0, [sp, #80]
   29ea0:	str	w1, [x0, #16]
   29ea4:	b	29f18 <scols_init_debug@@SMARTCOLS_2.25+0x114d0>
   29ea8:	ldr	x0, [sp, #80]
   29eac:	ldr	x1, [x0, #24]
   29eb0:	ldr	x0, [sp, #80]
   29eb4:	ldr	w0, [x0, #16]
   29eb8:	sxtw	x0, w0
   29ebc:	lsl	x0, x0, #2
   29ec0:	add	x0, x1, x0
   29ec4:	ldr	w0, [x0]
   29ec8:	add	x4, sp, #0x30
   29ecc:	mov	w3, w0
   29ed0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   29ed4:	add	x2, x0, #0x1b8
   29ed8:	mov	x1, #0x10                  	// #16
   29edc:	mov	x0, x4
   29ee0:	bl	77c0 <snprintf@plt>
   29ee4:	add	x0, sp, #0x30
   29ee8:	mov	x1, x0
   29eec:	ldr	x0, [sp, #40]
   29ef0:	bl	291b0 <scols_init_debug@@SMARTCOLS_2.25+0x10768>
   29ef4:	cmp	w0, #0x0
   29ef8:	b.ne	29f04 <scols_init_debug@@SMARTCOLS_2.25+0x114bc>  // b.any
   29efc:	mov	w0, #0x0                   	// #0
   29f00:	b	29f44 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>
   29f04:	ldr	x0, [sp, #80]
   29f08:	ldr	w0, [x0, #16]
   29f0c:	add	w1, w0, #0x1
   29f10:	ldr	x0, [sp, #80]
   29f14:	str	w1, [x0, #16]
   29f18:	ldr	x0, [sp, #80]
   29f1c:	ldr	w1, [x0, #16]
   29f20:	ldr	x0, [sp, #80]
   29f24:	ldr	w0, [x0, #32]
   29f28:	cmp	w1, w0
   29f2c:	b.lt	29ea8 <scols_init_debug@@SMARTCOLS_2.25+0x11460>  // b.tstop
   29f30:	b	29f38 <scols_init_debug@@SMARTCOLS_2.25+0x114f0>
   29f34:	nop
   29f38:	ldr	x0, [sp, #40]
   29f3c:	bl	290bc <scols_init_debug@@SMARTCOLS_2.25+0x10674>
   29f40:	mov	w0, #0x1                   	// #1
   29f44:	ldr	x19, [sp, #16]
   29f48:	ldp	x29, x30, [sp], #96
   29f4c:	ret
   29f50:	stp	x29, x30, [sp, #-160]!
   29f54:	mov	x29, sp
   29f58:	str	x0, [sp, #24]
   29f5c:	ldr	x0, [sp, #24]
   29f60:	cmp	x0, #0x0
   29f64:	b.eq	29fa8 <scols_init_debug@@SMARTCOLS_2.25+0x11560>  // b.none
   29f68:	add	x0, sp, #0x20
   29f6c:	mov	x1, x0
   29f70:	ldr	x0, [sp, #24]
   29f74:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   29f78:	cmp	w0, #0x0
   29f7c:	b.ne	29fa8 <scols_init_debug@@SMARTCOLS_2.25+0x11560>  // b.any
   29f80:	ldr	w0, [sp, #48]
   29f84:	and	w0, w0, #0xf000
   29f88:	cmp	w0, #0x6, lsl #12
   29f8c:	b.ne	29fa8 <scols_init_debug@@SMARTCOLS_2.25+0x11560>  // b.any
   29f90:	ldr	x0, [sp, #64]
   29f94:	bl	7cb0 <gnu_dev_major@plt>
   29f98:	cmp	w0, #0x7
   29f9c:	b.ne	29fa8 <scols_init_debug@@SMARTCOLS_2.25+0x11560>  // b.any
   29fa0:	mov	w0, #0x1                   	// #1
   29fa4:	b	29fbc <scols_init_debug@@SMARTCOLS_2.25+0x11574>
   29fa8:	bl	8240 <__errno_location@plt>
   29fac:	mov	x1, x0
   29fb0:	mov	w0, #0x13                  	// #19
   29fb4:	str	w0, [x1]
   29fb8:	mov	w0, #0x0                   	// #0
   29fbc:	ldp	x29, x30, [sp], #160
   29fc0:	ret
   29fc4:	stp	x29, x30, [sp, #-64]!
   29fc8:	mov	x29, sp
   29fcc:	str	x19, [sp, #16]
   29fd0:	str	x0, [sp, #40]
   29fd4:	ldr	x0, [sp, #40]
   29fd8:	cmp	x0, #0x0
   29fdc:	b.eq	29ff8 <scols_init_debug@@SMARTCOLS_2.25+0x115b0>  // b.none
   29fe0:	ldr	x0, [sp, #40]
   29fe4:	ldrb	w0, [x0, #156]
   29fe8:	and	w0, w0, #0x4
   29fec:	and	w0, w0, #0xff
   29ff0:	cmp	w0, #0x0
   29ff4:	b.eq	2a010 <scols_init_debug@@SMARTCOLS_2.25+0x115c8>  // b.none
   29ff8:	bl	8240 <__errno_location@plt>
   29ffc:	mov	x1, x0
   2a000:	mov	w0, #0x16                  	// #22
   2a004:	str	w0, [x1]
   2a008:	mov	x0, #0x0                   	// #0
   2a00c:	b	2a17c <scols_init_debug@@SMARTCOLS_2.25+0x11734>
   2a010:	bl	8240 <__errno_location@plt>
   2a014:	str	wzr, [x0]
   2a018:	ldr	x0, [sp, #40]
   2a01c:	ldrb	w0, [x0, #156]
   2a020:	and	w0, w0, #0x1
   2a024:	and	w0, w0, #0xff
   2a028:	cmp	w0, #0x0
   2a02c:	b.eq	2a03c <scols_init_debug@@SMARTCOLS_2.25+0x115f4>  // b.none
   2a030:	ldr	x0, [sp, #40]
   2a034:	add	x0, x0, #0xa8
   2a038:	b	2a17c <scols_init_debug@@SMARTCOLS_2.25+0x11734>
   2a03c:	ldr	x0, [sp, #40]
   2a040:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2a044:	str	w0, [sp, #60]
   2a048:	ldr	w0, [sp, #60]
   2a04c:	cmp	w0, #0x0
   2a050:	b.ge	2a05c <scols_init_debug@@SMARTCOLS_2.25+0x11614>  // b.tcont
   2a054:	mov	x0, #0x0                   	// #0
   2a058:	b	2a17c <scols_init_debug@@SMARTCOLS_2.25+0x11734>
   2a05c:	ldr	x0, [sp, #40]
   2a060:	add	x0, x0, #0xa8
   2a064:	mov	x2, x0
   2a068:	mov	x1, #0x4c05                	// #19461
   2a06c:	ldr	w0, [sp, #60]
   2a070:	bl	83c0 <ioctl@plt>
   2a074:	cmp	w0, #0x0
   2a078:	b.ne	2a108 <scols_init_debug@@SMARTCOLS_2.25+0x116c0>  // b.any
   2a07c:	ldr	x0, [sp, #40]
   2a080:	ldrb	w1, [x0, #156]
   2a084:	orr	w1, w1, #0x1
   2a088:	strb	w1, [x0, #156]
   2a08c:	ldr	x0, [sp, #40]
   2a090:	ldrb	w1, [x0, #156]
   2a094:	and	w1, w1, #0xfffffffb
   2a098:	strb	w1, [x0, #156]
   2a09c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a0a0:	add	x0, x0, #0xbd8
   2a0a4:	ldr	w0, [x0]
   2a0a8:	and	w0, w0, #0x4
   2a0ac:	cmp	w0, #0x0
   2a0b0:	b.eq	2a0fc <scols_init_debug@@SMARTCOLS_2.25+0x116b4>  // b.none
   2a0b4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a0b8:	ldr	x0, [x0, #4016]
   2a0bc:	ldr	x19, [x0]
   2a0c0:	bl	7870 <getpid@plt>
   2a0c4:	mov	w1, w0
   2a0c8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a0cc:	add	x4, x0, #0xef0
   2a0d0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a0d4:	add	x3, x0, #0xea8
   2a0d8:	mov	w2, w1
   2a0dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a0e0:	add	x1, x0, #0xef8
   2a0e4:	mov	x0, x19
   2a0e8:	bl	8380 <fprintf@plt>
   2a0ec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a0f0:	add	x1, x0, #0x1d8
   2a0f4:	ldr	x0, [sp, #40]
   2a0f8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a0fc:	ldr	x0, [sp, #40]
   2a100:	add	x0, x0, #0xa8
   2a104:	b	2a17c <scols_init_debug@@SMARTCOLS_2.25+0x11734>
   2a108:	ldr	x0, [sp, #40]
   2a10c:	ldrb	w1, [x0, #156]
   2a110:	orr	w1, w1, #0x4
   2a114:	strb	w1, [x0, #156]
   2a118:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a11c:	add	x0, x0, #0xbd8
   2a120:	ldr	w0, [x0]
   2a124:	and	w0, w0, #0x4
   2a128:	cmp	w0, #0x0
   2a12c:	b.eq	2a178 <scols_init_debug@@SMARTCOLS_2.25+0x11730>  // b.none
   2a130:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a134:	ldr	x0, [x0, #4016]
   2a138:	ldr	x19, [x0]
   2a13c:	bl	7870 <getpid@plt>
   2a140:	mov	w1, w0
   2a144:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a148:	add	x4, x0, #0xef0
   2a14c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a150:	add	x3, x0, #0xea8
   2a154:	mov	w2, w1
   2a158:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a15c:	add	x1, x0, #0xef8
   2a160:	mov	x0, x19
   2a164:	bl	8380 <fprintf@plt>
   2a168:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a16c:	add	x1, x0, #0x1f0
   2a170:	ldr	x0, [sp, #40]
   2a174:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a178:	mov	x0, #0x0                   	// #0
   2a17c:	ldr	x19, [sp, #16]
   2a180:	ldp	x29, x30, [sp], #64
   2a184:	ret
   2a188:	stp	x29, x30, [sp, #-80]!
   2a18c:	mov	x29, sp
   2a190:	str	x19, [sp, #16]
   2a194:	str	x0, [sp, #40]
   2a198:	ldr	x0, [sp, #40]
   2a19c:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2a1a0:	str	x0, [sp, #72]
   2a1a4:	str	xzr, [sp, #56]
   2a1a8:	ldr	x0, [sp, #72]
   2a1ac:	cmp	x0, #0x0
   2a1b0:	b.eq	2a1c8 <scols_init_debug@@SMARTCOLS_2.25+0x11780>  // b.none
   2a1b4:	add	x1, sp, #0x38
   2a1b8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a1bc:	add	x2, x0, #0x210
   2a1c0:	ldr	x0, [sp, #72]
   2a1c4:	bl	30e0c <scols_init_debug@@SMARTCOLS_2.25+0x183c4>
   2a1c8:	ldr	x0, [sp, #56]
   2a1cc:	cmp	x0, #0x0
   2a1d0:	b.ne	2a224 <scols_init_debug@@SMARTCOLS_2.25+0x117dc>  // b.any
   2a1d4:	ldr	x0, [sp, #40]
   2a1d8:	ldr	w0, [x0, #152]
   2a1dc:	and	w0, w0, #0x40
   2a1e0:	cmp	w0, #0x0
   2a1e4:	b.ne	2a224 <scols_init_debug@@SMARTCOLS_2.25+0x117dc>  // b.any
   2a1e8:	ldr	x0, [sp, #40]
   2a1ec:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a1f0:	str	x0, [sp, #64]
   2a1f4:	ldr	x0, [sp, #64]
   2a1f8:	cmp	x0, #0x0
   2a1fc:	b.eq	2a224 <scols_init_debug@@SMARTCOLS_2.25+0x117dc>  // b.none
   2a200:	ldr	x0, [sp, #64]
   2a204:	mov	w1, #0x2a                  	// #42
   2a208:	strb	w1, [x0, #118]
   2a20c:	ldr	x0, [sp, #64]
   2a210:	strb	wzr, [x0, #119]
   2a214:	ldr	x0, [sp, #64]
   2a218:	add	x0, x0, #0x38
   2a21c:	bl	7b70 <strdup@plt>
   2a220:	str	x0, [sp, #56]
   2a224:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a228:	add	x0, x0, #0xbd8
   2a22c:	ldr	w0, [x0]
   2a230:	and	w0, w0, #0x4
   2a234:	cmp	w0, #0x0
   2a238:	b.eq	2a28c <scols_init_debug@@SMARTCOLS_2.25+0x11844>  // b.none
   2a23c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a240:	ldr	x0, [x0, #4016]
   2a244:	ldr	x19, [x0]
   2a248:	bl	7870 <getpid@plt>
   2a24c:	mov	w1, w0
   2a250:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a254:	add	x4, x0, #0xef0
   2a258:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a25c:	add	x3, x0, #0xea8
   2a260:	mov	w2, w1
   2a264:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a268:	add	x1, x0, #0xef8
   2a26c:	mov	x0, x19
   2a270:	bl	8380 <fprintf@plt>
   2a274:	ldr	x0, [sp, #56]
   2a278:	mov	x2, x0
   2a27c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a280:	add	x1, x0, #0x228
   2a284:	ldr	x0, [sp, #40]
   2a288:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a28c:	ldr	x0, [sp, #56]
   2a290:	ldr	x19, [sp, #16]
   2a294:	ldp	x29, x30, [sp], #80
   2a298:	ret
   2a29c:	stp	x29, x30, [sp, #-80]!
   2a2a0:	mov	x29, sp
   2a2a4:	str	x19, [sp, #16]
   2a2a8:	str	x0, [sp, #40]
   2a2ac:	str	x1, [sp, #32]
   2a2b0:	ldr	x0, [sp, #40]
   2a2b4:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2a2b8:	str	x0, [sp, #64]
   2a2bc:	mov	w0, #0xffffffea            	// #-22
   2a2c0:	str	w0, [sp, #76]
   2a2c4:	ldr	x0, [sp, #64]
   2a2c8:	cmp	x0, #0x0
   2a2cc:	b.eq	2a2e8 <scols_init_debug@@SMARTCOLS_2.25+0x118a0>  // b.none
   2a2d0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a2d4:	add	x2, x0, #0x240
   2a2d8:	ldr	x1, [sp, #32]
   2a2dc:	ldr	x0, [sp, #64]
   2a2e0:	bl	314ec <scols_init_debug@@SMARTCOLS_2.25+0x18aa4>
   2a2e4:	str	w0, [sp, #76]
   2a2e8:	ldr	w0, [sp, #76]
   2a2ec:	cmp	w0, #0x0
   2a2f0:	b.eq	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x1190c>  // b.none
   2a2f4:	ldr	x0, [sp, #40]
   2a2f8:	ldr	w0, [x0, #152]
   2a2fc:	and	w0, w0, #0x40
   2a300:	cmp	w0, #0x0
   2a304:	b.ne	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x1190c>  // b.any
   2a308:	ldr	x0, [sp, #40]
   2a30c:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a310:	str	x0, [sp, #56]
   2a314:	ldr	x0, [sp, #56]
   2a318:	cmp	x0, #0x0
   2a31c:	b.eq	2a344 <scols_init_debug@@SMARTCOLS_2.25+0x118fc>  // b.none
   2a320:	ldr	x0, [sp, #32]
   2a324:	cmp	x0, #0x0
   2a328:	b.eq	2a33c <scols_init_debug@@SMARTCOLS_2.25+0x118f4>  // b.none
   2a32c:	ldr	x0, [sp, #56]
   2a330:	ldr	x1, [x0, #24]
   2a334:	ldr	x0, [sp, #32]
   2a338:	str	x1, [x0]
   2a33c:	str	wzr, [sp, #76]
   2a340:	b	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x1190c>
   2a344:	bl	8240 <__errno_location@plt>
   2a348:	ldr	w0, [x0]
   2a34c:	neg	w0, w0
   2a350:	str	w0, [sp, #76]
   2a354:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a358:	add	x0, x0, #0xbd8
   2a35c:	ldr	w0, [x0]
   2a360:	and	w0, w0, #0x4
   2a364:	cmp	w0, #0x0
   2a368:	b.eq	2a3b8 <scols_init_debug@@SMARTCOLS_2.25+0x11970>  // b.none
   2a36c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a370:	ldr	x0, [x0, #4016]
   2a374:	ldr	x19, [x0]
   2a378:	bl	7870 <getpid@plt>
   2a37c:	mov	w1, w0
   2a380:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a384:	add	x4, x0, #0xef0
   2a388:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a38c:	add	x3, x0, #0xea8
   2a390:	mov	w2, w1
   2a394:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a398:	add	x1, x0, #0xef8
   2a39c:	mov	x0, x19
   2a3a0:	bl	8380 <fprintf@plt>
   2a3a4:	ldr	w2, [sp, #76]
   2a3a8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a3ac:	add	x1, x0, #0x250
   2a3b0:	ldr	x0, [sp, #40]
   2a3b4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a3b8:	ldr	w0, [sp, #76]
   2a3bc:	ldr	x19, [sp, #16]
   2a3c0:	ldp	x29, x30, [sp], #80
   2a3c4:	ret
   2a3c8:	stp	x29, x30, [sp, #-80]!
   2a3cc:	mov	x29, sp
   2a3d0:	str	x19, [sp, #16]
   2a3d4:	str	x0, [sp, #40]
   2a3d8:	str	x1, [sp, #32]
   2a3dc:	ldr	x0, [sp, #40]
   2a3e0:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2a3e4:	str	x0, [sp, #64]
   2a3e8:	mov	w0, #0xffffffea            	// #-22
   2a3ec:	str	w0, [sp, #76]
   2a3f0:	ldr	x0, [sp, #64]
   2a3f4:	cmp	x0, #0x0
   2a3f8:	b.eq	2a414 <scols_init_debug@@SMARTCOLS_2.25+0x119cc>  // b.none
   2a3fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a400:	add	x2, x0, #0x268
   2a404:	ldr	x1, [sp, #32]
   2a408:	ldr	x0, [sp, #64]
   2a40c:	bl	314ec <scols_init_debug@@SMARTCOLS_2.25+0x18aa4>
   2a410:	str	w0, [sp, #76]
   2a414:	ldr	w0, [sp, #76]
   2a418:	cmp	w0, #0x0
   2a41c:	b.eq	2a47c <scols_init_debug@@SMARTCOLS_2.25+0x11a34>  // b.none
   2a420:	ldr	x0, [sp, #40]
   2a424:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2a428:	str	w0, [sp, #60]
   2a42c:	str	wzr, [sp, #56]
   2a430:	ldr	w0, [sp, #60]
   2a434:	cmp	w0, #0x0
   2a438:	b.ge	2a444 <scols_init_debug@@SMARTCOLS_2.25+0x119fc>  // b.tcont
   2a43c:	mov	w0, #0xffffffea            	// #-22
   2a440:	b	2a4e4 <scols_init_debug@@SMARTCOLS_2.25+0x11a9c>
   2a444:	add	x0, sp, #0x38
   2a448:	mov	x1, x0
   2a44c:	ldr	w0, [sp, #60]
   2a450:	bl	19044 <scols_init_debug@@SMARTCOLS_2.25+0x5fc>
   2a454:	str	w0, [sp, #76]
   2a458:	ldr	w0, [sp, #76]
   2a45c:	cmp	w0, #0x0
   2a460:	b.eq	2a46c <scols_init_debug@@SMARTCOLS_2.25+0x11a24>  // b.none
   2a464:	ldr	w0, [sp, #76]
   2a468:	b	2a4e4 <scols_init_debug@@SMARTCOLS_2.25+0x11a9c>
   2a46c:	ldr	w0, [sp, #56]
   2a470:	sxtw	x1, w0
   2a474:	ldr	x0, [sp, #32]
   2a478:	str	x1, [x0]
   2a47c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a480:	add	x0, x0, #0xbd8
   2a484:	ldr	w0, [x0]
   2a488:	and	w0, w0, #0x4
   2a48c:	cmp	w0, #0x0
   2a490:	b.eq	2a4e0 <scols_init_debug@@SMARTCOLS_2.25+0x11a98>  // b.none
   2a494:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a498:	ldr	x0, [x0, #4016]
   2a49c:	ldr	x19, [x0]
   2a4a0:	bl	7870 <getpid@plt>
   2a4a4:	mov	w1, w0
   2a4a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a4ac:	add	x4, x0, #0xef0
   2a4b0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a4b4:	add	x3, x0, #0xea8
   2a4b8:	mov	w2, w1
   2a4bc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a4c0:	add	x1, x0, #0xef8
   2a4c4:	mov	x0, x19
   2a4c8:	bl	8380 <fprintf@plt>
   2a4cc:	ldr	w2, [sp, #76]
   2a4d0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a4d4:	add	x1, x0, #0x288
   2a4d8:	ldr	x0, [sp, #40]
   2a4dc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a4e0:	ldr	w0, [sp, #76]
   2a4e4:	ldr	x19, [sp, #16]
   2a4e8:	ldp	x29, x30, [sp], #80
   2a4ec:	ret
   2a4f0:	stp	x29, x30, [sp, #-80]!
   2a4f4:	mov	x29, sp
   2a4f8:	str	x19, [sp, #16]
   2a4fc:	str	x0, [sp, #40]
   2a500:	str	x1, [sp, #32]
   2a504:	ldr	x0, [sp, #40]
   2a508:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2a50c:	str	x0, [sp, #64]
   2a510:	mov	w0, #0xffffffea            	// #-22
   2a514:	str	w0, [sp, #76]
   2a518:	ldr	x0, [sp, #64]
   2a51c:	cmp	x0, #0x0
   2a520:	b.eq	2a53c <scols_init_debug@@SMARTCOLS_2.25+0x11af4>  // b.none
   2a524:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a528:	add	x2, x0, #0x2a0
   2a52c:	ldr	x1, [sp, #32]
   2a530:	ldr	x0, [sp, #64]
   2a534:	bl	314ec <scols_init_debug@@SMARTCOLS_2.25+0x18aa4>
   2a538:	str	w0, [sp, #76]
   2a53c:	ldr	w0, [sp, #76]
   2a540:	cmp	w0, #0x0
   2a544:	b.eq	2a5a8 <scols_init_debug@@SMARTCOLS_2.25+0x11b60>  // b.none
   2a548:	ldr	x0, [sp, #40]
   2a54c:	ldr	w0, [x0, #152]
   2a550:	and	w0, w0, #0x40
   2a554:	cmp	w0, #0x0
   2a558:	b.ne	2a5a8 <scols_init_debug@@SMARTCOLS_2.25+0x11b60>  // b.any
   2a55c:	ldr	x0, [sp, #40]
   2a560:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a564:	str	x0, [sp, #56]
   2a568:	ldr	x0, [sp, #56]
   2a56c:	cmp	x0, #0x0
   2a570:	b.eq	2a598 <scols_init_debug@@SMARTCOLS_2.25+0x11b50>  // b.none
   2a574:	ldr	x0, [sp, #32]
   2a578:	cmp	x0, #0x0
   2a57c:	b.eq	2a590 <scols_init_debug@@SMARTCOLS_2.25+0x11b48>  // b.none
   2a580:	ldr	x0, [sp, #56]
   2a584:	ldr	x1, [x0, #32]
   2a588:	ldr	x0, [sp, #32]
   2a58c:	str	x1, [x0]
   2a590:	str	wzr, [sp, #76]
   2a594:	b	2a5a8 <scols_init_debug@@SMARTCOLS_2.25+0x11b60>
   2a598:	bl	8240 <__errno_location@plt>
   2a59c:	ldr	w0, [x0]
   2a5a0:	neg	w0, w0
   2a5a4:	str	w0, [sp, #76]
   2a5a8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a5ac:	add	x0, x0, #0xbd8
   2a5b0:	ldr	w0, [x0]
   2a5b4:	and	w0, w0, #0x4
   2a5b8:	cmp	w0, #0x0
   2a5bc:	b.eq	2a60c <scols_init_debug@@SMARTCOLS_2.25+0x11bc4>  // b.none
   2a5c0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a5c4:	ldr	x0, [x0, #4016]
   2a5c8:	ldr	x19, [x0]
   2a5cc:	bl	7870 <getpid@plt>
   2a5d0:	mov	w1, w0
   2a5d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a5d8:	add	x4, x0, #0xef0
   2a5dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a5e0:	add	x3, x0, #0xea8
   2a5e4:	mov	w2, w1
   2a5e8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a5ec:	add	x1, x0, #0xef8
   2a5f0:	mov	x0, x19
   2a5f4:	bl	8380 <fprintf@plt>
   2a5f8:	ldr	w2, [sp, #76]
   2a5fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a600:	add	x1, x0, #0x2b0
   2a604:	ldr	x0, [sp, #40]
   2a608:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a60c:	ldr	w0, [sp, #76]
   2a610:	ldr	x19, [sp, #16]
   2a614:	ldp	x29, x30, [sp], #80
   2a618:	ret
   2a61c:	stp	x29, x30, [sp, #-64]!
   2a620:	mov	x29, sp
   2a624:	str	x19, [sp, #16]
   2a628:	str	x0, [sp, #40]
   2a62c:	str	x1, [sp, #32]
   2a630:	ldr	x0, [sp, #40]
   2a634:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a638:	str	x0, [sp, #48]
   2a63c:	ldr	x0, [sp, #48]
   2a640:	cmp	x0, #0x0
   2a644:	b.eq	2a66c <scols_init_debug@@SMARTCOLS_2.25+0x11c24>  // b.none
   2a648:	ldr	x0, [sp, #32]
   2a64c:	cmp	x0, #0x0
   2a650:	b.eq	2a664 <scols_init_debug@@SMARTCOLS_2.25+0x11c1c>  // b.none
   2a654:	ldr	x0, [sp, #48]
   2a658:	ldr	w1, [x0, #44]
   2a65c:	ldr	x0, [sp, #32]
   2a660:	str	w1, [x0]
   2a664:	str	wzr, [sp, #60]
   2a668:	b	2a67c <scols_init_debug@@SMARTCOLS_2.25+0x11c34>
   2a66c:	bl	8240 <__errno_location@plt>
   2a670:	ldr	w0, [x0]
   2a674:	neg	w0, w0
   2a678:	str	w0, [sp, #60]
   2a67c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a680:	add	x0, x0, #0xbd8
   2a684:	ldr	w0, [x0]
   2a688:	and	w0, w0, #0x4
   2a68c:	cmp	w0, #0x0
   2a690:	b.eq	2a6e0 <scols_init_debug@@SMARTCOLS_2.25+0x11c98>  // b.none
   2a694:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a698:	ldr	x0, [x0, #4016]
   2a69c:	ldr	x19, [x0]
   2a6a0:	bl	7870 <getpid@plt>
   2a6a4:	mov	w1, w0
   2a6a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a6ac:	add	x4, x0, #0xef0
   2a6b0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a6b4:	add	x3, x0, #0xea8
   2a6b8:	mov	w2, w1
   2a6bc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a6c0:	add	x1, x0, #0xef8
   2a6c4:	mov	x0, x19
   2a6c8:	bl	8380 <fprintf@plt>
   2a6cc:	ldr	w2, [sp, #60]
   2a6d0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a6d4:	add	x1, x0, #0x2c8
   2a6d8:	ldr	x0, [sp, #40]
   2a6dc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a6e0:	ldr	w0, [sp, #60]
   2a6e4:	ldr	x19, [sp, #16]
   2a6e8:	ldp	x29, x30, [sp], #64
   2a6ec:	ret
   2a6f0:	stp	x29, x30, [sp, #-64]!
   2a6f4:	mov	x29, sp
   2a6f8:	str	x19, [sp, #16]
   2a6fc:	str	x0, [sp, #40]
   2a700:	ldr	x0, [sp, #40]
   2a704:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a708:	str	x0, [sp, #56]
   2a70c:	ldr	x0, [sp, #56]
   2a710:	cmp	x0, #0x0
   2a714:	b.eq	2a724 <scols_init_debug@@SMARTCOLS_2.25+0x11cdc>  // b.none
   2a718:	ldr	x0, [sp, #56]
   2a71c:	add	x0, x0, #0x78
   2a720:	b	2a788 <scols_init_debug@@SMARTCOLS_2.25+0x11d40>
   2a724:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a728:	add	x0, x0, #0xbd8
   2a72c:	ldr	w0, [x0]
   2a730:	and	w0, w0, #0x4
   2a734:	cmp	w0, #0x0
   2a738:	b.eq	2a784 <scols_init_debug@@SMARTCOLS_2.25+0x11d3c>  // b.none
   2a73c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a740:	ldr	x0, [x0, #4016]
   2a744:	ldr	x19, [x0]
   2a748:	bl	7870 <getpid@plt>
   2a74c:	mov	w1, w0
   2a750:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a754:	add	x4, x0, #0xef0
   2a758:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a75c:	add	x3, x0, #0xea8
   2a760:	mov	w2, w1
   2a764:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a768:	add	x1, x0, #0xef8
   2a76c:	mov	x0, x19
   2a770:	bl	8380 <fprintf@plt>
   2a774:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a778:	add	x1, x0, #0x2e8
   2a77c:	ldr	x0, [sp, #40]
   2a780:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a784:	mov	x0, #0x0                   	// #0
   2a788:	ldr	x19, [sp, #16]
   2a78c:	ldp	x29, x30, [sp], #64
   2a790:	ret
   2a794:	stp	x29, x30, [sp, #-64]!
   2a798:	mov	x29, sp
   2a79c:	str	x19, [sp, #16]
   2a7a0:	str	x0, [sp, #40]
   2a7a4:	str	x1, [sp, #32]
   2a7a8:	ldr	x0, [sp, #40]
   2a7ac:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a7b0:	str	x0, [sp, #48]
   2a7b4:	ldr	x0, [sp, #48]
   2a7b8:	cmp	x0, #0x0
   2a7bc:	b.eq	2a7e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d9c>  // b.none
   2a7c0:	ldr	x0, [sp, #32]
   2a7c4:	cmp	x0, #0x0
   2a7c8:	b.eq	2a7dc <scols_init_debug@@SMARTCOLS_2.25+0x11d94>  // b.none
   2a7cc:	ldr	x0, [sp, #48]
   2a7d0:	ldr	x1, [x0]
   2a7d4:	ldr	x0, [sp, #32]
   2a7d8:	str	x1, [x0]
   2a7dc:	str	wzr, [sp, #60]
   2a7e0:	b	2a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x11dac>
   2a7e4:	bl	8240 <__errno_location@plt>
   2a7e8:	ldr	w0, [x0]
   2a7ec:	neg	w0, w0
   2a7f0:	str	w0, [sp, #60]
   2a7f4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a7f8:	add	x0, x0, #0xbd8
   2a7fc:	ldr	w0, [x0]
   2a800:	and	w0, w0, #0x4
   2a804:	cmp	w0, #0x0
   2a808:	b.eq	2a858 <scols_init_debug@@SMARTCOLS_2.25+0x11e10>  // b.none
   2a80c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a810:	ldr	x0, [x0, #4016]
   2a814:	ldr	x19, [x0]
   2a818:	bl	7870 <getpid@plt>
   2a81c:	mov	w1, w0
   2a820:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a824:	add	x4, x0, #0xef0
   2a828:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a82c:	add	x3, x0, #0xea8
   2a830:	mov	w2, w1
   2a834:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a838:	add	x1, x0, #0xef8
   2a83c:	mov	x0, x19
   2a840:	bl	8380 <fprintf@plt>
   2a844:	ldr	w2, [sp, #60]
   2a848:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a84c:	add	x1, x0, #0x300
   2a850:	ldr	x0, [sp, #40]
   2a854:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a858:	ldr	w0, [sp, #60]
   2a85c:	ldr	x19, [sp, #16]
   2a860:	ldp	x29, x30, [sp], #64
   2a864:	ret
   2a868:	stp	x29, x30, [sp, #-64]!
   2a86c:	mov	x29, sp
   2a870:	str	x19, [sp, #16]
   2a874:	str	x0, [sp, #40]
   2a878:	str	x1, [sp, #32]
   2a87c:	ldr	x0, [sp, #40]
   2a880:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2a884:	str	x0, [sp, #48]
   2a888:	ldr	x0, [sp, #48]
   2a88c:	cmp	x0, #0x0
   2a890:	b.eq	2a8b8 <scols_init_debug@@SMARTCOLS_2.25+0x11e70>  // b.none
   2a894:	ldr	x0, [sp, #32]
   2a898:	cmp	x0, #0x0
   2a89c:	b.eq	2a8b0 <scols_init_debug@@SMARTCOLS_2.25+0x11e68>  // b.none
   2a8a0:	ldr	x0, [sp, #48]
   2a8a4:	ldr	x1, [x0, #8]
   2a8a8:	ldr	x0, [sp, #32]
   2a8ac:	str	x1, [x0]
   2a8b0:	str	wzr, [sp, #60]
   2a8b4:	b	2a8c8 <scols_init_debug@@SMARTCOLS_2.25+0x11e80>
   2a8b8:	bl	8240 <__errno_location@plt>
   2a8bc:	ldr	w0, [x0]
   2a8c0:	neg	w0, w0
   2a8c4:	str	w0, [sp, #60]
   2a8c8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2a8cc:	add	x0, x0, #0xbd8
   2a8d0:	ldr	w0, [x0]
   2a8d4:	and	w0, w0, #0x4
   2a8d8:	cmp	w0, #0x0
   2a8dc:	b.eq	2a92c <scols_init_debug@@SMARTCOLS_2.25+0x11ee4>  // b.none
   2a8e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2a8e4:	ldr	x0, [x0, #4016]
   2a8e8:	ldr	x19, [x0]
   2a8ec:	bl	7870 <getpid@plt>
   2a8f0:	mov	w1, w0
   2a8f4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a8f8:	add	x4, x0, #0xef0
   2a8fc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a900:	add	x3, x0, #0xea8
   2a904:	mov	w2, w1
   2a908:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2a90c:	add	x1, x0, #0xef8
   2a910:	mov	x0, x19
   2a914:	bl	8380 <fprintf@plt>
   2a918:	ldr	w2, [sp, #60]
   2a91c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a920:	add	x1, x0, #0x320
   2a924:	ldr	x0, [sp, #40]
   2a928:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2a92c:	ldr	w0, [sp, #60]
   2a930:	ldr	x19, [sp, #16]
   2a934:	ldp	x29, x30, [sp], #64
   2a938:	ret
   2a93c:	stp	x29, x30, [sp, #-32]!
   2a940:	mov	x29, sp
   2a944:	str	wzr, [sp, #16]
   2a948:	bl	27f5c <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   2a94c:	mov	w1, w0
   2a950:	mov	w0, #0x1ff                 	// #511
   2a954:	movk	w0, #0x3, lsl #16
   2a958:	cmp	w1, w0
   2a95c:	b.le	2a968 <scols_init_debug@@SMARTCOLS_2.25+0x11f20>
   2a960:	mov	w0, #0x1                   	// #1
   2a964:	b	2a9d0 <scols_init_debug@@SMARTCOLS_2.25+0x11f88>
   2a968:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a96c:	add	x1, x0, #0x108
   2a970:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a974:	add	x0, x0, #0x340
   2a978:	bl	78a0 <fopen@plt>
   2a97c:	str	x0, [sp, #24]
   2a980:	ldr	x0, [sp, #24]
   2a984:	cmp	x0, #0x0
   2a988:	b.ne	2a994 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>  // b.any
   2a98c:	mov	w0, #0x0                   	// #0
   2a990:	b	2a9d0 <scols_init_debug@@SMARTCOLS_2.25+0x11f88>
   2a994:	add	x0, sp, #0x10
   2a998:	mov	x2, x0
   2a99c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2a9a0:	add	x1, x0, #0x368
   2a9a4:	ldr	x0, [sp, #24]
   2a9a8:	bl	79a0 <__isoc99_fscanf@plt>
   2a9ac:	str	w0, [sp, #20]
   2a9b0:	ldr	x0, [sp, #24]
   2a9b4:	bl	7850 <fclose@plt>
   2a9b8:	ldr	w0, [sp, #20]
   2a9bc:	cmp	w0, #0x1
   2a9c0:	b.ne	2a9cc <scols_init_debug@@SMARTCOLS_2.25+0x11f84>  // b.any
   2a9c4:	ldr	w0, [sp, #16]
   2a9c8:	b	2a9d0 <scols_init_debug@@SMARTCOLS_2.25+0x11f88>
   2a9cc:	mov	w0, #0x0                   	// #0
   2a9d0:	ldp	x29, x30, [sp], #32
   2a9d4:	ret
   2a9d8:	stp	x29, x30, [sp, #-48]!
   2a9dc:	mov	x29, sp
   2a9e0:	str	x0, [sp, #24]
   2a9e4:	ldr	x0, [sp, #24]
   2a9e8:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2a9ec:	str	x0, [sp, #40]
   2a9f0:	ldr	x0, [sp, #40]
   2a9f4:	cmp	x0, #0x0
   2a9f8:	b.eq	2aa20 <scols_init_debug@@SMARTCOLS_2.25+0x11fd8>  // b.none
   2a9fc:	add	x1, sp, #0x24
   2aa00:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2aa04:	add	x2, x0, #0x370
   2aa08:	ldr	x0, [sp, #40]
   2aa0c:	bl	31630 <scols_init_debug@@SMARTCOLS_2.25+0x18be8>
   2aa10:	cmp	w0, #0x0
   2aa14:	b.ne	2aa20 <scols_init_debug@@SMARTCOLS_2.25+0x11fd8>  // b.any
   2aa18:	ldr	w0, [sp, #36]
   2aa1c:	b	2aa24 <scols_init_debug@@SMARTCOLS_2.25+0x11fdc>
   2aa20:	bl	2a93c <scols_init_debug@@SMARTCOLS_2.25+0x11ef4>
   2aa24:	ldp	x29, x30, [sp], #48
   2aa28:	ret
   2aa2c:	stp	x29, x30, [sp, #-64]!
   2aa30:	mov	x29, sp
   2aa34:	str	x0, [sp, #24]
   2aa38:	ldr	x0, [sp, #24]
   2aa3c:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2aa40:	str	x0, [sp, #56]
   2aa44:	ldr	x0, [sp, #56]
   2aa48:	cmp	x0, #0x0
   2aa4c:	b.eq	2aa74 <scols_init_debug@@SMARTCOLS_2.25+0x1202c>  // b.none
   2aa50:	add	x1, sp, #0x2c
   2aa54:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2aa58:	add	x2, x0, #0x380
   2aa5c:	ldr	x0, [sp, #56]
   2aa60:	bl	31630 <scols_init_debug@@SMARTCOLS_2.25+0x18be8>
   2aa64:	cmp	w0, #0x0
   2aa68:	b.ne	2aa74 <scols_init_debug@@SMARTCOLS_2.25+0x1202c>  // b.any
   2aa6c:	ldr	w0, [sp, #44]
   2aa70:	b	2aab4 <scols_init_debug@@SMARTCOLS_2.25+0x1206c>
   2aa74:	ldr	x0, [sp, #24]
   2aa78:	ldr	w0, [x0, #152]
   2aa7c:	and	w0, w0, #0x40
   2aa80:	cmp	w0, #0x0
   2aa84:	b.ne	2aab0 <scols_init_debug@@SMARTCOLS_2.25+0x12068>  // b.any
   2aa88:	ldr	x0, [sp, #24]
   2aa8c:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2aa90:	str	x0, [sp, #48]
   2aa94:	ldr	x0, [sp, #48]
   2aa98:	cmp	x0, #0x0
   2aa9c:	b.eq	2aab0 <scols_init_debug@@SMARTCOLS_2.25+0x12068>  // b.none
   2aaa0:	ldr	x0, [sp, #48]
   2aaa4:	ldr	w0, [x0, #52]
   2aaa8:	and	w0, w0, #0x4
   2aaac:	b	2aab4 <scols_init_debug@@SMARTCOLS_2.25+0x1206c>
   2aab0:	mov	w0, #0x0                   	// #0
   2aab4:	ldp	x29, x30, [sp], #64
   2aab8:	ret
   2aabc:	stp	x29, x30, [sp, #-64]!
   2aac0:	mov	x29, sp
   2aac4:	str	x0, [sp, #24]
   2aac8:	ldr	x0, [sp, #24]
   2aacc:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2aad0:	str	x0, [sp, #56]
   2aad4:	ldr	x0, [sp, #56]
   2aad8:	cmp	x0, #0x0
   2aadc:	b.eq	2ab04 <scols_init_debug@@SMARTCOLS_2.25+0x120bc>  // b.none
   2aae0:	add	x1, sp, #0x2c
   2aae4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2aae8:	add	x2, x0, #0x40
   2aaec:	ldr	x0, [sp, #56]
   2aaf0:	bl	31630 <scols_init_debug@@SMARTCOLS_2.25+0x18be8>
   2aaf4:	cmp	w0, #0x0
   2aaf8:	b.ne	2ab04 <scols_init_debug@@SMARTCOLS_2.25+0x120bc>  // b.any
   2aafc:	ldr	w0, [sp, #44]
   2ab00:	b	2ab44 <scols_init_debug@@SMARTCOLS_2.25+0x120fc>
   2ab04:	ldr	x0, [sp, #24]
   2ab08:	ldr	w0, [x0, #152]
   2ab0c:	and	w0, w0, #0x40
   2ab10:	cmp	w0, #0x0
   2ab14:	b.ne	2ab40 <scols_init_debug@@SMARTCOLS_2.25+0x120f8>  // b.any
   2ab18:	ldr	x0, [sp, #24]
   2ab1c:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2ab20:	str	x0, [sp, #48]
   2ab24:	ldr	x0, [sp, #48]
   2ab28:	cmp	x0, #0x0
   2ab2c:	b.eq	2ab40 <scols_init_debug@@SMARTCOLS_2.25+0x120f8>  // b.none
   2ab30:	ldr	x0, [sp, #48]
   2ab34:	ldr	w0, [x0, #52]
   2ab38:	and	w0, w0, #0x1
   2ab3c:	b	2ab44 <scols_init_debug@@SMARTCOLS_2.25+0x120fc>
   2ab40:	mov	w0, #0x0                   	// #0
   2ab44:	ldp	x29, x30, [sp], #64
   2ab48:	ret
   2ab4c:	stp	x29, x30, [sp, #-64]!
   2ab50:	mov	x29, sp
   2ab54:	str	x0, [sp, #24]
   2ab58:	ldr	x0, [sp, #24]
   2ab5c:	bl	28c7c <scols_init_debug@@SMARTCOLS_2.25+0x10234>
   2ab60:	str	x0, [sp, #56]
   2ab64:	ldr	x0, [sp, #56]
   2ab68:	cmp	x0, #0x0
   2ab6c:	b.eq	2ab94 <scols_init_debug@@SMARTCOLS_2.25+0x1214c>  // b.none
   2ab70:	add	x1, sp, #0x2c
   2ab74:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ab78:	add	x2, x0, #0x390
   2ab7c:	ldr	x0, [sp, #56]
   2ab80:	bl	31630 <scols_init_debug@@SMARTCOLS_2.25+0x18be8>
   2ab84:	cmp	w0, #0x0
   2ab88:	b.ne	2ab94 <scols_init_debug@@SMARTCOLS_2.25+0x1214c>  // b.any
   2ab8c:	ldr	w0, [sp, #44]
   2ab90:	b	2abd4 <scols_init_debug@@SMARTCOLS_2.25+0x1218c>
   2ab94:	ldr	x0, [sp, #24]
   2ab98:	ldr	w0, [x0, #152]
   2ab9c:	and	w0, w0, #0x40
   2aba0:	cmp	w0, #0x0
   2aba4:	b.ne	2abd0 <scols_init_debug@@SMARTCOLS_2.25+0x12188>  // b.any
   2aba8:	ldr	x0, [sp, #24]
   2abac:	bl	29fc4 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   2abb0:	str	x0, [sp, #48]
   2abb4:	ldr	x0, [sp, #48]
   2abb8:	cmp	x0, #0x0
   2abbc:	b.eq	2abd0 <scols_init_debug@@SMARTCOLS_2.25+0x12188>  // b.none
   2abc0:	ldr	x0, [sp, #48]
   2abc4:	ldr	w0, [x0, #52]
   2abc8:	and	w0, w0, #0x10
   2abcc:	b	2abd4 <scols_init_debug@@SMARTCOLS_2.25+0x1218c>
   2abd0:	mov	w0, #0x0                   	// #0
   2abd4:	ldp	x29, x30, [sp], #64
   2abd8:	ret
   2abdc:	stp	x29, x30, [sp, #-128]!
   2abe0:	mov	x29, sp
   2abe4:	str	x19, [sp, #16]
   2abe8:	str	x0, [sp, #72]
   2abec:	str	x1, [sp, #64]
   2abf0:	str	x2, [sp, #56]
   2abf4:	str	x3, [sp, #48]
   2abf8:	str	x4, [sp, #40]
   2abfc:	str	w5, [sp, #36]
   2ac00:	str	xzr, [sp, #104]
   2ac04:	str	xzr, [sp, #96]
   2ac08:	ldr	x0, [sp, #72]
   2ac0c:	cmp	x0, #0x0
   2ac10:	b.ne	2ac1c <scols_init_debug@@SMARTCOLS_2.25+0x121d4>  // b.any
   2ac14:	mov	w0, #0x0                   	// #0
   2ac18:	b	2ae18 <scols_init_debug@@SMARTCOLS_2.25+0x123d0>
   2ac1c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2ac20:	add	x0, x0, #0xbd8
   2ac24:	ldr	w0, [x0]
   2ac28:	and	w0, w0, #0x4
   2ac2c:	cmp	w0, #0x0
   2ac30:	b.eq	2ac8c <scols_init_debug@@SMARTCOLS_2.25+0x12244>  // b.none
   2ac34:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2ac38:	ldr	x0, [x0, #4016]
   2ac3c:	ldr	x19, [x0]
   2ac40:	bl	7870 <getpid@plt>
   2ac44:	mov	w1, w0
   2ac48:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ac4c:	add	x4, x0, #0xef0
   2ac50:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ac54:	add	x3, x0, #0xea8
   2ac58:	mov	w2, w1
   2ac5c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ac60:	add	x1, x0, #0xef8
   2ac64:	mov	x0, x19
   2ac68:	bl	8380 <fprintf@plt>
   2ac6c:	ldr	x0, [sp, #72]
   2ac70:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2ac74:	ldr	x3, [sp, #56]
   2ac78:	mov	x2, x0
   2ac7c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ac80:	add	x1, x0, #0x3a0
   2ac84:	ldr	x0, [sp, #72]
   2ac88:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2ac8c:	ldr	x0, [sp, #64]
   2ac90:	cmp	x0, #0x0
   2ac94:	b.eq	2acf8 <scols_init_debug@@SMARTCOLS_2.25+0x122b0>  // b.none
   2ac98:	add	x0, sp, #0x68
   2ac9c:	mov	x1, x0
   2aca0:	ldr	x0, [sp, #72]
   2aca4:	bl	2a868 <scols_init_debug@@SMARTCOLS_2.25+0x11e20>
   2aca8:	cmp	w0, #0x0
   2acac:	b.ne	2acf8 <scols_init_debug@@SMARTCOLS_2.25+0x122b0>  // b.any
   2acb0:	add	x0, sp, #0x60
   2acb4:	mov	x1, x0
   2acb8:	ldr	x0, [sp, #72]
   2acbc:	bl	2a794 <scols_init_debug@@SMARTCOLS_2.25+0x11d4c>
   2acc0:	cmp	w0, #0x0
   2acc4:	b.ne	2acf8 <scols_init_debug@@SMARTCOLS_2.25+0x122b0>  // b.any
   2acc8:	ldr	x0, [sp, #64]
   2accc:	ldr	x1, [x0, #8]
   2acd0:	ldr	x0, [sp, #104]
   2acd4:	cmp	x1, x0
   2acd8:	b.ne	2acf0 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>  // b.any
   2acdc:	ldr	x0, [sp, #64]
   2ace0:	ldr	x1, [x0]
   2ace4:	ldr	x0, [sp, #96]
   2ace8:	cmp	x1, x0
   2acec:	b.eq	2ad5c <scols_init_debug@@SMARTCOLS_2.25+0x12314>  // b.none
   2acf0:	mov	w0, #0x0                   	// #0
   2acf4:	b	2ae18 <scols_init_debug@@SMARTCOLS_2.25+0x123d0>
   2acf8:	ldr	x0, [sp, #56]
   2acfc:	cmp	x0, #0x0
   2ad00:	b.eq	2ad54 <scols_init_debug@@SMARTCOLS_2.25+0x1230c>  // b.none
   2ad04:	ldr	x0, [sp, #72]
   2ad08:	bl	2a188 <scols_init_debug@@SMARTCOLS_2.25+0x11740>
   2ad0c:	str	x0, [sp, #120]
   2ad10:	ldr	x0, [sp, #120]
   2ad14:	cmp	x0, #0x0
   2ad18:	b.eq	2ad38 <scols_init_debug@@SMARTCOLS_2.25+0x122f0>  // b.none
   2ad1c:	ldr	x1, [sp, #56]
   2ad20:	ldr	x0, [sp, #120]
   2ad24:	bl	7d20 <strcmp@plt>
   2ad28:	cmp	w0, #0x0
   2ad2c:	b.ne	2ad38 <scols_init_debug@@SMARTCOLS_2.25+0x122f0>  // b.any
   2ad30:	mov	w0, #0x1                   	// #1
   2ad34:	b	2ad3c <scols_init_debug@@SMARTCOLS_2.25+0x122f4>
   2ad38:	mov	w0, #0x0                   	// #0
   2ad3c:	str	w0, [sp, #116]
   2ad40:	ldr	x0, [sp, #120]
   2ad44:	bl	7dc0 <free@plt>
   2ad48:	ldr	w0, [sp, #116]
   2ad4c:	cmp	w0, #0x0
   2ad50:	b.ne	2ad64 <scols_init_debug@@SMARTCOLS_2.25+0x1231c>  // b.any
   2ad54:	mov	w0, #0x0                   	// #0
   2ad58:	b	2ae18 <scols_init_debug@@SMARTCOLS_2.25+0x123d0>
   2ad5c:	nop
   2ad60:	b	2ad68 <scols_init_debug@@SMARTCOLS_2.25+0x12320>
   2ad64:	nop
   2ad68:	ldr	w0, [sp, #36]
   2ad6c:	and	w0, w0, #0x10
   2ad70:	cmp	w0, #0x0
   2ad74:	b.eq	2ae14 <scols_init_debug@@SMARTCOLS_2.25+0x123cc>  // b.none
   2ad78:	str	xzr, [sp, #88]
   2ad7c:	add	x0, sp, #0x58
   2ad80:	mov	x1, x0
   2ad84:	ldr	x0, [sp, #72]
   2ad88:	bl	2a29c <scols_init_debug@@SMARTCOLS_2.25+0x11854>
   2ad8c:	cmp	w0, #0x0
   2ad90:	b.ne	2adac <scols_init_debug@@SMARTCOLS_2.25+0x12364>  // b.any
   2ad94:	ldr	x0, [sp, #88]
   2ad98:	ldr	x1, [sp, #48]
   2ad9c:	cmp	x1, x0
   2ada0:	b.ne	2adac <scols_init_debug@@SMARTCOLS_2.25+0x12364>  // b.any
   2ada4:	mov	w0, #0x1                   	// #1
   2ada8:	b	2adb0 <scols_init_debug@@SMARTCOLS_2.25+0x12368>
   2adac:	mov	w0, #0x0                   	// #0
   2adb0:	str	w0, [sp, #112]
   2adb4:	ldr	w0, [sp, #112]
   2adb8:	cmp	w0, #0x0
   2adbc:	b.eq	2ae0c <scols_init_debug@@SMARTCOLS_2.25+0x123c4>  // b.none
   2adc0:	ldr	w0, [sp, #36]
   2adc4:	and	w0, w0, #0x200
   2adc8:	cmp	w0, #0x0
   2adcc:	b.eq	2ae0c <scols_init_debug@@SMARTCOLS_2.25+0x123c4>  // b.none
   2add0:	str	xzr, [sp, #80]
   2add4:	add	x0, sp, #0x50
   2add8:	mov	x1, x0
   2addc:	ldr	x0, [sp, #72]
   2ade0:	bl	2a4f0 <scols_init_debug@@SMARTCOLS_2.25+0x11aa8>
   2ade4:	cmp	w0, #0x0
   2ade8:	b.ne	2ae04 <scols_init_debug@@SMARTCOLS_2.25+0x123bc>  // b.any
   2adec:	ldr	x0, [sp, #80]
   2adf0:	ldr	x1, [sp, #40]
   2adf4:	cmp	x1, x0
   2adf8:	b.ne	2ae04 <scols_init_debug@@SMARTCOLS_2.25+0x123bc>  // b.any
   2adfc:	mov	w0, #0x1                   	// #1
   2ae00:	b	2ae18 <scols_init_debug@@SMARTCOLS_2.25+0x123d0>
   2ae04:	mov	w0, #0x0                   	// #0
   2ae08:	b	2ae18 <scols_init_debug@@SMARTCOLS_2.25+0x123d0>
   2ae0c:	ldr	w0, [sp, #112]
   2ae10:	b	2ae18 <scols_init_debug@@SMARTCOLS_2.25+0x123d0>
   2ae14:	mov	w0, #0x1                   	// #1
   2ae18:	ldr	x19, [sp, #16]
   2ae1c:	ldp	x29, x30, [sp], #128
   2ae20:	ret
   2ae24:	stp	x29, x30, [sp, #-48]!
   2ae28:	mov	x29, sp
   2ae2c:	str	x19, [sp, #16]
   2ae30:	str	x0, [sp, #40]
   2ae34:	str	x1, [sp, #32]
   2ae38:	ldr	x0, [sp, #40]
   2ae3c:	cmp	x0, #0x0
   2ae40:	b.ne	2ae4c <scols_init_debug@@SMARTCOLS_2.25+0x12404>  // b.any
   2ae44:	mov	w0, #0xffffffea            	// #-22
   2ae48:	b	2aec0 <scols_init_debug@@SMARTCOLS_2.25+0x12478>
   2ae4c:	ldr	x0, [sp, #40]
   2ae50:	ldr	x1, [sp, #32]
   2ae54:	str	x1, [x0, #192]
   2ae58:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2ae5c:	add	x0, x0, #0xbd8
   2ae60:	ldr	w0, [x0]
   2ae64:	and	w0, w0, #0x4
   2ae68:	cmp	w0, #0x0
   2ae6c:	b.eq	2aebc <scols_init_debug@@SMARTCOLS_2.25+0x12474>  // b.none
   2ae70:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2ae74:	ldr	x0, [x0, #4016]
   2ae78:	ldr	x19, [x0]
   2ae7c:	bl	7870 <getpid@plt>
   2ae80:	mov	w1, w0
   2ae84:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ae88:	add	x4, x0, #0xef0
   2ae8c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ae90:	add	x3, x0, #0xea8
   2ae94:	mov	w2, w1
   2ae98:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ae9c:	add	x1, x0, #0xef8
   2aea0:	mov	x0, x19
   2aea4:	bl	8380 <fprintf@plt>
   2aea8:	ldr	x2, [sp, #32]
   2aeac:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2aeb0:	add	x1, x0, #0x3b8
   2aeb4:	ldr	x0, [sp, #40]
   2aeb8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2aebc:	mov	w0, #0x0                   	// #0
   2aec0:	ldr	x19, [sp, #16]
   2aec4:	ldp	x29, x30, [sp], #48
   2aec8:	ret
   2aecc:	stp	x29, x30, [sp, #-48]!
   2aed0:	mov	x29, sp
   2aed4:	str	x19, [sp, #16]
   2aed8:	str	x0, [sp, #40]
   2aedc:	str	x1, [sp, #32]
   2aee0:	ldr	x0, [sp, #40]
   2aee4:	cmp	x0, #0x0
   2aee8:	b.ne	2aef4 <scols_init_debug@@SMARTCOLS_2.25+0x124ac>  // b.any
   2aeec:	mov	w0, #0xffffffea            	// #-22
   2aef0:	b	2af68 <scols_init_debug@@SMARTCOLS_2.25+0x12520>
   2aef4:	ldr	x0, [sp, #40]
   2aef8:	ldr	x1, [sp, #32]
   2aefc:	str	x1, [x0, #200]
   2af00:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2af04:	add	x0, x0, #0xbd8
   2af08:	ldr	w0, [x0]
   2af0c:	and	w0, w0, #0x4
   2af10:	cmp	w0, #0x0
   2af14:	b.eq	2af64 <scols_init_debug@@SMARTCOLS_2.25+0x1251c>  // b.none
   2af18:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2af1c:	ldr	x0, [x0, #4016]
   2af20:	ldr	x19, [x0]
   2af24:	bl	7870 <getpid@plt>
   2af28:	mov	w1, w0
   2af2c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2af30:	add	x4, x0, #0xef0
   2af34:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2af38:	add	x3, x0, #0xea8
   2af3c:	mov	w2, w1
   2af40:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2af44:	add	x1, x0, #0xef8
   2af48:	mov	x0, x19
   2af4c:	bl	8380 <fprintf@plt>
   2af50:	ldr	x2, [sp, #32]
   2af54:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2af58:	add	x1, x0, #0x3c8
   2af5c:	ldr	x0, [sp, #40]
   2af60:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2af64:	mov	w0, #0x0                   	// #0
   2af68:	ldr	x19, [sp, #16]
   2af6c:	ldp	x29, x30, [sp], #48
   2af70:	ret
   2af74:	stp	x29, x30, [sp, #-48]!
   2af78:	mov	x29, sp
   2af7c:	str	x19, [sp, #16]
   2af80:	str	x0, [sp, #40]
   2af84:	str	x1, [sp, #32]
   2af88:	ldr	x0, [sp, #40]
   2af8c:	cmp	x0, #0x0
   2af90:	b.ne	2af9c <scols_init_debug@@SMARTCOLS_2.25+0x12554>  // b.any
   2af94:	mov	w0, #0xffffffea            	// #-22
   2af98:	b	2b010 <scols_init_debug@@SMARTCOLS_2.25+0x125c8>
   2af9c:	ldr	x0, [sp, #40]
   2afa0:	ldr	x1, [sp, #32]
   2afa4:	str	x1, [x0, #144]
   2afa8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2afac:	add	x0, x0, #0xbd8
   2afb0:	ldr	w0, [x0]
   2afb4:	and	w0, w0, #0x4
   2afb8:	cmp	w0, #0x0
   2afbc:	b.eq	2b00c <scols_init_debug@@SMARTCOLS_2.25+0x125c4>  // b.none
   2afc0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2afc4:	ldr	x0, [x0, #4016]
   2afc8:	ldr	x19, [x0]
   2afcc:	bl	7870 <getpid@plt>
   2afd0:	mov	w1, w0
   2afd4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2afd8:	add	x4, x0, #0xef0
   2afdc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2afe0:	add	x3, x0, #0xea8
   2afe4:	mov	w2, w1
   2afe8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2afec:	add	x1, x0, #0xef8
   2aff0:	mov	x0, x19
   2aff4:	bl	8380 <fprintf@plt>
   2aff8:	ldr	x2, [sp, #32]
   2affc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b000:	add	x1, x0, #0x3e0
   2b004:	ldr	x0, [sp, #40]
   2b008:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b00c:	mov	w0, #0x0                   	// #0
   2b010:	ldr	x19, [sp, #16]
   2b014:	ldp	x29, x30, [sp], #48
   2b018:	ret
   2b01c:	stp	x29, x30, [sp, #-48]!
   2b020:	mov	x29, sp
   2b024:	str	x19, [sp, #16]
   2b028:	str	x0, [sp, #40]
   2b02c:	str	w1, [sp, #36]
   2b030:	ldr	x0, [sp, #40]
   2b034:	cmp	x0, #0x0
   2b038:	b.ne	2b044 <scols_init_debug@@SMARTCOLS_2.25+0x125fc>  // b.any
   2b03c:	mov	w0, #0xffffffea            	// #-22
   2b040:	b	2b0b8 <scols_init_debug@@SMARTCOLS_2.25+0x12670>
   2b044:	ldr	x0, [sp, #40]
   2b048:	ldr	w1, [sp, #36]
   2b04c:	str	w1, [x0, #220]
   2b050:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b054:	add	x0, x0, #0xbd8
   2b058:	ldr	w0, [x0]
   2b05c:	and	w0, w0, #0x4
   2b060:	cmp	w0, #0x0
   2b064:	b.eq	2b0b4 <scols_init_debug@@SMARTCOLS_2.25+0x1266c>  // b.none
   2b068:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b06c:	ldr	x0, [x0, #4016]
   2b070:	ldr	x19, [x0]
   2b074:	bl	7870 <getpid@plt>
   2b078:	mov	w1, w0
   2b07c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b080:	add	x4, x0, #0xef0
   2b084:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b088:	add	x3, x0, #0xea8
   2b08c:	mov	w2, w1
   2b090:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b094:	add	x1, x0, #0xef8
   2b098:	mov	x0, x19
   2b09c:	bl	8380 <fprintf@plt>
   2b0a0:	ldr	w2, [sp, #36]
   2b0a4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b0a8:	add	x1, x0, #0x3f8
   2b0ac:	ldr	x0, [sp, #40]
   2b0b0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b0b4:	mov	w0, #0x0                   	// #0
   2b0b8:	ldr	x19, [sp, #16]
   2b0bc:	ldp	x29, x30, [sp], #48
   2b0c0:	ret
   2b0c4:	stp	x29, x30, [sp, #-48]!
   2b0c8:	mov	x29, sp
   2b0cc:	str	x19, [sp, #16]
   2b0d0:	str	x0, [sp, #40]
   2b0d4:	str	x1, [sp, #32]
   2b0d8:	ldr	x0, [sp, #40]
   2b0dc:	cmp	x0, #0x0
   2b0e0:	b.ne	2b0ec <scols_init_debug@@SMARTCOLS_2.25+0x126a4>  // b.any
   2b0e4:	mov	w0, #0xffffffea            	// #-22
   2b0e8:	b	2b1b0 <scols_init_debug@@SMARTCOLS_2.25+0x12768>
   2b0ec:	ldr	x0, [sp, #32]
   2b0f0:	bl	19b74 <scols_init_debug@@SMARTCOLS_2.25+0x112c>
   2b0f4:	mov	x1, x0
   2b0f8:	ldr	x0, [sp, #40]
   2b0fc:	str	x1, [x0, #128]
   2b100:	ldr	x0, [sp, #40]
   2b104:	ldr	x0, [x0, #128]
   2b108:	cmp	x0, #0x0
   2b10c:	b.ne	2b120 <scols_init_debug@@SMARTCOLS_2.25+0x126d8>  // b.any
   2b110:	bl	8240 <__errno_location@plt>
   2b114:	ldr	w0, [x0]
   2b118:	neg	w0, w0
   2b11c:	b	2b1b0 <scols_init_debug@@SMARTCOLS_2.25+0x12768>
   2b120:	ldr	x0, [sp, #40]
   2b124:	add	x3, x0, #0xe0
   2b128:	ldr	x0, [sp, #40]
   2b12c:	ldr	x0, [x0, #128]
   2b130:	mov	x2, #0x40                  	// #64
   2b134:	mov	x1, x0
   2b138:	mov	x0, x3
   2b13c:	bl	280ec <scols_init_debug@@SMARTCOLS_2.25+0xf6a4>
   2b140:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b144:	add	x0, x0, #0xbd8
   2b148:	ldr	w0, [x0]
   2b14c:	and	w0, w0, #0x4
   2b150:	cmp	w0, #0x0
   2b154:	b.eq	2b1ac <scols_init_debug@@SMARTCOLS_2.25+0x12764>  // b.none
   2b158:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b15c:	ldr	x0, [x0, #4016]
   2b160:	ldr	x19, [x0]
   2b164:	bl	7870 <getpid@plt>
   2b168:	mov	w1, w0
   2b16c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b170:	add	x4, x0, #0xef0
   2b174:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b178:	add	x3, x0, #0xea8
   2b17c:	mov	w2, w1
   2b180:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b184:	add	x1, x0, #0xef8
   2b188:	mov	x0, x19
   2b18c:	bl	8380 <fprintf@plt>
   2b190:	ldr	x0, [sp, #40]
   2b194:	add	x0, x0, #0xe0
   2b198:	mov	x2, x0
   2b19c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b1a0:	add	x1, x0, #0x408
   2b1a4:	ldr	x0, [sp, #40]
   2b1a8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b1ac:	mov	w0, #0x0                   	// #0
   2b1b0:	ldr	x19, [sp, #16]
   2b1b4:	ldp	x29, x30, [sp], #48
   2b1b8:	ret
   2b1bc:	stp	x29, x30, [sp, #-208]!
   2b1c0:	mov	x29, sp
   2b1c4:	str	x19, [sp, #16]
   2b1c8:	str	x0, [sp, #40]
   2b1cc:	str	w1, [sp, #36]
   2b1d0:	ldr	x0, [sp, #40]
   2b1d4:	ldr	x0, [x0, #192]
   2b1d8:	cmp	x0, #0x0
   2b1dc:	b.ne	2b1f8 <scols_init_debug@@SMARTCOLS_2.25+0x127b0>  // b.any
   2b1e0:	ldr	x0, [sp, #40]
   2b1e4:	ldr	x0, [x0, #200]
   2b1e8:	cmp	x0, #0x0
   2b1ec:	b.ne	2b1f8 <scols_init_debug@@SMARTCOLS_2.25+0x127b0>  // b.any
   2b1f0:	mov	w0, #0x0                   	// #0
   2b1f4:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b1f8:	add	x0, sp, #0x38
   2b1fc:	mov	x1, x0
   2b200:	ldr	w0, [sp, #36]
   2b204:	bl	35368 <scols_init_debug@@SMARTCOLS_2.25+0x1c920>
   2b208:	cmp	w0, #0x0
   2b20c:	b.eq	2b280 <scols_init_debug@@SMARTCOLS_2.25+0x12838>  // b.none
   2b210:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b214:	add	x0, x0, #0xbd8
   2b218:	ldr	w0, [x0]
   2b21c:	and	w0, w0, #0x4
   2b220:	cmp	w0, #0x0
   2b224:	b.eq	2b270 <scols_init_debug@@SMARTCOLS_2.25+0x12828>  // b.none
   2b228:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b22c:	ldr	x0, [x0, #4016]
   2b230:	ldr	x19, [x0]
   2b234:	bl	7870 <getpid@plt>
   2b238:	mov	w1, w0
   2b23c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b240:	add	x4, x0, #0xef0
   2b244:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b248:	add	x3, x0, #0xea8
   2b24c:	mov	w2, w1
   2b250:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b254:	add	x1, x0, #0xef8
   2b258:	mov	x0, x19
   2b25c:	bl	8380 <fprintf@plt>
   2b260:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b264:	add	x1, x0, #0x420
   2b268:	ldr	x0, [sp, #40]
   2b26c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b270:	bl	8240 <__errno_location@plt>
   2b274:	ldr	w0, [x0]
   2b278:	neg	w0, w0
   2b27c:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b280:	ldr	w0, [sp, #72]
   2b284:	and	w0, w0, #0xf000
   2b288:	cmp	w0, #0x6, lsl #12
   2b28c:	b.ne	2b318 <scols_init_debug@@SMARTCOLS_2.25+0x128d0>  // b.any
   2b290:	add	x0, sp, #0xb8
   2b294:	mov	x1, x0
   2b298:	ldr	w0, [sp, #36]
   2b29c:	bl	18edc <scols_init_debug@@SMARTCOLS_2.25+0x494>
   2b2a0:	cmp	w0, #0x0
   2b2a4:	b.eq	2b320 <scols_init_debug@@SMARTCOLS_2.25+0x128d8>  // b.none
   2b2a8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b2ac:	add	x0, x0, #0xbd8
   2b2b0:	ldr	w0, [x0]
   2b2b4:	and	w0, w0, #0x4
   2b2b8:	cmp	w0, #0x0
   2b2bc:	b.eq	2b308 <scols_init_debug@@SMARTCOLS_2.25+0x128c0>  // b.none
   2b2c0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b2c4:	ldr	x0, [x0, #4016]
   2b2c8:	ldr	x19, [x0]
   2b2cc:	bl	7870 <getpid@plt>
   2b2d0:	mov	w1, w0
   2b2d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b2d8:	add	x4, x0, #0xef0
   2b2dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b2e0:	add	x3, x0, #0xea8
   2b2e4:	mov	w2, w1
   2b2e8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b2ec:	add	x1, x0, #0xef8
   2b2f0:	mov	x0, x19
   2b2f4:	bl	8380 <fprintf@plt>
   2b2f8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b2fc:	add	x1, x0, #0x440
   2b300:	ldr	x0, [sp, #40]
   2b304:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b308:	bl	8240 <__errno_location@plt>
   2b30c:	ldr	w0, [x0]
   2b310:	neg	w0, w0
   2b314:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b318:	ldr	x0, [sp, #104]
   2b31c:	str	x0, [sp, #184]
   2b320:	ldr	x0, [sp, #184]
   2b324:	cmp	x0, #0x0
   2b328:	b.eq	2b340 <scols_init_debug@@SMARTCOLS_2.25+0x128f8>  // b.none
   2b32c:	ldr	x0, [sp, #40]
   2b330:	ldr	x1, [x0, #192]
   2b334:	ldr	x0, [sp, #184]
   2b338:	cmp	x1, x0
   2b33c:	b.cc	2b3a8 <scols_init_debug@@SMARTCOLS_2.25+0x12960>  // b.lo, b.ul, b.last
   2b340:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b344:	add	x0, x0, #0xbd8
   2b348:	ldr	w0, [x0]
   2b34c:	and	w0, w0, #0x4
   2b350:	cmp	w0, #0x0
   2b354:	b.eq	2b3a0 <scols_init_debug@@SMARTCOLS_2.25+0x12958>  // b.none
   2b358:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b35c:	ldr	x0, [x0, #4016]
   2b360:	ldr	x19, [x0]
   2b364:	bl	7870 <getpid@plt>
   2b368:	mov	w1, w0
   2b36c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b370:	add	x4, x0, #0xef0
   2b374:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b378:	add	x3, x0, #0xea8
   2b37c:	mov	w2, w1
   2b380:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b384:	add	x1, x0, #0xef8
   2b388:	mov	x0, x19
   2b38c:	bl	8380 <fprintf@plt>
   2b390:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b394:	add	x1, x0, #0x460
   2b398:	ldr	x0, [sp, #40]
   2b39c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b3a0:	mov	w0, #0x0                   	// #0
   2b3a4:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b3a8:	ldr	x0, [sp, #40]
   2b3ac:	ldr	x0, [x0, #192]
   2b3b0:	cmp	x0, #0x0
   2b3b4:	b.eq	2b3cc <scols_init_debug@@SMARTCOLS_2.25+0x12984>  // b.none
   2b3b8:	ldr	x1, [sp, #184]
   2b3bc:	ldr	x0, [sp, #40]
   2b3c0:	ldr	x0, [x0, #192]
   2b3c4:	sub	x0, x1, x0
   2b3c8:	str	x0, [sp, #184]
   2b3cc:	ldr	x0, [sp, #40]
   2b3d0:	ldr	x0, [x0, #200]
   2b3d4:	cmp	x0, #0x0
   2b3d8:	b.eq	2b3fc <scols_init_debug@@SMARTCOLS_2.25+0x129b4>  // b.none
   2b3dc:	ldr	x0, [sp, #40]
   2b3e0:	ldr	x1, [x0, #200]
   2b3e4:	ldr	x0, [sp, #184]
   2b3e8:	cmp	x1, x0
   2b3ec:	b.cs	2b3fc <scols_init_debug@@SMARTCOLS_2.25+0x129b4>  // b.hs, b.nlast
   2b3f0:	ldr	x0, [sp, #40]
   2b3f4:	ldr	x0, [x0, #200]
   2b3f8:	str	x0, [sp, #184]
   2b3fc:	ldr	x0, [sp, #40]
   2b400:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2b404:	str	w0, [sp, #204]
   2b408:	ldr	w0, [sp, #204]
   2b40c:	cmp	w0, #0x0
   2b410:	b.ge	2b484 <scols_init_debug@@SMARTCOLS_2.25+0x12a3c>  // b.tcont
   2b414:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b418:	add	x0, x0, #0xbd8
   2b41c:	ldr	w0, [x0]
   2b420:	and	w0, w0, #0x4
   2b424:	cmp	w0, #0x0
   2b428:	b.eq	2b474 <scols_init_debug@@SMARTCOLS_2.25+0x12a2c>  // b.none
   2b42c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b430:	ldr	x0, [x0, #4016]
   2b434:	ldr	x19, [x0]
   2b438:	bl	7870 <getpid@plt>
   2b43c:	mov	w1, w0
   2b440:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b444:	add	x4, x0, #0xef0
   2b448:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b44c:	add	x3, x0, #0xea8
   2b450:	mov	w2, w1
   2b454:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b458:	add	x1, x0, #0xef8
   2b45c:	mov	x0, x19
   2b460:	bl	8380 <fprintf@plt>
   2b464:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b468:	add	x1, x0, #0x488
   2b46c:	ldr	x0, [sp, #40]
   2b470:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b474:	bl	8240 <__errno_location@plt>
   2b478:	ldr	w0, [x0]
   2b47c:	neg	w0, w0
   2b480:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b484:	add	x0, sp, #0xc0
   2b488:	mov	x1, x0
   2b48c:	ldr	w0, [sp, #204]
   2b490:	bl	18edc <scols_init_debug@@SMARTCOLS_2.25+0x494>
   2b494:	cmp	w0, #0x0
   2b498:	b.eq	2b50c <scols_init_debug@@SMARTCOLS_2.25+0x12ac4>  // b.none
   2b49c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b4a0:	add	x0, x0, #0xbd8
   2b4a4:	ldr	w0, [x0]
   2b4a8:	and	w0, w0, #0x4
   2b4ac:	cmp	w0, #0x0
   2b4b0:	b.eq	2b4fc <scols_init_debug@@SMARTCOLS_2.25+0x12ab4>  // b.none
   2b4b4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b4b8:	ldr	x0, [x0, #4016]
   2b4bc:	ldr	x19, [x0]
   2b4c0:	bl	7870 <getpid@plt>
   2b4c4:	mov	w1, w0
   2b4c8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b4cc:	add	x4, x0, #0xef0
   2b4d0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b4d4:	add	x3, x0, #0xea8
   2b4d8:	mov	w2, w1
   2b4dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b4e0:	add	x1, x0, #0xef8
   2b4e4:	mov	x0, x19
   2b4e8:	bl	8380 <fprintf@plt>
   2b4ec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b4f0:	add	x1, x0, #0x4a0
   2b4f4:	ldr	x0, [sp, #40]
   2b4f8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b4fc:	bl	8240 <__errno_location@plt>
   2b500:	ldr	w0, [x0]
   2b504:	neg	w0, w0
   2b508:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b50c:	ldr	x0, [sp, #184]
   2b510:	and	x0, x0, #0x1ff
   2b514:	cmp	x0, #0x0
   2b518:	b.eq	2b588 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>  // b.none
   2b51c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b520:	add	x0, x0, #0xbd8
   2b524:	ldr	w0, [x0]
   2b528:	and	w0, w0, #0x4
   2b52c:	cmp	w0, #0x0
   2b530:	b.eq	2b57c <scols_init_debug@@SMARTCOLS_2.25+0x12b34>  // b.none
   2b534:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b538:	ldr	x0, [x0, #4016]
   2b53c:	ldr	x19, [x0]
   2b540:	bl	7870 <getpid@plt>
   2b544:	mov	w1, w0
   2b548:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b54c:	add	x4, x0, #0xef0
   2b550:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b554:	add	x3, x0, #0xea8
   2b558:	mov	w2, w1
   2b55c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b560:	add	x1, x0, #0xef8
   2b564:	mov	x0, x19
   2b568:	bl	8380 <fprintf@plt>
   2b56c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b570:	add	x1, x0, #0x4c8
   2b574:	ldr	x0, [sp, #40]
   2b578:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b57c:	ldr	x0, [sp, #184]
   2b580:	and	x0, x0, #0xfffffffffffffe00
   2b584:	str	x0, [sp, #184]
   2b588:	ldr	x1, [sp, #184]
   2b58c:	ldr	x0, [sp, #192]
   2b590:	cmp	x1, x0
   2b594:	b.eq	2b720 <scols_init_debug@@SMARTCOLS_2.25+0x12cd8>  // b.none
   2b598:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b59c:	add	x0, x0, #0xbd8
   2b5a0:	ldr	w0, [x0]
   2b5a4:	and	w0, w0, #0x4
   2b5a8:	cmp	w0, #0x0
   2b5ac:	b.eq	2b608 <scols_init_debug@@SMARTCOLS_2.25+0x12bc0>  // b.none
   2b5b0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b5b4:	ldr	x0, [x0, #4016]
   2b5b8:	ldr	x19, [x0]
   2b5bc:	bl	7870 <getpid@plt>
   2b5c0:	mov	w1, w0
   2b5c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b5c8:	add	x4, x0, #0xef0
   2b5cc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b5d0:	add	x3, x0, #0xea8
   2b5d4:	mov	w2, w1
   2b5d8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b5dc:	add	x1, x0, #0xef8
   2b5e0:	mov	x0, x19
   2b5e4:	bl	8380 <fprintf@plt>
   2b5e8:	ldr	x0, [sp, #192]
   2b5ec:	ldr	x1, [sp, #184]
   2b5f0:	mov	x3, x1
   2b5f4:	mov	x2, x0
   2b5f8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b5fc:	add	x1, x0, #0x4f8
   2b600:	ldr	x0, [sp, #40]
   2b604:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b608:	ldr	x0, [sp, #40]
   2b60c:	bl	2c1a8 <scols_init_debug@@SMARTCOLS_2.25+0x13760>
   2b610:	cmp	w0, #0x0
   2b614:	b.eq	2b658 <scols_init_debug@@SMARTCOLS_2.25+0x12c10>  // b.none
   2b618:	bl	8240 <__errno_location@plt>
   2b61c:	ldr	w0, [x0]
   2b620:	cmp	w0, #0x19
   2b624:	b.eq	2b638 <scols_init_debug@@SMARTCOLS_2.25+0x12bf0>  // b.none
   2b628:	bl	8240 <__errno_location@plt>
   2b62c:	ldr	w0, [x0]
   2b630:	cmp	w0, #0x16
   2b634:	b.ne	2b648 <scols_init_debug@@SMARTCOLS_2.25+0x12c00>  // b.any
   2b638:	bl	8240 <__errno_location@plt>
   2b63c:	mov	x1, x0
   2b640:	mov	w0, #0x22                  	// #34
   2b644:	str	w0, [x1]
   2b648:	bl	8240 <__errno_location@plt>
   2b64c:	ldr	w0, [x0]
   2b650:	neg	w0, w0
   2b654:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b658:	add	x0, sp, #0xc0
   2b65c:	mov	x1, x0
   2b660:	ldr	w0, [sp, #204]
   2b664:	bl	18edc <scols_init_debug@@SMARTCOLS_2.25+0x494>
   2b668:	cmp	w0, #0x0
   2b66c:	b.eq	2b680 <scols_init_debug@@SMARTCOLS_2.25+0x12c38>  // b.none
   2b670:	bl	8240 <__errno_location@plt>
   2b674:	ldr	w0, [x0]
   2b678:	neg	w0, w0
   2b67c:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b680:	ldr	x1, [sp, #184]
   2b684:	ldr	x0, [sp, #192]
   2b688:	cmp	x1, x0
   2b68c:	b.eq	2b720 <scols_init_debug@@SMARTCOLS_2.25+0x12cd8>  // b.none
   2b690:	bl	8240 <__errno_location@plt>
   2b694:	mov	x1, x0
   2b698:	mov	w0, #0x22                  	// #34
   2b69c:	str	w0, [x1]
   2b6a0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b6a4:	add	x0, x0, #0xbd8
   2b6a8:	ldr	w0, [x0]
   2b6ac:	and	w0, w0, #0x4
   2b6b0:	cmp	w0, #0x0
   2b6b4:	b.eq	2b710 <scols_init_debug@@SMARTCOLS_2.25+0x12cc8>  // b.none
   2b6b8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b6bc:	ldr	x0, [x0, #4016]
   2b6c0:	ldr	x19, [x0]
   2b6c4:	bl	7870 <getpid@plt>
   2b6c8:	mov	w1, w0
   2b6cc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b6d0:	add	x4, x0, #0xef0
   2b6d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b6d8:	add	x3, x0, #0xea8
   2b6dc:	mov	w2, w1
   2b6e0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b6e4:	add	x1, x0, #0xef8
   2b6e8:	mov	x0, x19
   2b6ec:	bl	8380 <fprintf@plt>
   2b6f0:	ldr	x0, [sp, #192]
   2b6f4:	ldr	x1, [sp, #184]
   2b6f8:	mov	x3, x1
   2b6fc:	mov	x2, x0
   2b700:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b704:	add	x1, x0, #0x530
   2b708:	ldr	x0, [sp, #40]
   2b70c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b710:	bl	8240 <__errno_location@plt>
   2b714:	ldr	w0, [x0]
   2b718:	neg	w0, w0
   2b71c:	b	2b724 <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2b720:	mov	w0, #0x0                   	// #0
   2b724:	ldr	x19, [sp, #16]
   2b728:	ldp	x29, x30, [sp], #208
   2b72c:	ret
   2b730:	stp	x29, x30, [sp, #-80]!
   2b734:	mov	x29, sp
   2b738:	str	x19, [sp, #16]
   2b73c:	str	x0, [sp, #40]
   2b740:	mov	w0, #0x2                   	// #2
   2b744:	str	w0, [sp, #72]
   2b748:	mov	w0, #0xffffffff            	// #-1
   2b74c:	str	w0, [sp, #68]
   2b750:	str	wzr, [sp, #64]
   2b754:	str	wzr, [sp, #60]
   2b758:	ldr	x0, [sp, #40]
   2b75c:	cmp	x0, #0x0
   2b760:	b.eq	2b784 <scols_init_debug@@SMARTCOLS_2.25+0x12d3c>  // b.none
   2b764:	ldr	x0, [sp, #40]
   2b768:	ldrsb	w0, [x0]
   2b76c:	cmp	w0, #0x0
   2b770:	b.eq	2b784 <scols_init_debug@@SMARTCOLS_2.25+0x12d3c>  // b.none
   2b774:	ldr	x0, [sp, #40]
   2b778:	ldr	x0, [x0, #128]
   2b77c:	cmp	x0, #0x0
   2b780:	b.ne	2b78c <scols_init_debug@@SMARTCOLS_2.25+0x12d44>  // b.any
   2b784:	mov	w0, #0xffffffea            	// #-22
   2b788:	b	2bf8c <scols_init_debug@@SMARTCOLS_2.25+0x13544>
   2b78c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b790:	add	x0, x0, #0xbd8
   2b794:	ldr	w0, [x0]
   2b798:	and	w0, w0, #0x10
   2b79c:	cmp	w0, #0x0
   2b7a0:	b.eq	2b7ec <scols_init_debug@@SMARTCOLS_2.25+0x12da4>  // b.none
   2b7a4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b7a8:	ldr	x0, [x0, #4016]
   2b7ac:	ldr	x19, [x0]
   2b7b0:	bl	7870 <getpid@plt>
   2b7b4:	mov	w1, w0
   2b7b8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b7bc:	add	x4, x0, #0x568
   2b7c0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b7c4:	add	x3, x0, #0xea8
   2b7c8:	mov	w2, w1
   2b7cc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b7d0:	add	x1, x0, #0xef8
   2b7d4:	mov	x0, x19
   2b7d8:	bl	8380 <fprintf@plt>
   2b7dc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b7e0:	add	x1, x0, #0x570
   2b7e4:	ldr	x0, [sp, #40]
   2b7e8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b7ec:	ldr	x0, [sp, #40]
   2b7f0:	ldr	w0, [x0, #220]
   2b7f4:	and	w0, w0, #0x1
   2b7f8:	cmp	w0, #0x0
   2b7fc:	b.eq	2b804 <scols_init_debug@@SMARTCOLS_2.25+0x12dbc>  // b.none
   2b800:	str	wzr, [sp, #72]
   2b804:	ldr	x0, [sp, #40]
   2b808:	ldr	x2, [x0, #128]
   2b80c:	ldr	w0, [sp, #72]
   2b810:	orr	w0, w0, #0x80000
   2b814:	mov	w1, w0
   2b818:	mov	x0, x2
   2b81c:	bl	7960 <open@plt>
   2b820:	str	w0, [sp, #76]
   2b824:	ldr	w0, [sp, #76]
   2b828:	cmp	w0, #0x0
   2b82c:	b.ge	2b8f0 <scols_init_debug@@SMARTCOLS_2.25+0x12ea8>  // b.tcont
   2b830:	ldr	w0, [sp, #72]
   2b834:	cmp	w0, #0x0
   2b838:	b.eq	2b874 <scols_init_debug@@SMARTCOLS_2.25+0x12e2c>  // b.none
   2b83c:	bl	8240 <__errno_location@plt>
   2b840:	ldr	w0, [x0]
   2b844:	cmp	w0, #0x1e
   2b848:	b.eq	2b85c <scols_init_debug@@SMARTCOLS_2.25+0x12e14>  // b.none
   2b84c:	bl	8240 <__errno_location@plt>
   2b850:	ldr	w0, [x0]
   2b854:	cmp	w0, #0xd
   2b858:	b.ne	2b874 <scols_init_debug@@SMARTCOLS_2.25+0x12e2c>  // b.any
   2b85c:	ldr	x0, [sp, #40]
   2b860:	ldr	x0, [x0, #128]
   2b864:	str	wzr, [sp, #72]
   2b868:	ldr	w1, [sp, #72]
   2b86c:	bl	7960 <open@plt>
   2b870:	str	w0, [sp, #76]
   2b874:	ldr	w0, [sp, #76]
   2b878:	cmp	w0, #0x0
   2b87c:	b.ge	2b8f0 <scols_init_debug@@SMARTCOLS_2.25+0x12ea8>  // b.tcont
   2b880:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b884:	add	x0, x0, #0xbd8
   2b888:	ldr	w0, [x0]
   2b88c:	and	w0, w0, #0x10
   2b890:	cmp	w0, #0x0
   2b894:	b.eq	2b8e0 <scols_init_debug@@SMARTCOLS_2.25+0x12e98>  // b.none
   2b898:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b89c:	ldr	x0, [x0, #4016]
   2b8a0:	ldr	x19, [x0]
   2b8a4:	bl	7870 <getpid@plt>
   2b8a8:	mov	w1, w0
   2b8ac:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b8b0:	add	x4, x0, #0x568
   2b8b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b8b8:	add	x3, x0, #0xea8
   2b8bc:	mov	w2, w1
   2b8c0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b8c4:	add	x1, x0, #0xef8
   2b8c8:	mov	x0, x19
   2b8cc:	bl	8380 <fprintf@plt>
   2b8d0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b8d4:	add	x1, x0, #0x588
   2b8d8:	ldr	x0, [sp, #40]
   2b8dc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b8e0:	bl	8240 <__errno_location@plt>
   2b8e4:	ldr	w0, [x0]
   2b8e8:	neg	w0, w0
   2b8ec:	b	2bf8c <scols_init_debug@@SMARTCOLS_2.25+0x13544>
   2b8f0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b8f4:	add	x0, x0, #0xbd8
   2b8f8:	ldr	w0, [x0]
   2b8fc:	and	w0, w0, #0x10
   2b900:	cmp	w0, #0x0
   2b904:	b.eq	2b950 <scols_init_debug@@SMARTCOLS_2.25+0x12f08>  // b.none
   2b908:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b90c:	ldr	x0, [x0, #4016]
   2b910:	ldr	x19, [x0]
   2b914:	bl	7870 <getpid@plt>
   2b918:	mov	w1, w0
   2b91c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b920:	add	x4, x0, #0x568
   2b924:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b928:	add	x3, x0, #0xea8
   2b92c:	mov	w2, w1
   2b930:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b934:	add	x1, x0, #0xef8
   2b938:	mov	x0, x19
   2b93c:	bl	8380 <fprintf@plt>
   2b940:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b944:	add	x1, x0, #0x5a8
   2b948:	ldr	x0, [sp, #40]
   2b94c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b950:	ldr	x0, [sp, #40]
   2b954:	ldr	w0, [x0, #136]
   2b958:	cmn	w0, #0x1
   2b95c:	b.eq	2b9f4 <scols_init_debug@@SMARTCOLS_2.25+0x12fac>  // b.none
   2b960:	ldr	x0, [sp, #40]
   2b964:	ldr	w0, [x0, #140]
   2b968:	ldr	w1, [sp, #72]
   2b96c:	cmp	w1, w0
   2b970:	b.eq	2b9f4 <scols_init_debug@@SMARTCOLS_2.25+0x12fac>  // b.none
   2b974:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2b978:	add	x0, x0, #0xbd8
   2b97c:	ldr	w0, [x0]
   2b980:	and	w0, w0, #0x10
   2b984:	cmp	w0, #0x0
   2b988:	b.eq	2b9d4 <scols_init_debug@@SMARTCOLS_2.25+0x12f8c>  // b.none
   2b98c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2b990:	ldr	x0, [x0, #4016]
   2b994:	ldr	x19, [x0]
   2b998:	bl	7870 <getpid@plt>
   2b99c:	mov	w1, w0
   2b9a0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b9a4:	add	x4, x0, #0x568
   2b9a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b9ac:	add	x3, x0, #0xea8
   2b9b0:	mov	w2, w1
   2b9b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2b9b8:	add	x1, x0, #0xef8
   2b9bc:	mov	x0, x19
   2b9c0:	bl	8380 <fprintf@plt>
   2b9c4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2b9c8:	add	x1, x0, #0x5c0
   2b9cc:	ldr	x0, [sp, #40]
   2b9d0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2b9d4:	ldr	x0, [sp, #40]
   2b9d8:	ldr	w0, [x0, #136]
   2b9dc:	bl	7bb0 <close@plt>
   2b9e0:	ldr	x0, [sp, #40]
   2b9e4:	mov	w1, #0xffffffff            	// #-1
   2b9e8:	str	w1, [x0, #136]
   2b9ec:	ldr	x0, [sp, #40]
   2b9f0:	str	wzr, [x0, #140]
   2b9f4:	ldr	w0, [sp, #72]
   2b9f8:	cmp	w0, #0x0
   2b9fc:	b.ne	2ba2c <scols_init_debug@@SMARTCOLS_2.25+0x12fe4>  // b.any
   2ba00:	ldr	x0, [sp, #40]
   2ba04:	ldr	w0, [x0, #152]
   2ba08:	orr	w1, w0, #0x1
   2ba0c:	ldr	x0, [sp, #40]
   2ba10:	str	w1, [x0, #152]
   2ba14:	ldr	x0, [sp, #40]
   2ba18:	ldr	w0, [x0, #220]
   2ba1c:	orr	w1, w0, #0x1
   2ba20:	ldr	x0, [sp, #40]
   2ba24:	str	w1, [x0, #220]
   2ba28:	b	2ba68 <scols_init_debug@@SMARTCOLS_2.25+0x13020>
   2ba2c:	ldr	x0, [sp, #40]
   2ba30:	ldr	w0, [x0, #152]
   2ba34:	orr	w1, w0, #0x2
   2ba38:	ldr	x0, [sp, #40]
   2ba3c:	str	w1, [x0, #152]
   2ba40:	ldr	x0, [sp, #40]
   2ba44:	ldr	w0, [x0, #220]
   2ba48:	and	w1, w0, #0xfffffffe
   2ba4c:	ldr	x0, [sp, #40]
   2ba50:	str	w1, [x0, #220]
   2ba54:	ldr	x0, [sp, #40]
   2ba58:	ldr	w0, [x0, #152]
   2ba5c:	and	w1, w0, #0xfffffffe
   2ba60:	ldr	x0, [sp, #40]
   2ba64:	str	w1, [x0, #152]
   2ba68:	bl	8240 <__errno_location@plt>
   2ba6c:	str	wzr, [x0]
   2ba70:	ldr	x0, [sp, #40]
   2ba74:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2ba78:	str	w0, [sp, #56]
   2ba7c:	ldr	w0, [sp, #56]
   2ba80:	cmp	w0, #0x0
   2ba84:	b.ge	2bae4 <scols_init_debug@@SMARTCOLS_2.25+0x1309c>  // b.tcont
   2ba88:	ldr	x0, [sp, #40]
   2ba8c:	ldrb	w0, [x0, #156]
   2ba90:	and	w0, w0, #0x8
   2ba94:	and	w0, w0, #0xff
   2ba98:	cmp	w0, #0x0
   2ba9c:	b.eq	2bae4 <scols_init_debug@@SMARTCOLS_2.25+0x1309c>  // b.none
   2baa0:	bl	8240 <__errno_location@plt>
   2baa4:	ldr	w0, [x0]
   2baa8:	cmp	w0, #0xd
   2baac:	b.eq	2bac0 <scols_init_debug@@SMARTCOLS_2.25+0x13078>  // b.none
   2bab0:	bl	8240 <__errno_location@plt>
   2bab4:	ldr	w0, [x0]
   2bab8:	cmp	w0, #0x2
   2babc:	b.ne	2bae0 <scols_init_debug@@SMARTCOLS_2.25+0x13098>  // b.any
   2bac0:	mov	w0, #0x61a8                	// #25000
   2bac4:	bl	28064 <scols_init_debug@@SMARTCOLS_2.25+0xf61c>
   2bac8:	ldr	w0, [sp, #64]
   2bacc:	add	w1, w0, #0x1
   2bad0:	str	w1, [sp, #64]
   2bad4:	cmp	w0, #0xf
   2bad8:	b.le	2ba68 <scols_init_debug@@SMARTCOLS_2.25+0x13020>
   2badc:	b	2bae4 <scols_init_debug@@SMARTCOLS_2.25+0x1309c>
   2bae0:	nop
   2bae4:	ldr	w0, [sp, #56]
   2bae8:	cmp	w0, #0x0
   2baec:	b.ge	2bb04 <scols_init_debug@@SMARTCOLS_2.25+0x130bc>  // b.tcont
   2baf0:	bl	8240 <__errno_location@plt>
   2baf4:	ldr	w0, [x0]
   2baf8:	neg	w0, w0
   2bafc:	str	w0, [sp, #68]
   2bb00:	b	2becc <scols_init_debug@@SMARTCOLS_2.25+0x13484>
   2bb04:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bb08:	add	x0, x0, #0xbd8
   2bb0c:	ldr	w0, [x0]
   2bb10:	and	w0, w0, #0x10
   2bb14:	cmp	w0, #0x0
   2bb18:	b.eq	2bb64 <scols_init_debug@@SMARTCOLS_2.25+0x1311c>  // b.none
   2bb1c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2bb20:	ldr	x0, [x0, #4016]
   2bb24:	ldr	x19, [x0]
   2bb28:	bl	7870 <getpid@plt>
   2bb2c:	mov	w1, w0
   2bb30:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bb34:	add	x4, x0, #0x568
   2bb38:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bb3c:	add	x3, x0, #0xea8
   2bb40:	mov	w2, w1
   2bb44:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bb48:	add	x1, x0, #0xef8
   2bb4c:	mov	x0, x19
   2bb50:	bl	8380 <fprintf@plt>
   2bb54:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bb58:	add	x1, x0, #0x5f0
   2bb5c:	ldr	x0, [sp, #40]
   2bb60:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2bb64:	ldr	w2, [sp, #76]
   2bb68:	mov	x1, #0x4c00                	// #19456
   2bb6c:	ldr	w0, [sp, #56]
   2bb70:	bl	83c0 <ioctl@plt>
   2bb74:	cmp	w0, #0x0
   2bb78:	b.ge	2bbfc <scols_init_debug@@SMARTCOLS_2.25+0x131b4>  // b.tcont
   2bb7c:	bl	8240 <__errno_location@plt>
   2bb80:	ldr	w0, [x0]
   2bb84:	neg	w0, w0
   2bb88:	str	w0, [sp, #68]
   2bb8c:	bl	8240 <__errno_location@plt>
   2bb90:	ldr	w0, [x0]
   2bb94:	str	w0, [sp, #60]
   2bb98:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bb9c:	add	x0, x0, #0xbd8
   2bba0:	ldr	w0, [x0]
   2bba4:	and	w0, w0, #0x10
   2bba8:	cmp	w0, #0x0
   2bbac:	b.eq	2beb8 <scols_init_debug@@SMARTCOLS_2.25+0x13470>  // b.none
   2bbb0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2bbb4:	ldr	x0, [x0, #4016]
   2bbb8:	ldr	x19, [x0]
   2bbbc:	bl	7870 <getpid@plt>
   2bbc0:	mov	w1, w0
   2bbc4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bbc8:	add	x4, x0, #0x568
   2bbcc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bbd0:	add	x3, x0, #0xea8
   2bbd4:	mov	w2, w1
   2bbd8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bbdc:	add	x1, x0, #0xef8
   2bbe0:	mov	x0, x19
   2bbe4:	bl	8380 <fprintf@plt>
   2bbe8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bbec:	add	x1, x0, #0x600
   2bbf0:	ldr	x0, [sp, #40]
   2bbf4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2bbf8:	b	2beb8 <scols_init_debug@@SMARTCOLS_2.25+0x13470>
   2bbfc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bc00:	add	x0, x0, #0xbd8
   2bc04:	ldr	w0, [x0]
   2bc08:	and	w0, w0, #0x10
   2bc0c:	cmp	w0, #0x0
   2bc10:	b.eq	2bc5c <scols_init_debug@@SMARTCOLS_2.25+0x13214>  // b.none
   2bc14:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2bc18:	ldr	x0, [x0, #4016]
   2bc1c:	ldr	x19, [x0]
   2bc20:	bl	7870 <getpid@plt>
   2bc24:	mov	w1, w0
   2bc28:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bc2c:	add	x4, x0, #0x568
   2bc30:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bc34:	add	x3, x0, #0xea8
   2bc38:	mov	w2, w1
   2bc3c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bc40:	add	x1, x0, #0xef8
   2bc44:	mov	x0, x19
   2bc48:	bl	8380 <fprintf@plt>
   2bc4c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bc50:	add	x1, x0, #0x618
   2bc54:	ldr	x0, [sp, #40]
   2bc58:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2bc5c:	ldr	x0, [sp, #40]
   2bc60:	ldr	x0, [x0, #144]
   2bc64:	cmp	x0, #0x0
   2bc68:	b.eq	2bca0 <scols_init_debug@@SMARTCOLS_2.25+0x13258>  // b.none
   2bc6c:	ldr	x0, [sp, #40]
   2bc70:	ldr	x0, [x0, #144]
   2bc74:	mov	x1, x0
   2bc78:	ldr	x0, [sp, #40]
   2bc7c:	bl	2c40c <scols_init_debug@@SMARTCOLS_2.25+0x139c4>
   2bc80:	str	w0, [sp, #68]
   2bc84:	ldr	w0, [sp, #68]
   2bc88:	cmp	w0, #0x0
   2bc8c:	b.ge	2bca0 <scols_init_debug@@SMARTCOLS_2.25+0x13258>  // b.tcont
   2bc90:	ldr	w0, [sp, #68]
   2bc94:	neg	w0, w0
   2bc98:	str	w0, [sp, #60]
   2bc9c:	b	2becc <scols_init_debug@@SMARTCOLS_2.25+0x13484>
   2bca0:	ldr	x0, [sp, #40]
   2bca4:	add	x0, x0, #0xa8
   2bca8:	mov	x2, x0
   2bcac:	mov	x1, #0x4c04                	// #19460
   2bcb0:	ldr	w0, [sp, #56]
   2bcb4:	bl	83c0 <ioctl@plt>
   2bcb8:	str	w0, [sp, #52]
   2bcbc:	ldr	w0, [sp, #52]
   2bcc0:	cmp	w0, #0x0
   2bcc4:	b.eq	2bce0 <scols_init_debug@@SMARTCOLS_2.25+0x13298>  // b.none
   2bcc8:	bl	8240 <__errno_location@plt>
   2bccc:	ldr	w0, [x0]
   2bcd0:	cmp	w0, #0xb
   2bcd4:	b.ne	2bce0 <scols_init_debug@@SMARTCOLS_2.25+0x13298>  // b.any
   2bcd8:	mov	w0, #0x1                   	// #1
   2bcdc:	b	2bce4 <scols_init_debug@@SMARTCOLS_2.25+0x1329c>
   2bce0:	mov	w0, #0x0                   	// #0
   2bce4:	str	w0, [sp, #48]
   2bce8:	ldr	w0, [sp, #48]
   2bcec:	cmp	w0, #0x0
   2bcf0:	b.eq	2bd00 <scols_init_debug@@SMARTCOLS_2.25+0x132b8>  // b.none
   2bcf4:	mov	w0, #0xd090                	// #53392
   2bcf8:	movk	w0, #0x3, lsl #16
   2bcfc:	bl	28064 <scols_init_debug@@SMARTCOLS_2.25+0xf61c>
   2bd00:	ldr	w0, [sp, #48]
   2bd04:	cmp	w0, #0x0
   2bd08:	b.ne	2bca0 <scols_init_debug@@SMARTCOLS_2.25+0x13258>  // b.any
   2bd0c:	ldr	w0, [sp, #52]
   2bd10:	cmp	w0, #0x0
   2bd14:	b.eq	2bd98 <scols_init_debug@@SMARTCOLS_2.25+0x13350>  // b.none
   2bd18:	bl	8240 <__errno_location@plt>
   2bd1c:	ldr	w0, [x0]
   2bd20:	neg	w0, w0
   2bd24:	str	w0, [sp, #68]
   2bd28:	bl	8240 <__errno_location@plt>
   2bd2c:	ldr	w0, [x0]
   2bd30:	str	w0, [sp, #60]
   2bd34:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bd38:	add	x0, x0, #0xbd8
   2bd3c:	ldr	w0, [x0]
   2bd40:	and	w0, w0, #0x10
   2bd44:	cmp	w0, #0x0
   2bd48:	b.eq	2bec0 <scols_init_debug@@SMARTCOLS_2.25+0x13478>  // b.none
   2bd4c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2bd50:	ldr	x0, [x0, #4016]
   2bd54:	ldr	x19, [x0]
   2bd58:	bl	7870 <getpid@plt>
   2bd5c:	mov	w1, w0
   2bd60:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bd64:	add	x4, x0, #0x568
   2bd68:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bd6c:	add	x3, x0, #0xea8
   2bd70:	mov	w2, w1
   2bd74:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bd78:	add	x1, x0, #0xef8
   2bd7c:	mov	x0, x19
   2bd80:	bl	8380 <fprintf@plt>
   2bd84:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bd88:	add	x1, x0, #0x628
   2bd8c:	ldr	x0, [sp, #40]
   2bd90:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2bd94:	b	2bec0 <scols_init_debug@@SMARTCOLS_2.25+0x13478>
   2bd98:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bd9c:	add	x0, x0, #0xbd8
   2bda0:	ldr	w0, [x0]
   2bda4:	and	w0, w0, #0x10
   2bda8:	cmp	w0, #0x0
   2bdac:	b.eq	2bdf8 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>  // b.none
   2bdb0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2bdb4:	ldr	x0, [x0, #4016]
   2bdb8:	ldr	x19, [x0]
   2bdbc:	bl	7870 <getpid@plt>
   2bdc0:	mov	w1, w0
   2bdc4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bdc8:	add	x4, x0, #0x568
   2bdcc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bdd0:	add	x3, x0, #0xea8
   2bdd4:	mov	w2, w1
   2bdd8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bddc:	add	x1, x0, #0xef8
   2bde0:	mov	x0, x19
   2bde4:	bl	8380 <fprintf@plt>
   2bde8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bdec:	add	x1, x0, #0x648
   2bdf0:	ldr	x0, [sp, #40]
   2bdf4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2bdf8:	ldr	w1, [sp, #76]
   2bdfc:	ldr	x0, [sp, #40]
   2be00:	bl	2b1bc <scols_init_debug@@SMARTCOLS_2.25+0x12774>
   2be04:	str	w0, [sp, #68]
   2be08:	ldr	w0, [sp, #68]
   2be0c:	cmp	w0, #0x0
   2be10:	b.ne	2bec8 <scols_init_debug@@SMARTCOLS_2.25+0x13480>  // b.any
   2be14:	ldr	w0, [sp, #76]
   2be18:	bl	7bb0 <close@plt>
   2be1c:	ldr	x0, [sp, #40]
   2be20:	add	x0, x0, #0xa8
   2be24:	mov	x2, #0xe8                  	// #232
   2be28:	mov	w1, #0x0                   	// #0
   2be2c:	bl	7a30 <memset@plt>
   2be30:	ldr	x0, [sp, #40]
   2be34:	ldrb	w1, [x0, #156]
   2be38:	and	w1, w1, #0xfffffffe
   2be3c:	strb	w1, [x0, #156]
   2be40:	ldr	x0, [sp, #40]
   2be44:	ldrb	w1, [x0, #156]
   2be48:	and	w1, w1, #0xfffffffb
   2be4c:	strb	w1, [x0, #156]
   2be50:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2be54:	add	x0, x0, #0xbd8
   2be58:	ldr	w0, [x0]
   2be5c:	and	w0, w0, #0x10
   2be60:	cmp	w0, #0x0
   2be64:	b.eq	2beb0 <scols_init_debug@@SMARTCOLS_2.25+0x13468>  // b.none
   2be68:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2be6c:	ldr	x0, [x0, #4016]
   2be70:	ldr	x19, [x0]
   2be74:	bl	7870 <getpid@plt>
   2be78:	mov	w1, w0
   2be7c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2be80:	add	x4, x0, #0x568
   2be84:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2be88:	add	x3, x0, #0xea8
   2be8c:	mov	w2, w1
   2be90:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2be94:	add	x1, x0, #0xef8
   2be98:	mov	x0, x19
   2be9c:	bl	8380 <fprintf@plt>
   2bea0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bea4:	add	x1, x0, #0x660
   2bea8:	ldr	x0, [sp, #40]
   2beac:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2beb0:	mov	w0, #0x0                   	// #0
   2beb4:	b	2bf8c <scols_init_debug@@SMARTCOLS_2.25+0x13544>
   2beb8:	nop
   2bebc:	b	2becc <scols_init_debug@@SMARTCOLS_2.25+0x13484>
   2bec0:	nop
   2bec4:	b	2becc <scols_init_debug@@SMARTCOLS_2.25+0x13484>
   2bec8:	nop
   2becc:	ldr	w0, [sp, #76]
   2bed0:	cmp	w0, #0x0
   2bed4:	b.lt	2bee0 <scols_init_debug@@SMARTCOLS_2.25+0x13498>  // b.tstop
   2bed8:	ldr	w0, [sp, #76]
   2bedc:	bl	7bb0 <close@plt>
   2bee0:	ldr	w0, [sp, #56]
   2bee4:	cmp	w0, #0x0
   2bee8:	b.lt	2bf08 <scols_init_debug@@SMARTCOLS_2.25+0x134c0>  // b.tstop
   2beec:	ldr	w0, [sp, #68]
   2bef0:	cmn	w0, #0x10
   2bef4:	b.eq	2bf08 <scols_init_debug@@SMARTCOLS_2.25+0x134c0>  // b.none
   2bef8:	mov	w2, #0x0                   	// #0
   2befc:	mov	x1, #0x4c01                	// #19457
   2bf00:	ldr	w0, [sp, #56]
   2bf04:	bl	83c0 <ioctl@plt>
   2bf08:	ldr	w0, [sp, #60]
   2bf0c:	cmp	w0, #0x0
   2bf10:	b.eq	2bf24 <scols_init_debug@@SMARTCOLS_2.25+0x134dc>  // b.none
   2bf14:	bl	8240 <__errno_location@plt>
   2bf18:	mov	x1, x0
   2bf1c:	ldr	w0, [sp, #60]
   2bf20:	str	w0, [x1]
   2bf24:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bf28:	add	x0, x0, #0xbd8
   2bf2c:	ldr	w0, [x0]
   2bf30:	and	w0, w0, #0x10
   2bf34:	cmp	w0, #0x0
   2bf38:	b.eq	2bf88 <scols_init_debug@@SMARTCOLS_2.25+0x13540>  // b.none
   2bf3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2bf40:	ldr	x0, [x0, #4016]
   2bf44:	ldr	x19, [x0]
   2bf48:	bl	7870 <getpid@plt>
   2bf4c:	mov	w1, w0
   2bf50:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bf54:	add	x4, x0, #0x568
   2bf58:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bf5c:	add	x3, x0, #0xea8
   2bf60:	mov	w2, w1
   2bf64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2bf68:	add	x1, x0, #0xef8
   2bf6c:	mov	x0, x19
   2bf70:	bl	8380 <fprintf@plt>
   2bf74:	ldr	w2, [sp, #68]
   2bf78:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2bf7c:	add	x1, x0, #0x670
   2bf80:	ldr	x0, [sp, #40]
   2bf84:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2bf88:	ldr	w0, [sp, #68]
   2bf8c:	ldr	x19, [sp, #16]
   2bf90:	ldp	x29, x30, [sp], #80
   2bf94:	ret
   2bf98:	stp	x29, x30, [sp, #-64]!
   2bf9c:	mov	x29, sp
   2bfa0:	str	x19, [sp, #16]
   2bfa4:	str	x0, [sp, #40]
   2bfa8:	mov	w0, #0xffffffff            	// #-1
   2bfac:	str	w0, [sp, #60]
   2bfb0:	bl	8240 <__errno_location@plt>
   2bfb4:	str	wzr, [x0]
   2bfb8:	ldr	x0, [sp, #40]
   2bfbc:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2bfc0:	str	w0, [sp, #56]
   2bfc4:	ldr	w0, [sp, #56]
   2bfc8:	cmp	w0, #0x0
   2bfcc:	b.ge	2bfe8 <scols_init_debug@@SMARTCOLS_2.25+0x135a0>  // b.tcont
   2bfd0:	bl	8240 <__errno_location@plt>
   2bfd4:	ldr	w0, [x0]
   2bfd8:	neg	w0, w0
   2bfdc:	str	w0, [sp, #60]
   2bfe0:	ldr	w0, [sp, #60]
   2bfe4:	b	2c19c <scols_init_debug@@SMARTCOLS_2.25+0x13754>
   2bfe8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2bfec:	add	x0, x0, #0xbd8
   2bff0:	ldr	w0, [x0]
   2bff4:	and	w0, w0, #0x10
   2bff8:	cmp	w0, #0x0
   2bffc:	b.eq	2c048 <scols_init_debug@@SMARTCOLS_2.25+0x13600>  // b.none
   2c000:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c004:	ldr	x0, [x0, #4016]
   2c008:	ldr	x19, [x0]
   2c00c:	bl	7870 <getpid@plt>
   2c010:	mov	w1, w0
   2c014:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c018:	add	x4, x0, #0x568
   2c01c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c020:	add	x3, x0, #0xea8
   2c024:	mov	w2, w1
   2c028:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c02c:	add	x1, x0, #0xef8
   2c030:	mov	x0, x19
   2c034:	bl	8380 <fprintf@plt>
   2c038:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c03c:	add	x1, x0, #0x5f0
   2c040:	ldr	x0, [sp, #40]
   2c044:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c048:	ldr	x0, [sp, #40]
   2c04c:	add	x0, x0, #0xa8
   2c050:	mov	x2, x0
   2c054:	mov	x1, #0x4c04                	// #19460
   2c058:	ldr	w0, [sp, #56]
   2c05c:	bl	83c0 <ioctl@plt>
   2c060:	str	w0, [sp, #52]
   2c064:	ldr	w0, [sp, #52]
   2c068:	cmp	w0, #0x0
   2c06c:	b.eq	2c088 <scols_init_debug@@SMARTCOLS_2.25+0x13640>  // b.none
   2c070:	bl	8240 <__errno_location@plt>
   2c074:	ldr	w0, [x0]
   2c078:	cmp	w0, #0xb
   2c07c:	b.ne	2c088 <scols_init_debug@@SMARTCOLS_2.25+0x13640>  // b.any
   2c080:	mov	w0, #0x1                   	// #1
   2c084:	b	2c08c <scols_init_debug@@SMARTCOLS_2.25+0x13644>
   2c088:	mov	w0, #0x0                   	// #0
   2c08c:	str	w0, [sp, #48]
   2c090:	ldr	w0, [sp, #48]
   2c094:	cmp	w0, #0x0
   2c098:	b.eq	2c0a8 <scols_init_debug@@SMARTCOLS_2.25+0x13660>  // b.none
   2c09c:	mov	w0, #0xd090                	// #53392
   2c0a0:	movk	w0, #0x3, lsl #16
   2c0a4:	bl	28064 <scols_init_debug@@SMARTCOLS_2.25+0xf61c>
   2c0a8:	ldr	w0, [sp, #48]
   2c0ac:	cmp	w0, #0x0
   2c0b0:	b.ne	2c048 <scols_init_debug@@SMARTCOLS_2.25+0x13600>  // b.any
   2c0b4:	ldr	w0, [sp, #52]
   2c0b8:	cmp	w0, #0x0
   2c0bc:	b.eq	2c138 <scols_init_debug@@SMARTCOLS_2.25+0x136f0>  // b.none
   2c0c0:	bl	8240 <__errno_location@plt>
   2c0c4:	ldr	w0, [x0]
   2c0c8:	neg	w0, w0
   2c0cc:	str	w0, [sp, #60]
   2c0d0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c0d4:	add	x0, x0, #0xbd8
   2c0d8:	ldr	w0, [x0]
   2c0dc:	and	w0, w0, #0x10
   2c0e0:	cmp	w0, #0x0
   2c0e4:	b.eq	2c130 <scols_init_debug@@SMARTCOLS_2.25+0x136e8>  // b.none
   2c0e8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c0ec:	ldr	x0, [x0, #4016]
   2c0f0:	ldr	x19, [x0]
   2c0f4:	bl	7870 <getpid@plt>
   2c0f8:	mov	w1, w0
   2c0fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c100:	add	x4, x0, #0x568
   2c104:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c108:	add	x3, x0, #0xea8
   2c10c:	mov	w2, w1
   2c110:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c114:	add	x1, x0, #0xef8
   2c118:	mov	x0, x19
   2c11c:	bl	8380 <fprintf@plt>
   2c120:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c124:	add	x1, x0, #0x628
   2c128:	ldr	x0, [sp, #40]
   2c12c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c130:	ldr	w0, [sp, #60]
   2c134:	b	2c19c <scols_init_debug@@SMARTCOLS_2.25+0x13754>
   2c138:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c13c:	add	x0, x0, #0xbd8
   2c140:	ldr	w0, [x0]
   2c144:	and	w0, w0, #0x10
   2c148:	cmp	w0, #0x0
   2c14c:	b.eq	2c198 <scols_init_debug@@SMARTCOLS_2.25+0x13750>  // b.none
   2c150:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c154:	ldr	x0, [x0, #4016]
   2c158:	ldr	x19, [x0]
   2c15c:	bl	7870 <getpid@plt>
   2c160:	mov	w1, w0
   2c164:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c168:	add	x4, x0, #0x568
   2c16c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c170:	add	x3, x0, #0xea8
   2c174:	mov	w2, w1
   2c178:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c17c:	add	x1, x0, #0xef8
   2c180:	mov	x0, x19
   2c184:	bl	8380 <fprintf@plt>
   2c188:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c18c:	add	x1, x0, #0x648
   2c190:	ldr	x0, [sp, #40]
   2c194:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c198:	mov	w0, #0x0                   	// #0
   2c19c:	ldr	x19, [sp, #16]
   2c1a0:	ldp	x29, x30, [sp], #64
   2c1a4:	ret
   2c1a8:	stp	x29, x30, [sp, #-64]!
   2c1ac:	mov	x29, sp
   2c1b0:	str	x19, [sp, #16]
   2c1b4:	str	x0, [sp, #40]
   2c1b8:	ldr	x0, [sp, #40]
   2c1bc:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2c1c0:	str	w0, [sp, #60]
   2c1c4:	ldr	w0, [sp, #60]
   2c1c8:	cmp	w0, #0x0
   2c1cc:	b.ge	2c1d8 <scols_init_debug@@SMARTCOLS_2.25+0x13790>  // b.tcont
   2c1d0:	mov	w0, #0xffffffea            	// #-22
   2c1d4:	b	2c2cc <scols_init_debug@@SMARTCOLS_2.25+0x13884>
   2c1d8:	mov	w2, #0x0                   	// #0
   2c1dc:	mov	x1, #0x4c07                	// #19463
   2c1e0:	ldr	w0, [sp, #60]
   2c1e4:	bl	83c0 <ioctl@plt>
   2c1e8:	cmp	w0, #0x0
   2c1ec:	b.ge	2c268 <scols_init_debug@@SMARTCOLS_2.25+0x13820>  // b.tcont
   2c1f0:	bl	8240 <__errno_location@plt>
   2c1f4:	ldr	w0, [x0]
   2c1f8:	neg	w0, w0
   2c1fc:	str	w0, [sp, #56]
   2c200:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c204:	add	x0, x0, #0xbd8
   2c208:	ldr	w0, [x0]
   2c20c:	and	w0, w0, #0x4
   2c210:	cmp	w0, #0x0
   2c214:	b.eq	2c260 <scols_init_debug@@SMARTCOLS_2.25+0x13818>  // b.none
   2c218:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c21c:	ldr	x0, [x0, #4016]
   2c220:	ldr	x19, [x0]
   2c224:	bl	7870 <getpid@plt>
   2c228:	mov	w1, w0
   2c22c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c230:	add	x4, x0, #0xef0
   2c234:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c238:	add	x3, x0, #0xea8
   2c23c:	mov	w2, w1
   2c240:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c244:	add	x1, x0, #0xef8
   2c248:	mov	x0, x19
   2c24c:	bl	8380 <fprintf@plt>
   2c250:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c254:	add	x1, x0, #0x680
   2c258:	ldr	x0, [sp, #40]
   2c25c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c260:	ldr	w0, [sp, #56]
   2c264:	b	2c2cc <scols_init_debug@@SMARTCOLS_2.25+0x13884>
   2c268:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c26c:	add	x0, x0, #0xbd8
   2c270:	ldr	w0, [x0]
   2c274:	and	w0, w0, #0x4
   2c278:	cmp	w0, #0x0
   2c27c:	b.eq	2c2c8 <scols_init_debug@@SMARTCOLS_2.25+0x13880>  // b.none
   2c280:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c284:	ldr	x0, [x0, #4016]
   2c288:	ldr	x19, [x0]
   2c28c:	bl	7870 <getpid@plt>
   2c290:	mov	w1, w0
   2c294:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c298:	add	x4, x0, #0xef0
   2c29c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c2a0:	add	x3, x0, #0xea8
   2c2a4:	mov	w2, w1
   2c2a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c2ac:	add	x1, x0, #0xef8
   2c2b0:	mov	x0, x19
   2c2b4:	bl	8380 <fprintf@plt>
   2c2b8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c2bc:	add	x1, x0, #0x6a0
   2c2c0:	ldr	x0, [sp, #40]
   2c2c4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c2c8:	mov	w0, #0x0                   	// #0
   2c2cc:	ldr	x19, [sp, #16]
   2c2d0:	ldp	x29, x30, [sp], #64
   2c2d4:	ret
   2c2d8:	stp	x29, x30, [sp, #-64]!
   2c2dc:	mov	x29, sp
   2c2e0:	str	x19, [sp, #16]
   2c2e4:	str	x0, [sp, #40]
   2c2e8:	str	x1, [sp, #32]
   2c2ec:	ldr	x0, [sp, #40]
   2c2f0:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2c2f4:	str	w0, [sp, #60]
   2c2f8:	ldr	w0, [sp, #60]
   2c2fc:	cmp	w0, #0x0
   2c300:	b.ge	2c30c <scols_init_debug@@SMARTCOLS_2.25+0x138c4>  // b.tcont
   2c304:	mov	w0, #0xffffffea            	// #-22
   2c308:	b	2c400 <scols_init_debug@@SMARTCOLS_2.25+0x139b8>
   2c30c:	ldr	x2, [sp, #32]
   2c310:	mov	x1, #0x4c08                	// #19464
   2c314:	ldr	w0, [sp, #60]
   2c318:	bl	83c0 <ioctl@plt>
   2c31c:	cmp	w0, #0x0
   2c320:	b.ge	2c39c <scols_init_debug@@SMARTCOLS_2.25+0x13954>  // b.tcont
   2c324:	bl	8240 <__errno_location@plt>
   2c328:	ldr	w0, [x0]
   2c32c:	neg	w0, w0
   2c330:	str	w0, [sp, #56]
   2c334:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c338:	add	x0, x0, #0xbd8
   2c33c:	ldr	w0, [x0]
   2c340:	and	w0, w0, #0x4
   2c344:	cmp	w0, #0x0
   2c348:	b.eq	2c394 <scols_init_debug@@SMARTCOLS_2.25+0x1394c>  // b.none
   2c34c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c350:	ldr	x0, [x0, #4016]
   2c354:	ldr	x19, [x0]
   2c358:	bl	7870 <getpid@plt>
   2c35c:	mov	w1, w0
   2c360:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c364:	add	x4, x0, #0xef0
   2c368:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c36c:	add	x3, x0, #0xea8
   2c370:	mov	w2, w1
   2c374:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c378:	add	x1, x0, #0xef8
   2c37c:	mov	x0, x19
   2c380:	bl	8380 <fprintf@plt>
   2c384:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c388:	add	x1, x0, #0x6b0
   2c38c:	ldr	x0, [sp, #40]
   2c390:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c394:	ldr	w0, [sp, #56]
   2c398:	b	2c400 <scols_init_debug@@SMARTCOLS_2.25+0x139b8>
   2c39c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c3a0:	add	x0, x0, #0xbd8
   2c3a4:	ldr	w0, [x0]
   2c3a8:	and	w0, w0, #0x4
   2c3ac:	cmp	w0, #0x0
   2c3b0:	b.eq	2c3fc <scols_init_debug@@SMARTCOLS_2.25+0x139b4>  // b.none
   2c3b4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c3b8:	ldr	x0, [x0, #4016]
   2c3bc:	ldr	x19, [x0]
   2c3c0:	bl	7870 <getpid@plt>
   2c3c4:	mov	w1, w0
   2c3c8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c3cc:	add	x4, x0, #0xef0
   2c3d0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c3d4:	add	x3, x0, #0xea8
   2c3d8:	mov	w2, w1
   2c3dc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c3e0:	add	x1, x0, #0xef8
   2c3e4:	mov	x0, x19
   2c3e8:	bl	8380 <fprintf@plt>
   2c3ec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c3f0:	add	x1, x0, #0x6d0
   2c3f4:	ldr	x0, [sp, #40]
   2c3f8:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c3fc:	mov	w0, #0x0                   	// #0
   2c400:	ldr	x19, [sp, #16]
   2c404:	ldp	x29, x30, [sp], #64
   2c408:	ret
   2c40c:	stp	x29, x30, [sp, #-64]!
   2c410:	mov	x29, sp
   2c414:	str	x19, [sp, #16]
   2c418:	str	x0, [sp, #40]
   2c41c:	str	x1, [sp, #32]
   2c420:	ldr	x0, [sp, #40]
   2c424:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2c428:	str	w0, [sp, #60]
   2c42c:	ldr	w0, [sp, #60]
   2c430:	cmp	w0, #0x0
   2c434:	b.ge	2c440 <scols_init_debug@@SMARTCOLS_2.25+0x139f8>  // b.tcont
   2c438:	mov	w0, #0xffffffea            	// #-22
   2c43c:	b	2c534 <scols_init_debug@@SMARTCOLS_2.25+0x13aec>
   2c440:	ldr	x2, [sp, #32]
   2c444:	mov	x1, #0x4c09                	// #19465
   2c448:	ldr	w0, [sp, #60]
   2c44c:	bl	83c0 <ioctl@plt>
   2c450:	cmp	w0, #0x0
   2c454:	b.ge	2c4d0 <scols_init_debug@@SMARTCOLS_2.25+0x13a88>  // b.tcont
   2c458:	bl	8240 <__errno_location@plt>
   2c45c:	ldr	w0, [x0]
   2c460:	neg	w0, w0
   2c464:	str	w0, [sp, #56]
   2c468:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c46c:	add	x0, x0, #0xbd8
   2c470:	ldr	w0, [x0]
   2c474:	and	w0, w0, #0x4
   2c478:	cmp	w0, #0x0
   2c47c:	b.eq	2c4c8 <scols_init_debug@@SMARTCOLS_2.25+0x13a80>  // b.none
   2c480:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c484:	ldr	x0, [x0, #4016]
   2c488:	ldr	x19, [x0]
   2c48c:	bl	7870 <getpid@plt>
   2c490:	mov	w1, w0
   2c494:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c498:	add	x4, x0, #0xef0
   2c49c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c4a0:	add	x3, x0, #0xea8
   2c4a4:	mov	w2, w1
   2c4a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c4ac:	add	x1, x0, #0xef8
   2c4b0:	mov	x0, x19
   2c4b4:	bl	8380 <fprintf@plt>
   2c4b8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c4bc:	add	x1, x0, #0x6e0
   2c4c0:	ldr	x0, [sp, #40]
   2c4c4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c4c8:	ldr	w0, [sp, #56]
   2c4cc:	b	2c534 <scols_init_debug@@SMARTCOLS_2.25+0x13aec>
   2c4d0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c4d4:	add	x0, x0, #0xbd8
   2c4d8:	ldr	w0, [x0]
   2c4dc:	and	w0, w0, #0x4
   2c4e0:	cmp	w0, #0x0
   2c4e4:	b.eq	2c530 <scols_init_debug@@SMARTCOLS_2.25+0x13ae8>  // b.none
   2c4e8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c4ec:	ldr	x0, [x0, #4016]
   2c4f0:	ldr	x19, [x0]
   2c4f4:	bl	7870 <getpid@plt>
   2c4f8:	mov	w1, w0
   2c4fc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c500:	add	x4, x0, #0xef0
   2c504:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c508:	add	x3, x0, #0xea8
   2c50c:	mov	w2, w1
   2c510:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c514:	add	x1, x0, #0xef8
   2c518:	mov	x0, x19
   2c51c:	bl	8380 <fprintf@plt>
   2c520:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c524:	add	x1, x0, #0x700
   2c528:	ldr	x0, [sp, #40]
   2c52c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c530:	mov	w0, #0x0                   	// #0
   2c534:	ldr	x19, [sp, #16]
   2c538:	ldp	x29, x30, [sp], #64
   2c53c:	ret
   2c540:	stp	x29, x30, [sp, #-64]!
   2c544:	mov	x29, sp
   2c548:	str	x19, [sp, #16]
   2c54c:	str	x0, [sp, #40]
   2c550:	ldr	x0, [sp, #40]
   2c554:	bl	28df4 <scols_init_debug@@SMARTCOLS_2.25+0x103ac>
   2c558:	str	w0, [sp, #60]
   2c55c:	ldr	w0, [sp, #60]
   2c560:	cmp	w0, #0x0
   2c564:	b.ge	2c570 <scols_init_debug@@SMARTCOLS_2.25+0x13b28>  // b.tcont
   2c568:	mov	w0, #0xffffffea            	// #-22
   2c56c:	b	2c65c <scols_init_debug@@SMARTCOLS_2.25+0x13c14>
   2c570:	mov	w2, #0x0                   	// #0
   2c574:	mov	x1, #0x4c01                	// #19457
   2c578:	ldr	w0, [sp, #60]
   2c57c:	bl	83c0 <ioctl@plt>
   2c580:	cmp	w0, #0x0
   2c584:	b.ge	2c5f8 <scols_init_debug@@SMARTCOLS_2.25+0x13bb0>  // b.tcont
   2c588:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c58c:	add	x0, x0, #0xbd8
   2c590:	ldr	w0, [x0]
   2c594:	and	w0, w0, #0x4
   2c598:	cmp	w0, #0x0
   2c59c:	b.eq	2c5e8 <scols_init_debug@@SMARTCOLS_2.25+0x13ba0>  // b.none
   2c5a0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c5a4:	ldr	x0, [x0, #4016]
   2c5a8:	ldr	x19, [x0]
   2c5ac:	bl	7870 <getpid@plt>
   2c5b0:	mov	w1, w0
   2c5b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c5b8:	add	x4, x0, #0xef0
   2c5bc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c5c0:	add	x3, x0, #0xea8
   2c5c4:	mov	w2, w1
   2c5c8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c5cc:	add	x1, x0, #0xef8
   2c5d0:	mov	x0, x19
   2c5d4:	bl	8380 <fprintf@plt>
   2c5d8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c5dc:	add	x1, x0, #0x718
   2c5e0:	ldr	x0, [sp, #40]
   2c5e4:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c5e8:	bl	8240 <__errno_location@plt>
   2c5ec:	ldr	w0, [x0]
   2c5f0:	neg	w0, w0
   2c5f4:	b	2c65c <scols_init_debug@@SMARTCOLS_2.25+0x13c14>
   2c5f8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c5fc:	add	x0, x0, #0xbd8
   2c600:	ldr	w0, [x0]
   2c604:	and	w0, w0, #0x4
   2c608:	cmp	w0, #0x0
   2c60c:	b.eq	2c658 <scols_init_debug@@SMARTCOLS_2.25+0x13c10>  // b.none
   2c610:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c614:	ldr	x0, [x0, #4016]
   2c618:	ldr	x19, [x0]
   2c61c:	bl	7870 <getpid@plt>
   2c620:	mov	w1, w0
   2c624:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c628:	add	x4, x0, #0xef0
   2c62c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c630:	add	x3, x0, #0xea8
   2c634:	mov	w2, w1
   2c638:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c63c:	add	x1, x0, #0xef8
   2c640:	mov	x0, x19
   2c644:	bl	8380 <fprintf@plt>
   2c648:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c64c:	add	x1, x0, #0x730
   2c650:	ldr	x0, [sp, #40]
   2c654:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c658:	mov	w0, #0x0                   	// #0
   2c65c:	ldr	x19, [sp, #16]
   2c660:	ldp	x29, x30, [sp], #64
   2c664:	ret
   2c668:	stp	x29, x30, [sp, #-80]!
   2c66c:	mov	x29, sp
   2c670:	str	x19, [sp, #16]
   2c674:	str	x0, [sp, #40]
   2c678:	mov	w0, #0xffffffea            	// #-22
   2c67c:	str	w0, [sp, #76]
   2c680:	mov	w0, #0xffffffff            	// #-1
   2c684:	str	w0, [sp, #48]
   2c688:	ldr	x0, [sp, #40]
   2c68c:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2c690:	str	x0, [sp, #64]
   2c694:	ldr	x0, [sp, #64]
   2c698:	cmp	x0, #0x0
   2c69c:	b.eq	2c7f8 <scols_init_debug@@SMARTCOLS_2.25+0x13db0>  // b.none
   2c6a0:	ldr	x0, [sp, #40]
   2c6a4:	ldr	w0, [x0, #152]
   2c6a8:	and	w0, w0, #0x100
   2c6ac:	cmp	w0, #0x0
   2c6b0:	b.ne	2c6c0 <scols_init_debug@@SMARTCOLS_2.25+0x13c78>  // b.any
   2c6b4:	mov	w0, #0xffffffda            	// #-38
   2c6b8:	str	w0, [sp, #76]
   2c6bc:	b	2c804 <scols_init_debug@@SMARTCOLS_2.25+0x13dbc>
   2c6c0:	mov	w1, #0x2f                  	// #47
   2c6c4:	ldr	x0, [sp, #64]
   2c6c8:	bl	7be0 <strrchr@plt>
   2c6cc:	str	x0, [sp, #56]
   2c6d0:	ldr	x0, [sp, #56]
   2c6d4:	cmp	x0, #0x0
   2c6d8:	b.eq	2c800 <scols_init_debug@@SMARTCOLS_2.25+0x13db8>  // b.none
   2c6dc:	add	x0, sp, #0x30
   2c6e0:	mov	x2, x0
   2c6e4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c6e8:	add	x1, x0, #0x740
   2c6ec:	ldr	x0, [sp, #56]
   2c6f0:	bl	80f0 <__isoc99_sscanf@plt>
   2c6f4:	cmp	w0, #0x1
   2c6f8:	b.eq	2c71c <scols_init_debug@@SMARTCOLS_2.25+0x13cd4>  // b.none
   2c6fc:	add	x0, sp, #0x30
   2c700:	mov	x2, x0
   2c704:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c708:	add	x1, x0, #0x748
   2c70c:	ldr	x0, [sp, #56]
   2c710:	bl	80f0 <__isoc99_sscanf@plt>
   2c714:	cmp	w0, #0x1
   2c718:	b.ne	2c800 <scols_init_debug@@SMARTCOLS_2.25+0x13db8>  // b.any
   2c71c:	ldr	w0, [sp, #48]
   2c720:	cmp	w0, #0x0
   2c724:	b.lt	2c800 <scols_init_debug@@SMARTCOLS_2.25+0x13db8>  // b.tstop
   2c728:	mov	w1, #0x2                   	// #2
   2c72c:	movk	w1, #0x8, lsl #16
   2c730:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c734:	add	x0, x0, #0xfb8
   2c738:	bl	7960 <open@plt>
   2c73c:	str	w0, [sp, #52]
   2c740:	ldr	w0, [sp, #52]
   2c744:	cmp	w0, #0x0
   2c748:	b.lt	2c7d4 <scols_init_debug@@SMARTCOLS_2.25+0x13d8c>  // b.tstop
   2c74c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c750:	add	x0, x0, #0xbd8
   2c754:	ldr	w0, [x0]
   2c758:	and	w0, w0, #0x4
   2c75c:	cmp	w0, #0x0
   2c760:	b.eq	2c7b4 <scols_init_debug@@SMARTCOLS_2.25+0x13d6c>  // b.none
   2c764:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c768:	ldr	x0, [x0, #4016]
   2c76c:	ldr	x19, [x0]
   2c770:	bl	7870 <getpid@plt>
   2c774:	mov	w1, w0
   2c778:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c77c:	add	x4, x0, #0xef0
   2c780:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c784:	add	x3, x0, #0xea8
   2c788:	mov	w2, w1
   2c78c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c790:	add	x1, x0, #0xef8
   2c794:	mov	x0, x19
   2c798:	bl	8380 <fprintf@plt>
   2c79c:	ldr	w0, [sp, #48]
   2c7a0:	mov	w2, w0
   2c7a4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c7a8:	add	x1, x0, #0x750
   2c7ac:	ldr	x0, [sp, #40]
   2c7b0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c7b4:	ldr	w0, [sp, #48]
   2c7b8:	mov	w2, w0
   2c7bc:	mov	x1, #0x4c80                	// #19584
   2c7c0:	ldr	w0, [sp, #52]
   2c7c4:	bl	83c0 <ioctl@plt>
   2c7c8:	str	w0, [sp, #76]
   2c7cc:	ldr	w0, [sp, #52]
   2c7d0:	bl	7bb0 <close@plt>
   2c7d4:	ldr	w0, [sp, #76]
   2c7d8:	mvn	w0, w0
   2c7dc:	lsr	w0, w0, #31
   2c7e0:	and	w2, w0, #0xff
   2c7e4:	ldr	x1, [sp, #40]
   2c7e8:	ldrb	w0, [x1, #156]
   2c7ec:	bfi	w0, w2, #3, #1
   2c7f0:	strb	w0, [x1, #156]
   2c7f4:	b	2c804 <scols_init_debug@@SMARTCOLS_2.25+0x13dbc>
   2c7f8:	nop
   2c7fc:	b	2c804 <scols_init_debug@@SMARTCOLS_2.25+0x13dbc>
   2c800:	nop
   2c804:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c808:	add	x0, x0, #0xbd8
   2c80c:	ldr	w0, [x0]
   2c810:	and	w0, w0, #0x4
   2c814:	cmp	w0, #0x0
   2c818:	b.eq	2c868 <scols_init_debug@@SMARTCOLS_2.25+0x13e20>  // b.none
   2c81c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c820:	ldr	x0, [x0, #4016]
   2c824:	ldr	x19, [x0]
   2c828:	bl	7870 <getpid@plt>
   2c82c:	mov	w1, w0
   2c830:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c834:	add	x4, x0, #0xef0
   2c838:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c83c:	add	x3, x0, #0xea8
   2c840:	mov	w2, w1
   2c844:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c848:	add	x1, x0, #0xef8
   2c84c:	mov	x0, x19
   2c850:	bl	8380 <fprintf@plt>
   2c854:	ldr	w2, [sp, #76]
   2c858:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c85c:	add	x1, x0, #0x760
   2c860:	ldr	x0, [sp, #40]
   2c864:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c868:	ldr	w0, [sp, #76]
   2c86c:	ldr	x19, [sp, #16]
   2c870:	ldp	x29, x30, [sp], #80
   2c874:	ret
   2c878:	stp	x29, x30, [sp, #-80]!
   2c87c:	mov	x29, sp
   2c880:	str	x19, [sp, #16]
   2c884:	str	x0, [sp, #40]
   2c888:	mov	w0, #0xffffffff            	// #-1
   2c88c:	str	w0, [sp, #76]
   2c890:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c894:	add	x0, x0, #0xbd8
   2c898:	ldr	w0, [x0]
   2c89c:	and	w0, w0, #0x4
   2c8a0:	cmp	w0, #0x0
   2c8a4:	b.eq	2c8f0 <scols_init_debug@@SMARTCOLS_2.25+0x13ea8>  // b.none
   2c8a8:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c8ac:	ldr	x0, [x0, #4016]
   2c8b0:	ldr	x19, [x0]
   2c8b4:	bl	7870 <getpid@plt>
   2c8b8:	mov	w1, w0
   2c8bc:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c8c0:	add	x4, x0, #0xef0
   2c8c4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c8c8:	add	x3, x0, #0xea8
   2c8cc:	mov	w2, w1
   2c8d0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c8d4:	add	x1, x0, #0xef8
   2c8d8:	mov	x0, x19
   2c8dc:	bl	8380 <fprintf@plt>
   2c8e0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c8e4:	add	x1, x0, #0x778
   2c8e8:	ldr	x0, [sp, #40]
   2c8ec:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c8f0:	ldr	x0, [sp, #40]
   2c8f4:	ldr	w0, [x0, #152]
   2c8f8:	and	w0, w0, #0x100
   2c8fc:	cmp	w0, #0x0
   2c900:	b.eq	2ca88 <scols_init_debug@@SMARTCOLS_2.25+0x14040>  // b.none
   2c904:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2c908:	add	x0, x0, #0xbd8
   2c90c:	ldr	w0, [x0]
   2c910:	and	w0, w0, #0x4
   2c914:	cmp	w0, #0x0
   2c918:	b.eq	2c964 <scols_init_debug@@SMARTCOLS_2.25+0x13f1c>  // b.none
   2c91c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2c920:	ldr	x0, [x0, #4016]
   2c924:	ldr	x19, [x0]
   2c928:	bl	7870 <getpid@plt>
   2c92c:	mov	w1, w0
   2c930:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c934:	add	x4, x0, #0xef0
   2c938:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c93c:	add	x3, x0, #0xea8
   2c940:	mov	w2, w1
   2c944:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c948:	add	x1, x0, #0xef8
   2c94c:	mov	x0, x19
   2c950:	bl	8380 <fprintf@plt>
   2c954:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c958:	add	x1, x0, #0x790
   2c95c:	ldr	x0, [sp, #40]
   2c960:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2c964:	mov	w1, #0x2                   	// #2
   2c968:	movk	w1, #0x8, lsl #16
   2c96c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2c970:	add	x0, x0, #0xfb8
   2c974:	bl	7960 <open@plt>
   2c978:	str	w0, [sp, #72]
   2c97c:	ldr	w0, [sp, #72]
   2c980:	cmp	w0, #0x0
   2c984:	b.lt	2c998 <scols_init_debug@@SMARTCOLS_2.25+0x13f50>  // b.tstop
   2c988:	mov	x1, #0x4c82                	// #19586
   2c98c:	ldr	w0, [sp, #72]
   2c990:	bl	83c0 <ioctl@plt>
   2c994:	str	w0, [sp, #76]
   2c998:	ldr	w0, [sp, #76]
   2c99c:	cmp	w0, #0x0
   2c9a0:	b.lt	2c9d4 <scols_init_debug@@SMARTCOLS_2.25+0x13f8c>  // b.tstop
   2c9a4:	add	x4, sp, #0x38
   2c9a8:	ldr	w3, [sp, #76]
   2c9ac:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2c9b0:	add	x2, x0, #0x1b8
   2c9b4:	mov	x1, #0x10                  	// #16
   2c9b8:	mov	x0, x4
   2c9bc:	bl	77c0 <snprintf@plt>
   2c9c0:	add	x0, sp, #0x38
   2c9c4:	mov	x1, x0
   2c9c8:	ldr	x0, [sp, #40]
   2c9cc:	bl	291b0 <scols_init_debug@@SMARTCOLS_2.25+0x10768>
   2c9d0:	str	w0, [sp, #76]
   2c9d4:	ldr	w0, [sp, #72]
   2c9d8:	cmp	w0, #0x0
   2c9dc:	b.lt	2c9f4 <scols_init_debug@@SMARTCOLS_2.25+0x13fac>  // b.tstop
   2c9e0:	ldr	w0, [sp, #76]
   2c9e4:	cmp	w0, #0x0
   2c9e8:	b.ne	2c9f4 <scols_init_debug@@SMARTCOLS_2.25+0x13fac>  // b.any
   2c9ec:	mov	w0, #0x1                   	// #1
   2c9f0:	b	2c9f8 <scols_init_debug@@SMARTCOLS_2.25+0x13fb0>
   2c9f4:	mov	w0, #0x0                   	// #0
   2c9f8:	and	w0, w0, #0x1
   2c9fc:	and	w2, w0, #0xff
   2ca00:	ldr	x1, [sp, #40]
   2ca04:	ldrb	w0, [x1, #156]
   2ca08:	bfi	w0, w2, #3, #1
   2ca0c:	strb	w0, [x1, #156]
   2ca10:	ldr	w0, [sp, #72]
   2ca14:	cmp	w0, #0x0
   2ca18:	b.lt	2ca24 <scols_init_debug@@SMARTCOLS_2.25+0x13fdc>  // b.tstop
   2ca1c:	ldr	w0, [sp, #72]
   2ca20:	bl	7bb0 <close@plt>
   2ca24:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2ca28:	add	x0, x0, #0xbd8
   2ca2c:	ldr	w0, [x0]
   2ca30:	and	w0, w0, #0x4
   2ca34:	cmp	w0, #0x0
   2ca38:	b.eq	2ca88 <scols_init_debug@@SMARTCOLS_2.25+0x14040>  // b.none
   2ca3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2ca40:	ldr	x0, [x0, #4016]
   2ca44:	ldr	x19, [x0]
   2ca48:	bl	7870 <getpid@plt>
   2ca4c:	mov	w1, w0
   2ca50:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ca54:	add	x4, x0, #0xef0
   2ca58:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ca5c:	add	x3, x0, #0xea8
   2ca60:	mov	w2, w1
   2ca64:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2ca68:	add	x1, x0, #0xef8
   2ca6c:	mov	x0, x19
   2ca70:	bl	8380 <fprintf@plt>
   2ca74:	ldr	w2, [sp, #76]
   2ca78:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ca7c:	add	x1, x0, #0x7a8
   2ca80:	ldr	x0, [sp, #40]
   2ca84:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2ca88:	ldr	w0, [sp, #76]
   2ca8c:	cmp	w0, #0x0
   2ca90:	b.ge	2cb90 <scols_init_debug@@SMARTCOLS_2.25+0x14148>  // b.tcont
   2ca94:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2ca98:	add	x0, x0, #0xbd8
   2ca9c:	ldr	w0, [x0]
   2caa0:	and	w0, w0, #0x4
   2caa4:	cmp	w0, #0x0
   2caa8:	b.eq	2caf4 <scols_init_debug@@SMARTCOLS_2.25+0x140ac>  // b.none
   2caac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2cab0:	ldr	x0, [x0, #4016]
   2cab4:	ldr	x19, [x0]
   2cab8:	bl	7870 <getpid@plt>
   2cabc:	mov	w1, w0
   2cac0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cac4:	add	x4, x0, #0xef0
   2cac8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cacc:	add	x3, x0, #0xea8
   2cad0:	mov	w2, w1
   2cad4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cad8:	add	x1, x0, #0xef8
   2cadc:	mov	x0, x19
   2cae0:	bl	8380 <fprintf@plt>
   2cae4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2cae8:	add	x1, x0, #0x7d0
   2caec:	ldr	x0, [sp, #40]
   2caf0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2caf4:	mov	w1, #0x1                   	// #1
   2caf8:	ldr	x0, [sp, #40]
   2cafc:	bl	28f64 <scols_init_debug@@SMARTCOLS_2.25+0x1051c>
   2cb00:	str	w0, [sp, #76]
   2cb04:	ldr	w0, [sp, #76]
   2cb08:	cmp	w0, #0x0
   2cb0c:	b.eq	2cb18 <scols_init_debug@@SMARTCOLS_2.25+0x140d0>  // b.none
   2cb10:	ldr	w0, [sp, #76]
   2cb14:	b	2cb94 <scols_init_debug@@SMARTCOLS_2.25+0x1414c>
   2cb18:	ldr	x0, [sp, #40]
   2cb1c:	bl	29b98 <scols_init_debug@@SMARTCOLS_2.25+0x11150>
   2cb20:	str	w0, [sp, #76]
   2cb24:	ldr	x0, [sp, #40]
   2cb28:	bl	290bc <scols_init_debug@@SMARTCOLS_2.25+0x10674>
   2cb2c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2cb30:	add	x0, x0, #0xbd8
   2cb34:	ldr	w0, [x0]
   2cb38:	and	w0, w0, #0x4
   2cb3c:	cmp	w0, #0x0
   2cb40:	b.eq	2cb90 <scols_init_debug@@SMARTCOLS_2.25+0x14148>  // b.none
   2cb44:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2cb48:	ldr	x0, [x0, #4016]
   2cb4c:	ldr	x19, [x0]
   2cb50:	bl	7870 <getpid@plt>
   2cb54:	mov	w1, w0
   2cb58:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cb5c:	add	x4, x0, #0xef0
   2cb60:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cb64:	add	x3, x0, #0xea8
   2cb68:	mov	w2, w1
   2cb6c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cb70:	add	x1, x0, #0xef8
   2cb74:	mov	x0, x19
   2cb78:	bl	8380 <fprintf@plt>
   2cb7c:	ldr	w2, [sp, #76]
   2cb80:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2cb84:	add	x1, x0, #0x7e0
   2cb88:	ldr	x0, [sp, #40]
   2cb8c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2cb90:	ldr	w0, [sp, #76]
   2cb94:	ldr	x19, [sp, #16]
   2cb98:	ldp	x29, x30, [sp], #80
   2cb9c:	ret
   2cba0:	stp	x29, x30, [sp, #-496]!
   2cba4:	mov	x29, sp
   2cba8:	str	x0, [sp, #24]
   2cbac:	ldr	x0, [sp, #24]
   2cbb0:	cmp	x0, #0x0
   2cbb4:	b.ne	2cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x14178>  // b.any
   2cbb8:	mov	w0, #0x0                   	// #0
   2cbbc:	b	2cc10 <scols_init_debug@@SMARTCOLS_2.25+0x141c8>
   2cbc0:	add	x0, sp, #0x20
   2cbc4:	mov	w1, #0x0                   	// #0
   2cbc8:	bl	28830 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2cbcc:	str	w0, [sp, #492]
   2cbd0:	ldr	w0, [sp, #492]
   2cbd4:	cmp	w0, #0x0
   2cbd8:	b.ne	2cbec <scols_init_debug@@SMARTCOLS_2.25+0x141a4>  // b.any
   2cbdc:	add	x0, sp, #0x20
   2cbe0:	ldr	x1, [sp, #24]
   2cbe4:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   2cbe8:	str	w0, [sp, #492]
   2cbec:	ldr	w0, [sp, #492]
   2cbf0:	cmp	w0, #0x0
   2cbf4:	b.ne	2cc04 <scols_init_debug@@SMARTCOLS_2.25+0x141bc>  // b.any
   2cbf8:	add	x0, sp, #0x20
   2cbfc:	bl	2aa2c <scols_init_debug@@SMARTCOLS_2.25+0x11fe4>
   2cc00:	str	w0, [sp, #492]
   2cc04:	add	x0, sp, #0x20
   2cc08:	bl	28b2c <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   2cc0c:	ldr	w0, [sp, #492]
   2cc10:	ldp	x29, x30, [sp], #496
   2cc14:	ret
   2cc18:	stp	x29, x30, [sp, #-496]!
   2cc1c:	mov	x29, sp
   2cc20:	str	x0, [sp, #24]
   2cc24:	str	xzr, [sp, #488]
   2cc28:	ldr	x0, [sp, #24]
   2cc2c:	cmp	x0, #0x0
   2cc30:	b.ne	2cc3c <scols_init_debug@@SMARTCOLS_2.25+0x141f4>  // b.any
   2cc34:	mov	x0, #0x0                   	// #0
   2cc38:	b	2cc84 <scols_init_debug@@SMARTCOLS_2.25+0x1423c>
   2cc3c:	add	x0, sp, #0x20
   2cc40:	mov	w1, #0x0                   	// #0
   2cc44:	bl	28830 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2cc48:	cmp	w0, #0x0
   2cc4c:	b.eq	2cc58 <scols_init_debug@@SMARTCOLS_2.25+0x14210>  // b.none
   2cc50:	mov	x0, #0x0                   	// #0
   2cc54:	b	2cc84 <scols_init_debug@@SMARTCOLS_2.25+0x1423c>
   2cc58:	add	x0, sp, #0x20
   2cc5c:	ldr	x1, [sp, #24]
   2cc60:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   2cc64:	cmp	w0, #0x0
   2cc68:	b.ne	2cc78 <scols_init_debug@@SMARTCOLS_2.25+0x14230>  // b.any
   2cc6c:	add	x0, sp, #0x20
   2cc70:	bl	2a188 <scols_init_debug@@SMARTCOLS_2.25+0x11740>
   2cc74:	str	x0, [sp, #488]
   2cc78:	add	x0, sp, #0x20
   2cc7c:	bl	28b2c <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   2cc80:	ldr	x0, [sp, #488]
   2cc84:	ldp	x29, x30, [sp], #496
   2cc88:	ret
   2cc8c:	sub	sp, sp, #0x290
   2cc90:	stp	x29, x30, [sp]
   2cc94:	mov	x29, sp
   2cc98:	str	x0, [sp, #56]
   2cc9c:	str	x1, [sp, #48]
   2cca0:	str	x2, [sp, #40]
   2cca4:	str	x3, [sp, #32]
   2cca8:	str	w4, [sp, #28]
   2ccac:	str	wzr, [sp, #652]
   2ccb0:	ldr	x0, [sp, #56]
   2ccb4:	cmp	x0, #0x0
   2ccb8:	b.eq	2ccc8 <scols_init_debug@@SMARTCOLS_2.25+0x14280>  // b.none
   2ccbc:	ldr	x0, [sp, #48]
   2ccc0:	cmp	x0, #0x0
   2ccc4:	b.ne	2ccd0 <scols_init_debug@@SMARTCOLS_2.25+0x14288>  // b.any
   2ccc8:	mov	w0, #0x0                   	// #0
   2cccc:	b	2cd78 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   2ccd0:	add	x0, sp, #0xc0
   2ccd4:	mov	w1, #0x0                   	// #0
   2ccd8:	bl	28830 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2ccdc:	str	w0, [sp, #652]
   2cce0:	ldr	w0, [sp, #652]
   2cce4:	cmp	w0, #0x0
   2cce8:	b.ne	2ccfc <scols_init_debug@@SMARTCOLS_2.25+0x142b4>  // b.any
   2ccec:	add	x0, sp, #0xc0
   2ccf0:	ldr	x1, [sp, #56]
   2ccf4:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   2ccf8:	str	w0, [sp, #652]
   2ccfc:	ldr	w0, [sp, #652]
   2cd00:	cmp	w0, #0x0
   2cd04:	b.eq	2cd10 <scols_init_debug@@SMARTCOLS_2.25+0x142c8>  // b.none
   2cd08:	ldr	w0, [sp, #652]
   2cd0c:	b	2cd78 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   2cd10:	add	x0, sp, #0x40
   2cd14:	mov	x1, x0
   2cd18:	ldr	x0, [sp, #48]
   2cd1c:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   2cd20:	cmp	w0, #0x0
   2cd24:	cset	w0, eq  // eq = none
   2cd28:	and	w0, w0, #0xff
   2cd2c:	str	w0, [sp, #652]
   2cd30:	ldr	w0, [sp, #652]
   2cd34:	cmp	w0, #0x0
   2cd38:	b.eq	2cd44 <scols_init_debug@@SMARTCOLS_2.25+0x142fc>  // b.none
   2cd3c:	add	x0, sp, #0x40
   2cd40:	b	2cd48 <scols_init_debug@@SMARTCOLS_2.25+0x14300>
   2cd44:	mov	x0, #0x0                   	// #0
   2cd48:	add	x6, sp, #0xc0
   2cd4c:	ldr	w5, [sp, #28]
   2cd50:	ldr	x4, [sp, #32]
   2cd54:	ldr	x3, [sp, #40]
   2cd58:	ldr	x2, [sp, #48]
   2cd5c:	mov	x1, x0
   2cd60:	mov	x0, x6
   2cd64:	bl	2abdc <scols_init_debug@@SMARTCOLS_2.25+0x12194>
   2cd68:	str	w0, [sp, #652]
   2cd6c:	add	x0, sp, #0xc0
   2cd70:	bl	28b2c <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   2cd74:	ldr	w0, [sp, #652]
   2cd78:	ldp	x29, x30, [sp]
   2cd7c:	add	sp, sp, #0x290
   2cd80:	ret
   2cd84:	stp	x29, x30, [sp, #-496]!
   2cd88:	mov	x29, sp
   2cd8c:	str	x0, [sp, #24]
   2cd90:	ldr	x0, [sp, #24]
   2cd94:	cmp	x0, #0x0
   2cd98:	b.ne	2cda4 <scols_init_debug@@SMARTCOLS_2.25+0x1435c>  // b.any
   2cd9c:	mov	w0, #0xffffffea            	// #-22
   2cda0:	b	2cdf4 <scols_init_debug@@SMARTCOLS_2.25+0x143ac>
   2cda4:	add	x0, sp, #0x20
   2cda8:	mov	w1, #0x0                   	// #0
   2cdac:	bl	28830 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2cdb0:	str	w0, [sp, #492]
   2cdb4:	ldr	w0, [sp, #492]
   2cdb8:	cmp	w0, #0x0
   2cdbc:	b.ne	2cdd0 <scols_init_debug@@SMARTCOLS_2.25+0x14388>  // b.any
   2cdc0:	add	x0, sp, #0x20
   2cdc4:	ldr	x1, [sp, #24]
   2cdc8:	bl	285d4 <scols_init_debug@@SMARTCOLS_2.25+0xfb8c>
   2cdcc:	str	w0, [sp, #492]
   2cdd0:	ldr	w0, [sp, #492]
   2cdd4:	cmp	w0, #0x0
   2cdd8:	b.ne	2cde8 <scols_init_debug@@SMARTCOLS_2.25+0x143a0>  // b.any
   2cddc:	add	x0, sp, #0x20
   2cde0:	bl	2c540 <scols_init_debug@@SMARTCOLS_2.25+0x13af8>
   2cde4:	str	w0, [sp, #492]
   2cde8:	add	x0, sp, #0x20
   2cdec:	bl	28b2c <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   2cdf0:	ldr	w0, [sp, #492]
   2cdf4:	ldp	x29, x30, [sp], #496
   2cdf8:	ret
   2cdfc:	stp	x29, x30, [sp, #-208]!
   2ce00:	mov	x29, sp
   2ce04:	str	x0, [sp, #56]
   2ce08:	str	x1, [sp, #48]
   2ce0c:	str	x2, [sp, #40]
   2ce10:	str	x3, [sp, #32]
   2ce14:	str	w4, [sp, #28]
   2ce18:	ldr	x0, [sp, #48]
   2ce1c:	cmp	x0, #0x0
   2ce20:	b.ne	2ce2c <scols_init_debug@@SMARTCOLS_2.25+0x143e4>  // b.any
   2ce24:	mov	w0, #0xffffffea            	// #-22
   2ce28:	b	2ced8 <scols_init_debug@@SMARTCOLS_2.25+0x14490>
   2ce2c:	add	x0, sp, #0x48
   2ce30:	mov	x1, x0
   2ce34:	ldr	x0, [sp, #48]
   2ce38:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   2ce3c:	cmp	w0, #0x0
   2ce40:	cset	w0, eq  // eq = none
   2ce44:	and	w0, w0, #0xff
   2ce48:	str	w0, [sp, #204]
   2ce4c:	mov	w1, #0x2                   	// #2
   2ce50:	ldr	x0, [sp, #56]
   2ce54:	bl	28f64 <scols_init_debug@@SMARTCOLS_2.25+0x1051c>
   2ce58:	str	w0, [sp, #200]
   2ce5c:	ldr	w0, [sp, #200]
   2ce60:	cmp	w0, #0x0
   2ce64:	b.eq	2ceac <scols_init_debug@@SMARTCOLS_2.25+0x14464>  // b.none
   2ce68:	ldr	w0, [sp, #200]
   2ce6c:	b	2ced8 <scols_init_debug@@SMARTCOLS_2.25+0x14490>
   2ce70:	ldr	w0, [sp, #204]
   2ce74:	cmp	w0, #0x0
   2ce78:	b.eq	2ce84 <scols_init_debug@@SMARTCOLS_2.25+0x1443c>  // b.none
   2ce7c:	add	x0, sp, #0x48
   2ce80:	b	2ce88 <scols_init_debug@@SMARTCOLS_2.25+0x14440>
   2ce84:	mov	x0, #0x0                   	// #0
   2ce88:	ldr	w5, [sp, #28]
   2ce8c:	ldr	x4, [sp, #32]
   2ce90:	ldr	x3, [sp, #40]
   2ce94:	ldr	x2, [sp, #48]
   2ce98:	mov	x1, x0
   2ce9c:	ldr	x0, [sp, #56]
   2cea0:	bl	2abdc <scols_init_debug@@SMARTCOLS_2.25+0x12194>
   2cea4:	cmp	w0, #0x0
   2cea8:	b.ne	2cec8 <scols_init_debug@@SMARTCOLS_2.25+0x14480>  // b.any
   2ceac:	ldr	x0, [sp, #56]
   2ceb0:	bl	29b98 <scols_init_debug@@SMARTCOLS_2.25+0x11150>
   2ceb4:	str	w0, [sp, #200]
   2ceb8:	ldr	w0, [sp, #200]
   2cebc:	cmp	w0, #0x0
   2cec0:	b.eq	2ce70 <scols_init_debug@@SMARTCOLS_2.25+0x14428>  // b.none
   2cec4:	b	2cecc <scols_init_debug@@SMARTCOLS_2.25+0x14484>
   2cec8:	nop
   2cecc:	ldr	x0, [sp, #56]
   2ced0:	bl	290bc <scols_init_debug@@SMARTCOLS_2.25+0x10674>
   2ced4:	ldr	w0, [sp, #200]
   2ced8:	ldp	x29, x30, [sp], #208
   2cedc:	ret
   2cee0:	stp	x29, x30, [sp, #-224]!
   2cee4:	mov	x29, sp
   2cee8:	str	x19, [sp, #16]
   2ceec:	str	x0, [sp, #56]
   2cef0:	str	x1, [sp, #48]
   2cef4:	str	x2, [sp, #40]
   2cef8:	str	x3, [sp, #32]
   2cefc:	ldr	x0, [sp, #48]
   2cf00:	cmp	x0, #0x0
   2cf04:	b.ne	2cf10 <scols_init_debug@@SMARTCOLS_2.25+0x144c8>  // b.any
   2cf08:	mov	w0, #0xffffffea            	// #-22
   2cf0c:	b	2d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   2cf10:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2cf14:	add	x0, x0, #0xbd8
   2cf18:	ldr	w0, [x0]
   2cf1c:	and	w0, w0, #0x4
   2cf20:	cmp	w0, #0x0
   2cf24:	b.eq	2cf70 <scols_init_debug@@SMARTCOLS_2.25+0x14528>  // b.none
   2cf28:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2cf2c:	ldr	x0, [x0, #4016]
   2cf30:	ldr	x19, [x0]
   2cf34:	bl	7870 <getpid@plt>
   2cf38:	mov	w1, w0
   2cf3c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cf40:	add	x4, x0, #0xef0
   2cf44:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cf48:	add	x3, x0, #0xea8
   2cf4c:	mov	w2, w1
   2cf50:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2cf54:	add	x1, x0, #0xef8
   2cf58:	mov	x0, x19
   2cf5c:	bl	8380 <fprintf@plt>
   2cf60:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2cf64:	add	x1, x0, #0x800
   2cf68:	ldr	x0, [sp, #56]
   2cf6c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2cf70:	add	x0, sp, #0x58
   2cf74:	mov	x1, x0
   2cf78:	ldr	x0, [sp, #48]
   2cf7c:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   2cf80:	cmp	w0, #0x0
   2cf84:	cset	w0, eq  // eq = none
   2cf88:	and	w0, w0, #0xff
   2cf8c:	str	w0, [sp, #216]
   2cf90:	mov	w1, #0x2                   	// #2
   2cf94:	ldr	x0, [sp, #56]
   2cf98:	bl	28f64 <scols_init_debug@@SMARTCOLS_2.25+0x1051c>
   2cf9c:	str	w0, [sp, #220]
   2cfa0:	ldr	w0, [sp, #220]
   2cfa4:	cmp	w0, #0x0
   2cfa8:	b.eq	2d300 <scols_init_debug@@SMARTCOLS_2.25+0x148b8>  // b.none
   2cfac:	ldr	w0, [sp, #220]
   2cfb0:	b	2d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   2cfb4:	ldr	w0, [sp, #216]
   2cfb8:	cmp	w0, #0x0
   2cfbc:	b.eq	2cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x14580>  // b.none
   2cfc0:	add	x0, sp, #0x58
   2cfc4:	b	2cfcc <scols_init_debug@@SMARTCOLS_2.25+0x14584>
   2cfc8:	mov	x0, #0x0                   	// #0
   2cfcc:	mov	w5, #0x0                   	// #0
   2cfd0:	ldr	x4, [sp, #32]
   2cfd4:	ldr	x3, [sp, #40]
   2cfd8:	ldr	x2, [sp, #48]
   2cfdc:	mov	x1, x0
   2cfe0:	ldr	x0, [sp, #56]
   2cfe4:	bl	2abdc <scols_init_debug@@SMARTCOLS_2.25+0x12194>
   2cfe8:	str	w0, [sp, #220]
   2cfec:	ldr	w0, [sp, #220]
   2cff0:	cmp	w0, #0x0
   2cff4:	b.eq	2d2ec <scols_init_debug@@SMARTCOLS_2.25+0x148a4>  // b.none
   2cff8:	ldr	w0, [sp, #220]
   2cffc:	cmp	w0, #0x0
   2d000:	b.lt	2d31c <scols_init_debug@@SMARTCOLS_2.25+0x148d4>  // b.tstop
   2d004:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2d008:	add	x0, x0, #0xbd8
   2d00c:	ldr	w0, [x0]
   2d010:	and	w0, w0, #0x4
   2d014:	cmp	w0, #0x0
   2d018:	b.eq	2d074 <scols_init_debug@@SMARTCOLS_2.25+0x1462c>  // b.none
   2d01c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2d020:	ldr	x0, [x0, #4016]
   2d024:	ldr	x19, [x0]
   2d028:	bl	7870 <getpid@plt>
   2d02c:	mov	w1, w0
   2d030:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d034:	add	x4, x0, #0xef0
   2d038:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d03c:	add	x3, x0, #0xea8
   2d040:	mov	w2, w1
   2d044:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d048:	add	x1, x0, #0xef8
   2d04c:	mov	x0, x19
   2d050:	bl	8380 <fprintf@plt>
   2d054:	ldr	x0, [sp, #56]
   2d058:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2d05c:	ldr	x3, [sp, #48]
   2d060:	mov	x2, x0
   2d064:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d068:	add	x1, x0, #0x818
   2d06c:	ldr	x0, [sp, #56]
   2d070:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2d074:	add	x0, sp, #0x48
   2d078:	mov	x1, x0
   2d07c:	ldr	x0, [sp, #56]
   2d080:	bl	2a29c <scols_init_debug@@SMARTCOLS_2.25+0x11854>
   2d084:	str	w0, [sp, #220]
   2d088:	ldr	w0, [sp, #220]
   2d08c:	cmp	w0, #0x0
   2d090:	b.eq	2d104 <scols_init_debug@@SMARTCOLS_2.25+0x146bc>  // b.none
   2d094:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2d098:	add	x0, x0, #0xbd8
   2d09c:	ldr	w0, [x0]
   2d0a0:	and	w0, w0, #0x4
   2d0a4:	cmp	w0, #0x0
   2d0a8:	b.eq	2d324 <scols_init_debug@@SMARTCOLS_2.25+0x148dc>  // b.none
   2d0ac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2d0b0:	ldr	x0, [x0, #4016]
   2d0b4:	ldr	x19, [x0]
   2d0b8:	bl	7870 <getpid@plt>
   2d0bc:	mov	w1, w0
   2d0c0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d0c4:	add	x4, x0, #0xef0
   2d0c8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d0cc:	add	x3, x0, #0xea8
   2d0d0:	mov	w2, w1
   2d0d4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d0d8:	add	x1, x0, #0xef8
   2d0dc:	mov	x0, x19
   2d0e0:	bl	8380 <fprintf@plt>
   2d0e4:	ldr	x0, [sp, #56]
   2d0e8:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2d0ec:	mov	x2, x0
   2d0f0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d0f4:	add	x1, x0, #0x830
   2d0f8:	ldr	x0, [sp, #56]
   2d0fc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2d100:	b	2d324 <scols_init_debug@@SMARTCOLS_2.25+0x148dc>
   2d104:	add	x0, sp, #0x50
   2d108:	mov	x1, x0
   2d10c:	ldr	x0, [sp, #56]
   2d110:	bl	2a4f0 <scols_init_debug@@SMARTCOLS_2.25+0x11aa8>
   2d114:	str	w0, [sp, #220]
   2d118:	ldr	w0, [sp, #220]
   2d11c:	cmp	w0, #0x0
   2d120:	b.eq	2d194 <scols_init_debug@@SMARTCOLS_2.25+0x1474c>  // b.none
   2d124:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2d128:	add	x0, x0, #0xbd8
   2d12c:	ldr	w0, [x0]
   2d130:	and	w0, w0, #0x4
   2d134:	cmp	w0, #0x0
   2d138:	b.eq	2d32c <scols_init_debug@@SMARTCOLS_2.25+0x148e4>  // b.none
   2d13c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2d140:	ldr	x0, [x0, #4016]
   2d144:	ldr	x19, [x0]
   2d148:	bl	7870 <getpid@plt>
   2d14c:	mov	w1, w0
   2d150:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d154:	add	x4, x0, #0xef0
   2d158:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d15c:	add	x3, x0, #0xea8
   2d160:	mov	w2, w1
   2d164:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d168:	add	x1, x0, #0xef8
   2d16c:	mov	x0, x19
   2d170:	bl	8380 <fprintf@plt>
   2d174:	ldr	x0, [sp, #56]
   2d178:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2d17c:	mov	x2, x0
   2d180:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d184:	add	x1, x0, #0x858
   2d188:	ldr	x0, [sp, #56]
   2d18c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2d190:	b	2d32c <scols_init_debug@@SMARTCOLS_2.25+0x148e4>
   2d194:	ldr	x0, [sp, #80]
   2d198:	ldr	x1, [sp, #32]
   2d19c:	cmp	x1, x0
   2d1a0:	b.ne	2d22c <scols_init_debug@@SMARTCOLS_2.25+0x147e4>  // b.any
   2d1a4:	ldr	x0, [sp, #72]
   2d1a8:	ldr	x1, [sp, #40]
   2d1ac:	cmp	x1, x0
   2d1b0:	b.ne	2d22c <scols_init_debug@@SMARTCOLS_2.25+0x147e4>  // b.any
   2d1b4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2d1b8:	add	x0, x0, #0xbd8
   2d1bc:	ldr	w0, [x0]
   2d1c0:	and	w0, w0, #0x4
   2d1c4:	cmp	w0, #0x0
   2d1c8:	b.eq	2d220 <scols_init_debug@@SMARTCOLS_2.25+0x147d8>  // b.none
   2d1cc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2d1d0:	ldr	x0, [x0, #4016]
   2d1d4:	ldr	x19, [x0]
   2d1d8:	bl	7870 <getpid@plt>
   2d1dc:	mov	w1, w0
   2d1e0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d1e4:	add	x4, x0, #0xef0
   2d1e8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d1ec:	add	x3, x0, #0xea8
   2d1f0:	mov	w2, w1
   2d1f4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d1f8:	add	x1, x0, #0xef8
   2d1fc:	mov	x0, x19
   2d200:	bl	8380 <fprintf@plt>
   2d204:	ldr	x0, [sp, #56]
   2d208:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2d20c:	mov	x2, x0
   2d210:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d214:	add	x1, x0, #0x880
   2d218:	ldr	x0, [sp, #56]
   2d21c:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2d220:	mov	w0, #0x2                   	// #2
   2d224:	str	w0, [sp, #220]
   2d228:	b	2d348 <scols_init_debug@@SMARTCOLS_2.25+0x14900>
   2d22c:	ldr	x0, [sp, #80]
   2d230:	cmp	x0, #0x0
   2d234:	b.eq	2d250 <scols_init_debug@@SMARTCOLS_2.25+0x14808>  // b.none
   2d238:	ldr	x1, [sp, #72]
   2d23c:	ldr	x0, [sp, #80]
   2d240:	add	x0, x1, x0
   2d244:	ldr	x1, [sp, #40]
   2d248:	cmp	x1, x0
   2d24c:	b.cs	2d2f4 <scols_init_debug@@SMARTCOLS_2.25+0x148ac>  // b.hs, b.nlast
   2d250:	ldr	x0, [sp, #32]
   2d254:	cmp	x0, #0x0
   2d258:	b.eq	2d274 <scols_init_debug@@SMARTCOLS_2.25+0x1482c>  // b.none
   2d25c:	ldr	x1, [sp, #40]
   2d260:	ldr	x0, [sp, #32]
   2d264:	add	x1, x1, x0
   2d268:	ldr	x0, [sp, #72]
   2d26c:	cmp	x1, x0
   2d270:	b.ls	2d2fc <scols_init_debug@@SMARTCOLS_2.25+0x148b4>  // b.plast
   2d274:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2d278:	add	x0, x0, #0xbd8
   2d27c:	ldr	w0, [x0]
   2d280:	and	w0, w0, #0x4
   2d284:	cmp	w0, #0x0
   2d288:	b.eq	2d2e0 <scols_init_debug@@SMARTCOLS_2.25+0x14898>  // b.none
   2d28c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2d290:	ldr	x0, [x0, #4016]
   2d294:	ldr	x19, [x0]
   2d298:	bl	7870 <getpid@plt>
   2d29c:	mov	w1, w0
   2d2a0:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d2a4:	add	x4, x0, #0xef0
   2d2a8:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d2ac:	add	x3, x0, #0xea8
   2d2b0:	mov	w2, w1
   2d2b4:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d2b8:	add	x1, x0, #0xef8
   2d2bc:	mov	x0, x19
   2d2c0:	bl	8380 <fprintf@plt>
   2d2c4:	ldr	x0, [sp, #56]
   2d2c8:	bl	28c44 <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   2d2cc:	mov	x2, x0
   2d2d0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d2d4:	add	x1, x0, #0x8a8
   2d2d8:	ldr	x0, [sp, #56]
   2d2dc:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2d2e0:	mov	w0, #0x1                   	// #1
   2d2e4:	str	w0, [sp, #220]
   2d2e8:	b	2d348 <scols_init_debug@@SMARTCOLS_2.25+0x14900>
   2d2ec:	nop
   2d2f0:	b	2d300 <scols_init_debug@@SMARTCOLS_2.25+0x148b8>
   2d2f4:	nop
   2d2f8:	b	2d300 <scols_init_debug@@SMARTCOLS_2.25+0x148b8>
   2d2fc:	nop
   2d300:	ldr	x0, [sp, #56]
   2d304:	bl	29b98 <scols_init_debug@@SMARTCOLS_2.25+0x11150>
   2d308:	str	w0, [sp, #220]
   2d30c:	ldr	w0, [sp, #220]
   2d310:	cmp	w0, #0x0
   2d314:	b.eq	2cfb4 <scols_init_debug@@SMARTCOLS_2.25+0x1456c>  // b.none
   2d318:	b	2d330 <scols_init_debug@@SMARTCOLS_2.25+0x148e8>
   2d31c:	nop
   2d320:	b	2d330 <scols_init_debug@@SMARTCOLS_2.25+0x148e8>
   2d324:	nop
   2d328:	b	2d330 <scols_init_debug@@SMARTCOLS_2.25+0x148e8>
   2d32c:	nop
   2d330:	ldr	w0, [sp, #220]
   2d334:	cmp	w0, #0x1
   2d338:	b.ne	2d344 <scols_init_debug@@SMARTCOLS_2.25+0x148fc>  // b.any
   2d33c:	str	wzr, [sp, #220]
   2d340:	b	2d348 <scols_init_debug@@SMARTCOLS_2.25+0x14900>
   2d344:	nop
   2d348:	ldr	x0, [sp, #56]
   2d34c:	bl	290bc <scols_init_debug@@SMARTCOLS_2.25+0x10674>
   2d350:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2d354:	add	x0, x0, #0xbd8
   2d358:	ldr	w0, [x0]
   2d35c:	and	w0, w0, #0x4
   2d360:	cmp	w0, #0x0
   2d364:	b.eq	2d3b4 <scols_init_debug@@SMARTCOLS_2.25+0x1496c>  // b.none
   2d368:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2d36c:	ldr	x0, [x0, #4016]
   2d370:	ldr	x19, [x0]
   2d374:	bl	7870 <getpid@plt>
   2d378:	mov	w1, w0
   2d37c:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d380:	add	x4, x0, #0xef0
   2d384:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d388:	add	x3, x0, #0xea8
   2d38c:	mov	w2, w1
   2d390:	adrp	x0, 37000 <scols_init_debug@@SMARTCOLS_2.25+0x1e5b8>
   2d394:	add	x1, x0, #0xef8
   2d398:	mov	x0, x19
   2d39c:	bl	8380 <fprintf@plt>
   2d3a0:	ldr	w2, [sp, #220]
   2d3a4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d3a8:	add	x1, x0, #0x8c8
   2d3ac:	ldr	x0, [sp, #56]
   2d3b0:	bl	28388 <scols_init_debug@@SMARTCOLS_2.25+0xf940>
   2d3b4:	ldr	w0, [sp, #220]
   2d3b8:	ldr	x19, [sp, #16]
   2d3bc:	ldp	x29, x30, [sp], #224
   2d3c0:	ret
   2d3c4:	sub	sp, sp, #0x200
   2d3c8:	stp	x29, x30, [sp]
   2d3cc:	mov	x29, sp
   2d3d0:	str	x0, [sp, #40]
   2d3d4:	str	x1, [sp, #32]
   2d3d8:	str	x2, [sp, #24]
   2d3dc:	str	w3, [sp, #20]
   2d3e0:	str	xzr, [sp, #504]
   2d3e4:	ldr	x0, [sp, #40]
   2d3e8:	cmp	x0, #0x0
   2d3ec:	b.ne	2d3f8 <scols_init_debug@@SMARTCOLS_2.25+0x149b0>  // b.any
   2d3f0:	mov	x0, #0x0                   	// #0
   2d3f4:	b	2d44c <scols_init_debug@@SMARTCOLS_2.25+0x14a04>
   2d3f8:	add	x0, sp, #0x30
   2d3fc:	mov	w1, #0x0                   	// #0
   2d400:	bl	28830 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2d404:	cmp	w0, #0x0
   2d408:	b.eq	2d414 <scols_init_debug@@SMARTCOLS_2.25+0x149cc>  // b.none
   2d40c:	mov	x0, #0x0                   	// #0
   2d410:	b	2d44c <scols_init_debug@@SMARTCOLS_2.25+0x14a04>
   2d414:	add	x0, sp, #0x30
   2d418:	ldr	w4, [sp, #20]
   2d41c:	ldr	x3, [sp, #24]
   2d420:	ldr	x2, [sp, #32]
   2d424:	ldr	x1, [sp, #40]
   2d428:	bl	2cdfc <scols_init_debug@@SMARTCOLS_2.25+0x143b4>
   2d42c:	cmp	w0, #0x0
   2d430:	b.ne	2d440 <scols_init_debug@@SMARTCOLS_2.25+0x149f8>  // b.any
   2d434:	add	x0, sp, #0x30
   2d438:	bl	28c04 <scols_init_debug@@SMARTCOLS_2.25+0x101bc>
   2d43c:	str	x0, [sp, #504]
   2d440:	add	x0, sp, #0x30
   2d444:	bl	28b2c <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   2d448:	ldr	x0, [sp, #504]
   2d44c:	ldp	x29, x30, [sp]
   2d450:	add	sp, sp, #0x200
   2d454:	ret
   2d458:	sub	sp, sp, #0x200
   2d45c:	stp	x29, x30, [sp]
   2d460:	mov	x29, sp
   2d464:	str	x0, [sp, #24]
   2d468:	str	x1, [sp, #16]
   2d46c:	str	wzr, [sp, #508]
   2d470:	ldr	x0, [sp, #24]
   2d474:	cmp	x0, #0x0
   2d478:	b.ne	2d484 <scols_init_debug@@SMARTCOLS_2.25+0x14a3c>  // b.any
   2d47c:	mov	w0, #0xffffffff            	// #-1
   2d480:	b	2d584 <scols_init_debug@@SMARTCOLS_2.25+0x14b3c>
   2d484:	add	x0, sp, #0x28
   2d488:	mov	w1, #0x0                   	// #0
   2d48c:	bl	28830 <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2d490:	str	w0, [sp, #504]
   2d494:	ldr	w0, [sp, #504]
   2d498:	cmp	w0, #0x0
   2d49c:	b.eq	2d4a8 <scols_init_debug@@SMARTCOLS_2.25+0x14a60>  // b.none
   2d4a0:	ldr	w0, [sp, #504]
   2d4a4:	b	2d584 <scols_init_debug@@SMARTCOLS_2.25+0x14b3c>
   2d4a8:	add	x0, sp, #0x28
   2d4ac:	mov	w1, #0x2                   	// #2
   2d4b0:	bl	28f64 <scols_init_debug@@SMARTCOLS_2.25+0x1051c>
   2d4b4:	cmp	w0, #0x0
   2d4b8:	b.eq	2d53c <scols_init_debug@@SMARTCOLS_2.25+0x14af4>  // b.none
   2d4bc:	mov	w0, #0xffffffff            	// #-1
   2d4c0:	b	2d584 <scols_init_debug@@SMARTCOLS_2.25+0x14b3c>
   2d4c4:	add	x0, sp, #0x28
   2d4c8:	bl	2a188 <scols_init_debug@@SMARTCOLS_2.25+0x11740>
   2d4cc:	str	x0, [sp, #496]
   2d4d0:	ldr	x0, [sp, #496]
   2d4d4:	cmp	x0, #0x0
   2d4d8:	b.eq	2d4f0 <scols_init_debug@@SMARTCOLS_2.25+0x14aa8>  // b.none
   2d4dc:	ldr	x1, [sp, #24]
   2d4e0:	ldr	x0, [sp, #496]
   2d4e4:	bl	7d20 <strcmp@plt>
   2d4e8:	cmp	w0, #0x0
   2d4ec:	b.eq	2d4fc <scols_init_debug@@SMARTCOLS_2.25+0x14ab4>  // b.none
   2d4f0:	ldr	x0, [sp, #496]
   2d4f4:	bl	7dc0 <free@plt>
   2d4f8:	b	2d53c <scols_init_debug@@SMARTCOLS_2.25+0x14af4>
   2d4fc:	ldr	x0, [sp, #496]
   2d500:	bl	7dc0 <free@plt>
   2d504:	ldr	x0, [sp, #16]
   2d508:	cmp	x0, #0x0
   2d50c:	b.eq	2d530 <scols_init_debug@@SMARTCOLS_2.25+0x14ae8>  // b.none
   2d510:	ldr	w0, [sp, #508]
   2d514:	cmp	w0, #0x0
   2d518:	b.ne	2d530 <scols_init_debug@@SMARTCOLS_2.25+0x14ae8>  // b.any
   2d51c:	add	x0, sp, #0x28
   2d520:	bl	28c04 <scols_init_debug@@SMARTCOLS_2.25+0x101bc>
   2d524:	mov	x1, x0
   2d528:	ldr	x0, [sp, #16]
   2d52c:	str	x1, [x0]
   2d530:	ldr	w0, [sp, #508]
   2d534:	add	w0, w0, #0x1
   2d538:	str	w0, [sp, #508]
   2d53c:	add	x0, sp, #0x28
   2d540:	bl	29b98 <scols_init_debug@@SMARTCOLS_2.25+0x11150>
   2d544:	cmp	w0, #0x0
   2d548:	b.eq	2d4c4 <scols_init_debug@@SMARTCOLS_2.25+0x14a7c>  // b.none
   2d54c:	add	x0, sp, #0x28
   2d550:	bl	28b2c <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   2d554:	ldr	x0, [sp, #16]
   2d558:	cmp	x0, #0x0
   2d55c:	b.eq	2d580 <scols_init_debug@@SMARTCOLS_2.25+0x14b38>  // b.none
   2d560:	ldr	w0, [sp, #508]
   2d564:	cmp	w0, #0x1
   2d568:	b.le	2d580 <scols_init_debug@@SMARTCOLS_2.25+0x14b38>
   2d56c:	ldr	x0, [sp, #16]
   2d570:	ldr	x0, [x0]
   2d574:	bl	7dc0 <free@plt>
   2d578:	ldr	x0, [sp, #16]
   2d57c:	str	xzr, [x0]
   2d580:	ldr	w0, [sp, #508]
   2d584:	ldp	x29, x30, [sp]
   2d588:	add	sp, sp, #0x200
   2d58c:	ret
   2d590:	stp	x29, x30, [sp, #-48]!
   2d594:	mov	x29, sp
   2d598:	str	w0, [sp, #28]
   2d59c:	ldr	w1, [sp, #28]
   2d5a0:	mov	w0, #0xde83                	// #56963
   2d5a4:	movk	w0, #0x431b, lsl #16
   2d5a8:	umull	x0, w1, w0
   2d5ac:	lsr	x0, x0, #32
   2d5b0:	lsr	w0, w0, #18
   2d5b4:	mov	w0, w0
   2d5b8:	str	x0, [sp, #32]
   2d5bc:	ldr	w1, [sp, #28]
   2d5c0:	mov	w0, #0xde83                	// #56963
   2d5c4:	movk	w0, #0x431b, lsl #16
   2d5c8:	umull	x0, w1, w0
   2d5cc:	lsr	x0, x0, #32
   2d5d0:	lsr	w0, w0, #18
   2d5d4:	mov	w2, #0x4240                	// #16960
   2d5d8:	movk	w2, #0xf, lsl #16
   2d5dc:	mul	w0, w0, w2
   2d5e0:	sub	w0, w1, w0
   2d5e4:	mov	w1, w0
   2d5e8:	mov	x0, x1
   2d5ec:	lsl	x0, x0, #5
   2d5f0:	sub	x0, x0, x1
   2d5f4:	lsl	x0, x0, #2
   2d5f8:	add	x0, x0, x1
   2d5fc:	lsl	x0, x0, #3
   2d600:	str	x0, [sp, #40]
   2d604:	add	x0, sp, #0x20
   2d608:	mov	x1, #0x0                   	// #0
   2d60c:	bl	7e40 <nanosleep@plt>
   2d610:	ldp	x29, x30, [sp], #48
   2d614:	ret
   2d618:	stp	x29, x30, [sp, #-64]!
   2d61c:	mov	x29, sp
   2d620:	str	w0, [sp, #44]
   2d624:	str	x1, [sp, #32]
   2d628:	str	x2, [sp, #24]
   2d62c:	b	2d6cc <scols_init_debug@@SMARTCOLS_2.25+0x14c84>
   2d630:	bl	8240 <__errno_location@plt>
   2d634:	str	wzr, [x0]
   2d638:	ldr	x2, [sp, #24]
   2d63c:	ldr	x1, [sp, #32]
   2d640:	ldr	w0, [sp, #44]
   2d644:	bl	7c20 <write@plt>
   2d648:	str	x0, [sp, #56]
   2d64c:	ldr	x0, [sp, #56]
   2d650:	cmp	x0, #0x0
   2d654:	b.le	2d688 <scols_init_debug@@SMARTCOLS_2.25+0x14c40>
   2d658:	ldr	x0, [sp, #56]
   2d65c:	ldr	x1, [sp, #24]
   2d660:	sub	x0, x1, x0
   2d664:	str	x0, [sp, #24]
   2d668:	ldr	x0, [sp, #24]
   2d66c:	cmp	x0, #0x0
   2d670:	b.eq	2d6b0 <scols_init_debug@@SMARTCOLS_2.25+0x14c68>  // b.none
   2d674:	ldr	x0, [sp, #56]
   2d678:	ldr	x1, [sp, #32]
   2d67c:	add	x0, x1, x0
   2d680:	str	x0, [sp, #32]
   2d684:	b	2d6b0 <scols_init_debug@@SMARTCOLS_2.25+0x14c68>
   2d688:	bl	8240 <__errno_location@plt>
   2d68c:	ldr	w0, [x0]
   2d690:	cmp	w0, #0x4
   2d694:	b.eq	2d6b0 <scols_init_debug@@SMARTCOLS_2.25+0x14c68>  // b.none
   2d698:	bl	8240 <__errno_location@plt>
   2d69c:	ldr	w0, [x0]
   2d6a0:	cmp	w0, #0xb
   2d6a4:	b.eq	2d6b0 <scols_init_debug@@SMARTCOLS_2.25+0x14c68>  // b.none
   2d6a8:	mov	w0, #0xffffffff            	// #-1
   2d6ac:	b	2d6dc <scols_init_debug@@SMARTCOLS_2.25+0x14c94>
   2d6b0:	bl	8240 <__errno_location@plt>
   2d6b4:	ldr	w0, [x0]
   2d6b8:	cmp	w0, #0xb
   2d6bc:	b.ne	2d6cc <scols_init_debug@@SMARTCOLS_2.25+0x14c84>  // b.any
   2d6c0:	mov	w0, #0xd090                	// #53392
   2d6c4:	movk	w0, #0x3, lsl #16
   2d6c8:	bl	2d590 <scols_init_debug@@SMARTCOLS_2.25+0x14b48>
   2d6cc:	ldr	x0, [sp, #24]
   2d6d0:	cmp	x0, #0x0
   2d6d4:	b.ne	2d630 <scols_init_debug@@SMARTCOLS_2.25+0x14be8>  // b.any
   2d6d8:	mov	w0, #0x0                   	// #0
   2d6dc:	ldp	x29, x30, [sp], #64
   2d6e0:	ret
   2d6e4:	stp	x29, x30, [sp, #-80]!
   2d6e8:	mov	x29, sp
   2d6ec:	str	w0, [sp, #44]
   2d6f0:	str	x1, [sp, #32]
   2d6f4:	str	x2, [sp, #24]
   2d6f8:	str	xzr, [sp, #72]
   2d6fc:	str	wzr, [sp, #68]
   2d700:	ldr	x2, [sp, #24]
   2d704:	mov	w1, #0x0                   	// #0
   2d708:	ldr	x0, [sp, #32]
   2d70c:	bl	7a30 <memset@plt>
   2d710:	b	2d7d4 <scols_init_debug@@SMARTCOLS_2.25+0x14d8c>
   2d714:	ldr	x2, [sp, #24]
   2d718:	ldr	x1, [sp, #32]
   2d71c:	ldr	w0, [sp, #44]
   2d720:	bl	7ff0 <read@plt>
   2d724:	str	x0, [sp, #56]
   2d728:	ldr	x0, [sp, #56]
   2d72c:	cmp	x0, #0x0
   2d730:	b.gt	2d7a0 <scols_init_debug@@SMARTCOLS_2.25+0x14d58>
   2d734:	ldr	x0, [sp, #56]
   2d738:	cmp	x0, #0x0
   2d73c:	b.ge	2d784 <scols_init_debug@@SMARTCOLS_2.25+0x14d3c>  // b.tcont
   2d740:	bl	8240 <__errno_location@plt>
   2d744:	ldr	w0, [x0]
   2d748:	cmp	w0, #0xb
   2d74c:	b.eq	2d760 <scols_init_debug@@SMARTCOLS_2.25+0x14d18>  // b.none
   2d750:	bl	8240 <__errno_location@plt>
   2d754:	ldr	w0, [x0]
   2d758:	cmp	w0, #0x4
   2d75c:	b.ne	2d784 <scols_init_debug@@SMARTCOLS_2.25+0x14d3c>  // b.any
   2d760:	ldr	w0, [sp, #68]
   2d764:	add	w1, w0, #0x1
   2d768:	str	w1, [sp, #68]
   2d76c:	cmp	w0, #0x4
   2d770:	b.gt	2d784 <scols_init_debug@@SMARTCOLS_2.25+0x14d3c>
   2d774:	mov	w0, #0xd090                	// #53392
   2d778:	movk	w0, #0x3, lsl #16
   2d77c:	bl	2d590 <scols_init_debug@@SMARTCOLS_2.25+0x14b48>
   2d780:	b	2d7d4 <scols_init_debug@@SMARTCOLS_2.25+0x14d8c>
   2d784:	ldr	x0, [sp, #72]
   2d788:	cmp	x0, #0x0
   2d78c:	b.eq	2d798 <scols_init_debug@@SMARTCOLS_2.25+0x14d50>  // b.none
   2d790:	ldr	x0, [sp, #72]
   2d794:	b	2d7e4 <scols_init_debug@@SMARTCOLS_2.25+0x14d9c>
   2d798:	mov	x0, #0xffffffffffffffff    	// #-1
   2d79c:	b	2d7e4 <scols_init_debug@@SMARTCOLS_2.25+0x14d9c>
   2d7a0:	str	wzr, [sp, #68]
   2d7a4:	ldr	x0, [sp, #56]
   2d7a8:	ldr	x1, [sp, #24]
   2d7ac:	sub	x0, x1, x0
   2d7b0:	str	x0, [sp, #24]
   2d7b4:	ldr	x0, [sp, #56]
   2d7b8:	ldr	x1, [sp, #32]
   2d7bc:	add	x0, x1, x0
   2d7c0:	str	x0, [sp, #32]
   2d7c4:	ldr	x1, [sp, #72]
   2d7c8:	ldr	x0, [sp, #56]
   2d7cc:	add	x0, x1, x0
   2d7d0:	str	x0, [sp, #72]
   2d7d4:	ldr	x0, [sp, #24]
   2d7d8:	cmp	x0, #0x0
   2d7dc:	b.ne	2d714 <scols_init_debug@@SMARTCOLS_2.25+0x14ccc>  // b.any
   2d7e0:	ldr	x0, [sp, #72]
   2d7e4:	ldp	x29, x30, [sp], #80
   2d7e8:	ret
   2d7ec:	stp	x29, x30, [sp, #-48]!
   2d7f0:	mov	x29, sp
   2d7f4:	str	w0, [sp, #28]
   2d7f8:	str	x1, [sp, #16]
   2d7fc:	ldr	w0, [sp, #28]
   2d800:	str	w0, [sp, #32]
   2d804:	mov	w0, #0x3                   	// #3
   2d808:	strh	w0, [sp, #36]
   2d80c:	strh	wzr, [sp, #38]
   2d810:	ldr	x0, [sp, #16]
   2d814:	mov	w1, w0
   2d818:	add	x0, sp, #0x20
   2d81c:	mov	w2, w1
   2d820:	mov	x1, #0x1                   	// #1
   2d824:	bl	7980 <poll@plt>
   2d828:	str	w0, [sp, #44]
   2d82c:	ldr	w0, [sp, #44]
   2d830:	cmp	w0, #0x0
   2d834:	b.ge	2d848 <scols_init_debug@@SMARTCOLS_2.25+0x14e00>  // b.tcont
   2d838:	bl	8240 <__errno_location@plt>
   2d83c:	ldr	w0, [x0]
   2d840:	cmp	w0, #0x4
   2d844:	b.eq	2d810 <scols_init_debug@@SMARTCOLS_2.25+0x14dc8>  // b.none
   2d848:	ldr	w0, [sp, #44]
   2d84c:	cmp	w0, #0x1
   2d850:	b.ne	2d870 <scols_init_debug@@SMARTCOLS_2.25+0x14e28>  // b.any
   2d854:	ldrsh	w0, [sp, #38]
   2d858:	and	w0, w0, #0xffff
   2d85c:	and	w0, w0, #0x3
   2d860:	cmp	w0, #0x0
   2d864:	b.eq	2d870 <scols_init_debug@@SMARTCOLS_2.25+0x14e28>  // b.none
   2d868:	mov	w0, #0x1                   	// #1
   2d86c:	b	2d874 <scols_init_debug@@SMARTCOLS_2.25+0x14e2c>
   2d870:	mov	w0, #0x0                   	// #0
   2d874:	ldp	x29, x30, [sp], #48
   2d878:	ret
   2d87c:	stp	x29, x30, [sp, #-160]!
   2d880:	mov	x29, sp
   2d884:	str	x19, [sp, #16]
   2d888:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d88c:	add	x1, x0, #0x948
   2d890:	add	x0, sp, #0x28
   2d894:	ldp	x2, x3, [x1]
   2d898:	stp	x2, x3, [x0]
   2d89c:	ldp	x2, x3, [x1, #16]
   2d8a0:	stp	x2, x3, [x0, #16]
   2d8a4:	ldp	x2, x3, [x1, #32]
   2d8a8:	stp	x2, x3, [x0, #32]
   2d8ac:	ldp	x2, x3, [x1, #48]
   2d8b0:	stp	x2, x3, [x0, #48]
   2d8b4:	ldp	x2, x3, [x1, #64]
   2d8b8:	stp	x2, x3, [x0, #64]
   2d8bc:	ldp	x2, x3, [x1, #80]
   2d8c0:	stp	x2, x3, [x0, #80]
   2d8c4:	ldr	x2, [x1, #96]
   2d8c8:	str	x2, [x0, #96]
   2d8cc:	ldur	x1, [x1, #102]
   2d8d0:	stur	x1, [x0, #102]
   2d8d4:	mov	w0, #0x1                   	// #1
   2d8d8:	str	w0, [sp, #36]
   2d8dc:	mov	w2, #0x0                   	// #0
   2d8e0:	mov	w1, #0x801                 	// #2049
   2d8e4:	movk	w1, #0x8, lsl #16
   2d8e8:	mov	w0, #0x1                   	// #1
   2d8ec:	bl	7f40 <socket@plt>
   2d8f0:	str	w0, [sp, #156]
   2d8f4:	ldr	w0, [sp, #156]
   2d8f8:	cmp	w0, #0x0
   2d8fc:	b.ge	2d914 <scols_init_debug@@SMARTCOLS_2.25+0x14ecc>  // b.tcont
   2d900:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d904:	add	x0, x0, #0x8e8
   2d908:	bl	8330 <gettext@plt>
   2d90c:	bl	7fe0 <warnx@plt>
   2d910:	b	2d9d8 <scols_init_debug@@SMARTCOLS_2.25+0x14f90>
   2d914:	add	x0, sp, #0x24
   2d918:	mov	w4, #0x4                   	// #4
   2d91c:	mov	x3, x0
   2d920:	mov	w2, #0x10                  	// #16
   2d924:	mov	w1, #0x1                   	// #1
   2d928:	ldr	w0, [sp, #156]
   2d92c:	bl	7910 <setsockopt@plt>
   2d930:	str	w0, [sp, #152]
   2d934:	ldr	w0, [sp, #152]
   2d938:	cmp	w0, #0x0
   2d93c:	b.ge	2d964 <scols_init_debug@@SMARTCOLS_2.25+0x14f1c>  // b.tcont
   2d940:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d944:	add	x0, x0, #0x900
   2d948:	bl	8330 <gettext@plt>
   2d94c:	bl	7fe0 <warnx@plt>
   2d950:	ldr	w0, [sp, #156]
   2d954:	bl	7bb0 <close@plt>
   2d958:	mov	w0, #0xffffffff            	// #-1
   2d95c:	str	w0, [sp, #156]
   2d960:	b	2d9d8 <scols_init_debug@@SMARTCOLS_2.25+0x14f90>
   2d964:	add	x0, sp, #0x28
   2d968:	mov	x19, x0
   2d96c:	add	x0, sp, #0x28
   2d970:	add	x0, x0, #0x2
   2d974:	add	x0, x0, #0x1
   2d978:	bl	74f0 <strlen@plt>
   2d97c:	add	w0, w0, #0x3
   2d980:	mov	w2, w0
   2d984:	mov	x1, x19
   2d988:	ldr	w0, [sp, #156]
   2d98c:	bl	7ea0 <connect@plt>
   2d990:	str	w0, [sp, #152]
   2d994:	ldr	w0, [sp, #152]
   2d998:	cmp	w0, #0x0
   2d99c:	b.ge	2d9d4 <scols_init_debug@@SMARTCOLS_2.25+0x14f8c>  // b.tcont
   2d9a0:	bl	8240 <__errno_location@plt>
   2d9a4:	ldr	w0, [x0]
   2d9a8:	cmp	w0, #0x6f
   2d9ac:	b.eq	2d9c0 <scols_init_debug@@SMARTCOLS_2.25+0x14f78>  // b.none
   2d9b0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2d9b4:	add	x0, x0, #0x928
   2d9b8:	bl	8330 <gettext@plt>
   2d9bc:	bl	7fe0 <warnx@plt>
   2d9c0:	ldr	w0, [sp, #156]
   2d9c4:	bl	7bb0 <close@plt>
   2d9c8:	mov	w0, #0xffffffff            	// #-1
   2d9cc:	str	w0, [sp, #156]
   2d9d0:	b	2d9d8 <scols_init_debug@@SMARTCOLS_2.25+0x14f90>
   2d9d4:	nop
   2d9d8:	ldr	w0, [sp, #156]
   2d9dc:	ldr	x19, [sp, #16]
   2d9e0:	ldp	x29, x30, [sp], #160
   2d9e4:	ret
   2d9e8:	sub	sp, sp, #0x230
   2d9ec:	stp	x29, x30, [sp]
   2d9f0:	mov	x29, sp
   2d9f4:	str	w0, [sp, #28]
   2d9f8:	str	x1, [sp, #504]
   2d9fc:	str	x2, [sp, #512]
   2da00:	str	x3, [sp, #520]
   2da04:	str	x4, [sp, #528]
   2da08:	str	x5, [sp, #536]
   2da0c:	str	x6, [sp, #544]
   2da10:	str	x7, [sp, #552]
   2da14:	str	q0, [sp, #368]
   2da18:	str	q1, [sp, #384]
   2da1c:	str	q2, [sp, #400]
   2da20:	str	q3, [sp, #416]
   2da24:	str	q4, [sp, #432]
   2da28:	str	q5, [sp, #448]
   2da2c:	str	q6, [sp, #464]
   2da30:	str	q7, [sp, #480]
   2da34:	mov	w0, #0xffffffff            	// #-1
   2da38:	str	w0, [sp, #364]
   2da3c:	str	wzr, [sp, #360]
   2da40:	add	x0, sp, #0xc0
   2da44:	add	x0, x0, #0x8
   2da48:	bl	79c0 <sigemptyset@plt>
   2da4c:	mov	x0, #0x1                   	// #1
   2da50:	str	x0, [sp, #192]
   2da54:	mov	w0, #0x10000000            	// #268435456
   2da58:	str	w0, [sp, #328]
   2da5c:	add	x1, sp, #0x28
   2da60:	add	x0, sp, #0xc0
   2da64:	mov	x2, x1
   2da68:	mov	x1, x0
   2da6c:	mov	w0, #0xd                   	// #13
   2da70:	bl	7bc0 <sigaction@plt>
   2da74:	strb	wzr, [sp, #345]
   2da78:	ldr	w0, [sp, #28]
   2da7c:	cmp	w0, #0x51
   2da80:	b.eq	2dae0 <scols_init_debug@@SMARTCOLS_2.25+0x15098>  // b.none
   2da84:	ldr	w0, [sp, #28]
   2da88:	cmp	w0, #0x51
   2da8c:	b.gt	2db18 <scols_init_debug@@SMARTCOLS_2.25+0x150d0>
   2da90:	ldr	w0, [sp, #28]
   2da94:	cmp	w0, #0x3f
   2da98:	b.eq	2dba8 <scols_init_debug@@SMARTCOLS_2.25+0x15160>  // b.none
   2da9c:	ldr	w0, [sp, #28]
   2daa0:	cmp	w0, #0x50
   2daa4:	b.ne	2db18 <scols_init_debug@@SMARTCOLS_2.25+0x150d0>  // b.any
   2daa8:	bl	2d87c <scols_init_debug@@SMARTCOLS_2.25+0x14e34>
   2daac:	str	w0, [sp, #364]
   2dab0:	ldr	w0, [sp, #364]
   2dab4:	cmp	w0, #0x0
   2dab8:	b.lt	2db30 <scols_init_debug@@SMARTCOLS_2.25+0x150e8>  // b.tstop
   2dabc:	ldr	w0, [sp, #28]
   2dac0:	and	w0, w0, #0xff
   2dac4:	strb	w0, [sp, #344]
   2dac8:	add	x0, sp, #0x158
   2dacc:	mov	x2, #0x2                   	// #2
   2dad0:	mov	x1, x0
   2dad4:	ldr	w0, [sp, #364]
   2dad8:	bl	2d618 <scols_init_debug@@SMARTCOLS_2.25+0x14bd0>
   2dadc:	b	2db30 <scols_init_debug@@SMARTCOLS_2.25+0x150e8>
   2dae0:	bl	2d87c <scols_init_debug@@SMARTCOLS_2.25+0x14e34>
   2dae4:	str	w0, [sp, #364]
   2dae8:	ldr	w0, [sp, #364]
   2daec:	cmp	w0, #0x0
   2daf0:	b.lt	2db38 <scols_init_debug@@SMARTCOLS_2.25+0x150f0>  // b.tstop
   2daf4:	ldr	w0, [sp, #28]
   2daf8:	and	w0, w0, #0xff
   2dafc:	strb	w0, [sp, #344]
   2db00:	add	x0, sp, #0x158
   2db04:	mov	x2, #0x2                   	// #2
   2db08:	mov	x1, x0
   2db0c:	ldr	w0, [sp, #364]
   2db10:	bl	2d618 <scols_init_debug@@SMARTCOLS_2.25+0x14bd0>
   2db14:	b	2db38 <scols_init_debug@@SMARTCOLS_2.25+0x150f0>
   2db18:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2db1c:	add	x0, x0, #0x9b8
   2db20:	bl	8330 <gettext@plt>
   2db24:	ldr	w1, [sp, #28]
   2db28:	bl	7fe0 <warnx@plt>
   2db2c:	b	2dba8 <scols_init_debug@@SMARTCOLS_2.25+0x15160>
   2db30:	nop
   2db34:	b	2db3c <scols_init_debug@@SMARTCOLS_2.25+0x150f4>
   2db38:	nop
   2db3c:	strb	wzr, [sp, #352]
   2db40:	ldr	w0, [sp, #364]
   2db44:	cmp	w0, #0x0
   2db48:	b.lt	2db7c <scols_init_debug@@SMARTCOLS_2.25+0x15134>  // b.tstop
   2db4c:	mov	x1, #0x3e8                 	// #1000
   2db50:	ldr	w0, [sp, #364]
   2db54:	bl	2d7ec <scols_init_debug@@SMARTCOLS_2.25+0x14da4>
   2db58:	cmp	w0, #0x0
   2db5c:	b.eq	2db74 <scols_init_debug@@SMARTCOLS_2.25+0x1512c>  // b.none
   2db60:	add	x0, sp, #0x160
   2db64:	mov	x2, #0x2                   	// #2
   2db68:	mov	x1, x0
   2db6c:	ldr	w0, [sp, #364]
   2db70:	bl	2d6e4 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>
   2db74:	ldr	w0, [sp, #364]
   2db78:	bl	7bb0 <close@plt>
   2db7c:	add	x0, sp, #0x28
   2db80:	mov	x2, #0x0                   	// #0
   2db84:	mov	x1, x0
   2db88:	mov	w0, #0xd                   	// #13
   2db8c:	bl	7bc0 <sigaction@plt>
   2db90:	ldrb	w0, [sp, #352]
   2db94:	cmp	w0, #0x6
   2db98:	cset	w0, eq  // eq = none
   2db9c:	and	w0, w0, #0xff
   2dba0:	str	w0, [sp, #360]
   2dba4:	b	2dbac <scols_init_debug@@SMARTCOLS_2.25+0x15164>
   2dba8:	nop
   2dbac:	ldr	w0, [sp, #360]
   2dbb0:	ldp	x29, x30, [sp]
   2dbb4:	add	sp, sp, #0x230
   2dbb8:	ret
   2dbbc:	sub	sp, sp, #0x10
   2dbc0:	str	w0, [sp, #12]
   2dbc4:	ldr	w0, [sp, #12]
   2dbc8:	cmp	w0, #0x0
   2dbcc:	b.lt	2dbe8 <scols_init_debug@@SMARTCOLS_2.25+0x151a0>  // b.tstop
   2dbd0:	ldr	w0, [sp, #12]
   2dbd4:	cmp	w0, #0x9
   2dbd8:	b.gt	2dbe8 <scols_init_debug@@SMARTCOLS_2.25+0x151a0>
   2dbdc:	ldr	w0, [sp, #12]
   2dbe0:	add	w0, w0, #0x30
   2dbe4:	b	2dc10 <scols_init_debug@@SMARTCOLS_2.25+0x151c8>
   2dbe8:	ldr	w0, [sp, #12]
   2dbec:	cmp	w0, #0x9
   2dbf0:	b.le	2dc0c <scols_init_debug@@SMARTCOLS_2.25+0x151c4>
   2dbf4:	ldr	w0, [sp, #12]
   2dbf8:	cmp	w0, #0xf
   2dbfc:	b.gt	2dc0c <scols_init_debug@@SMARTCOLS_2.25+0x151c4>
   2dc00:	ldr	w0, [sp, #12]
   2dc04:	add	w0, w0, #0x57
   2dc08:	b	2dc10 <scols_init_debug@@SMARTCOLS_2.25+0x151c8>
   2dc0c:	mov	w0, #0xffffffff            	// #-1
   2dc10:	add	sp, sp, #0x10
   2dc14:	ret
   2dc18:	stp	x29, x30, [sp, #-48]!
   2dc1c:	mov	x29, sp
   2dc20:	str	w0, [sp, #28]
   2dc24:	ldr	w0, [sp, #28]
   2dc28:	cmp	w0, #0x2f
   2dc2c:	b.le	2dc48 <scols_init_debug@@SMARTCOLS_2.25+0x15200>
   2dc30:	ldr	w0, [sp, #28]
   2dc34:	cmp	w0, #0x39
   2dc38:	b.gt	2dc48 <scols_init_debug@@SMARTCOLS_2.25+0x15200>
   2dc3c:	ldr	w0, [sp, #28]
   2dc40:	sub	w0, w0, #0x30
   2dc44:	b	2dc7c <scols_init_debug@@SMARTCOLS_2.25+0x15234>
   2dc48:	ldr	w0, [sp, #28]
   2dc4c:	bl	8250 <tolower@plt>
   2dc50:	str	w0, [sp, #44]
   2dc54:	ldr	w0, [sp, #44]
   2dc58:	cmp	w0, #0x60
   2dc5c:	b.le	2dc78 <scols_init_debug@@SMARTCOLS_2.25+0x15230>
   2dc60:	ldr	w0, [sp, #44]
   2dc64:	cmp	w0, #0x66
   2dc68:	b.gt	2dc78 <scols_init_debug@@SMARTCOLS_2.25+0x15230>
   2dc6c:	ldr	w0, [sp, #44]
   2dc70:	sub	w0, w0, #0x57
   2dc74:	b	2dc7c <scols_init_debug@@SMARTCOLS_2.25+0x15234>
   2dc78:	mov	w0, #0xffffffff            	// #-1
   2dc7c:	ldp	x29, x30, [sp], #48
   2dc80:	ret
   2dc84:	stp	x29, x30, [sp, #-32]!
   2dc88:	mov	x29, sp
   2dc8c:	str	x0, [sp, #24]
   2dc90:	str	w1, [sp, #20]
   2dc94:	ldr	x0, [sp, #24]
   2dc98:	cmp	x0, #0x0
   2dc9c:	b.eq	2dcb0 <scols_init_debug@@SMARTCOLS_2.25+0x15268>  // b.none
   2dca0:	ldr	w1, [sp, #20]
   2dca4:	ldr	x0, [sp, #24]
   2dca8:	bl	7ed0 <strchr@plt>
   2dcac:	str	x0, [sp, #24]
   2dcb0:	ldr	x0, [sp, #24]
   2dcb4:	cmp	x0, #0x0
   2dcb8:	b.eq	2dcc8 <scols_init_debug@@SMARTCOLS_2.25+0x15280>  // b.none
   2dcbc:	ldr	x0, [sp, #24]
   2dcc0:	add	x0, x0, #0x1
   2dcc4:	str	x0, [sp, #24]
   2dcc8:	ldr	x0, [sp, #24]
   2dccc:	ldp	x29, x30, [sp], #32
   2dcd0:	ret
   2dcd4:	stp	x29, x30, [sp, #-48]!
   2dcd8:	mov	x29, sp
   2dcdc:	mov	w0, #0x800                 	// #2048
   2dce0:	str	w0, [sp, #44]
   2dce4:	add	x0, sp, #0x10
   2dce8:	mov	x2, #0x0                   	// #0
   2dcec:	mov	x1, x0
   2dcf0:	ldr	w0, [sp, #44]
   2dcf4:	bl	2ddcc <scols_init_debug@@SMARTCOLS_2.25+0x15384>
   2dcf8:	str	x0, [sp, #32]
   2dcfc:	ldr	x0, [sp, #32]
   2dd00:	cmp	x0, #0x0
   2dd04:	b.ne	2dd10 <scols_init_debug@@SMARTCOLS_2.25+0x152c8>  // b.any
   2dd08:	mov	w0, #0xffffffff            	// #-1
   2dd0c:	b	2ddc4 <scols_init_debug@@SMARTCOLS_2.25+0x1537c>
   2dd10:	ldr	x0, [sp, #16]
   2dd14:	ldr	x1, [sp, #32]
   2dd18:	mov	x3, x1
   2dd1c:	mov	x2, x0
   2dd20:	mov	w1, #0x0                   	// #0
   2dd24:	mov	x0, x3
   2dd28:	bl	7a30 <memset@plt>
   2dd2c:	ldr	x0, [sp, #16]
   2dd30:	ldr	x3, [sp, #32]
   2dd34:	mov	x2, x0
   2dd38:	mov	w1, #0x0                   	// #0
   2dd3c:	mov	x0, #0x7b                  	// #123
   2dd40:	bl	8300 <syscall@plt>
   2dd44:	str	w0, [sp, #28]
   2dd48:	ldr	w0, [sp, #28]
   2dd4c:	cmp	w0, #0x0
   2dd50:	b.ge	2ddb4 <scols_init_debug@@SMARTCOLS_2.25+0x1536c>  // b.tcont
   2dd54:	bl	8240 <__errno_location@plt>
   2dd58:	ldr	w0, [x0]
   2dd5c:	cmp	w0, #0x16
   2dd60:	b.ne	2ddb4 <scols_init_debug@@SMARTCOLS_2.25+0x1536c>  // b.any
   2dd64:	ldr	w1, [sp, #44]
   2dd68:	mov	w0, #0xfffff               	// #1048575
   2dd6c:	cmp	w1, w0
   2dd70:	b.gt	2ddb4 <scols_init_debug@@SMARTCOLS_2.25+0x1536c>
   2dd74:	ldr	x0, [sp, #32]
   2dd78:	bl	2de50 <scols_init_debug@@SMARTCOLS_2.25+0x15408>
   2dd7c:	ldr	w0, [sp, #44]
   2dd80:	lsl	w0, w0, #1
   2dd84:	str	w0, [sp, #44]
   2dd88:	add	x0, sp, #0x10
   2dd8c:	mov	x2, #0x0                   	// #0
   2dd90:	mov	x1, x0
   2dd94:	ldr	w0, [sp, #44]
   2dd98:	bl	2ddcc <scols_init_debug@@SMARTCOLS_2.25+0x15384>
   2dd9c:	str	x0, [sp, #32]
   2dda0:	ldr	x0, [sp, #32]
   2dda4:	cmp	x0, #0x0
   2dda8:	b.ne	2dd10 <scols_init_debug@@SMARTCOLS_2.25+0x152c8>  // b.any
   2ddac:	mov	w0, #0xffffffff            	// #-1
   2ddb0:	b	2ddc4 <scols_init_debug@@SMARTCOLS_2.25+0x1537c>
   2ddb4:	ldr	x0, [sp, #32]
   2ddb8:	bl	2de50 <scols_init_debug@@SMARTCOLS_2.25+0x15408>
   2ddbc:	ldr	w0, [sp, #28]
   2ddc0:	lsl	w0, w0, #3
   2ddc4:	ldp	x29, x30, [sp], #48
   2ddc8:	ret
   2ddcc:	stp	x29, x30, [sp, #-64]!
   2ddd0:	mov	x29, sp
   2ddd4:	str	w0, [sp, #44]
   2ddd8:	str	x1, [sp, #32]
   2dddc:	str	x2, [sp, #24]
   2dde0:	ldrsw	x0, [sp, #44]
   2dde4:	bl	7bd0 <__sched_cpualloc@plt>
   2dde8:	str	x0, [sp, #56]
   2ddec:	ldr	x0, [sp, #56]
   2ddf0:	cmp	x0, #0x0
   2ddf4:	b.ne	2de00 <scols_init_debug@@SMARTCOLS_2.25+0x153b8>  // b.any
   2ddf8:	mov	x0, #0x0                   	// #0
   2ddfc:	b	2de48 <scols_init_debug@@SMARTCOLS_2.25+0x15400>
   2de00:	ldr	x0, [sp, #32]
   2de04:	cmp	x0, #0x0
   2de08:	b.eq	2de24 <scols_init_debug@@SMARTCOLS_2.25+0x153dc>  // b.none
   2de0c:	ldrsw	x0, [sp, #44]
   2de10:	add	x0, x0, #0x3f
   2de14:	lsr	x0, x0, #6
   2de18:	lsl	x1, x0, #3
   2de1c:	ldr	x0, [sp, #32]
   2de20:	str	x1, [x0]
   2de24:	ldr	x0, [sp, #24]
   2de28:	cmp	x0, #0x0
   2de2c:	b.eq	2de44 <scols_init_debug@@SMARTCOLS_2.25+0x153fc>  // b.none
   2de30:	ldrsw	x0, [sp, #44]
   2de34:	add	x0, x0, #0x3f
   2de38:	and	x1, x0, #0xffffffffffffffc0
   2de3c:	ldr	x0, [sp, #24]
   2de40:	str	x1, [x0]
   2de44:	ldr	x0, [sp, #56]
   2de48:	ldp	x29, x30, [sp], #64
   2de4c:	ret
   2de50:	stp	x29, x30, [sp, #-32]!
   2de54:	mov	x29, sp
   2de58:	str	x0, [sp, #24]
   2de5c:	ldr	x0, [sp, #24]
   2de60:	bl	7510 <__sched_cpufree@plt>
   2de64:	nop
   2de68:	ldp	x29, x30, [sp], #32
   2de6c:	ret
   2de70:	stp	x29, x30, [sp, #-112]!
   2de74:	mov	x29, sp
   2de78:	str	x0, [sp, #40]
   2de7c:	str	x1, [sp, #32]
   2de80:	str	x2, [sp, #24]
   2de84:	str	x3, [sp, #16]
   2de88:	ldr	x0, [sp, #40]
   2de8c:	str	x0, [sp, #96]
   2de90:	str	wzr, [sp, #92]
   2de94:	ldr	x0, [sp, #16]
   2de98:	lsl	x0, x0, #3
   2de9c:	str	x0, [sp, #64]
   2dea0:	str	xzr, [sp, #104]
   2dea4:	b	2e0b0 <scols_init_debug@@SMARTCOLS_2.25+0x15668>
   2dea8:	ldr	x0, [sp, #104]
   2deac:	str	x0, [sp, #56]
   2deb0:	ldr	x0, [sp, #56]
   2deb4:	lsr	x0, x0, #3
   2deb8:	ldr	x1, [sp, #16]
   2debc:	cmp	x1, x0
   2dec0:	b.ls	2defc <scols_init_debug@@SMARTCOLS_2.25+0x154b4>  // b.plast
   2dec4:	ldr	x1, [sp, #24]
   2dec8:	ldr	x0, [sp, #56]
   2decc:	lsr	x0, x0, #6
   2ded0:	lsl	x0, x0, #3
   2ded4:	add	x0, x1, x0
   2ded8:	ldr	x1, [x0]
   2dedc:	ldr	x0, [sp, #56]
   2dee0:	and	w0, w0, #0x3f
   2dee4:	lsr	x0, x1, x0
   2dee8:	and	x0, x0, #0x1
   2deec:	cmp	x0, #0x0
   2def0:	b.eq	2defc <scols_init_debug@@SMARTCOLS_2.25+0x154b4>  // b.none
   2def4:	mov	w0, #0x1                   	// #1
   2def8:	b	2df00 <scols_init_debug@@SMARTCOLS_2.25+0x154b8>
   2defc:	mov	w0, #0x0                   	// #0
   2df00:	cmp	w0, #0x0
   2df04:	b.eq	2e0a4 <scols_init_debug@@SMARTCOLS_2.25+0x1565c>  // b.none
   2df08:	str	xzr, [sp, #72]
   2df0c:	mov	w0, #0x1                   	// #1
   2df10:	str	w0, [sp, #92]
   2df14:	ldr	x0, [sp, #104]
   2df18:	add	x0, x0, #0x1
   2df1c:	str	x0, [sp, #80]
   2df20:	b	2df9c <scols_init_debug@@SMARTCOLS_2.25+0x15554>
   2df24:	ldr	x0, [sp, #80]
   2df28:	str	x0, [sp, #48]
   2df2c:	ldr	x0, [sp, #48]
   2df30:	lsr	x0, x0, #3
   2df34:	ldr	x1, [sp, #16]
   2df38:	cmp	x1, x0
   2df3c:	b.ls	2df78 <scols_init_debug@@SMARTCOLS_2.25+0x15530>  // b.plast
   2df40:	ldr	x1, [sp, #24]
   2df44:	ldr	x0, [sp, #48]
   2df48:	lsr	x0, x0, #6
   2df4c:	lsl	x0, x0, #3
   2df50:	add	x0, x1, x0
   2df54:	ldr	x1, [x0]
   2df58:	ldr	x0, [sp, #48]
   2df5c:	and	w0, w0, #0x3f
   2df60:	lsr	x0, x1, x0
   2df64:	and	x0, x0, #0x1
   2df68:	cmp	x0, #0x0
   2df6c:	b.eq	2df78 <scols_init_debug@@SMARTCOLS_2.25+0x15530>  // b.none
   2df70:	mov	w0, #0x1                   	// #1
   2df74:	b	2df7c <scols_init_debug@@SMARTCOLS_2.25+0x15534>
   2df78:	mov	w0, #0x0                   	// #0
   2df7c:	cmp	w0, #0x0
   2df80:	b.eq	2dfb0 <scols_init_debug@@SMARTCOLS_2.25+0x15568>  // b.none
   2df84:	ldr	x0, [sp, #72]
   2df88:	add	x0, x0, #0x1
   2df8c:	str	x0, [sp, #72]
   2df90:	ldr	x0, [sp, #80]
   2df94:	add	x0, x0, #0x1
   2df98:	str	x0, [sp, #80]
   2df9c:	ldr	x1, [sp, #80]
   2dfa0:	ldr	x0, [sp, #64]
   2dfa4:	cmp	x1, x0
   2dfa8:	b.cc	2df24 <scols_init_debug@@SMARTCOLS_2.25+0x154dc>  // b.lo, b.ul, b.last
   2dfac:	b	2dfb4 <scols_init_debug@@SMARTCOLS_2.25+0x1556c>
   2dfb0:	nop
   2dfb4:	ldr	x0, [sp, #72]
   2dfb8:	cmp	x0, #0x0
   2dfbc:	b.ne	2dfe0 <scols_init_debug@@SMARTCOLS_2.25+0x15598>  // b.any
   2dfc0:	ldr	x3, [sp, #104]
   2dfc4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2dfc8:	add	x2, x0, #0x9e8
   2dfcc:	ldr	x1, [sp, #32]
   2dfd0:	ldr	x0, [sp, #96]
   2dfd4:	bl	77c0 <snprintf@plt>
   2dfd8:	str	w0, [sp, #88]
   2dfdc:	b	2e060 <scols_init_debug@@SMARTCOLS_2.25+0x15618>
   2dfe0:	ldr	x0, [sp, #72]
   2dfe4:	cmp	x0, #0x1
   2dfe8:	b.ne	2e024 <scols_init_debug@@SMARTCOLS_2.25+0x155dc>  // b.any
   2dfec:	ldr	x0, [sp, #104]
   2dff0:	add	x0, x0, #0x1
   2dff4:	mov	x4, x0
   2dff8:	ldr	x3, [sp, #104]
   2dffc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2e000:	add	x2, x0, #0x9f0
   2e004:	ldr	x1, [sp, #32]
   2e008:	ldr	x0, [sp, #96]
   2e00c:	bl	77c0 <snprintf@plt>
   2e010:	str	w0, [sp, #88]
   2e014:	ldr	x0, [sp, #104]
   2e018:	add	x0, x0, #0x1
   2e01c:	str	x0, [sp, #104]
   2e020:	b	2e060 <scols_init_debug@@SMARTCOLS_2.25+0x15618>
   2e024:	ldr	x1, [sp, #104]
   2e028:	ldr	x0, [sp, #72]
   2e02c:	add	x0, x1, x0
   2e030:	mov	x4, x0
   2e034:	ldr	x3, [sp, #104]
   2e038:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2e03c:	add	x2, x0, #0xa00
   2e040:	ldr	x1, [sp, #32]
   2e044:	ldr	x0, [sp, #96]
   2e048:	bl	77c0 <snprintf@plt>
   2e04c:	str	w0, [sp, #88]
   2e050:	ldr	x1, [sp, #104]
   2e054:	ldr	x0, [sp, #72]
   2e058:	add	x0, x1, x0
   2e05c:	str	x0, [sp, #104]
   2e060:	ldr	w0, [sp, #88]
   2e064:	cmp	w0, #0x0
   2e068:	b.lt	2e07c <scols_init_debug@@SMARTCOLS_2.25+0x15634>  // b.tstop
   2e06c:	ldrsw	x0, [sp, #88]
   2e070:	ldr	x1, [sp, #32]
   2e074:	cmp	x1, x0
   2e078:	b.hi	2e084 <scols_init_debug@@SMARTCOLS_2.25+0x1563c>  // b.pmore
   2e07c:	mov	x0, #0x0                   	// #0
   2e080:	b	2e0e0 <scols_init_debug@@SMARTCOLS_2.25+0x15698>
   2e084:	ldrsw	x0, [sp, #88]
   2e088:	ldr	x1, [sp, #96]
   2e08c:	add	x0, x1, x0
   2e090:	str	x0, [sp, #96]
   2e094:	ldrsw	x0, [sp, #88]
   2e098:	ldr	x1, [sp, #32]
   2e09c:	sub	x0, x1, x0
   2e0a0:	str	x0, [sp, #32]
   2e0a4:	ldr	x0, [sp, #104]
   2e0a8:	add	x0, x0, #0x1
   2e0ac:	str	x0, [sp, #104]
   2e0b0:	ldr	x1, [sp, #104]
   2e0b4:	ldr	x0, [sp, #64]
   2e0b8:	cmp	x1, x0
   2e0bc:	b.cc	2dea8 <scols_init_debug@@SMARTCOLS_2.25+0x15460>  // b.lo, b.ul, b.last
   2e0c0:	ldrsw	x0, [sp, #92]
   2e0c4:	neg	x0, x0
   2e0c8:	ldr	x1, [sp, #96]
   2e0cc:	add	x0, x1, x0
   2e0d0:	str	x0, [sp, #96]
   2e0d4:	ldr	x0, [sp, #96]
   2e0d8:	strb	wzr, [x0]
   2e0dc:	ldr	x0, [sp, #40]
   2e0e0:	ldp	x29, x30, [sp], #112
   2e0e4:	ret
   2e0e8:	stp	x29, x30, [sp, #-112]!
   2e0ec:	mov	x29, sp
   2e0f0:	str	x0, [sp, #40]
   2e0f4:	str	x1, [sp, #32]
   2e0f8:	str	x2, [sp, #24]
   2e0fc:	str	x3, [sp, #16]
   2e100:	ldr	x0, [sp, #40]
   2e104:	str	x0, [sp, #104]
   2e108:	str	xzr, [sp, #96]
   2e10c:	ldr	x0, [sp, #16]
   2e110:	lsl	w0, w0, #3
   2e114:	sub	w0, w0, #0x4
   2e118:	str	w0, [sp, #92]
   2e11c:	b	2e350 <scols_init_debug@@SMARTCOLS_2.25+0x15908>
   2e120:	strb	wzr, [sp, #91]
   2e124:	ldr	x1, [sp, #104]
   2e128:	ldr	x0, [sp, #40]
   2e12c:	sub	x1, x1, x0
   2e130:	ldr	x0, [sp, #32]
   2e134:	cmp	x1, x0
   2e138:	b.eq	2e360 <scols_init_debug@@SMARTCOLS_2.25+0x15918>  // b.none
   2e13c:	ldrsw	x0, [sp, #92]
   2e140:	str	x0, [sp, #80]
   2e144:	ldr	x0, [sp, #80]
   2e148:	lsr	x0, x0, #3
   2e14c:	ldr	x1, [sp, #16]
   2e150:	cmp	x1, x0
   2e154:	b.ls	2e190 <scols_init_debug@@SMARTCOLS_2.25+0x15748>  // b.plast
   2e158:	ldr	x1, [sp, #24]
   2e15c:	ldr	x0, [sp, #80]
   2e160:	lsr	x0, x0, #6
   2e164:	lsl	x0, x0, #3
   2e168:	add	x0, x1, x0
   2e16c:	ldr	x1, [x0]
   2e170:	ldr	x0, [sp, #80]
   2e174:	and	w0, w0, #0x3f
   2e178:	lsr	x0, x1, x0
   2e17c:	and	x0, x0, #0x1
   2e180:	cmp	x0, #0x0
   2e184:	b.eq	2e190 <scols_init_debug@@SMARTCOLS_2.25+0x15748>  // b.none
   2e188:	mov	w0, #0x1                   	// #1
   2e18c:	b	2e194 <scols_init_debug@@SMARTCOLS_2.25+0x1574c>
   2e190:	mov	w0, #0x0                   	// #0
   2e194:	cmp	w0, #0x0
   2e198:	b.eq	2e1a8 <scols_init_debug@@SMARTCOLS_2.25+0x15760>  // b.none
   2e19c:	ldrb	w0, [sp, #91]
   2e1a0:	orr	w0, w0, #0x1
   2e1a4:	strb	w0, [sp, #91]
   2e1a8:	ldr	w0, [sp, #92]
   2e1ac:	add	w0, w0, #0x1
   2e1b0:	sxtw	x0, w0
   2e1b4:	str	x0, [sp, #72]
   2e1b8:	ldr	x0, [sp, #72]
   2e1bc:	lsr	x0, x0, #3
   2e1c0:	ldr	x1, [sp, #16]
   2e1c4:	cmp	x1, x0
   2e1c8:	b.ls	2e204 <scols_init_debug@@SMARTCOLS_2.25+0x157bc>  // b.plast
   2e1cc:	ldr	x1, [sp, #24]
   2e1d0:	ldr	x0, [sp, #72]
   2e1d4:	lsr	x0, x0, #6
   2e1d8:	lsl	x0, x0, #3
   2e1dc:	add	x0, x1, x0
   2e1e0:	ldr	x1, [x0]
   2e1e4:	ldr	x0, [sp, #72]
   2e1e8:	and	w0, w0, #0x3f
   2e1ec:	lsr	x0, x1, x0
   2e1f0:	and	x0, x0, #0x1
   2e1f4:	cmp	x0, #0x0
   2e1f8:	b.eq	2e204 <scols_init_debug@@SMARTCOLS_2.25+0x157bc>  // b.none
   2e1fc:	mov	w0, #0x1                   	// #1
   2e200:	b	2e208 <scols_init_debug@@SMARTCOLS_2.25+0x157c0>
   2e204:	mov	w0, #0x0                   	// #0
   2e208:	cmp	w0, #0x0
   2e20c:	b.eq	2e21c <scols_init_debug@@SMARTCOLS_2.25+0x157d4>  // b.none
   2e210:	ldrb	w0, [sp, #91]
   2e214:	orr	w0, w0, #0x2
   2e218:	strb	w0, [sp, #91]
   2e21c:	ldr	w0, [sp, #92]
   2e220:	add	w0, w0, #0x2
   2e224:	sxtw	x0, w0
   2e228:	str	x0, [sp, #64]
   2e22c:	ldr	x0, [sp, #64]
   2e230:	lsr	x0, x0, #3
   2e234:	ldr	x1, [sp, #16]
   2e238:	cmp	x1, x0
   2e23c:	b.ls	2e278 <scols_init_debug@@SMARTCOLS_2.25+0x15830>  // b.plast
   2e240:	ldr	x1, [sp, #24]
   2e244:	ldr	x0, [sp, #64]
   2e248:	lsr	x0, x0, #6
   2e24c:	lsl	x0, x0, #3
   2e250:	add	x0, x1, x0
   2e254:	ldr	x1, [x0]
   2e258:	ldr	x0, [sp, #64]
   2e25c:	and	w0, w0, #0x3f
   2e260:	lsr	x0, x1, x0
   2e264:	and	x0, x0, #0x1
   2e268:	cmp	x0, #0x0
   2e26c:	b.eq	2e278 <scols_init_debug@@SMARTCOLS_2.25+0x15830>  // b.none
   2e270:	mov	w0, #0x1                   	// #1
   2e274:	b	2e27c <scols_init_debug@@SMARTCOLS_2.25+0x15834>
   2e278:	mov	w0, #0x0                   	// #0
   2e27c:	cmp	w0, #0x0
   2e280:	b.eq	2e290 <scols_init_debug@@SMARTCOLS_2.25+0x15848>  // b.none
   2e284:	ldrb	w0, [sp, #91]
   2e288:	orr	w0, w0, #0x4
   2e28c:	strb	w0, [sp, #91]
   2e290:	ldr	w0, [sp, #92]
   2e294:	add	w0, w0, #0x3
   2e298:	sxtw	x0, w0
   2e29c:	str	x0, [sp, #56]
   2e2a0:	ldr	x0, [sp, #56]
   2e2a4:	lsr	x0, x0, #3
   2e2a8:	ldr	x1, [sp, #16]
   2e2ac:	cmp	x1, x0
   2e2b0:	b.ls	2e2ec <scols_init_debug@@SMARTCOLS_2.25+0x158a4>  // b.plast
   2e2b4:	ldr	x1, [sp, #24]
   2e2b8:	ldr	x0, [sp, #56]
   2e2bc:	lsr	x0, x0, #6
   2e2c0:	lsl	x0, x0, #3
   2e2c4:	add	x0, x1, x0
   2e2c8:	ldr	x1, [x0]
   2e2cc:	ldr	x0, [sp, #56]
   2e2d0:	and	w0, w0, #0x3f
   2e2d4:	lsr	x0, x1, x0
   2e2d8:	and	x0, x0, #0x1
   2e2dc:	cmp	x0, #0x0
   2e2e0:	b.eq	2e2ec <scols_init_debug@@SMARTCOLS_2.25+0x158a4>  // b.none
   2e2e4:	mov	w0, #0x1                   	// #1
   2e2e8:	b	2e2f0 <scols_init_debug@@SMARTCOLS_2.25+0x158a8>
   2e2ec:	mov	w0, #0x0                   	// #0
   2e2f0:	cmp	w0, #0x0
   2e2f4:	b.eq	2e304 <scols_init_debug@@SMARTCOLS_2.25+0x158bc>  // b.none
   2e2f8:	ldrb	w0, [sp, #91]
   2e2fc:	orr	w0, w0, #0x8
   2e300:	strb	w0, [sp, #91]
   2e304:	ldr	x0, [sp, #96]
   2e308:	cmp	x0, #0x0
   2e30c:	b.ne	2e324 <scols_init_debug@@SMARTCOLS_2.25+0x158dc>  // b.any
   2e310:	ldrsb	w0, [sp, #91]
   2e314:	cmp	w0, #0x0
   2e318:	b.eq	2e324 <scols_init_debug@@SMARTCOLS_2.25+0x158dc>  // b.none
   2e31c:	ldr	x0, [sp, #104]
   2e320:	str	x0, [sp, #96]
   2e324:	ldrsb	w0, [sp, #91]
   2e328:	bl	2dbbc <scols_init_debug@@SMARTCOLS_2.25+0x15174>
   2e32c:	mov	w2, w0
   2e330:	ldr	x0, [sp, #104]
   2e334:	add	x1, x0, #0x1
   2e338:	str	x1, [sp, #104]
   2e33c:	sxtb	w1, w2
   2e340:	strb	w1, [x0]
   2e344:	ldr	w0, [sp, #92]
   2e348:	sub	w0, w0, #0x4
   2e34c:	str	w0, [sp, #92]
   2e350:	ldr	w0, [sp, #92]
   2e354:	cmp	w0, #0x0
   2e358:	b.ge	2e120 <scols_init_debug@@SMARTCOLS_2.25+0x156d8>  // b.tcont
   2e35c:	b	2e364 <scols_init_debug@@SMARTCOLS_2.25+0x1591c>
   2e360:	nop
   2e364:	ldr	x0, [sp, #104]
   2e368:	strb	wzr, [x0]
   2e36c:	ldr	x0, [sp, #96]
   2e370:	cmp	x0, #0x0
   2e374:	b.ne	2e384 <scols_init_debug@@SMARTCOLS_2.25+0x1593c>  // b.any
   2e378:	ldr	x0, [sp, #104]
   2e37c:	sub	x0, x0, #0x1
   2e380:	b	2e388 <scols_init_debug@@SMARTCOLS_2.25+0x15940>
   2e384:	ldr	x0, [sp, #96]
   2e388:	ldp	x29, x30, [sp], #112
   2e38c:	ret
   2e390:	stp	x29, x30, [sp, #-112]!
   2e394:	mov	x29, sp
   2e398:	str	x0, [sp, #40]
   2e39c:	str	x1, [sp, #32]
   2e3a0:	str	x2, [sp, #24]
   2e3a4:	ldr	x0, [sp, #40]
   2e3a8:	bl	74f0 <strlen@plt>
   2e3ac:	str	w0, [sp, #96]
   2e3b0:	ldrsw	x0, [sp, #96]
   2e3b4:	sub	x0, x0, #0x1
   2e3b8:	ldr	x1, [sp, #40]
   2e3bc:	add	x0, x1, x0
   2e3c0:	str	x0, [sp, #104]
   2e3c4:	str	wzr, [sp, #100]
   2e3c8:	ldr	w0, [sp, #96]
   2e3cc:	cmp	w0, #0x1
   2e3d0:	b.le	2e3fc <scols_init_debug@@SMARTCOLS_2.25+0x159b4>
   2e3d4:	mov	x2, #0x2                   	// #2
   2e3d8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2e3dc:	add	x1, x0, #0xa10
   2e3e0:	ldr	x0, [sp, #40]
   2e3e4:	bl	7cf0 <memcmp@plt>
   2e3e8:	cmp	w0, #0x0
   2e3ec:	b.ne	2e3fc <scols_init_debug@@SMARTCOLS_2.25+0x159b4>  // b.any
   2e3f0:	ldr	x0, [sp, #40]
   2e3f4:	add	x0, x0, #0x2
   2e3f8:	str	x0, [sp, #40]
   2e3fc:	ldr	x0, [sp, #32]
   2e400:	mov	x3, x0
   2e404:	ldr	x0, [sp, #24]
   2e408:	mov	x2, x0
   2e40c:	mov	w1, #0x0                   	// #0
   2e410:	mov	x0, x3
   2e414:	bl	7a30 <memset@plt>
   2e418:	b	2e62c <scols_init_debug@@SMARTCOLS_2.25+0x15be4>
   2e41c:	ldr	x0, [sp, #104]
   2e420:	ldrsb	w0, [x0]
   2e424:	cmp	w0, #0x2c
   2e428:	b.ne	2e438 <scols_init_debug@@SMARTCOLS_2.25+0x159f0>  // b.any
   2e42c:	ldr	x0, [sp, #104]
   2e430:	sub	x0, x0, #0x1
   2e434:	str	x0, [sp, #104]
   2e438:	ldr	x0, [sp, #104]
   2e43c:	ldrsb	w0, [x0]
   2e440:	bl	2dc18 <scols_init_debug@@SMARTCOLS_2.25+0x151d0>
   2e444:	strb	w0, [sp, #95]
   2e448:	ldrsb	w0, [sp, #95]
   2e44c:	cmn	w0, #0x1
   2e450:	b.ne	2e45c <scols_init_debug@@SMARTCOLS_2.25+0x15a14>  // b.any
   2e454:	mov	w0, #0xffffffff            	// #-1
   2e458:	b	2e640 <scols_init_debug@@SMARTCOLS_2.25+0x15bf8>
   2e45c:	ldrb	w0, [sp, #95]
   2e460:	and	w0, w0, #0x1
   2e464:	cmp	w0, #0x0
   2e468:	b.eq	2e4c4 <scols_init_debug@@SMARTCOLS_2.25+0x15a7c>  // b.none
   2e46c:	ldrsw	x0, [sp, #100]
   2e470:	str	x0, [sp, #80]
   2e474:	ldr	x0, [sp, #80]
   2e478:	lsr	x0, x0, #3
   2e47c:	ldr	x1, [sp, #24]
   2e480:	cmp	x1, x0
   2e484:	b.ls	2e4c4 <scols_init_debug@@SMARTCOLS_2.25+0x15a7c>  // b.plast
   2e488:	ldr	x2, [sp, #32]
   2e48c:	ldr	x0, [sp, #80]
   2e490:	lsr	x0, x0, #6
   2e494:	lsl	x1, x0, #3
   2e498:	add	x1, x2, x1
   2e49c:	ldr	x2, [x1]
   2e4a0:	ldr	x1, [sp, #80]
   2e4a4:	and	w1, w1, #0x3f
   2e4a8:	mov	x3, #0x1                   	// #1
   2e4ac:	lsl	x1, x3, x1
   2e4b0:	ldr	x3, [sp, #32]
   2e4b4:	lsl	x0, x0, #3
   2e4b8:	add	x0, x3, x0
   2e4bc:	orr	x1, x2, x1
   2e4c0:	str	x1, [x0]
   2e4c4:	ldrb	w0, [sp, #95]
   2e4c8:	and	w0, w0, #0x2
   2e4cc:	cmp	w0, #0x0
   2e4d0:	b.eq	2e534 <scols_init_debug@@SMARTCOLS_2.25+0x15aec>  // b.none
   2e4d4:	ldr	w0, [sp, #100]
   2e4d8:	add	w0, w0, #0x1
   2e4dc:	sxtw	x0, w0
   2e4e0:	str	x0, [sp, #72]
   2e4e4:	ldr	x0, [sp, #72]
   2e4e8:	lsr	x0, x0, #3
   2e4ec:	ldr	x1, [sp, #24]
   2e4f0:	cmp	x1, x0
   2e4f4:	b.ls	2e534 <scols_init_debug@@SMARTCOLS_2.25+0x15aec>  // b.plast
   2e4f8:	ldr	x2, [sp, #32]
   2e4fc:	ldr	x0, [sp, #72]
   2e500:	lsr	x0, x0, #6
   2e504:	lsl	x1, x0, #3
   2e508:	add	x1, x2, x1
   2e50c:	ldr	x2, [x1]
   2e510:	ldr	x1, [sp, #72]
   2e514:	and	w1, w1, #0x3f
   2e518:	mov	x3, #0x1                   	// #1
   2e51c:	lsl	x1, x3, x1
   2e520:	ldr	x3, [sp, #32]
   2e524:	lsl	x0, x0, #3
   2e528:	add	x0, x3, x0
   2e52c:	orr	x1, x2, x1
   2e530:	str	x1, [x0]
   2e534:	ldrb	w0, [sp, #95]
   2e538:	and	w0, w0, #0x4
   2e53c:	cmp	w0, #0x0
   2e540:	b.eq	2e5a4 <scols_init_debug@@SMARTCOLS_2.25+0x15b5c>  // b.none
   2e544:	ldr	w0, [sp, #100]
   2e548:	add	w0, w0, #0x2
   2e54c:	sxtw	x0, w0
   2e550:	str	x0, [sp, #64]
   2e554:	ldr	x0, [sp, #64]
   2e558:	lsr	x0, x0, #3
   2e55c:	ldr	x1, [sp, #24]
   2e560:	cmp	x1, x0
   2e564:	b.ls	2e5a4 <scols_init_debug@@SMARTCOLS_2.25+0x15b5c>  // b.plast
   2e568:	ldr	x2, [sp, #32]
   2e56c:	ldr	x0, [sp, #64]
   2e570:	lsr	x0, x0, #6
   2e574:	lsl	x1, x0, #3
   2e578:	add	x1, x2, x1
   2e57c:	ldr	x2, [x1]
   2e580:	ldr	x1, [sp, #64]
   2e584:	and	w1, w1, #0x3f
   2e588:	mov	x3, #0x1                   	// #1
   2e58c:	lsl	x1, x3, x1
   2e590:	ldr	x3, [sp, #32]
   2e594:	lsl	x0, x0, #3
   2e598:	add	x0, x3, x0
   2e59c:	orr	x1, x2, x1
   2e5a0:	str	x1, [x0]
   2e5a4:	ldrb	w0, [sp, #95]
   2e5a8:	and	w0, w0, #0x8
   2e5ac:	cmp	w0, #0x0
   2e5b0:	b.eq	2e614 <scols_init_debug@@SMARTCOLS_2.25+0x15bcc>  // b.none
   2e5b4:	ldr	w0, [sp, #100]
   2e5b8:	add	w0, w0, #0x3
   2e5bc:	sxtw	x0, w0
   2e5c0:	str	x0, [sp, #56]
   2e5c4:	ldr	x0, [sp, #56]
   2e5c8:	lsr	x0, x0, #3
   2e5cc:	ldr	x1, [sp, #24]
   2e5d0:	cmp	x1, x0
   2e5d4:	b.ls	2e614 <scols_init_debug@@SMARTCOLS_2.25+0x15bcc>  // b.plast
   2e5d8:	ldr	x2, [sp, #32]
   2e5dc:	ldr	x0, [sp, #56]
   2e5e0:	lsr	x0, x0, #6
   2e5e4:	lsl	x1, x0, #3
   2e5e8:	add	x1, x2, x1
   2e5ec:	ldr	x2, [x1]
   2e5f0:	ldr	x1, [sp, #56]
   2e5f4:	and	w1, w1, #0x3f
   2e5f8:	mov	x3, #0x1                   	// #1
   2e5fc:	lsl	x1, x3, x1
   2e600:	ldr	x3, [sp, #32]
   2e604:	lsl	x0, x0, #3
   2e608:	add	x0, x3, x0
   2e60c:	orr	x1, x2, x1
   2e610:	str	x1, [x0]
   2e614:	ldr	x0, [sp, #104]
   2e618:	sub	x0, x0, #0x1
   2e61c:	str	x0, [sp, #104]
   2e620:	ldr	w0, [sp, #100]
   2e624:	add	w0, w0, #0x4
   2e628:	str	w0, [sp, #100]
   2e62c:	ldr	x1, [sp, #104]
   2e630:	ldr	x0, [sp, #40]
   2e634:	cmp	x1, x0
   2e638:	b.cs	2e41c <scols_init_debug@@SMARTCOLS_2.25+0x159d4>  // b.hs, b.nlast
   2e63c:	mov	w0, #0x0                   	// #0
   2e640:	ldp	x29, x30, [sp], #112
   2e644:	ret
   2e648:	stp	x29, x30, [sp, #-48]!
   2e64c:	mov	x29, sp
   2e650:	str	x0, [sp, #40]
   2e654:	str	x1, [sp, #32]
   2e658:	str	x2, [sp, #24]
   2e65c:	bl	8240 <__errno_location@plt>
   2e660:	str	wzr, [x0]
   2e664:	ldr	x0, [sp, #40]
   2e668:	cmp	x0, #0x0
   2e66c:	b.eq	2e6ac <scols_init_debug@@SMARTCOLS_2.25+0x15c64>  // b.none
   2e670:	ldr	x0, [sp, #40]
   2e674:	ldrsb	w0, [x0]
   2e678:	cmp	w0, #0x0
   2e67c:	b.eq	2e6ac <scols_init_debug@@SMARTCOLS_2.25+0x15c64>  // b.none
   2e680:	bl	7d50 <__ctype_b_loc@plt>
   2e684:	ldr	x1, [x0]
   2e688:	ldr	x0, [sp, #40]
   2e68c:	ldrsb	w0, [x0]
   2e690:	sxtb	x0, w0
   2e694:	lsl	x0, x0, #1
   2e698:	add	x0, x1, x0
   2e69c:	ldrh	w0, [x0]
   2e6a0:	and	w0, w0, #0x800
   2e6a4:	cmp	w0, #0x0
   2e6a8:	b.ne	2e6b4 <scols_init_debug@@SMARTCOLS_2.25+0x15c6c>  // b.any
   2e6ac:	mov	w0, #0xffffffea            	// #-22
   2e6b0:	b	2e710 <scols_init_debug@@SMARTCOLS_2.25+0x15cc8>
   2e6b4:	mov	w2, #0xa                   	// #10
   2e6b8:	ldr	x1, [sp, #32]
   2e6bc:	ldr	x0, [sp, #40]
   2e6c0:	bl	74e0 <strtoul@plt>
   2e6c4:	mov	w1, w0
   2e6c8:	ldr	x0, [sp, #24]
   2e6cc:	str	w1, [x0]
   2e6d0:	bl	8240 <__errno_location@plt>
   2e6d4:	ldr	w0, [x0]
   2e6d8:	cmp	w0, #0x0
   2e6dc:	b.eq	2e6f0 <scols_init_debug@@SMARTCOLS_2.25+0x15ca8>  // b.none
   2e6e0:	bl	8240 <__errno_location@plt>
   2e6e4:	ldr	w0, [x0]
   2e6e8:	neg	w0, w0
   2e6ec:	b	2e710 <scols_init_debug@@SMARTCOLS_2.25+0x15cc8>
   2e6f0:	ldr	x0, [sp, #32]
   2e6f4:	ldr	x0, [x0]
   2e6f8:	ldr	x1, [sp, #40]
   2e6fc:	cmp	x1, x0
   2e700:	b.ne	2e70c <scols_init_debug@@SMARTCOLS_2.25+0x15cc4>  // b.any
   2e704:	mov	w0, #0xffffffea            	// #-22
   2e708:	b	2e710 <scols_init_debug@@SMARTCOLS_2.25+0x15cc8>
   2e70c:	mov	w0, #0x0                   	// #0
   2e710:	ldp	x29, x30, [sp], #48
   2e714:	ret
   2e718:	stp	x29, x30, [sp, #-128]!
   2e71c:	mov	x29, sp
   2e720:	str	x0, [sp, #40]
   2e724:	str	x1, [sp, #32]
   2e728:	str	x2, [sp, #24]
   2e72c:	str	w3, [sp, #20]
   2e730:	ldr	x0, [sp, #24]
   2e734:	lsl	x0, x0, #3
   2e738:	str	x0, [sp, #112]
   2e73c:	str	xzr, [sp, #72]
   2e740:	ldr	x0, [sp, #40]
   2e744:	str	x0, [sp, #120]
   2e748:	ldr	x0, [sp, #32]
   2e74c:	mov	x3, x0
   2e750:	ldr	x0, [sp, #24]
   2e754:	mov	x2, x0
   2e758:	mov	w1, #0x0                   	// #0
   2e75c:	mov	x0, x3
   2e760:	bl	7a30 <memset@plt>
   2e764:	b	2e96c <scols_init_debug@@SMARTCOLS_2.25+0x15f24>
   2e768:	add	x1, sp, #0x44
   2e76c:	add	x0, sp, #0x48
   2e770:	mov	x2, x1
   2e774:	mov	x1, x0
   2e778:	ldr	x0, [sp, #104]
   2e77c:	bl	2e648 <scols_init_debug@@SMARTCOLS_2.25+0x15c00>
   2e780:	cmp	w0, #0x0
   2e784:	b.eq	2e790 <scols_init_debug@@SMARTCOLS_2.25+0x15d48>  // b.none
   2e788:	mov	w0, #0x1                   	// #1
   2e78c:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e790:	ldr	w0, [sp, #68]
   2e794:	str	w0, [sp, #64]
   2e798:	mov	w0, #0x1                   	// #1
   2e79c:	str	w0, [sp, #60]
   2e7a0:	ldr	x0, [sp, #72]
   2e7a4:	str	x0, [sp, #104]
   2e7a8:	mov	w1, #0x2d                  	// #45
   2e7ac:	ldr	x0, [sp, #104]
   2e7b0:	bl	2dc84 <scols_init_debug@@SMARTCOLS_2.25+0x1523c>
   2e7b4:	str	x0, [sp, #96]
   2e7b8:	mov	w1, #0x2c                  	// #44
   2e7bc:	ldr	x0, [sp, #104]
   2e7c0:	bl	2dc84 <scols_init_debug@@SMARTCOLS_2.25+0x1523c>
   2e7c4:	str	x0, [sp, #88]
   2e7c8:	ldr	x0, [sp, #96]
   2e7cc:	cmp	x0, #0x0
   2e7d0:	b.eq	2e8b0 <scols_init_debug@@SMARTCOLS_2.25+0x15e68>  // b.none
   2e7d4:	ldr	x0, [sp, #88]
   2e7d8:	cmp	x0, #0x0
   2e7dc:	b.eq	2e7f0 <scols_init_debug@@SMARTCOLS_2.25+0x15da8>  // b.none
   2e7e0:	ldr	x1, [sp, #96]
   2e7e4:	ldr	x0, [sp, #88]
   2e7e8:	cmp	x1, x0
   2e7ec:	b.cs	2e8b0 <scols_init_debug@@SMARTCOLS_2.25+0x15e68>  // b.hs, b.nlast
   2e7f0:	add	x1, sp, #0x40
   2e7f4:	add	x0, sp, #0x48
   2e7f8:	mov	x2, x1
   2e7fc:	mov	x1, x0
   2e800:	ldr	x0, [sp, #96]
   2e804:	bl	2e648 <scols_init_debug@@SMARTCOLS_2.25+0x15c00>
   2e808:	cmp	w0, #0x0
   2e80c:	b.eq	2e818 <scols_init_debug@@SMARTCOLS_2.25+0x15dd0>  // b.none
   2e810:	mov	w0, #0x1                   	// #1
   2e814:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e818:	ldr	x0, [sp, #72]
   2e81c:	cmp	x0, #0x0
   2e820:	b.eq	2e844 <scols_init_debug@@SMARTCOLS_2.25+0x15dfc>  // b.none
   2e824:	ldr	x0, [sp, #72]
   2e828:	ldrsb	w0, [x0]
   2e82c:	cmp	w0, #0x0
   2e830:	b.eq	2e844 <scols_init_debug@@SMARTCOLS_2.25+0x15dfc>  // b.none
   2e834:	ldr	x0, [sp, #72]
   2e838:	mov	w1, #0x3a                  	// #58
   2e83c:	bl	2dc84 <scols_init_debug@@SMARTCOLS_2.25+0x1523c>
   2e840:	b	2e848 <scols_init_debug@@SMARTCOLS_2.25+0x15e00>
   2e844:	mov	x0, #0x0                   	// #0
   2e848:	str	x0, [sp, #96]
   2e84c:	ldr	x0, [sp, #96]
   2e850:	cmp	x0, #0x0
   2e854:	b.eq	2e8b0 <scols_init_debug@@SMARTCOLS_2.25+0x15e68>  // b.none
   2e858:	ldr	x0, [sp, #88]
   2e85c:	cmp	x0, #0x0
   2e860:	b.eq	2e874 <scols_init_debug@@SMARTCOLS_2.25+0x15e2c>  // b.none
   2e864:	ldr	x1, [sp, #96]
   2e868:	ldr	x0, [sp, #88]
   2e86c:	cmp	x1, x0
   2e870:	b.cs	2e8b0 <scols_init_debug@@SMARTCOLS_2.25+0x15e68>  // b.hs, b.nlast
   2e874:	add	x1, sp, #0x3c
   2e878:	add	x0, sp, #0x48
   2e87c:	mov	x2, x1
   2e880:	mov	x1, x0
   2e884:	ldr	x0, [sp, #96]
   2e888:	bl	2e648 <scols_init_debug@@SMARTCOLS_2.25+0x15c00>
   2e88c:	cmp	w0, #0x0
   2e890:	b.eq	2e89c <scols_init_debug@@SMARTCOLS_2.25+0x15e54>  // b.none
   2e894:	mov	w0, #0x1                   	// #1
   2e898:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e89c:	ldr	w0, [sp, #60]
   2e8a0:	cmp	w0, #0x0
   2e8a4:	b.ne	2e8b0 <scols_init_debug@@SMARTCOLS_2.25+0x15e68>  // b.any
   2e8a8:	mov	w0, #0x1                   	// #1
   2e8ac:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e8b0:	ldr	w1, [sp, #68]
   2e8b4:	ldr	w0, [sp, #64]
   2e8b8:	cmp	w1, w0
   2e8bc:	b.ls	2e95c <scols_init_debug@@SMARTCOLS_2.25+0x15f14>  // b.plast
   2e8c0:	mov	w0, #0x1                   	// #1
   2e8c4:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e8c8:	ldr	w0, [sp, #20]
   2e8cc:	cmp	w0, #0x0
   2e8d0:	b.eq	2e8f0 <scols_init_debug@@SMARTCOLS_2.25+0x15ea8>  // b.none
   2e8d4:	ldr	w0, [sp, #68]
   2e8d8:	mov	w0, w0
   2e8dc:	ldr	x1, [sp, #112]
   2e8e0:	cmp	x1, x0
   2e8e4:	b.hi	2e8f0 <scols_init_debug@@SMARTCOLS_2.25+0x15ea8>  // b.pmore
   2e8e8:	mov	w0, #0x2                   	// #2
   2e8ec:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e8f0:	ldr	w0, [sp, #68]
   2e8f4:	mov	w0, w0
   2e8f8:	str	x0, [sp, #80]
   2e8fc:	ldr	x0, [sp, #80]
   2e900:	lsr	x0, x0, #3
   2e904:	ldr	x1, [sp, #24]
   2e908:	cmp	x1, x0
   2e90c:	b.ls	2e94c <scols_init_debug@@SMARTCOLS_2.25+0x15f04>  // b.plast
   2e910:	ldr	x2, [sp, #32]
   2e914:	ldr	x0, [sp, #80]
   2e918:	lsr	x0, x0, #6
   2e91c:	lsl	x1, x0, #3
   2e920:	add	x1, x2, x1
   2e924:	ldr	x2, [x1]
   2e928:	ldr	x1, [sp, #80]
   2e92c:	and	w1, w1, #0x3f
   2e930:	mov	x3, #0x1                   	// #1
   2e934:	lsl	x1, x3, x1
   2e938:	ldr	x3, [sp, #32]
   2e93c:	lsl	x0, x0, #3
   2e940:	add	x0, x3, x0
   2e944:	orr	x1, x2, x1
   2e948:	str	x1, [x0]
   2e94c:	ldr	w1, [sp, #68]
   2e950:	ldr	w0, [sp, #60]
   2e954:	add	w0, w1, w0
   2e958:	str	w0, [sp, #68]
   2e95c:	ldr	w1, [sp, #68]
   2e960:	ldr	w0, [sp, #64]
   2e964:	cmp	w1, w0
   2e968:	b.ls	2e8c8 <scols_init_debug@@SMARTCOLS_2.25+0x15e80>  // b.plast
   2e96c:	ldr	x0, [sp, #120]
   2e970:	str	x0, [sp, #104]
   2e974:	mov	w1, #0x2c                  	// #44
   2e978:	ldr	x0, [sp, #120]
   2e97c:	bl	2dc84 <scols_init_debug@@SMARTCOLS_2.25+0x1523c>
   2e980:	str	x0, [sp, #120]
   2e984:	ldr	x0, [sp, #104]
   2e988:	cmp	x0, #0x0
   2e98c:	b.ne	2e768 <scols_init_debug@@SMARTCOLS_2.25+0x15d20>  // b.any
   2e990:	ldr	x0, [sp, #72]
   2e994:	cmp	x0, #0x0
   2e998:	b.eq	2e9b4 <scols_init_debug@@SMARTCOLS_2.25+0x15f6c>  // b.none
   2e99c:	ldr	x0, [sp, #72]
   2e9a0:	ldrsb	w0, [x0]
   2e9a4:	cmp	w0, #0x0
   2e9a8:	b.eq	2e9b4 <scols_init_debug@@SMARTCOLS_2.25+0x15f6c>  // b.none
   2e9ac:	mov	w0, #0x1                   	// #1
   2e9b0:	b	2e9b8 <scols_init_debug@@SMARTCOLS_2.25+0x15f70>
   2e9b4:	mov	w0, #0x0                   	// #0
   2e9b8:	ldp	x29, x30, [sp], #128
   2e9bc:	ret
   2e9c0:	stp	x29, x30, [sp, #-48]!
   2e9c4:	mov	x29, sp
   2e9c8:	str	w0, [sp, #28]
   2e9cc:	ldr	w1, [sp, #28]
   2e9d0:	mov	w0, #0xde83                	// #56963
   2e9d4:	movk	w0, #0x431b, lsl #16
   2e9d8:	umull	x0, w1, w0
   2e9dc:	lsr	x0, x0, #32
   2e9e0:	lsr	w0, w0, #18
   2e9e4:	mov	w0, w0
   2e9e8:	str	x0, [sp, #32]
   2e9ec:	ldr	w1, [sp, #28]
   2e9f0:	mov	w0, #0xde83                	// #56963
   2e9f4:	movk	w0, #0x431b, lsl #16
   2e9f8:	umull	x0, w1, w0
   2e9fc:	lsr	x0, x0, #32
   2ea00:	lsr	w0, w0, #18
   2ea04:	mov	w2, #0x4240                	// #16960
   2ea08:	movk	w2, #0xf, lsl #16
   2ea0c:	mul	w0, w0, w2
   2ea10:	sub	w0, w1, w0
   2ea14:	mov	w1, w0
   2ea18:	mov	x0, x1
   2ea1c:	lsl	x0, x0, #5
   2ea20:	sub	x0, x0, x1
   2ea24:	lsl	x0, x0, #2
   2ea28:	add	x0, x0, x1
   2ea2c:	lsl	x0, x0, #3
   2ea30:	str	x0, [sp, #40]
   2ea34:	add	x0, sp, #0x20
   2ea38:	mov	x1, #0x0                   	// #0
   2ea3c:	bl	7e40 <nanosleep@plt>
   2ea40:	ldp	x29, x30, [sp], #48
   2ea44:	ret
   2ea48:	stp	x29, x30, [sp, #-48]!
   2ea4c:	mov	x29, sp
   2ea50:	str	x0, [sp, #24]
   2ea54:	b	2ea9c <scols_init_debug@@SMARTCOLS_2.25+0x16054>
   2ea58:	ldr	x0, [sp, #40]
   2ea5c:	add	x2, x0, #0x13
   2ea60:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ea64:	add	x1, x0, #0xa18
   2ea68:	mov	x0, x2
   2ea6c:	bl	7d20 <strcmp@plt>
   2ea70:	cmp	w0, #0x0
   2ea74:	b.eq	2ea98 <scols_init_debug@@SMARTCOLS_2.25+0x16050>  // b.none
   2ea78:	ldr	x0, [sp, #40]
   2ea7c:	add	x2, x0, #0x13
   2ea80:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ea84:	add	x1, x0, #0xa20
   2ea88:	mov	x0, x2
   2ea8c:	bl	7d20 <strcmp@plt>
   2ea90:	cmp	w0, #0x0
   2ea94:	b.ne	2eab8 <scols_init_debug@@SMARTCOLS_2.25+0x16070>  // b.any
   2ea98:	nop
   2ea9c:	ldr	x0, [sp, #24]
   2eaa0:	bl	7b30 <readdir@plt>
   2eaa4:	str	x0, [sp, #40]
   2eaa8:	ldr	x0, [sp, #40]
   2eaac:	cmp	x0, #0x0
   2eab0:	b.ne	2ea58 <scols_init_debug@@SMARTCOLS_2.25+0x16010>  // b.any
   2eab4:	b	2eabc <scols_init_debug@@SMARTCOLS_2.25+0x16074>
   2eab8:	nop
   2eabc:	ldr	x0, [sp, #40]
   2eac0:	ldp	x29, x30, [sp], #48
   2eac4:	ret
   2eac8:	stp	x29, x30, [sp, #-64]!
   2eacc:	mov	x29, sp
   2ead0:	str	w0, [sp, #44]
   2ead4:	str	x1, [sp, #32]
   2ead8:	str	x2, [sp, #24]
   2eadc:	b	2eb7c <scols_init_debug@@SMARTCOLS_2.25+0x16134>
   2eae0:	bl	8240 <__errno_location@plt>
   2eae4:	str	wzr, [x0]
   2eae8:	ldr	x2, [sp, #24]
   2eaec:	ldr	x1, [sp, #32]
   2eaf0:	ldr	w0, [sp, #44]
   2eaf4:	bl	7c20 <write@plt>
   2eaf8:	str	x0, [sp, #56]
   2eafc:	ldr	x0, [sp, #56]
   2eb00:	cmp	x0, #0x0
   2eb04:	b.le	2eb38 <scols_init_debug@@SMARTCOLS_2.25+0x160f0>
   2eb08:	ldr	x0, [sp, #56]
   2eb0c:	ldr	x1, [sp, #24]
   2eb10:	sub	x0, x1, x0
   2eb14:	str	x0, [sp, #24]
   2eb18:	ldr	x0, [sp, #24]
   2eb1c:	cmp	x0, #0x0
   2eb20:	b.eq	2eb60 <scols_init_debug@@SMARTCOLS_2.25+0x16118>  // b.none
   2eb24:	ldr	x0, [sp, #56]
   2eb28:	ldr	x1, [sp, #32]
   2eb2c:	add	x0, x1, x0
   2eb30:	str	x0, [sp, #32]
   2eb34:	b	2eb60 <scols_init_debug@@SMARTCOLS_2.25+0x16118>
   2eb38:	bl	8240 <__errno_location@plt>
   2eb3c:	ldr	w0, [x0]
   2eb40:	cmp	w0, #0x4
   2eb44:	b.eq	2eb60 <scols_init_debug@@SMARTCOLS_2.25+0x16118>  // b.none
   2eb48:	bl	8240 <__errno_location@plt>
   2eb4c:	ldr	w0, [x0]
   2eb50:	cmp	w0, #0xb
   2eb54:	b.eq	2eb60 <scols_init_debug@@SMARTCOLS_2.25+0x16118>  // b.none
   2eb58:	mov	w0, #0xffffffff            	// #-1
   2eb5c:	b	2eb8c <scols_init_debug@@SMARTCOLS_2.25+0x16144>
   2eb60:	bl	8240 <__errno_location@plt>
   2eb64:	ldr	w0, [x0]
   2eb68:	cmp	w0, #0xb
   2eb6c:	b.ne	2eb7c <scols_init_debug@@SMARTCOLS_2.25+0x16134>  // b.any
   2eb70:	mov	w0, #0xd090                	// #53392
   2eb74:	movk	w0, #0x3, lsl #16
   2eb78:	bl	2e9c0 <scols_init_debug@@SMARTCOLS_2.25+0x15f78>
   2eb7c:	ldr	x0, [sp, #24]
   2eb80:	cmp	x0, #0x0
   2eb84:	b.ne	2eae0 <scols_init_debug@@SMARTCOLS_2.25+0x16098>  // b.any
   2eb88:	mov	w0, #0x0                   	// #0
   2eb8c:	ldp	x29, x30, [sp], #64
   2eb90:	ret
   2eb94:	stp	x29, x30, [sp, #-80]!
   2eb98:	mov	x29, sp
   2eb9c:	str	w0, [sp, #44]
   2eba0:	str	x1, [sp, #32]
   2eba4:	str	x2, [sp, #24]
   2eba8:	str	xzr, [sp, #72]
   2ebac:	str	wzr, [sp, #68]
   2ebb0:	ldr	x2, [sp, #24]
   2ebb4:	mov	w1, #0x0                   	// #0
   2ebb8:	ldr	x0, [sp, #32]
   2ebbc:	bl	7a30 <memset@plt>
   2ebc0:	b	2ec84 <scols_init_debug@@SMARTCOLS_2.25+0x1623c>
   2ebc4:	ldr	x2, [sp, #24]
   2ebc8:	ldr	x1, [sp, #32]
   2ebcc:	ldr	w0, [sp, #44]
   2ebd0:	bl	7ff0 <read@plt>
   2ebd4:	str	x0, [sp, #56]
   2ebd8:	ldr	x0, [sp, #56]
   2ebdc:	cmp	x0, #0x0
   2ebe0:	b.gt	2ec50 <scols_init_debug@@SMARTCOLS_2.25+0x16208>
   2ebe4:	ldr	x0, [sp, #56]
   2ebe8:	cmp	x0, #0x0
   2ebec:	b.ge	2ec34 <scols_init_debug@@SMARTCOLS_2.25+0x161ec>  // b.tcont
   2ebf0:	bl	8240 <__errno_location@plt>
   2ebf4:	ldr	w0, [x0]
   2ebf8:	cmp	w0, #0xb
   2ebfc:	b.eq	2ec10 <scols_init_debug@@SMARTCOLS_2.25+0x161c8>  // b.none
   2ec00:	bl	8240 <__errno_location@plt>
   2ec04:	ldr	w0, [x0]
   2ec08:	cmp	w0, #0x4
   2ec0c:	b.ne	2ec34 <scols_init_debug@@SMARTCOLS_2.25+0x161ec>  // b.any
   2ec10:	ldr	w0, [sp, #68]
   2ec14:	add	w1, w0, #0x1
   2ec18:	str	w1, [sp, #68]
   2ec1c:	cmp	w0, #0x4
   2ec20:	b.gt	2ec34 <scols_init_debug@@SMARTCOLS_2.25+0x161ec>
   2ec24:	mov	w0, #0xd090                	// #53392
   2ec28:	movk	w0, #0x3, lsl #16
   2ec2c:	bl	2e9c0 <scols_init_debug@@SMARTCOLS_2.25+0x15f78>
   2ec30:	b	2ec84 <scols_init_debug@@SMARTCOLS_2.25+0x1623c>
   2ec34:	ldr	x0, [sp, #72]
   2ec38:	cmp	x0, #0x0
   2ec3c:	b.eq	2ec48 <scols_init_debug@@SMARTCOLS_2.25+0x16200>  // b.none
   2ec40:	ldr	x0, [sp, #72]
   2ec44:	b	2ec94 <scols_init_debug@@SMARTCOLS_2.25+0x1624c>
   2ec48:	mov	x0, #0xffffffffffffffff    	// #-1
   2ec4c:	b	2ec94 <scols_init_debug@@SMARTCOLS_2.25+0x1624c>
   2ec50:	str	wzr, [sp, #68]
   2ec54:	ldr	x0, [sp, #56]
   2ec58:	ldr	x1, [sp, #24]
   2ec5c:	sub	x0, x1, x0
   2ec60:	str	x0, [sp, #24]
   2ec64:	ldr	x0, [sp, #56]
   2ec68:	ldr	x1, [sp, #32]
   2ec6c:	add	x0, x1, x0
   2ec70:	str	x0, [sp, #32]
   2ec74:	ldr	x1, [sp, #72]
   2ec78:	ldr	x0, [sp, #56]
   2ec7c:	add	x0, x1, x0
   2ec80:	str	x0, [sp, #72]
   2ec84:	ldr	x0, [sp, #24]
   2ec88:	cmp	x0, #0x0
   2ec8c:	b.ne	2ebc4 <scols_init_debug@@SMARTCOLS_2.25+0x1617c>  // b.any
   2ec90:	ldr	x0, [sp, #72]
   2ec94:	ldp	x29, x30, [sp], #80
   2ec98:	ret
   2ec9c:	stp	x29, x30, [sp, #-288]!
   2eca0:	mov	x29, sp
   2eca4:	str	x0, [sp, #56]
   2eca8:	str	x1, [sp, #232]
   2ecac:	str	x2, [sp, #240]
   2ecb0:	str	x3, [sp, #248]
   2ecb4:	str	x4, [sp, #256]
   2ecb8:	str	x5, [sp, #264]
   2ecbc:	str	x6, [sp, #272]
   2ecc0:	str	x7, [sp, #280]
   2ecc4:	str	q0, [sp, #96]
   2ecc8:	str	q1, [sp, #112]
   2eccc:	str	q2, [sp, #128]
   2ecd0:	str	q3, [sp, #144]
   2ecd4:	str	q4, [sp, #160]
   2ecd8:	str	q5, [sp, #176]
   2ecdc:	str	q6, [sp, #192]
   2ece0:	str	q7, [sp, #208]
   2ece4:	add	x0, sp, #0x120
   2ece8:	str	x0, [sp, #64]
   2ecec:	add	x0, sp, #0x120
   2ecf0:	str	x0, [sp, #72]
   2ecf4:	add	x0, sp, #0xe0
   2ecf8:	str	x0, [sp, #80]
   2ecfc:	mov	w0, #0xffffffc8            	// #-56
   2ed00:	str	w0, [sp, #88]
   2ed04:	mov	w0, #0xffffff80            	// #-128
   2ed08:	str	w0, [sp, #92]
   2ed0c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2ed10:	ldr	x0, [x0, #4016]
   2ed14:	ldr	x4, [x0]
   2ed18:	add	x2, sp, #0x10
   2ed1c:	add	x3, sp, #0x40
   2ed20:	ldp	x0, x1, [x3]
   2ed24:	stp	x0, x1, [x2]
   2ed28:	ldp	x0, x1, [x3, #16]
   2ed2c:	stp	x0, x1, [x2, #16]
   2ed30:	add	x0, sp, #0x10
   2ed34:	mov	x2, x0
   2ed38:	ldr	x1, [sp, #56]
   2ed3c:	mov	x0, x4
   2ed40:	bl	8210 <vfprintf@plt>
   2ed44:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2ed48:	ldr	x0, [x0, #4016]
   2ed4c:	ldr	x0, [x0]
   2ed50:	mov	x1, x0
   2ed54:	mov	w0, #0xa                   	// #10
   2ed58:	bl	7720 <fputc@plt>
   2ed5c:	nop
   2ed60:	ldp	x29, x30, [sp], #288
   2ed64:	ret
   2ed68:	stp	x29, x30, [sp, #-80]!
   2ed6c:	mov	x29, sp
   2ed70:	str	x0, [sp, #24]
   2ed74:	str	x1, [sp, #16]
   2ed78:	add	x0, sp, #0x20
   2ed7c:	mov	w2, #0x0                   	// #0
   2ed80:	mov	x1, x0
   2ed84:	ldr	x0, [sp, #16]
   2ed88:	bl	74e0 <strtoul@plt>
   2ed8c:	str	w0, [sp, #76]
   2ed90:	ldr	x0, [sp, #32]
   2ed94:	cmp	x0, #0x0
   2ed98:	b.eq	2eeb0 <scols_init_debug@@SMARTCOLS_2.25+0x16468>  // b.none
   2ed9c:	ldr	x0, [sp, #32]
   2eda0:	ldrsb	w0, [x0]
   2eda4:	cmp	w0, #0x0
   2eda8:	b.eq	2eeb0 <scols_init_debug@@SMARTCOLS_2.25+0x16468>  // b.none
   2edac:	ldr	x0, [sp, #24]
   2edb0:	cmp	x0, #0x0
   2edb4:	b.eq	2eeb0 <scols_init_debug@@SMARTCOLS_2.25+0x16468>  // b.none
   2edb8:	ldr	x0, [sp, #24]
   2edbc:	ldr	x0, [x0]
   2edc0:	cmp	x0, #0x0
   2edc4:	b.eq	2eeb0 <scols_init_debug@@SMARTCOLS_2.25+0x16468>  // b.none
   2edc8:	str	wzr, [sp, #76]
   2edcc:	ldr	x0, [sp, #16]
   2edd0:	bl	7b70 <strdup@plt>
   2edd4:	str	x0, [sp, #48]
   2edd8:	ldr	x0, [sp, #48]
   2eddc:	str	x0, [sp, #64]
   2ede0:	ldr	x0, [sp, #64]
   2ede4:	cmp	x0, #0x0
   2ede8:	b.ne	2ee74 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>  // b.any
   2edec:	ldr	w0, [sp, #76]
   2edf0:	b	2eee4 <scols_init_debug@@SMARTCOLS_2.25+0x1649c>
   2edf4:	ldr	x0, [sp, #32]
   2edf8:	str	x0, [sp, #64]
   2edfc:	ldr	x0, [sp, #24]
   2ee00:	str	x0, [sp, #56]
   2ee04:	b	2ee48 <scols_init_debug@@SMARTCOLS_2.25+0x16400>
   2ee08:	ldr	x0, [sp, #56]
   2ee0c:	ldr	x0, [x0]
   2ee10:	mov	x1, x0
   2ee14:	ldr	x0, [sp, #40]
   2ee18:	bl	7d20 <strcmp@plt>
   2ee1c:	cmp	w0, #0x0
   2ee20:	b.ne	2ee3c <scols_init_debug@@SMARTCOLS_2.25+0x163f4>  // b.any
   2ee24:	ldr	x0, [sp, #56]
   2ee28:	ldr	w0, [x0, #8]
   2ee2c:	ldr	w1, [sp, #76]
   2ee30:	orr	w0, w1, w0
   2ee34:	str	w0, [sp, #76]
   2ee38:	b	2ee64 <scols_init_debug@@SMARTCOLS_2.25+0x1641c>
   2ee3c:	ldr	x0, [sp, #56]
   2ee40:	add	x0, x0, #0x18
   2ee44:	str	x0, [sp, #56]
   2ee48:	ldr	x0, [sp, #56]
   2ee4c:	cmp	x0, #0x0
   2ee50:	b.eq	2ee64 <scols_init_debug@@SMARTCOLS_2.25+0x1641c>  // b.none
   2ee54:	ldr	x0, [sp, #56]
   2ee58:	ldr	x0, [x0]
   2ee5c:	cmp	x0, #0x0
   2ee60:	b.ne	2ee08 <scols_init_debug@@SMARTCOLS_2.25+0x163c0>  // b.any
   2ee64:	ldr	w1, [sp, #76]
   2ee68:	mov	w0, #0xffff                	// #65535
   2ee6c:	cmp	w1, w0
   2ee70:	b.eq	2eea0 <scols_init_debug@@SMARTCOLS_2.25+0x16458>  // b.none
   2ee74:	add	x0, sp, #0x20
   2ee78:	mov	x2, x0
   2ee7c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ee80:	add	x1, x0, #0xa28
   2ee84:	ldr	x0, [sp, #64]
   2ee88:	bl	7890 <strtok_r@plt>
   2ee8c:	str	x0, [sp, #40]
   2ee90:	ldr	x0, [sp, #40]
   2ee94:	cmp	x0, #0x0
   2ee98:	b.ne	2edf4 <scols_init_debug@@SMARTCOLS_2.25+0x163ac>  // b.any
   2ee9c:	b	2eea4 <scols_init_debug@@SMARTCOLS_2.25+0x1645c>
   2eea0:	nop
   2eea4:	ldr	x0, [sp, #48]
   2eea8:	bl	7dc0 <free@plt>
   2eeac:	b	2eee0 <scols_init_debug@@SMARTCOLS_2.25+0x16498>
   2eeb0:	ldr	x0, [sp, #32]
   2eeb4:	cmp	x0, #0x0
   2eeb8:	b.eq	2eee0 <scols_init_debug@@SMARTCOLS_2.25+0x16498>  // b.none
   2eebc:	ldr	x2, [sp, #32]
   2eec0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2eec4:	add	x1, x0, #0xa30
   2eec8:	mov	x0, x2
   2eecc:	bl	7d20 <strcmp@plt>
   2eed0:	cmp	w0, #0x0
   2eed4:	b.ne	2eee0 <scols_init_debug@@SMARTCOLS_2.25+0x16498>  // b.any
   2eed8:	mov	w0, #0xffff                	// #65535
   2eedc:	str	w0, [sp, #76]
   2eee0:	ldr	w0, [sp, #76]
   2eee4:	ldp	x29, x30, [sp], #80
   2eee8:	ret
   2eeec:	stp	x29, x30, [sp, #-48]!
   2eef0:	mov	x29, sp
   2eef4:	str	x0, [sp, #40]
   2eef8:	str	x1, [sp, #32]
   2eefc:	str	x2, [sp, #24]
   2ef00:	ldr	x0, [sp, #24]
   2ef04:	sub	x0, x0, #0x1
   2ef08:	mov	x2, x0
   2ef0c:	ldr	x1, [sp, #32]
   2ef10:	ldr	x0, [sp, #40]
   2ef14:	bl	8180 <strncpy@plt>
   2ef18:	ldr	x0, [sp, #24]
   2ef1c:	sub	x0, x0, #0x1
   2ef20:	ldr	x1, [sp, #40]
   2ef24:	add	x0, x1, x0
   2ef28:	strb	wzr, [x0]
   2ef2c:	nop
   2ef30:	ldp	x29, x30, [sp], #48
   2ef34:	ret
   2ef38:	stp	x29, x30, [sp, #-272]!
   2ef3c:	mov	x29, sp
   2ef40:	str	x0, [sp, #56]
   2ef44:	str	x1, [sp, #48]
   2ef48:	str	x2, [sp, #224]
   2ef4c:	str	x3, [sp, #232]
   2ef50:	str	x4, [sp, #240]
   2ef54:	str	x5, [sp, #248]
   2ef58:	str	x6, [sp, #256]
   2ef5c:	str	x7, [sp, #264]
   2ef60:	str	q0, [sp, #96]
   2ef64:	str	q1, [sp, #112]
   2ef68:	str	q2, [sp, #128]
   2ef6c:	str	q3, [sp, #144]
   2ef70:	str	q4, [sp, #160]
   2ef74:	str	q5, [sp, #176]
   2ef78:	str	q6, [sp, #192]
   2ef7c:	str	q7, [sp, #208]
   2ef80:	ldr	x0, [sp, #56]
   2ef84:	cmp	x0, #0x0
   2ef88:	b.eq	2efc4 <scols_init_debug@@SMARTCOLS_2.25+0x1657c>  // b.none
   2ef8c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2ef90:	add	x0, x0, #0xbdc
   2ef94:	ldr	w0, [x0]
   2ef98:	and	w0, w0, #0x1000000
   2ef9c:	cmp	w0, #0x0
   2efa0:	b.ne	2efc4 <scols_init_debug@@SMARTCOLS_2.25+0x1657c>  // b.any
   2efa4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2efa8:	ldr	x0, [x0, #4016]
   2efac:	ldr	x3, [x0]
   2efb0:	ldr	x2, [sp, #56]
   2efb4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2efb8:	add	x1, x0, #0xa50
   2efbc:	mov	x0, x3
   2efc0:	bl	8380 <fprintf@plt>
   2efc4:	add	x0, sp, #0x110
   2efc8:	str	x0, [sp, #64]
   2efcc:	add	x0, sp, #0x110
   2efd0:	str	x0, [sp, #72]
   2efd4:	add	x0, sp, #0xe0
   2efd8:	str	x0, [sp, #80]
   2efdc:	mov	w0, #0xffffffd0            	// #-48
   2efe0:	str	w0, [sp, #88]
   2efe4:	mov	w0, #0xffffff80            	// #-128
   2efe8:	str	w0, [sp, #92]
   2efec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2eff0:	ldr	x0, [x0, #4016]
   2eff4:	ldr	x4, [x0]
   2eff8:	add	x2, sp, #0x10
   2effc:	add	x3, sp, #0x40
   2f000:	ldp	x0, x1, [x3]
   2f004:	stp	x0, x1, [x2]
   2f008:	ldp	x0, x1, [x3, #16]
   2f00c:	stp	x0, x1, [x2, #16]
   2f010:	add	x0, sp, #0x10
   2f014:	mov	x2, x0
   2f018:	ldr	x1, [sp, #48]
   2f01c:	mov	x0, x4
   2f020:	bl	8210 <vfprintf@plt>
   2f024:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f028:	ldr	x0, [x0, #4016]
   2f02c:	ldr	x0, [x0]
   2f030:	mov	x1, x0
   2f034:	mov	w0, #0xa                   	// #10
   2f038:	bl	7720 <fputc@plt>
   2f03c:	nop
   2f040:	ldp	x29, x30, [sp], #272
   2f044:	ret
   2f048:	stp	x29, x30, [sp, #-48]!
   2f04c:	mov	x29, sp
   2f050:	str	x19, [sp, #16]
   2f054:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f058:	add	x0, x0, #0xbdc
   2f05c:	ldr	w0, [x0]
   2f060:	cmp	w0, #0x0
   2f064:	b.ne	2f174 <scols_init_debug@@SMARTCOLS_2.25+0x1672c>  // b.any
   2f068:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f06c:	add	x0, x0, #0xa58
   2f070:	bl	8270 <getenv@plt>
   2f074:	str	x0, [sp, #40]
   2f078:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f07c:	add	x0, x0, #0xbdc
   2f080:	ldr	w0, [x0]
   2f084:	and	w0, w0, #0x2
   2f088:	cmp	w0, #0x0
   2f08c:	b.ne	2f0cc <scols_init_debug@@SMARTCOLS_2.25+0x16684>  // b.any
   2f090:	ldr	x0, [sp, #40]
   2f094:	cmp	x0, #0x0
   2f098:	b.eq	2f0c0 <scols_init_debug@@SMARTCOLS_2.25+0x16678>  // b.none
   2f09c:	ldr	x1, [sp, #40]
   2f0a0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f0a4:	add	x0, x0, #0xa38
   2f0a8:	bl	2ed68 <scols_init_debug@@SMARTCOLS_2.25+0x16320>
   2f0ac:	mov	w1, w0
   2f0b0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f0b4:	add	x0, x0, #0xbdc
   2f0b8:	str	w1, [x0]
   2f0bc:	b	2f0cc <scols_init_debug@@SMARTCOLS_2.25+0x16684>
   2f0c0:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f0c4:	add	x0, x0, #0xbdc
   2f0c8:	str	wzr, [x0]
   2f0cc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f0d0:	add	x0, x0, #0xbdc
   2f0d4:	ldr	w0, [x0]
   2f0d8:	cmp	w0, #0x0
   2f0dc:	b.eq	2f154 <scols_init_debug@@SMARTCOLS_2.25+0x1670c>  // b.none
   2f0e0:	bl	76d0 <getuid@plt>
   2f0e4:	mov	w19, w0
   2f0e8:	bl	7640 <geteuid@plt>
   2f0ec:	cmp	w19, w0
   2f0f0:	b.ne	2f108 <scols_init_debug@@SMARTCOLS_2.25+0x166c0>  // b.any
   2f0f4:	bl	7df0 <getgid@plt>
   2f0f8:	mov	w19, w0
   2f0fc:	bl	7600 <getegid@plt>
   2f100:	cmp	w19, w0
   2f104:	b.eq	2f154 <scols_init_debug@@SMARTCOLS_2.25+0x1670c>  // b.none
   2f108:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f10c:	add	x0, x0, #0xbdc
   2f110:	ldr	w0, [x0]
   2f114:	orr	w1, w0, #0x1000000
   2f118:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f11c:	add	x0, x0, #0xbdc
   2f120:	str	w1, [x0]
   2f124:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f128:	ldr	x0, [x0, #4016]
   2f12c:	ldr	x19, [x0]
   2f130:	bl	7870 <getpid@plt>
   2f134:	mov	w1, w0
   2f138:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f13c:	add	x3, x0, #0xa68
   2f140:	mov	w2, w1
   2f144:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f148:	add	x1, x0, #0xa70
   2f14c:	mov	x0, x19
   2f150:	bl	8380 <fprintf@plt>
   2f154:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f158:	add	x0, x0, #0xbdc
   2f15c:	ldr	w0, [x0]
   2f160:	orr	w1, w0, #0x2
   2f164:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f168:	add	x0, x0, #0xbdc
   2f16c:	str	w1, [x0]
   2f170:	b	2f178 <scols_init_debug@@SMARTCOLS_2.25+0x16730>
   2f174:	nop
   2f178:	ldr	x19, [sp, #16]
   2f17c:	ldp	x29, x30, [sp], #48
   2f180:	ret
   2f184:	stp	x29, x30, [sp, #-320]!
   2f188:	mov	x29, sp
   2f18c:	str	x19, [sp, #16]
   2f190:	str	x0, [sp, #72]
   2f194:	str	x1, [sp, #264]
   2f198:	str	x2, [sp, #272]
   2f19c:	str	x3, [sp, #280]
   2f1a0:	str	x4, [sp, #288]
   2f1a4:	str	x5, [sp, #296]
   2f1a8:	str	x6, [sp, #304]
   2f1ac:	str	x7, [sp, #312]
   2f1b0:	str	q0, [sp, #128]
   2f1b4:	str	q1, [sp, #144]
   2f1b8:	str	q2, [sp, #160]
   2f1bc:	str	q3, [sp, #176]
   2f1c0:	str	q4, [sp, #192]
   2f1c4:	str	q5, [sp, #208]
   2f1c8:	str	q6, [sp, #224]
   2f1cc:	str	q7, [sp, #240]
   2f1d0:	mov	x1, #0x1038                	// #4152
   2f1d4:	mov	x0, #0x1                   	// #1
   2f1d8:	bl	7ab0 <calloc@plt>
   2f1dc:	str	x0, [sp, #120]
   2f1e0:	ldr	x0, [sp, #120]
   2f1e4:	cmp	x0, #0x0
   2f1e8:	b.ne	2f1f4 <scols_init_debug@@SMARTCOLS_2.25+0x167ac>  // b.any
   2f1ec:	mov	x0, #0x0                   	// #0
   2f1f0:	b	2f30c <scols_init_debug@@SMARTCOLS_2.25+0x168c4>
   2f1f4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f1f8:	add	x0, x0, #0xbdc
   2f1fc:	ldr	w0, [x0]
   2f200:	and	w0, w0, #0x4
   2f204:	cmp	w0, #0x0
   2f208:	b.eq	2f254 <scols_init_debug@@SMARTCOLS_2.25+0x1680c>  // b.none
   2f20c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f210:	ldr	x0, [x0, #4016]
   2f214:	ldr	x19, [x0]
   2f218:	bl	7870 <getpid@plt>
   2f21c:	mov	w1, w0
   2f220:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f224:	add	x4, x0, #0xab0
   2f228:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f22c:	add	x3, x0, #0xa68
   2f230:	mov	w2, w1
   2f234:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f238:	add	x1, x0, #0xab8
   2f23c:	mov	x0, x19
   2f240:	bl	8380 <fprintf@plt>
   2f244:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f248:	add	x1, x0, #0xac8
   2f24c:	ldr	x0, [sp, #120]
   2f250:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f254:	ldr	x0, [sp, #120]
   2f258:	mov	w1, #0x1                   	// #1
   2f25c:	str	w1, [x0, #16]
   2f260:	ldr	x0, [sp, #120]
   2f264:	mov	w1, #0xffffffff            	// #-1
   2f268:	str	w1, [x0]
   2f26c:	ldr	x0, [sp, #72]
   2f270:	cmp	x0, #0x0
   2f274:	b.eq	2f2f4 <scols_init_debug@@SMARTCOLS_2.25+0x168ac>  // b.none
   2f278:	add	x0, sp, #0x140
   2f27c:	str	x0, [sp, #80]
   2f280:	add	x0, sp, #0x140
   2f284:	str	x0, [sp, #88]
   2f288:	add	x0, sp, #0x100
   2f28c:	str	x0, [sp, #96]
   2f290:	mov	w0, #0xffffffc8            	// #-56
   2f294:	str	w0, [sp, #104]
   2f298:	mov	w0, #0xffffff80            	// #-128
   2f29c:	str	w0, [sp, #108]
   2f2a0:	ldr	x0, [sp, #120]
   2f2a4:	add	x4, x0, #0x8
   2f2a8:	add	x2, sp, #0x20
   2f2ac:	add	x3, sp, #0x50
   2f2b0:	ldp	x0, x1, [x3]
   2f2b4:	stp	x0, x1, [x2]
   2f2b8:	ldp	x0, x1, [x3, #16]
   2f2bc:	stp	x0, x1, [x2, #16]
   2f2c0:	add	x0, sp, #0x20
   2f2c4:	mov	x2, x0
   2f2c8:	ldr	x1, [sp, #72]
   2f2cc:	mov	x0, x4
   2f2d0:	bl	7e50 <vasprintf@plt>
   2f2d4:	str	w0, [sp, #116]
   2f2d8:	ldr	w0, [sp, #116]
   2f2dc:	cmp	w0, #0x0
   2f2e0:	b.lt	2f2fc <scols_init_debug@@SMARTCOLS_2.25+0x168b4>  // b.tstop
   2f2e4:	ldr	x0, [sp, #120]
   2f2e8:	ldr	x0, [x0, #8]
   2f2ec:	cmp	x0, #0x0
   2f2f0:	b.eq	2f2fc <scols_init_debug@@SMARTCOLS_2.25+0x168b4>  // b.none
   2f2f4:	ldr	x0, [sp, #120]
   2f2f8:	b	2f30c <scols_init_debug@@SMARTCOLS_2.25+0x168c4>
   2f2fc:	nop
   2f300:	ldr	x0, [sp, #120]
   2f304:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   2f308:	mov	x0, #0x0                   	// #0
   2f30c:	ldr	x19, [sp, #16]
   2f310:	ldp	x29, x30, [sp], #320
   2f314:	ret
   2f318:	sub	sp, sp, #0x10
   2f31c:	str	x0, [sp, #8]
   2f320:	ldr	x0, [sp, #8]
   2f324:	cmp	x0, #0x0
   2f328:	b.eq	2f340 <scols_init_debug@@SMARTCOLS_2.25+0x168f8>  // b.none
   2f32c:	ldr	x0, [sp, #8]
   2f330:	ldr	w0, [x0, #16]
   2f334:	add	w1, w0, #0x1
   2f338:	ldr	x0, [sp, #8]
   2f33c:	str	w1, [x0, #16]
   2f340:	nop
   2f344:	add	sp, sp, #0x10
   2f348:	ret
   2f34c:	stp	x29, x30, [sp, #-48]!
   2f350:	mov	x29, sp
   2f354:	str	x19, [sp, #16]
   2f358:	str	x0, [sp, #40]
   2f35c:	ldr	x0, [sp, #40]
   2f360:	cmp	x0, #0x0
   2f364:	b.eq	2f438 <scols_init_debug@@SMARTCOLS_2.25+0x169f0>  // b.none
   2f368:	ldr	x0, [sp, #40]
   2f36c:	ldr	w0, [x0, #16]
   2f370:	sub	w1, w0, #0x1
   2f374:	ldr	x0, [sp, #40]
   2f378:	str	w1, [x0, #16]
   2f37c:	ldr	x0, [sp, #40]
   2f380:	ldr	w0, [x0, #16]
   2f384:	cmp	w0, #0x0
   2f388:	b.gt	2f43c <scols_init_debug@@SMARTCOLS_2.25+0x169f4>
   2f38c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f390:	add	x0, x0, #0xbdc
   2f394:	ldr	w0, [x0]
   2f398:	and	w0, w0, #0x4
   2f39c:	cmp	w0, #0x0
   2f3a0:	b.eq	2f3ec <scols_init_debug@@SMARTCOLS_2.25+0x169a4>  // b.none
   2f3a4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f3a8:	ldr	x0, [x0, #4016]
   2f3ac:	ldr	x19, [x0]
   2f3b0:	bl	7870 <getpid@plt>
   2f3b4:	mov	w1, w0
   2f3b8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f3bc:	add	x4, x0, #0xab0
   2f3c0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f3c4:	add	x3, x0, #0xa68
   2f3c8:	mov	w2, w1
   2f3cc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f3d0:	add	x1, x0, #0xab8
   2f3d4:	mov	x0, x19
   2f3d8:	bl	8380 <fprintf@plt>
   2f3dc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f3e0:	add	x1, x0, #0xad0
   2f3e4:	ldr	x0, [sp, #40]
   2f3e8:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f3ec:	ldr	x0, [sp, #40]
   2f3f0:	ldr	x0, [x0, #4128]
   2f3f4:	cmp	x0, #0x0
   2f3f8:	b.eq	2f40c <scols_init_debug@@SMARTCOLS_2.25+0x169c4>  // b.none
   2f3fc:	ldr	x0, [sp, #40]
   2f400:	ldr	x1, [x0, #4136]
   2f404:	ldr	x0, [sp, #40]
   2f408:	blr	x1
   2f40c:	ldr	x0, [sp, #40]
   2f410:	bl	2f99c <scols_init_debug@@SMARTCOLS_2.25+0x16f54>
   2f414:	ldr	x0, [sp, #40]
   2f418:	ldr	x0, [x0, #8]
   2f41c:	bl	7dc0 <free@plt>
   2f420:	ldr	x0, [sp, #40]
   2f424:	ldr	x0, [x0, #24]
   2f428:	bl	7dc0 <free@plt>
   2f42c:	ldr	x0, [sp, #40]
   2f430:	bl	7dc0 <free@plt>
   2f434:	b	2f43c <scols_init_debug@@SMARTCOLS_2.25+0x169f4>
   2f438:	nop
   2f43c:	ldr	x19, [sp, #16]
   2f440:	ldp	x29, x30, [sp], #48
   2f444:	ret
   2f448:	stp	x29, x30, [sp, #-64]!
   2f44c:	mov	x29, sp
   2f450:	str	x19, [sp, #16]
   2f454:	str	x0, [sp, #40]
   2f458:	str	x1, [sp, #32]
   2f45c:	str	xzr, [sp, #56]
   2f460:	ldr	x0, [sp, #40]
   2f464:	ldr	w0, [x0]
   2f468:	cmp	w0, #0x0
   2f46c:	b.lt	2f490 <scols_init_debug@@SMARTCOLS_2.25+0x16a48>  // b.tstop
   2f470:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f474:	add	x3, x0, #0xcb0
   2f478:	mov	w2, #0x6d                  	// #109
   2f47c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f480:	add	x1, x0, #0xad8
   2f484:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f488:	add	x0, x0, #0xae8
   2f48c:	bl	8230 <__assert_fail@plt>
   2f490:	ldr	x0, [sp, #32]
   2f494:	cmp	x0, #0x0
   2f498:	b.eq	2f4bc <scols_init_debug@@SMARTCOLS_2.25+0x16a74>  // b.none
   2f49c:	ldr	x0, [sp, #32]
   2f4a0:	bl	7b70 <strdup@plt>
   2f4a4:	str	x0, [sp, #56]
   2f4a8:	ldr	x0, [sp, #56]
   2f4ac:	cmp	x0, #0x0
   2f4b0:	b.ne	2f4bc <scols_init_debug@@SMARTCOLS_2.25+0x16a74>  // b.any
   2f4b4:	mov	w0, #0xfffffff4            	// #-12
   2f4b8:	b	2f53c <scols_init_debug@@SMARTCOLS_2.25+0x16af4>
   2f4bc:	ldr	x0, [sp, #40]
   2f4c0:	ldr	x0, [x0, #24]
   2f4c4:	bl	7dc0 <free@plt>
   2f4c8:	ldr	x0, [sp, #40]
   2f4cc:	ldr	x1, [sp, #56]
   2f4d0:	str	x1, [x0, #24]
   2f4d4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f4d8:	add	x0, x0, #0xbdc
   2f4dc:	ldr	w0, [x0]
   2f4e0:	and	w0, w0, #0x4
   2f4e4:	cmp	w0, #0x0
   2f4e8:	b.eq	2f538 <scols_init_debug@@SMARTCOLS_2.25+0x16af0>  // b.none
   2f4ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f4f0:	ldr	x0, [x0, #4016]
   2f4f4:	ldr	x19, [x0]
   2f4f8:	bl	7870 <getpid@plt>
   2f4fc:	mov	w1, w0
   2f500:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f504:	add	x4, x0, #0xab0
   2f508:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f50c:	add	x3, x0, #0xa68
   2f510:	mov	w2, w1
   2f514:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f518:	add	x1, x0, #0xab8
   2f51c:	mov	x0, x19
   2f520:	bl	8380 <fprintf@plt>
   2f524:	ldr	x2, [sp, #56]
   2f528:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f52c:	add	x1, x0, #0xaf8
   2f530:	ldr	x0, [sp, #40]
   2f534:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f538:	mov	w0, #0x0                   	// #0
   2f53c:	ldr	x19, [sp, #16]
   2f540:	ldp	x29, x30, [sp], #64
   2f544:	ret
   2f548:	sub	sp, sp, #0x10
   2f54c:	str	x0, [sp, #8]
   2f550:	ldr	x0, [sp, #8]
   2f554:	cmp	x0, #0x0
   2f558:	b.eq	2f568 <scols_init_debug@@SMARTCOLS_2.25+0x16b20>  // b.none
   2f55c:	ldr	x0, [sp, #8]
   2f560:	ldr	x0, [x0, #24]
   2f564:	b	2f56c <scols_init_debug@@SMARTCOLS_2.25+0x16b24>
   2f568:	mov	x0, #0x0                   	// #0
   2f56c:	add	sp, sp, #0x10
   2f570:	ret
   2f574:	stp	x29, x30, [sp, #-64]!
   2f578:	mov	x29, sp
   2f57c:	str	x19, [sp, #16]
   2f580:	str	x0, [sp, #40]
   2f584:	str	x1, [sp, #32]
   2f588:	str	xzr, [sp, #56]
   2f58c:	ldr	x0, [sp, #32]
   2f590:	cmp	x0, #0x0
   2f594:	b.eq	2f5b8 <scols_init_debug@@SMARTCOLS_2.25+0x16b70>  // b.none
   2f598:	ldr	x0, [sp, #32]
   2f59c:	bl	7b70 <strdup@plt>
   2f5a0:	str	x0, [sp, #56]
   2f5a4:	ldr	x0, [sp, #56]
   2f5a8:	cmp	x0, #0x0
   2f5ac:	b.ne	2f5b8 <scols_init_debug@@SMARTCOLS_2.25+0x16b70>  // b.any
   2f5b0:	mov	w0, #0xfffffff4            	// #-12
   2f5b4:	b	2f660 <scols_init_debug@@SMARTCOLS_2.25+0x16c18>
   2f5b8:	ldr	x0, [sp, #40]
   2f5bc:	ldr	w0, [x0]
   2f5c0:	cmp	w0, #0x0
   2f5c4:	b.lt	2f5e0 <scols_init_debug@@SMARTCOLS_2.25+0x16b98>  // b.tstop
   2f5c8:	ldr	x0, [sp, #40]
   2f5cc:	ldr	w0, [x0]
   2f5d0:	bl	7bb0 <close@plt>
   2f5d4:	ldr	x0, [sp, #40]
   2f5d8:	mov	w1, #0xffffffff            	// #-1
   2f5dc:	str	w1, [x0]
   2f5e0:	ldr	x0, [sp, #40]
   2f5e4:	ldr	x0, [x0, #8]
   2f5e8:	bl	7dc0 <free@plt>
   2f5ec:	ldr	x0, [sp, #40]
   2f5f0:	ldr	x1, [sp, #56]
   2f5f4:	str	x1, [x0, #8]
   2f5f8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f5fc:	add	x0, x0, #0xbdc
   2f600:	ldr	w0, [x0]
   2f604:	and	w0, w0, #0x4
   2f608:	cmp	w0, #0x0
   2f60c:	b.eq	2f65c <scols_init_debug@@SMARTCOLS_2.25+0x16c14>  // b.none
   2f610:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f614:	ldr	x0, [x0, #4016]
   2f618:	ldr	x19, [x0]
   2f61c:	bl	7870 <getpid@plt>
   2f620:	mov	w1, w0
   2f624:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f628:	add	x4, x0, #0xab0
   2f62c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f630:	add	x3, x0, #0xa68
   2f634:	mov	w2, w1
   2f638:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f63c:	add	x1, x0, #0xab8
   2f640:	mov	x0, x19
   2f644:	bl	8380 <fprintf@plt>
   2f648:	ldr	x2, [sp, #56]
   2f64c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f650:	add	x1, x0, #0xb10
   2f654:	ldr	x0, [sp, #40]
   2f658:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f65c:	mov	w0, #0x0                   	// #0
   2f660:	ldr	x19, [sp, #16]
   2f664:	ldp	x29, x30, [sp], #64
   2f668:	ret
   2f66c:	sub	sp, sp, #0x10
   2f670:	str	x0, [sp, #8]
   2f674:	ldr	x0, [sp, #8]
   2f678:	cmp	x0, #0x0
   2f67c:	b.eq	2f68c <scols_init_debug@@SMARTCOLS_2.25+0x16c44>  // b.none
   2f680:	ldr	x0, [sp, #8]
   2f684:	ldr	x0, [x0, #8]
   2f688:	b	2f690 <scols_init_debug@@SMARTCOLS_2.25+0x16c48>
   2f68c:	mov	x0, #0x0                   	// #0
   2f690:	add	sp, sp, #0x10
   2f694:	ret
   2f698:	stp	x29, x30, [sp, #-64]!
   2f69c:	mov	x29, sp
   2f6a0:	str	x19, [sp, #16]
   2f6a4:	str	x0, [sp, #56]
   2f6a8:	str	x1, [sp, #48]
   2f6ac:	str	x2, [sp, #40]
   2f6b0:	ldr	x0, [sp, #56]
   2f6b4:	ldr	x1, [sp, #48]
   2f6b8:	str	x1, [x0, #4128]
   2f6bc:	ldr	x0, [sp, #56]
   2f6c0:	ldr	x1, [sp, #40]
   2f6c4:	str	x1, [x0, #4136]
   2f6c8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f6cc:	add	x0, x0, #0xbdc
   2f6d0:	ldr	w0, [x0]
   2f6d4:	and	w0, w0, #0x4
   2f6d8:	cmp	w0, #0x0
   2f6dc:	b.eq	2f728 <scols_init_debug@@SMARTCOLS_2.25+0x16ce0>  // b.none
   2f6e0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f6e4:	ldr	x0, [x0, #4016]
   2f6e8:	ldr	x19, [x0]
   2f6ec:	bl	7870 <getpid@plt>
   2f6f0:	mov	w1, w0
   2f6f4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f6f8:	add	x4, x0, #0xab0
   2f6fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f700:	add	x3, x0, #0xa68
   2f704:	mov	w2, w1
   2f708:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f70c:	add	x1, x0, #0xab8
   2f710:	mov	x0, x19
   2f714:	bl	8380 <fprintf@plt>
   2f718:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f71c:	add	x1, x0, #0xb20
   2f720:	ldr	x0, [sp, #56]
   2f724:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f728:	mov	w0, #0x0                   	// #0
   2f72c:	ldr	x19, [sp, #16]
   2f730:	ldp	x29, x30, [sp], #64
   2f734:	ret
   2f738:	sub	sp, sp, #0x10
   2f73c:	str	x0, [sp, #8]
   2f740:	ldr	x0, [sp, #8]
   2f744:	cmp	x0, #0x0
   2f748:	b.eq	2f758 <scols_init_debug@@SMARTCOLS_2.25+0x16d10>  // b.none
   2f74c:	ldr	x0, [sp, #8]
   2f750:	ldr	x0, [x0, #4128]
   2f754:	b	2f75c <scols_init_debug@@SMARTCOLS_2.25+0x16d14>
   2f758:	mov	x0, #0x0                   	// #0
   2f75c:	add	sp, sp, #0x10
   2f760:	ret
   2f764:	sub	sp, sp, #0x10
   2f768:	str	x0, [sp, #8]
   2f76c:	str	x1, [sp]
   2f770:	ldr	x0, [sp, #8]
   2f774:	ldr	x1, [sp]
   2f778:	str	x1, [x0, #4144]
   2f77c:	mov	w0, #0x0                   	// #0
   2f780:	add	sp, sp, #0x10
   2f784:	ret
   2f788:	stp	x29, x30, [sp, #-48]!
   2f78c:	mov	x29, sp
   2f790:	str	x0, [sp, #24]
   2f794:	ldr	x0, [sp, #24]
   2f798:	ldr	x0, [x0, #24]
   2f79c:	cmp	x0, #0x0
   2f7a0:	b.ne	2f7b0 <scols_init_debug@@SMARTCOLS_2.25+0x16d68>  // b.any
   2f7a4:	ldr	x0, [sp, #24]
   2f7a8:	ldr	x0, [x0, #8]
   2f7ac:	b	2f860 <scols_init_debug@@SMARTCOLS_2.25+0x16e18>
   2f7b0:	ldr	x0, [sp, #24]
   2f7b4:	ldr	x0, [x0, #8]
   2f7b8:	str	x0, [sp, #40]
   2f7bc:	ldr	x0, [sp, #40]
   2f7c0:	cmp	x0, #0x0
   2f7c4:	b.ne	2f7d4 <scols_init_debug@@SMARTCOLS_2.25+0x16d8c>  // b.any
   2f7c8:	ldr	x0, [sp, #24]
   2f7cc:	ldr	x0, [x0, #24]
   2f7d0:	b	2f860 <scols_init_debug@@SMARTCOLS_2.25+0x16e18>
   2f7d4:	ldr	x0, [sp, #40]
   2f7d8:	ldrsb	w0, [x0]
   2f7dc:	cmp	w0, #0x2f
   2f7e0:	b.ne	2f7f0 <scols_init_debug@@SMARTCOLS_2.25+0x16da8>  // b.any
   2f7e4:	ldr	x0, [sp, #40]
   2f7e8:	add	x0, x0, #0x1
   2f7ec:	str	x0, [sp, #40]
   2f7f0:	ldr	x0, [sp, #24]
   2f7f4:	add	x5, x0, #0x20
   2f7f8:	ldr	x0, [sp, #24]
   2f7fc:	ldr	x0, [x0, #24]
   2f800:	ldr	x4, [sp, #40]
   2f804:	mov	x3, x0
   2f808:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f80c:	add	x2, x0, #0xb30
   2f810:	mov	x1, #0x1000                	// #4096
   2f814:	mov	x0, x5
   2f818:	bl	77c0 <snprintf@plt>
   2f81c:	str	w0, [sp, #36]
   2f820:	ldr	w0, [sp, #36]
   2f824:	cmp	w0, #0x0
   2f828:	b.ge	2f834 <scols_init_debug@@SMARTCOLS_2.25+0x16dec>  // b.tcont
   2f82c:	mov	x0, #0x0                   	// #0
   2f830:	b	2f860 <scols_init_debug@@SMARTCOLS_2.25+0x16e18>
   2f834:	ldr	w0, [sp, #36]
   2f838:	cmp	w0, #0xfff
   2f83c:	b.ls	2f858 <scols_init_debug@@SMARTCOLS_2.25+0x16e10>  // b.plast
   2f840:	bl	8240 <__errno_location@plt>
   2f844:	mov	x1, x0
   2f848:	mov	w0, #0x24                  	// #36
   2f84c:	str	w0, [x1]
   2f850:	mov	x0, #0x0                   	// #0
   2f854:	b	2f860 <scols_init_debug@@SMARTCOLS_2.25+0x16e18>
   2f858:	ldr	x0, [sp, #24]
   2f85c:	add	x0, x0, #0x20
   2f860:	ldp	x29, x30, [sp], #48
   2f864:	ret
   2f868:	stp	x29, x30, [sp, #-64]!
   2f86c:	mov	x29, sp
   2f870:	str	x19, [sp, #16]
   2f874:	str	x0, [sp, #40]
   2f878:	ldr	x0, [sp, #40]
   2f87c:	cmp	x0, #0x0
   2f880:	b.ne	2f8a4 <scols_init_debug@@SMARTCOLS_2.25+0x16e5c>  // b.any
   2f884:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f888:	add	x3, x0, #0xcc8
   2f88c:	mov	w2, #0xc8                  	// #200
   2f890:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f894:	add	x1, x0, #0xad8
   2f898:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f89c:	add	x0, x0, #0xb38
   2f8a0:	bl	8230 <__assert_fail@plt>
   2f8a4:	ldr	x0, [sp, #40]
   2f8a8:	ldr	x0, [x0, #8]
   2f8ac:	cmp	x0, #0x0
   2f8b0:	b.ne	2f8d4 <scols_init_debug@@SMARTCOLS_2.25+0x16e8c>  // b.any
   2f8b4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f8b8:	add	x3, x0, #0xcc8
   2f8bc:	mov	w2, #0xc9                  	// #201
   2f8c0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f8c4:	add	x1, x0, #0xad8
   2f8c8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f8cc:	add	x0, x0, #0xb40
   2f8d0:	bl	8230 <__assert_fail@plt>
   2f8d4:	ldr	x0, [sp, #40]
   2f8d8:	ldr	w0, [x0]
   2f8dc:	cmp	w0, #0x0
   2f8e0:	b.ge	2f988 <scols_init_debug@@SMARTCOLS_2.25+0x16f40>  // b.tcont
   2f8e4:	ldr	x0, [sp, #40]
   2f8e8:	bl	2f788 <scols_init_debug@@SMARTCOLS_2.25+0x16d40>
   2f8ec:	str	x0, [sp, #56]
   2f8f0:	ldr	x0, [sp, #56]
   2f8f4:	cmp	x0, #0x0
   2f8f8:	b.ne	2f90c <scols_init_debug@@SMARTCOLS_2.25+0x16ec4>  // b.any
   2f8fc:	bl	8240 <__errno_location@plt>
   2f900:	ldr	w0, [x0]
   2f904:	neg	w0, w0
   2f908:	b	2f990 <scols_init_debug@@SMARTCOLS_2.25+0x16f48>
   2f90c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f910:	add	x0, x0, #0xbdc
   2f914:	ldr	w0, [x0]
   2f918:	and	w0, w0, #0x4
   2f91c:	cmp	w0, #0x0
   2f920:	b.eq	2f970 <scols_init_debug@@SMARTCOLS_2.25+0x16f28>  // b.none
   2f924:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2f928:	ldr	x0, [x0, #4016]
   2f92c:	ldr	x19, [x0]
   2f930:	bl	7870 <getpid@plt>
   2f934:	mov	w1, w0
   2f938:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f93c:	add	x4, x0, #0xab0
   2f940:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f944:	add	x3, x0, #0xa68
   2f948:	mov	w2, w1
   2f94c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f950:	add	x1, x0, #0xab8
   2f954:	mov	x0, x19
   2f958:	bl	8380 <fprintf@plt>
   2f95c:	ldr	x2, [sp, #56]
   2f960:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f964:	add	x1, x0, #0xb50
   2f968:	ldr	x0, [sp, #40]
   2f96c:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f970:	mov	w1, #0x80000               	// #524288
   2f974:	ldr	x0, [sp, #56]
   2f978:	bl	7960 <open@plt>
   2f97c:	mov	w1, w0
   2f980:	ldr	x0, [sp, #40]
   2f984:	str	w1, [x0]
   2f988:	ldr	x0, [sp, #40]
   2f98c:	ldr	w0, [x0]
   2f990:	ldr	x19, [sp, #16]
   2f994:	ldp	x29, x30, [sp], #64
   2f998:	ret
   2f99c:	stp	x29, x30, [sp, #-48]!
   2f9a0:	mov	x29, sp
   2f9a4:	str	x19, [sp, #16]
   2f9a8:	str	x0, [sp, #40]
   2f9ac:	ldr	x0, [sp, #40]
   2f9b0:	cmp	x0, #0x0
   2f9b4:	b.ne	2f9d8 <scols_init_debug@@SMARTCOLS_2.25+0x16f90>  // b.any
   2f9b8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f9bc:	add	x3, x0, #0xce0
   2f9c0:	mov	w2, #0xda                  	// #218
   2f9c4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f9c8:	add	x1, x0, #0xad8
   2f9cc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2f9d0:	add	x0, x0, #0xb38
   2f9d4:	bl	8230 <__assert_fail@plt>
   2f9d8:	ldr	x0, [sp, #40]
   2f9dc:	ldr	w0, [x0]
   2f9e0:	cmp	w0, #0x0
   2f9e4:	b.lt	2fa60 <scols_init_debug@@SMARTCOLS_2.25+0x17018>  // b.tstop
   2f9e8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2f9ec:	add	x0, x0, #0xbdc
   2f9f0:	ldr	w0, [x0]
   2f9f4:	and	w0, w0, #0x4
   2f9f8:	cmp	w0, #0x0
   2f9fc:	b.eq	2fa48 <scols_init_debug@@SMARTCOLS_2.25+0x17000>  // b.none
   2fa00:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2fa04:	ldr	x0, [x0, #4016]
   2fa08:	ldr	x19, [x0]
   2fa0c:	bl	7870 <getpid@plt>
   2fa10:	mov	w1, w0
   2fa14:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fa18:	add	x4, x0, #0xab0
   2fa1c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fa20:	add	x3, x0, #0xa68
   2fa24:	mov	w2, w1
   2fa28:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fa2c:	add	x1, x0, #0xab8
   2fa30:	mov	x0, x19
   2fa34:	bl	8380 <fprintf@plt>
   2fa38:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fa3c:	add	x1, x0, #0xb68
   2fa40:	ldr	x0, [sp, #40]
   2fa44:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2fa48:	ldr	x0, [sp, #40]
   2fa4c:	ldr	w0, [x0]
   2fa50:	bl	7bb0 <close@plt>
   2fa54:	ldr	x0, [sp, #40]
   2fa58:	mov	w1, #0xffffffff            	// #-1
   2fa5c:	str	w1, [x0]
   2fa60:	nop
   2fa64:	ldr	x19, [sp, #16]
   2fa68:	ldp	x29, x30, [sp], #48
   2fa6c:	ret
   2fa70:	sub	sp, sp, #0x10
   2fa74:	str	x0, [sp, #8]
   2fa78:	ldr	x0, [sp, #8]
   2fa7c:	cmp	x0, #0x0
   2fa80:	b.eq	2fa9c <scols_init_debug@@SMARTCOLS_2.25+0x17054>  // b.none
   2fa84:	ldr	x0, [sp, #8]
   2fa88:	ldr	w0, [x0]
   2fa8c:	cmp	w0, #0x0
   2fa90:	b.lt	2fa9c <scols_init_debug@@SMARTCOLS_2.25+0x17054>  // b.tstop
   2fa94:	mov	w0, #0x1                   	// #1
   2fa98:	b	2faa0 <scols_init_debug@@SMARTCOLS_2.25+0x17058>
   2fa9c:	mov	w0, #0x0                   	// #0
   2faa0:	add	sp, sp, #0x10
   2faa4:	ret
   2faa8:	stp	x29, x30, [sp, #-96]!
   2faac:	mov	x29, sp
   2fab0:	str	x19, [sp, #16]
   2fab4:	str	x0, [sp, #72]
   2fab8:	str	x1, [sp, #64]
   2fabc:	mov	x19, x2
   2fac0:	bl	8240 <__errno_location@plt>
   2fac4:	str	wzr, [x0]
   2fac8:	ldr	x0, [sp, #72]
   2facc:	add	x4, x0, #0x20
   2fad0:	add	x2, sp, #0x20
   2fad4:	mov	x3, x19
   2fad8:	ldp	x0, x1, [x3]
   2fadc:	stp	x0, x1, [x2]
   2fae0:	ldp	x0, x1, [x3, #16]
   2fae4:	stp	x0, x1, [x2, #16]
   2fae8:	add	x0, sp, #0x20
   2faec:	mov	x3, x0
   2faf0:	ldr	x2, [sp, #64]
   2faf4:	mov	x1, #0x1000                	// #4096
   2faf8:	mov	x0, x4
   2fafc:	bl	8100 <vsnprintf@plt>
   2fb00:	str	w0, [sp, #92]
   2fb04:	ldr	w0, [sp, #92]
   2fb08:	cmp	w0, #0x0
   2fb0c:	b.ge	2fb38 <scols_init_debug@@SMARTCOLS_2.25+0x170f0>  // b.tcont
   2fb10:	bl	8240 <__errno_location@plt>
   2fb14:	ldr	w0, [x0]
   2fb18:	cmp	w0, #0x0
   2fb1c:	b.ne	2fb30 <scols_init_debug@@SMARTCOLS_2.25+0x170e8>  // b.any
   2fb20:	bl	8240 <__errno_location@plt>
   2fb24:	mov	x1, x0
   2fb28:	mov	w0, #0x16                  	// #22
   2fb2c:	str	w0, [x1]
   2fb30:	mov	x0, #0x0                   	// #0
   2fb34:	b	2fb64 <scols_init_debug@@SMARTCOLS_2.25+0x1711c>
   2fb38:	ldr	w0, [sp, #92]
   2fb3c:	cmp	w0, #0xfff
   2fb40:	b.ls	2fb5c <scols_init_debug@@SMARTCOLS_2.25+0x17114>  // b.plast
   2fb44:	bl	8240 <__errno_location@plt>
   2fb48:	mov	x1, x0
   2fb4c:	mov	w0, #0x24                  	// #36
   2fb50:	str	w0, [x1]
   2fb54:	mov	x0, #0x0                   	// #0
   2fb58:	b	2fb64 <scols_init_debug@@SMARTCOLS_2.25+0x1711c>
   2fb5c:	ldr	x0, [sp, #72]
   2fb60:	add	x0, x0, #0x20
   2fb64:	ldr	x19, [sp, #16]
   2fb68:	ldp	x29, x30, [sp], #96
   2fb6c:	ret
   2fb70:	stp	x29, x30, [sp, #-304]!
   2fb74:	mov	x29, sp
   2fb78:	str	x0, [sp, #72]
   2fb7c:	str	x1, [sp, #64]
   2fb80:	str	x2, [sp, #56]
   2fb84:	str	x3, [sp, #48]
   2fb88:	str	x4, [sp, #272]
   2fb8c:	str	x5, [sp, #280]
   2fb90:	str	x6, [sp, #288]
   2fb94:	str	x7, [sp, #296]
   2fb98:	str	q0, [sp, #144]
   2fb9c:	str	q1, [sp, #160]
   2fba0:	str	q2, [sp, #176]
   2fba4:	str	q3, [sp, #192]
   2fba8:	str	q4, [sp, #208]
   2fbac:	str	q5, [sp, #224]
   2fbb0:	str	q6, [sp, #240]
   2fbb4:	str	q7, [sp, #256]
   2fbb8:	ldr	x0, [sp, #48]
   2fbbc:	cmp	x0, #0x0
   2fbc0:	b.eq	2fd24 <scols_init_debug@@SMARTCOLS_2.25+0x172dc>  // b.none
   2fbc4:	str	xzr, [sp, #136]
   2fbc8:	ldr	x0, [sp, #72]
   2fbcc:	ldr	x0, [x0, #8]
   2fbd0:	str	x0, [sp, #128]
   2fbd4:	add	x0, sp, #0x130
   2fbd8:	str	x0, [sp, #80]
   2fbdc:	add	x0, sp, #0x130
   2fbe0:	str	x0, [sp, #88]
   2fbe4:	add	x0, sp, #0x110
   2fbe8:	str	x0, [sp, #96]
   2fbec:	mov	w0, #0xffffffe0            	// #-32
   2fbf0:	str	w0, [sp, #104]
   2fbf4:	mov	w0, #0xffffff80            	// #-128
   2fbf8:	str	w0, [sp, #108]
   2fbfc:	add	x2, sp, #0x10
   2fc00:	add	x3, sp, #0x50
   2fc04:	ldp	x0, x1, [x3]
   2fc08:	stp	x0, x1, [x2]
   2fc0c:	ldp	x0, x1, [x3, #16]
   2fc10:	stp	x0, x1, [x2, #16]
   2fc14:	add	x0, sp, #0x10
   2fc18:	mov	x2, x0
   2fc1c:	ldr	x1, [sp, #48]
   2fc20:	ldr	x0, [sp, #72]
   2fc24:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   2fc28:	str	x0, [sp, #136]
   2fc2c:	ldr	x0, [sp, #128]
   2fc30:	cmp	x0, #0x0
   2fc34:	b.eq	2fc54 <scols_init_debug@@SMARTCOLS_2.25+0x1720c>  // b.none
   2fc38:	ldr	x0, [sp, #128]
   2fc3c:	ldrsb	w0, [x0]
   2fc40:	cmp	w0, #0x2f
   2fc44:	b.ne	2fc54 <scols_init_debug@@SMARTCOLS_2.25+0x1720c>  // b.any
   2fc48:	ldr	x0, [sp, #128]
   2fc4c:	add	x0, x0, #0x1
   2fc50:	str	x0, [sp, #128]
   2fc54:	ldr	x0, [sp, #136]
   2fc58:	cmp	x0, #0x0
   2fc5c:	b.eq	2fc7c <scols_init_debug@@SMARTCOLS_2.25+0x17234>  // b.none
   2fc60:	ldr	x0, [sp, #136]
   2fc64:	ldrsb	w0, [x0]
   2fc68:	cmp	w0, #0x2f
   2fc6c:	b.ne	2fc7c <scols_init_debug@@SMARTCOLS_2.25+0x17234>  // b.any
   2fc70:	ldr	x0, [sp, #136]
   2fc74:	add	x0, x0, #0x1
   2fc78:	str	x0, [sp, #136]
   2fc7c:	ldr	x0, [sp, #72]
   2fc80:	ldr	x0, [x0, #24]
   2fc84:	cmp	x0, #0x0
   2fc88:	b.eq	2fc98 <scols_init_debug@@SMARTCOLS_2.25+0x17250>  // b.none
   2fc8c:	ldr	x0, [sp, #72]
   2fc90:	ldr	x0, [x0, #24]
   2fc94:	b	2fca0 <scols_init_debug@@SMARTCOLS_2.25+0x17258>
   2fc98:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fc9c:	add	x0, x0, #0xb78
   2fca0:	ldr	x1, [sp, #128]
   2fca4:	cmp	x1, #0x0
   2fca8:	b.eq	2fcb4 <scols_init_debug@@SMARTCOLS_2.25+0x1726c>  // b.none
   2fcac:	ldr	x1, [sp, #128]
   2fcb0:	b	2fcbc <scols_init_debug@@SMARTCOLS_2.25+0x17274>
   2fcb4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fcb8:	add	x1, x1, #0xb78
   2fcbc:	ldr	x2, [sp, #136]
   2fcc0:	cmp	x2, #0x0
   2fcc4:	b.eq	2fcd0 <scols_init_debug@@SMARTCOLS_2.25+0x17288>  // b.none
   2fcc8:	ldr	x2, [sp, #136]
   2fccc:	b	2fcd8 <scols_init_debug@@SMARTCOLS_2.25+0x17290>
   2fcd0:	adrp	x2, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fcd4:	add	x2, x2, #0xb78
   2fcd8:	mov	x5, x2
   2fcdc:	mov	x4, x1
   2fce0:	mov	x3, x0
   2fce4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fce8:	add	x2, x0, #0xb80
   2fcec:	ldr	x1, [sp, #56]
   2fcf0:	ldr	x0, [sp, #64]
   2fcf4:	bl	77c0 <snprintf@plt>
   2fcf8:	str	w0, [sp, #116]
   2fcfc:	ldrsw	x0, [sp, #116]
   2fd00:	ldr	x1, [sp, #56]
   2fd04:	cmp	x1, x0
   2fd08:	b.hi	2fd54 <scols_init_debug@@SMARTCOLS_2.25+0x1730c>  // b.pmore
   2fd0c:	bl	8240 <__errno_location@plt>
   2fd10:	mov	x1, x0
   2fd14:	mov	w0, #0x24                  	// #36
   2fd18:	str	w0, [x1]
   2fd1c:	mov	x0, #0x0                   	// #0
   2fd20:	b	2fd58 <scols_init_debug@@SMARTCOLS_2.25+0x17310>
   2fd24:	ldr	x0, [sp, #72]
   2fd28:	bl	2f788 <scols_init_debug@@SMARTCOLS_2.25+0x16d40>
   2fd2c:	str	x0, [sp, #120]
   2fd30:	ldr	x0, [sp, #120]
   2fd34:	cmp	x0, #0x0
   2fd38:	b.ne	2fd44 <scols_init_debug@@SMARTCOLS_2.25+0x172fc>  // b.any
   2fd3c:	mov	x0, #0x0                   	// #0
   2fd40:	b	2fd58 <scols_init_debug@@SMARTCOLS_2.25+0x17310>
   2fd44:	ldr	x2, [sp, #56]
   2fd48:	ldr	x1, [sp, #120]
   2fd4c:	ldr	x0, [sp, #64]
   2fd50:	bl	2eeec <scols_init_debug@@SMARTCOLS_2.25+0x164a4>
   2fd54:	ldr	x0, [sp, #64]
   2fd58:	ldp	x29, x30, [sp], #304
   2fd5c:	ret
   2fd60:	stp	x29, x30, [sp, #-80]!
   2fd64:	mov	x29, sp
   2fd68:	str	x19, [sp, #16]
   2fd6c:	str	x0, [sp, #56]
   2fd70:	str	w1, [sp, #52]
   2fd74:	str	x2, [sp, #40]
   2fd78:	ldr	x0, [sp, #56]
   2fd7c:	cmp	x0, #0x0
   2fd80:	b.ne	2fdfc <scols_init_debug@@SMARTCOLS_2.25+0x173b4>  // b.any
   2fd84:	ldr	w1, [sp, #52]
   2fd88:	ldr	x0, [sp, #40]
   2fd8c:	bl	7c80 <access@plt>
   2fd90:	str	w0, [sp, #76]
   2fd94:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2fd98:	add	x0, x0, #0xbdc
   2fd9c:	ldr	w0, [x0]
   2fda0:	and	w0, w0, #0x4
   2fda4:	cmp	w0, #0x0
   2fda8:	b.eq	2ff20 <scols_init_debug@@SMARTCOLS_2.25+0x174d8>  // b.none
   2fdac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2fdb0:	ldr	x0, [x0, #4016]
   2fdb4:	ldr	x19, [x0]
   2fdb8:	bl	7870 <getpid@plt>
   2fdbc:	mov	w1, w0
   2fdc0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fdc4:	add	x4, x0, #0xab0
   2fdc8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fdcc:	add	x3, x0, #0xa68
   2fdd0:	mov	w2, w1
   2fdd4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fdd8:	add	x1, x0, #0xab8
   2fddc:	mov	x0, x19
   2fde0:	bl	8380 <fprintf@plt>
   2fde4:	ldr	w2, [sp, #76]
   2fde8:	ldr	x1, [sp, #40]
   2fdec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fdf0:	add	x0, x0, #0xb90
   2fdf4:	bl	2ec9c <scols_init_debug@@SMARTCOLS_2.25+0x16254>
   2fdf8:	b	2ff20 <scols_init_debug@@SMARTCOLS_2.25+0x174d8>
   2fdfc:	ldr	x0, [sp, #56]
   2fe00:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   2fe04:	str	w0, [sp, #72]
   2fe08:	ldr	w0, [sp, #72]
   2fe0c:	cmp	w0, #0x0
   2fe10:	b.ge	2fe1c <scols_init_debug@@SMARTCOLS_2.25+0x173d4>  // b.tcont
   2fe14:	ldr	w0, [sp, #72]
   2fe18:	b	2ff24 <scols_init_debug@@SMARTCOLS_2.25+0x174dc>
   2fe1c:	ldr	x0, [sp, #40]
   2fe20:	ldrsb	w0, [x0]
   2fe24:	cmp	w0, #0x2f
   2fe28:	b.ne	2fe38 <scols_init_debug@@SMARTCOLS_2.25+0x173f0>  // b.any
   2fe2c:	ldr	x0, [sp, #40]
   2fe30:	add	x0, x0, #0x1
   2fe34:	str	x0, [sp, #40]
   2fe38:	ldr	w0, [sp, #72]
   2fe3c:	mov	w3, #0x0                   	// #0
   2fe40:	ldr	w2, [sp, #52]
   2fe44:	ldr	x1, [sp, #40]
   2fe48:	bl	8200 <faccessat@plt>
   2fe4c:	str	w0, [sp, #76]
   2fe50:	ldr	w0, [sp, #76]
   2fe54:	cmp	w0, #0x0
   2fe58:	b.eq	2feb8 <scols_init_debug@@SMARTCOLS_2.25+0x17470>  // b.none
   2fe5c:	bl	8240 <__errno_location@plt>
   2fe60:	ldr	w0, [x0]
   2fe64:	cmp	w0, #0x2
   2fe68:	b.ne	2feb8 <scols_init_debug@@SMARTCOLS_2.25+0x17470>  // b.any
   2fe6c:	ldr	x0, [sp, #56]
   2fe70:	ldr	x0, [x0, #4144]
   2fe74:	cmp	x0, #0x0
   2fe78:	b.eq	2feb8 <scols_init_debug@@SMARTCOLS_2.25+0x17470>  // b.none
   2fe7c:	ldr	x0, [sp, #56]
   2fe80:	ldr	x3, [x0, #4144]
   2fe84:	add	x0, sp, #0x48
   2fe88:	mov	x2, x0
   2fe8c:	ldr	x1, [sp, #40]
   2fe90:	ldr	x0, [sp, #56]
   2fe94:	blr	x3
   2fe98:	cmp	w0, #0x0
   2fe9c:	b.ne	2feb8 <scols_init_debug@@SMARTCOLS_2.25+0x17470>  // b.any
   2fea0:	ldr	w0, [sp, #72]
   2fea4:	mov	w3, #0x0                   	// #0
   2fea8:	ldr	w2, [sp, #52]
   2feac:	ldr	x1, [sp, #40]
   2feb0:	bl	8200 <faccessat@plt>
   2feb4:	str	w0, [sp, #76]
   2feb8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   2febc:	add	x0, x0, #0xbdc
   2fec0:	ldr	w0, [x0]
   2fec4:	and	w0, w0, #0x4
   2fec8:	cmp	w0, #0x0
   2fecc:	b.eq	2ff20 <scols_init_debug@@SMARTCOLS_2.25+0x174d8>  // b.none
   2fed0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   2fed4:	ldr	x0, [x0, #4016]
   2fed8:	ldr	x19, [x0]
   2fedc:	bl	7870 <getpid@plt>
   2fee0:	mov	w1, w0
   2fee4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fee8:	add	x4, x0, #0xab0
   2feec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fef0:	add	x3, x0, #0xa68
   2fef4:	mov	w2, w1
   2fef8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2fefc:	add	x1, x0, #0xab8
   2ff00:	mov	x0, x19
   2ff04:	bl	8380 <fprintf@plt>
   2ff08:	ldr	w3, [sp, #76]
   2ff0c:	ldr	x2, [sp, #40]
   2ff10:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   2ff14:	add	x1, x0, #0xbb0
   2ff18:	ldr	x0, [sp, #56]
   2ff1c:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2ff20:	ldr	w0, [sp, #76]
   2ff24:	ldr	x19, [sp, #16]
   2ff28:	ldp	x29, x30, [sp], #80
   2ff2c:	ret
   2ff30:	stp	x29, x30, [sp, #-304]!
   2ff34:	mov	x29, sp
   2ff38:	str	x0, [sp, #72]
   2ff3c:	str	w1, [sp, #68]
   2ff40:	str	x2, [sp, #56]
   2ff44:	str	x3, [sp, #264]
   2ff48:	str	x4, [sp, #272]
   2ff4c:	str	x5, [sp, #280]
   2ff50:	str	x6, [sp, #288]
   2ff54:	str	x7, [sp, #296]
   2ff58:	str	q0, [sp, #128]
   2ff5c:	str	q1, [sp, #144]
   2ff60:	str	q2, [sp, #160]
   2ff64:	str	q3, [sp, #176]
   2ff68:	str	q4, [sp, #192]
   2ff6c:	str	q5, [sp, #208]
   2ff70:	str	q6, [sp, #224]
   2ff74:	str	q7, [sp, #240]
   2ff78:	add	x0, sp, #0x130
   2ff7c:	str	x0, [sp, #88]
   2ff80:	add	x0, sp, #0x130
   2ff84:	str	x0, [sp, #96]
   2ff88:	add	x0, sp, #0x100
   2ff8c:	str	x0, [sp, #104]
   2ff90:	mov	w0, #0xffffffd8            	// #-40
   2ff94:	str	w0, [sp, #112]
   2ff98:	mov	w0, #0xffffff80            	// #-128
   2ff9c:	str	w0, [sp, #116]
   2ffa0:	add	x2, sp, #0x10
   2ffa4:	add	x3, sp, #0x58
   2ffa8:	ldp	x0, x1, [x3]
   2ffac:	stp	x0, x1, [x2]
   2ffb0:	ldp	x0, x1, [x3, #16]
   2ffb4:	stp	x0, x1, [x2, #16]
   2ffb8:	add	x0, sp, #0x10
   2ffbc:	mov	x2, x0
   2ffc0:	ldr	x1, [sp, #56]
   2ffc4:	ldr	x0, [sp, #72]
   2ffc8:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   2ffcc:	str	x0, [sp, #120]
   2ffd0:	ldr	x0, [sp, #120]
   2ffd4:	cmp	x0, #0x0
   2ffd8:	b.ne	2ffec <scols_init_debug@@SMARTCOLS_2.25+0x175a4>  // b.any
   2ffdc:	bl	8240 <__errno_location@plt>
   2ffe0:	ldr	w0, [x0]
   2ffe4:	neg	w0, w0
   2ffe8:	b	2fffc <scols_init_debug@@SMARTCOLS_2.25+0x175b4>
   2ffec:	ldr	x2, [sp, #120]
   2fff0:	ldr	w1, [sp, #68]
   2fff4:	ldr	x0, [sp, #72]
   2fff8:	bl	2fd60 <scols_init_debug@@SMARTCOLS_2.25+0x17318>
   2fffc:	ldp	x29, x30, [sp], #304
   30000:	ret
   30004:	stp	x29, x30, [sp, #-80]!
   30008:	mov	x29, sp
   3000c:	str	x19, [sp, #16]
   30010:	str	x0, [sp, #56]
   30014:	str	x1, [sp, #48]
   30018:	str	x2, [sp, #40]
   3001c:	ldr	x0, [sp, #56]
   30020:	cmp	x0, #0x0
   30024:	b.ne	300a0 <scols_init_debug@@SMARTCOLS_2.25+0x17658>  // b.any
   30028:	ldr	x1, [sp, #48]
   3002c:	ldr	x0, [sp, #40]
   30030:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   30034:	str	w0, [sp, #76]
   30038:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   3003c:	add	x0, x0, #0xbdc
   30040:	ldr	w0, [x0]
   30044:	and	w0, w0, #0x4
   30048:	cmp	w0, #0x0
   3004c:	b.eq	301c4 <scols_init_debug@@SMARTCOLS_2.25+0x1777c>  // b.none
   30050:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   30054:	ldr	x0, [x0, #4016]
   30058:	ldr	x19, [x0]
   3005c:	bl	7870 <getpid@plt>
   30060:	mov	w1, w0
   30064:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30068:	add	x4, x0, #0xab0
   3006c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30070:	add	x3, x0, #0xa68
   30074:	mov	w2, w1
   30078:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3007c:	add	x1, x0, #0xab8
   30080:	mov	x0, x19
   30084:	bl	8380 <fprintf@plt>
   30088:	ldr	w2, [sp, #76]
   3008c:	ldr	x1, [sp, #40]
   30090:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30094:	add	x0, x0, #0xbc8
   30098:	bl	2ec9c <scols_init_debug@@SMARTCOLS_2.25+0x16254>
   3009c:	b	301c4 <scols_init_debug@@SMARTCOLS_2.25+0x1777c>
   300a0:	ldr	x0, [sp, #56]
   300a4:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   300a8:	str	w0, [sp, #72]
   300ac:	ldr	w0, [sp, #72]
   300b0:	cmp	w0, #0x0
   300b4:	b.ge	300c0 <scols_init_debug@@SMARTCOLS_2.25+0x17678>  // b.tcont
   300b8:	ldr	w0, [sp, #72]
   300bc:	b	301c8 <scols_init_debug@@SMARTCOLS_2.25+0x17780>
   300c0:	ldr	x0, [sp, #40]
   300c4:	ldrsb	w0, [x0]
   300c8:	cmp	w0, #0x2f
   300cc:	b.ne	300dc <scols_init_debug@@SMARTCOLS_2.25+0x17694>  // b.any
   300d0:	ldr	x0, [sp, #40]
   300d4:	add	x0, x0, #0x1
   300d8:	str	x0, [sp, #40]
   300dc:	ldr	w0, [sp, #72]
   300e0:	mov	w3, #0x0                   	// #0
   300e4:	ldr	x2, [sp, #48]
   300e8:	ldr	x1, [sp, #40]
   300ec:	bl	35378 <scols_init_debug@@SMARTCOLS_2.25+0x1c930>
   300f0:	str	w0, [sp, #76]
   300f4:	ldr	w0, [sp, #76]
   300f8:	cmp	w0, #0x0
   300fc:	b.eq	3015c <scols_init_debug@@SMARTCOLS_2.25+0x17714>  // b.none
   30100:	bl	8240 <__errno_location@plt>
   30104:	ldr	w0, [x0]
   30108:	cmp	w0, #0x2
   3010c:	b.ne	3015c <scols_init_debug@@SMARTCOLS_2.25+0x17714>  // b.any
   30110:	ldr	x0, [sp, #56]
   30114:	ldr	x0, [x0, #4144]
   30118:	cmp	x0, #0x0
   3011c:	b.eq	3015c <scols_init_debug@@SMARTCOLS_2.25+0x17714>  // b.none
   30120:	ldr	x0, [sp, #56]
   30124:	ldr	x3, [x0, #4144]
   30128:	add	x0, sp, #0x48
   3012c:	mov	x2, x0
   30130:	ldr	x1, [sp, #40]
   30134:	ldr	x0, [sp, #56]
   30138:	blr	x3
   3013c:	cmp	w0, #0x0
   30140:	b.ne	3015c <scols_init_debug@@SMARTCOLS_2.25+0x17714>  // b.any
   30144:	ldr	w0, [sp, #72]
   30148:	mov	w3, #0x0                   	// #0
   3014c:	ldr	x2, [sp, #48]
   30150:	ldr	x1, [sp, #40]
   30154:	bl	35378 <scols_init_debug@@SMARTCOLS_2.25+0x1c930>
   30158:	str	w0, [sp, #76]
   3015c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   30160:	add	x0, x0, #0xbdc
   30164:	ldr	w0, [x0]
   30168:	and	w0, w0, #0x4
   3016c:	cmp	w0, #0x0
   30170:	b.eq	301c4 <scols_init_debug@@SMARTCOLS_2.25+0x1777c>  // b.none
   30174:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   30178:	ldr	x0, [x0, #4016]
   3017c:	ldr	x19, [x0]
   30180:	bl	7870 <getpid@plt>
   30184:	mov	w1, w0
   30188:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3018c:	add	x4, x0, #0xab0
   30190:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30194:	add	x3, x0, #0xa68
   30198:	mov	w2, w1
   3019c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   301a0:	add	x1, x0, #0xab8
   301a4:	mov	x0, x19
   301a8:	bl	8380 <fprintf@plt>
   301ac:	ldr	w3, [sp, #76]
   301b0:	ldr	x2, [sp, #40]
   301b4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   301b8:	add	x1, x0, #0xbe8
   301bc:	ldr	x0, [sp, #56]
   301c0:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   301c4:	ldr	w0, [sp, #76]
   301c8:	ldr	x19, [sp, #16]
   301cc:	ldp	x29, x30, [sp], #80
   301d0:	ret
   301d4:	stp	x29, x30, [sp, #-80]!
   301d8:	mov	x29, sp
   301dc:	str	x19, [sp, #16]
   301e0:	str	x0, [sp, #56]
   301e4:	str	w1, [sp, #52]
   301e8:	str	x2, [sp, #40]
   301ec:	ldr	x0, [sp, #56]
   301f0:	cmp	x0, #0x0
   301f4:	b.ne	3026c <scols_init_debug@@SMARTCOLS_2.25+0x17824>  // b.any
   301f8:	ldr	w1, [sp, #52]
   301fc:	ldr	x0, [sp, #40]
   30200:	bl	7960 <open@plt>
   30204:	str	w0, [sp, #76]
   30208:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   3020c:	add	x0, x0, #0xbdc
   30210:	ldr	w0, [x0]
   30214:	and	w0, w0, #0x4
   30218:	cmp	w0, #0x0
   3021c:	b.eq	303b4 <scols_init_debug@@SMARTCOLS_2.25+0x1796c>  // b.none
   30220:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   30224:	ldr	x0, [x0, #4016]
   30228:	ldr	x19, [x0]
   3022c:	bl	7870 <getpid@plt>
   30230:	mov	w1, w0
   30234:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30238:	add	x4, x0, #0xab0
   3023c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30240:	add	x3, x0, #0xa68
   30244:	mov	w2, w1
   30248:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3024c:	add	x1, x0, #0xab8
   30250:	mov	x0, x19
   30254:	bl	8380 <fprintf@plt>
   30258:	ldr	x1, [sp, #40]
   3025c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30260:	add	x0, x0, #0xc00
   30264:	bl	2ec9c <scols_init_debug@@SMARTCOLS_2.25+0x16254>
   30268:	b	303b4 <scols_init_debug@@SMARTCOLS_2.25+0x1796c>
   3026c:	ldr	x0, [sp, #56]
   30270:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   30274:	str	w0, [sp, #68]
   30278:	ldr	w0, [sp, #68]
   3027c:	cmp	w0, #0x0
   30280:	b.ge	3028c <scols_init_debug@@SMARTCOLS_2.25+0x17844>  // b.tcont
   30284:	ldr	w0, [sp, #68]
   30288:	b	303b8 <scols_init_debug@@SMARTCOLS_2.25+0x17970>
   3028c:	ldr	x0, [sp, #40]
   30290:	ldrsb	w0, [x0]
   30294:	cmp	w0, #0x2f
   30298:	b.ne	302a8 <scols_init_debug@@SMARTCOLS_2.25+0x17860>  // b.any
   3029c:	ldr	x0, [sp, #40]
   302a0:	add	x0, x0, #0x1
   302a4:	str	x0, [sp, #40]
   302a8:	ldr	w0, [sp, #68]
   302ac:	ldr	w2, [sp, #52]
   302b0:	ldr	x1, [sp, #40]
   302b4:	bl	8220 <openat@plt>
   302b8:	str	w0, [sp, #76]
   302bc:	ldr	w0, [sp, #76]
   302c0:	str	w0, [sp, #72]
   302c4:	ldr	w0, [sp, #76]
   302c8:	cmp	w0, #0x0
   302cc:	b.ge	30328 <scols_init_debug@@SMARTCOLS_2.25+0x178e0>  // b.tcont
   302d0:	bl	8240 <__errno_location@plt>
   302d4:	ldr	w0, [x0]
   302d8:	cmp	w0, #0x2
   302dc:	b.ne	30328 <scols_init_debug@@SMARTCOLS_2.25+0x178e0>  // b.any
   302e0:	ldr	x0, [sp, #56]
   302e4:	ldr	x0, [x0, #4144]
   302e8:	cmp	x0, #0x0
   302ec:	b.eq	30328 <scols_init_debug@@SMARTCOLS_2.25+0x178e0>  // b.none
   302f0:	ldr	x0, [sp, #56]
   302f4:	ldr	x3, [x0, #4144]
   302f8:	add	x0, sp, #0x44
   302fc:	mov	x2, x0
   30300:	ldr	x1, [sp, #40]
   30304:	ldr	x0, [sp, #56]
   30308:	blr	x3
   3030c:	cmp	w0, #0x0
   30310:	b.ne	30328 <scols_init_debug@@SMARTCOLS_2.25+0x178e0>  // b.any
   30314:	ldr	w0, [sp, #68]
   30318:	ldr	w2, [sp, #52]
   3031c:	ldr	x1, [sp, #40]
   30320:	bl	8220 <openat@plt>
   30324:	str	w0, [sp, #76]
   30328:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   3032c:	add	x0, x0, #0xbdc
   30330:	ldr	w0, [x0]
   30334:	and	w0, w0, #0x4
   30338:	cmp	w0, #0x0
   3033c:	b.eq	303b4 <scols_init_debug@@SMARTCOLS_2.25+0x1796c>  // b.none
   30340:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   30344:	ldr	x0, [x0, #4016]
   30348:	ldr	x19, [x0]
   3034c:	bl	7870 <getpid@plt>
   30350:	mov	w1, w0
   30354:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30358:	add	x4, x0, #0xab0
   3035c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30360:	add	x3, x0, #0xa68
   30364:	mov	w2, w1
   30368:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3036c:	add	x1, x0, #0xab8
   30370:	mov	x0, x19
   30374:	bl	8380 <fprintf@plt>
   30378:	ldr	w1, [sp, #72]
   3037c:	ldr	w0, [sp, #76]
   30380:	cmp	w1, w0
   30384:	b.eq	30394 <scols_init_debug@@SMARTCOLS_2.25+0x1794c>  // b.none
   30388:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3038c:	add	x0, x0, #0xc20
   30390:	b	3039c <scols_init_debug@@SMARTCOLS_2.25+0x17954>
   30394:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30398:	add	x0, x0, #0xb78
   3039c:	mov	x3, x0
   303a0:	ldr	x2, [sp, #40]
   303a4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   303a8:	add	x1, x0, #0xc30
   303ac:	ldr	x0, [sp, #56]
   303b0:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   303b4:	ldr	w0, [sp, #76]
   303b8:	ldr	x19, [sp, #16]
   303bc:	ldp	x29, x30, [sp], #80
   303c0:	ret
   303c4:	stp	x29, x30, [sp, #-112]!
   303c8:	mov	x29, sp
   303cc:	str	x19, [sp, #16]
   303d0:	str	x0, [sp, #88]
   303d4:	str	w1, [sp, #84]
   303d8:	str	x2, [sp, #72]
   303dc:	mov	x19, x3
   303e0:	add	x2, sp, #0x20
   303e4:	mov	x3, x19
   303e8:	ldp	x0, x1, [x3]
   303ec:	stp	x0, x1, [x2]
   303f0:	ldp	x0, x1, [x3, #16]
   303f4:	stp	x0, x1, [x2, #16]
   303f8:	add	x0, sp, #0x20
   303fc:	mov	x2, x0
   30400:	ldr	x1, [sp, #72]
   30404:	ldr	x0, [sp, #88]
   30408:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   3040c:	str	x0, [sp, #104]
   30410:	ldr	x0, [sp, #104]
   30414:	cmp	x0, #0x0
   30418:	b.ne	3042c <scols_init_debug@@SMARTCOLS_2.25+0x179e4>  // b.any
   3041c:	bl	8240 <__errno_location@plt>
   30420:	ldr	w0, [x0]
   30424:	neg	w0, w0
   30428:	b	3043c <scols_init_debug@@SMARTCOLS_2.25+0x179f4>
   3042c:	ldr	x2, [sp, #104]
   30430:	ldr	w1, [sp, #84]
   30434:	ldr	x0, [sp, #88]
   30438:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   3043c:	ldr	x19, [sp, #16]
   30440:	ldp	x29, x30, [sp], #112
   30444:	ret
   30448:	stp	x29, x30, [sp, #-304]!
   3044c:	mov	x29, sp
   30450:	str	x0, [sp, #72]
   30454:	str	w1, [sp, #68]
   30458:	str	x2, [sp, #56]
   3045c:	str	x3, [sp, #264]
   30460:	str	x4, [sp, #272]
   30464:	str	x5, [sp, #280]
   30468:	str	x6, [sp, #288]
   3046c:	str	x7, [sp, #296]
   30470:	str	q0, [sp, #128]
   30474:	str	q1, [sp, #144]
   30478:	str	q2, [sp, #160]
   3047c:	str	q3, [sp, #176]
   30480:	str	q4, [sp, #192]
   30484:	str	q5, [sp, #208]
   30488:	str	q6, [sp, #224]
   3048c:	str	q7, [sp, #240]
   30490:	add	x0, sp, #0x130
   30494:	str	x0, [sp, #88]
   30498:	add	x0, sp, #0x130
   3049c:	str	x0, [sp, #96]
   304a0:	add	x0, sp, #0x100
   304a4:	str	x0, [sp, #104]
   304a8:	mov	w0, #0xffffffd8            	// #-40
   304ac:	str	w0, [sp, #112]
   304b0:	mov	w0, #0xffffff80            	// #-128
   304b4:	str	w0, [sp, #116]
   304b8:	add	x2, sp, #0x10
   304bc:	add	x3, sp, #0x58
   304c0:	ldp	x0, x1, [x3]
   304c4:	stp	x0, x1, [x2]
   304c8:	ldp	x0, x1, [x3, #16]
   304cc:	stp	x0, x1, [x2, #16]
   304d0:	add	x0, sp, #0x10
   304d4:	mov	x3, x0
   304d8:	ldr	x2, [sp, #56]
   304dc:	ldr	w1, [sp, #68]
   304e0:	ldr	x0, [sp, #72]
   304e4:	bl	303c4 <scols_init_debug@@SMARTCOLS_2.25+0x1797c>
   304e8:	str	w0, [sp, #124]
   304ec:	ldr	w0, [sp, #124]
   304f0:	ldp	x29, x30, [sp], #304
   304f4:	ret
   304f8:	sub	sp, sp, #0x20
   304fc:	str	x0, [sp, #8]
   30500:	str	wzr, [sp, #28]
   30504:	ldr	x0, [sp, #8]
   30508:	str	x0, [sp, #16]
   3050c:	b	30638 <scols_init_debug@@SMARTCOLS_2.25+0x17bf0>
   30510:	ldr	x0, [sp, #16]
   30514:	ldrsb	w0, [x0]
   30518:	cmp	w0, #0x72
   3051c:	b.ne	30544 <scols_init_debug@@SMARTCOLS_2.25+0x17afc>  // b.any
   30520:	ldr	x0, [sp, #16]
   30524:	add	x0, x0, #0x1
   30528:	ldrsb	w0, [x0]
   3052c:	cmp	w0, #0x2b
   30530:	b.ne	30544 <scols_init_debug@@SMARTCOLS_2.25+0x17afc>  // b.any
   30534:	ldr	w0, [sp, #28]
   30538:	orr	w0, w0, #0x2
   3053c:	str	w0, [sp, #28]
   30540:	b	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>
   30544:	ldr	x0, [sp, #16]
   30548:	ldrsb	w0, [x0]
   3054c:	cmp	w0, #0x72
   30550:	b.eq	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>  // b.none
   30554:	ldr	x0, [sp, #16]
   30558:	ldrsb	w0, [x0]
   3055c:	cmp	w0, #0x77
   30560:	b.ne	3058c <scols_init_debug@@SMARTCOLS_2.25+0x17b44>  // b.any
   30564:	ldr	x0, [sp, #16]
   30568:	add	x0, x0, #0x1
   3056c:	ldrsb	w0, [x0]
   30570:	cmp	w0, #0x2b
   30574:	b.ne	3058c <scols_init_debug@@SMARTCOLS_2.25+0x17b44>  // b.any
   30578:	ldr	w1, [sp, #28]
   3057c:	mov	w0, #0x202                 	// #514
   30580:	orr	w0, w1, w0
   30584:	str	w0, [sp, #28]
   30588:	b	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>
   3058c:	ldr	x0, [sp, #16]
   30590:	ldrsb	w0, [x0]
   30594:	cmp	w0, #0x77
   30598:	b.ne	305b0 <scols_init_debug@@SMARTCOLS_2.25+0x17b68>  // b.any
   3059c:	ldr	w1, [sp, #28]
   305a0:	mov	w0, #0x201                 	// #513
   305a4:	orr	w0, w1, w0
   305a8:	str	w0, [sp, #28]
   305ac:	b	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>
   305b0:	ldr	x0, [sp, #16]
   305b4:	ldrsb	w0, [x0]
   305b8:	cmp	w0, #0x61
   305bc:	b.ne	305e8 <scols_init_debug@@SMARTCOLS_2.25+0x17ba0>  // b.any
   305c0:	ldr	x0, [sp, #16]
   305c4:	add	x0, x0, #0x1
   305c8:	ldrsb	w0, [x0]
   305cc:	cmp	w0, #0x2b
   305d0:	b.ne	305e8 <scols_init_debug@@SMARTCOLS_2.25+0x17ba0>  // b.any
   305d4:	ldr	w1, [sp, #28]
   305d8:	mov	w0, #0x402                 	// #1026
   305dc:	orr	w0, w1, w0
   305e0:	str	w0, [sp, #28]
   305e4:	b	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>
   305e8:	ldr	x0, [sp, #16]
   305ec:	ldrsb	w0, [x0]
   305f0:	cmp	w0, #0x61
   305f4:	b.ne	3060c <scols_init_debug@@SMARTCOLS_2.25+0x17bc4>  // b.any
   305f8:	ldr	w1, [sp, #28]
   305fc:	mov	w0, #0x401                 	// #1025
   30600:	orr	w0, w1, w0
   30604:	str	w0, [sp, #28]
   30608:	b	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>
   3060c:	ldr	x0, [sp, #16]
   30610:	ldrsb	w1, [x0]
   30614:	mov	w0, #0x65                  	// #101
   30618:	cmp	w1, w0
   3061c:	b.ne	3062c <scols_init_debug@@SMARTCOLS_2.25+0x17be4>  // b.any
   30620:	ldr	w0, [sp, #28]
   30624:	orr	w0, w0, #0x80000
   30628:	str	w0, [sp, #28]
   3062c:	ldr	x0, [sp, #16]
   30630:	add	x0, x0, #0x1
   30634:	str	x0, [sp, #16]
   30638:	ldr	x0, [sp, #16]
   3063c:	cmp	x0, #0x0
   30640:	b.eq	30654 <scols_init_debug@@SMARTCOLS_2.25+0x17c0c>  // b.none
   30644:	ldr	x0, [sp, #16]
   30648:	ldrsb	w0, [x0]
   3064c:	cmp	w0, #0x0
   30650:	b.ne	30510 <scols_init_debug@@SMARTCOLS_2.25+0x17ac8>  // b.any
   30654:	ldr	w0, [sp, #28]
   30658:	add	sp, sp, #0x20
   3065c:	ret
   30660:	stp	x29, x30, [sp, #-64]!
   30664:	mov	x29, sp
   30668:	str	x0, [sp, #40]
   3066c:	str	x1, [sp, #32]
   30670:	str	x2, [sp, #24]
   30674:	ldr	x0, [sp, #32]
   30678:	bl	304f8 <scols_init_debug@@SMARTCOLS_2.25+0x17ab0>
   3067c:	str	w0, [sp, #60]
   30680:	ldr	x2, [sp, #24]
   30684:	ldr	w1, [sp, #60]
   30688:	ldr	x0, [sp, #40]
   3068c:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   30690:	str	w0, [sp, #56]
   30694:	ldr	w0, [sp, #56]
   30698:	cmp	w0, #0x0
   3069c:	b.ge	306a8 <scols_init_debug@@SMARTCOLS_2.25+0x17c60>  // b.tcont
   306a0:	mov	x0, #0x0                   	// #0
   306a4:	b	306b4 <scols_init_debug@@SMARTCOLS_2.25+0x17c6c>
   306a8:	ldr	x1, [sp, #32]
   306ac:	ldr	w0, [sp, #56]
   306b0:	bl	7a40 <fdopen@plt>
   306b4:	ldp	x29, x30, [sp], #64
   306b8:	ret
   306bc:	stp	x29, x30, [sp, #-112]!
   306c0:	mov	x29, sp
   306c4:	str	x19, [sp, #16]
   306c8:	str	x0, [sp, #88]
   306cc:	str	x1, [sp, #80]
   306d0:	str	x2, [sp, #72]
   306d4:	mov	x19, x3
   306d8:	add	x2, sp, #0x20
   306dc:	mov	x3, x19
   306e0:	ldp	x0, x1, [x3]
   306e4:	stp	x0, x1, [x2]
   306e8:	ldp	x0, x1, [x3, #16]
   306ec:	stp	x0, x1, [x2, #16]
   306f0:	add	x0, sp, #0x20
   306f4:	mov	x2, x0
   306f8:	ldr	x1, [sp, #72]
   306fc:	ldr	x0, [sp, #88]
   30700:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   30704:	str	x0, [sp, #104]
   30708:	ldr	x0, [sp, #104]
   3070c:	cmp	x0, #0x0
   30710:	b.eq	30728 <scols_init_debug@@SMARTCOLS_2.25+0x17ce0>  // b.none
   30714:	ldr	x2, [sp, #104]
   30718:	ldr	x1, [sp, #80]
   3071c:	ldr	x0, [sp, #88]
   30720:	bl	30660 <scols_init_debug@@SMARTCOLS_2.25+0x17c18>
   30724:	b	3072c <scols_init_debug@@SMARTCOLS_2.25+0x17ce4>
   30728:	mov	x0, #0x0                   	// #0
   3072c:	ldr	x19, [sp, #16]
   30730:	ldp	x29, x30, [sp], #112
   30734:	ret
   30738:	stp	x29, x30, [sp, #-304]!
   3073c:	mov	x29, sp
   30740:	str	x0, [sp, #72]
   30744:	str	x1, [sp, #64]
   30748:	str	x2, [sp, #56]
   3074c:	str	x3, [sp, #264]
   30750:	str	x4, [sp, #272]
   30754:	str	x5, [sp, #280]
   30758:	str	x6, [sp, #288]
   3075c:	str	x7, [sp, #296]
   30760:	str	q0, [sp, #128]
   30764:	str	q1, [sp, #144]
   30768:	str	q2, [sp, #160]
   3076c:	str	q3, [sp, #176]
   30770:	str	q4, [sp, #192]
   30774:	str	q5, [sp, #208]
   30778:	str	q6, [sp, #224]
   3077c:	str	q7, [sp, #240]
   30780:	add	x0, sp, #0x130
   30784:	str	x0, [sp, #88]
   30788:	add	x0, sp, #0x130
   3078c:	str	x0, [sp, #96]
   30790:	add	x0, sp, #0x100
   30794:	str	x0, [sp, #104]
   30798:	mov	w0, #0xffffffd8            	// #-40
   3079c:	str	w0, [sp, #112]
   307a0:	mov	w0, #0xffffff80            	// #-128
   307a4:	str	w0, [sp, #116]
   307a8:	add	x2, sp, #0x10
   307ac:	add	x3, sp, #0x58
   307b0:	ldp	x0, x1, [x3]
   307b4:	stp	x0, x1, [x2]
   307b8:	ldp	x0, x1, [x3, #16]
   307bc:	stp	x0, x1, [x2, #16]
   307c0:	add	x0, sp, #0x10
   307c4:	mov	x3, x0
   307c8:	ldr	x2, [sp, #56]
   307cc:	ldr	x1, [sp, #64]
   307d0:	ldr	x0, [sp, #72]
   307d4:	bl	306bc <scols_init_debug@@SMARTCOLS_2.25+0x17c74>
   307d8:	str	x0, [sp, #120]
   307dc:	ldr	x0, [sp, #120]
   307e0:	ldp	x29, x30, [sp], #304
   307e4:	ret
   307e8:	stp	x29, x30, [sp, #-64]!
   307ec:	mov	x29, sp
   307f0:	str	x19, [sp, #16]
   307f4:	str	x0, [sp, #40]
   307f8:	str	x1, [sp, #32]
   307fc:	mov	w0, #0xffffffff            	// #-1
   30800:	str	w0, [sp, #60]
   30804:	ldr	x0, [sp, #32]
   30808:	cmp	x0, #0x0
   3080c:	b.eq	30828 <scols_init_debug@@SMARTCOLS_2.25+0x17de0>  // b.none
   30810:	ldr	x2, [sp, #32]
   30814:	mov	w1, #0x80000               	// #524288
   30818:	ldr	x0, [sp, #40]
   3081c:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   30820:	str	w0, [sp, #60]
   30824:	b	308c0 <scols_init_debug@@SMARTCOLS_2.25+0x17e78>
   30828:	ldr	x0, [sp, #40]
   3082c:	ldr	x0, [x0, #8]
   30830:	cmp	x0, #0x0
   30834:	b.eq	308c0 <scols_init_debug@@SMARTCOLS_2.25+0x17e78>  // b.none
   30838:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   3083c:	add	x0, x0, #0xbdc
   30840:	ldr	w0, [x0]
   30844:	and	w0, w0, #0x4
   30848:	cmp	w0, #0x0
   3084c:	b.eq	30898 <scols_init_debug@@SMARTCOLS_2.25+0x17e50>  // b.none
   30850:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   30854:	ldr	x0, [x0, #4016]
   30858:	ldr	x19, [x0]
   3085c:	bl	7870 <getpid@plt>
   30860:	mov	w1, w0
   30864:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30868:	add	x4, x0, #0xab0
   3086c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30870:	add	x3, x0, #0xa68
   30874:	mov	w2, w1
   30878:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3087c:	add	x1, x0, #0xab8
   30880:	mov	x0, x19
   30884:	bl	8380 <fprintf@plt>
   30888:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3088c:	add	x1, x0, #0xc40
   30890:	ldr	x0, [sp, #40]
   30894:	bl	2ef38 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   30898:	ldr	x0, [sp, #40]
   3089c:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   308a0:	str	w0, [sp, #56]
   308a4:	ldr	w0, [sp, #56]
   308a8:	cmp	w0, #0x0
   308ac:	b.lt	308c0 <scols_init_debug@@SMARTCOLS_2.25+0x17e78>  // b.tstop
   308b0:	mov	w1, #0x3                   	// #3
   308b4:	ldr	w0, [sp, #56]
   308b8:	bl	1a824 <scols_init_debug@@SMARTCOLS_2.25+0x1ddc>
   308bc:	str	w0, [sp, #60]
   308c0:	ldr	w0, [sp, #60]
   308c4:	cmp	w0, #0x0
   308c8:	b.ge	308d4 <scols_init_debug@@SMARTCOLS_2.25+0x17e8c>  // b.tcont
   308cc:	mov	x0, #0x0                   	// #0
   308d0:	b	30914 <scols_init_debug@@SMARTCOLS_2.25+0x17ecc>
   308d4:	ldr	w0, [sp, #60]
   308d8:	bl	7c10 <fdopendir@plt>
   308dc:	str	x0, [sp, #48]
   308e0:	ldr	x0, [sp, #48]
   308e4:	cmp	x0, #0x0
   308e8:	b.ne	308fc <scols_init_debug@@SMARTCOLS_2.25+0x17eb4>  // b.any
   308ec:	ldr	w0, [sp, #60]
   308f0:	bl	7bb0 <close@plt>
   308f4:	mov	x0, #0x0                   	// #0
   308f8:	b	30914 <scols_init_debug@@SMARTCOLS_2.25+0x17ecc>
   308fc:	ldr	x0, [sp, #32]
   30900:	cmp	x0, #0x0
   30904:	b.ne	30910 <scols_init_debug@@SMARTCOLS_2.25+0x17ec8>  // b.any
   30908:	ldr	x0, [sp, #48]
   3090c:	bl	7d60 <rewinddir@plt>
   30910:	ldr	x0, [sp, #48]
   30914:	ldr	x19, [sp, #16]
   30918:	ldp	x29, x30, [sp], #64
   3091c:	ret
   30920:	stp	x29, x30, [sp, #-96]!
   30924:	mov	x29, sp
   30928:	str	x19, [sp, #16]
   3092c:	str	x0, [sp, #72]
   30930:	str	x1, [sp, #64]
   30934:	mov	x19, x2
   30938:	add	x2, sp, #0x20
   3093c:	mov	x3, x19
   30940:	ldp	x0, x1, [x3]
   30944:	stp	x0, x1, [x2]
   30948:	ldp	x0, x1, [x3, #16]
   3094c:	stp	x0, x1, [x2, #16]
   30950:	add	x0, sp, #0x20
   30954:	mov	x2, x0
   30958:	ldr	x1, [sp, #64]
   3095c:	ldr	x0, [sp, #72]
   30960:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   30964:	str	x0, [sp, #88]
   30968:	ldr	x0, [sp, #88]
   3096c:	cmp	x0, #0x0
   30970:	b.eq	30984 <scols_init_debug@@SMARTCOLS_2.25+0x17f3c>  // b.none
   30974:	ldr	x1, [sp, #88]
   30978:	ldr	x0, [sp, #72]
   3097c:	bl	307e8 <scols_init_debug@@SMARTCOLS_2.25+0x17da0>
   30980:	b	30988 <scols_init_debug@@SMARTCOLS_2.25+0x17f40>
   30984:	mov	x0, #0x0                   	// #0
   30988:	ldr	x19, [sp, #16]
   3098c:	ldp	x29, x30, [sp], #96
   30990:	ret
   30994:	stp	x29, x30, [sp, #-288]!
   30998:	mov	x29, sp
   3099c:	str	x0, [sp, #56]
   309a0:	str	x1, [sp, #48]
   309a4:	str	x2, [sp, #240]
   309a8:	str	x3, [sp, #248]
   309ac:	str	x4, [sp, #256]
   309b0:	str	x5, [sp, #264]
   309b4:	str	x6, [sp, #272]
   309b8:	str	x7, [sp, #280]
   309bc:	str	q0, [sp, #112]
   309c0:	str	q1, [sp, #128]
   309c4:	str	q2, [sp, #144]
   309c8:	str	q3, [sp, #160]
   309cc:	str	q4, [sp, #176]
   309d0:	str	q5, [sp, #192]
   309d4:	str	q6, [sp, #208]
   309d8:	str	q7, [sp, #224]
   309dc:	add	x0, sp, #0x120
   309e0:	str	x0, [sp, #72]
   309e4:	add	x0, sp, #0x120
   309e8:	str	x0, [sp, #80]
   309ec:	add	x0, sp, #0xf0
   309f0:	str	x0, [sp, #88]
   309f4:	mov	w0, #0xffffffd0            	// #-48
   309f8:	str	w0, [sp, #96]
   309fc:	mov	w0, #0xffffff80            	// #-128
   30a00:	str	w0, [sp, #100]
   30a04:	add	x2, sp, #0x10
   30a08:	add	x3, sp, #0x48
   30a0c:	ldp	x0, x1, [x3]
   30a10:	stp	x0, x1, [x2]
   30a14:	ldp	x0, x1, [x3, #16]
   30a18:	stp	x0, x1, [x2, #16]
   30a1c:	add	x0, sp, #0x10
   30a20:	mov	x2, x0
   30a24:	ldr	x1, [sp, #48]
   30a28:	ldr	x0, [sp, #56]
   30a2c:	bl	30920 <scols_init_debug@@SMARTCOLS_2.25+0x17ed8>
   30a30:	str	x0, [sp, #104]
   30a34:	ldr	x0, [sp, #104]
   30a38:	ldp	x29, x30, [sp], #288
   30a3c:	ret
   30a40:	stp	x29, x30, [sp, #-64]!
   30a44:	mov	x29, sp
   30a48:	str	x0, [sp, #40]
   30a4c:	str	x1, [sp, #32]
   30a50:	str	x2, [sp, #24]
   30a54:	str	x3, [sp, #16]
   30a58:	ldr	x0, [sp, #16]
   30a5c:	cmp	x0, #0x0
   30a60:	b.ne	30aa4 <scols_init_debug@@SMARTCOLS_2.25+0x1805c>  // b.any
   30a64:	ldr	x0, [sp, #40]
   30a68:	bl	2f788 <scols_init_debug@@SMARTCOLS_2.25+0x16d40>
   30a6c:	str	x0, [sp, #48]
   30a70:	ldr	x0, [sp, #48]
   30a74:	cmp	x0, #0x0
   30a78:	b.ne	30a90 <scols_init_debug@@SMARTCOLS_2.25+0x18048>  // b.any
   30a7c:	bl	8240 <__errno_location@plt>
   30a80:	ldr	w0, [x0]
   30a84:	neg	w0, w0
   30a88:	sxtw	x0, w0
   30a8c:	b	30af4 <scols_init_debug@@SMARTCOLS_2.25+0x180ac>
   30a90:	ldr	x2, [sp, #24]
   30a94:	ldr	x1, [sp, #32]
   30a98:	ldr	x0, [sp, #48]
   30a9c:	bl	76a0 <readlink@plt>
   30aa0:	b	30af4 <scols_init_debug@@SMARTCOLS_2.25+0x180ac>
   30aa4:	ldr	x0, [sp, #40]
   30aa8:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   30aac:	str	w0, [sp, #60]
   30ab0:	ldr	w0, [sp, #60]
   30ab4:	cmp	w0, #0x0
   30ab8:	b.ge	30ac4 <scols_init_debug@@SMARTCOLS_2.25+0x1807c>  // b.tcont
   30abc:	ldrsw	x0, [sp, #60]
   30ac0:	b	30af4 <scols_init_debug@@SMARTCOLS_2.25+0x180ac>
   30ac4:	ldr	x0, [sp, #16]
   30ac8:	ldrsb	w0, [x0]
   30acc:	cmp	w0, #0x2f
   30ad0:	b.ne	30ae0 <scols_init_debug@@SMARTCOLS_2.25+0x18098>  // b.any
   30ad4:	ldr	x0, [sp, #16]
   30ad8:	add	x0, x0, #0x1
   30adc:	str	x0, [sp, #16]
   30ae0:	ldr	x3, [sp, #24]
   30ae4:	ldr	x2, [sp, #32]
   30ae8:	ldr	x1, [sp, #16]
   30aec:	ldr	w0, [sp, #60]
   30af0:	bl	8400 <readlinkat@plt>
   30af4:	ldp	x29, x30, [sp], #64
   30af8:	ret
   30afc:	stp	x29, x30, [sp, #-288]!
   30b00:	mov	x29, sp
   30b04:	str	x0, [sp, #72]
   30b08:	str	x1, [sp, #64]
   30b0c:	str	x2, [sp, #56]
   30b10:	str	x3, [sp, #48]
   30b14:	str	x4, [sp, #256]
   30b18:	str	x5, [sp, #264]
   30b1c:	str	x6, [sp, #272]
   30b20:	str	x7, [sp, #280]
   30b24:	str	q0, [sp, #128]
   30b28:	str	q1, [sp, #144]
   30b2c:	str	q2, [sp, #160]
   30b30:	str	q3, [sp, #176]
   30b34:	str	q4, [sp, #192]
   30b38:	str	q5, [sp, #208]
   30b3c:	str	q6, [sp, #224]
   30b40:	str	q7, [sp, #240]
   30b44:	add	x0, sp, #0x120
   30b48:	str	x0, [sp, #88]
   30b4c:	add	x0, sp, #0x120
   30b50:	str	x0, [sp, #96]
   30b54:	add	x0, sp, #0x100
   30b58:	str	x0, [sp, #104]
   30b5c:	mov	w0, #0xffffffe0            	// #-32
   30b60:	str	w0, [sp, #112]
   30b64:	mov	w0, #0xffffff80            	// #-128
   30b68:	str	w0, [sp, #116]
   30b6c:	add	x2, sp, #0x10
   30b70:	add	x3, sp, #0x58
   30b74:	ldp	x0, x1, [x3]
   30b78:	stp	x0, x1, [x2]
   30b7c:	ldp	x0, x1, [x3, #16]
   30b80:	stp	x0, x1, [x2, #16]
   30b84:	add	x0, sp, #0x10
   30b88:	mov	x2, x0
   30b8c:	ldr	x1, [sp, #48]
   30b90:	ldr	x0, [sp, #72]
   30b94:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   30b98:	str	x0, [sp, #120]
   30b9c:	ldr	x0, [sp, #120]
   30ba0:	cmp	x0, #0x0
   30ba4:	b.ne	30bbc <scols_init_debug@@SMARTCOLS_2.25+0x18174>  // b.any
   30ba8:	bl	8240 <__errno_location@plt>
   30bac:	ldr	w0, [x0]
   30bb0:	neg	w0, w0
   30bb4:	sxtw	x0, w0
   30bb8:	b	30bd0 <scols_init_debug@@SMARTCOLS_2.25+0x18188>
   30bbc:	ldr	x3, [sp, #120]
   30bc0:	ldr	x2, [sp, #56]
   30bc4:	ldr	x1, [sp, #64]
   30bc8:	ldr	x0, [sp, #72]
   30bcc:	bl	30a40 <scols_init_debug@@SMARTCOLS_2.25+0x17ff8>
   30bd0:	ldp	x29, x30, [sp], #288
   30bd4:	ret
   30bd8:	stp	x29, x30, [sp, #-80]!
   30bdc:	mov	x29, sp
   30be0:	str	x19, [sp, #16]
   30be4:	str	x0, [sp, #56]
   30be8:	str	x1, [sp, #48]
   30bec:	str	x2, [sp, #40]
   30bf0:	str	x3, [sp, #32]
   30bf4:	ldr	x2, [sp, #32]
   30bf8:	mov	w1, #0x80000               	// #524288
   30bfc:	ldr	x0, [sp, #56]
   30c00:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   30c04:	str	w0, [sp, #76]
   30c08:	ldr	w0, [sp, #76]
   30c0c:	cmp	w0, #0x0
   30c10:	b.ge	30c24 <scols_init_debug@@SMARTCOLS_2.25+0x181dc>  // b.tcont
   30c14:	bl	8240 <__errno_location@plt>
   30c18:	ldr	w0, [x0]
   30c1c:	neg	w0, w0
   30c20:	b	30cc0 <scols_init_debug@@SMARTCOLS_2.25+0x18278>
   30c24:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   30c28:	add	x0, x0, #0xbdc
   30c2c:	ldr	w0, [x0]
   30c30:	and	w0, w0, #0x4
   30c34:	cmp	w0, #0x0
   30c38:	b.eq	30c84 <scols_init_debug@@SMARTCOLS_2.25+0x1823c>  // b.none
   30c3c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   30c40:	ldr	x0, [x0, #4016]
   30c44:	ldr	x19, [x0]
   30c48:	bl	7870 <getpid@plt>
   30c4c:	mov	w1, w0
   30c50:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30c54:	add	x4, x0, #0xab0
   30c58:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30c5c:	add	x3, x0, #0xa68
   30c60:	mov	w2, w1
   30c64:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30c68:	add	x1, x0, #0xab8
   30c6c:	mov	x0, x19
   30c70:	bl	8380 <fprintf@plt>
   30c74:	ldr	x1, [sp, #32]
   30c78:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   30c7c:	add	x0, x0, #0xc58
   30c80:	bl	2ec9c <scols_init_debug@@SMARTCOLS_2.25+0x16254>
   30c84:	ldr	x2, [sp, #40]
   30c88:	ldr	x1, [sp, #48]
   30c8c:	ldr	w0, [sp, #76]
   30c90:	bl	2eb94 <scols_init_debug@@SMARTCOLS_2.25+0x1614c>
   30c94:	str	w0, [sp, #72]
   30c98:	bl	8240 <__errno_location@plt>
   30c9c:	ldr	w0, [x0]
   30ca0:	str	w0, [sp, #68]
   30ca4:	ldr	w0, [sp, #76]
   30ca8:	bl	7bb0 <close@plt>
   30cac:	bl	8240 <__errno_location@plt>
   30cb0:	mov	x1, x0
   30cb4:	ldr	w0, [sp, #68]
   30cb8:	str	w0, [x1]
   30cbc:	ldr	w0, [sp, #72]
   30cc0:	ldr	x19, [sp, #16]
   30cc4:	ldp	x29, x30, [sp], #80
   30cc8:	ret
   30ccc:	stp	x29, x30, [sp, #-112]!
   30cd0:	mov	x29, sp
   30cd4:	str	x19, [sp, #16]
   30cd8:	str	x0, [sp, #88]
   30cdc:	str	x1, [sp, #80]
   30ce0:	str	x2, [sp, #72]
   30ce4:	str	x3, [sp, #64]
   30ce8:	mov	x19, x4
   30cec:	add	x2, sp, #0x20
   30cf0:	mov	x3, x19
   30cf4:	ldp	x0, x1, [x3]
   30cf8:	stp	x0, x1, [x2]
   30cfc:	ldp	x0, x1, [x3, #16]
   30d00:	stp	x0, x1, [x2, #16]
   30d04:	add	x0, sp, #0x20
   30d08:	mov	x2, x0
   30d0c:	ldr	x1, [sp, #64]
   30d10:	ldr	x0, [sp, #88]
   30d14:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   30d18:	str	x0, [sp, #104]
   30d1c:	ldr	x0, [sp, #104]
   30d20:	cmp	x0, #0x0
   30d24:	b.ne	30d38 <scols_init_debug@@SMARTCOLS_2.25+0x182f0>  // b.any
   30d28:	bl	8240 <__errno_location@plt>
   30d2c:	ldr	w0, [x0]
   30d30:	neg	w0, w0
   30d34:	b	30d4c <scols_init_debug@@SMARTCOLS_2.25+0x18304>
   30d38:	ldr	x3, [sp, #104]
   30d3c:	ldr	x2, [sp, #72]
   30d40:	ldr	x1, [sp, #80]
   30d44:	ldr	x0, [sp, #88]
   30d48:	bl	30bd8 <scols_init_debug@@SMARTCOLS_2.25+0x18190>
   30d4c:	ldr	x19, [sp, #16]
   30d50:	ldp	x29, x30, [sp], #112
   30d54:	ret
   30d58:	stp	x29, x30, [sp, #-288]!
   30d5c:	mov	x29, sp
   30d60:	str	x0, [sp, #72]
   30d64:	str	x1, [sp, #64]
   30d68:	str	x2, [sp, #56]
   30d6c:	str	x3, [sp, #48]
   30d70:	str	x4, [sp, #256]
   30d74:	str	x5, [sp, #264]
   30d78:	str	x6, [sp, #272]
   30d7c:	str	x7, [sp, #280]
   30d80:	str	q0, [sp, #128]
   30d84:	str	q1, [sp, #144]
   30d88:	str	q2, [sp, #160]
   30d8c:	str	q3, [sp, #176]
   30d90:	str	q4, [sp, #192]
   30d94:	str	q5, [sp, #208]
   30d98:	str	q6, [sp, #224]
   30d9c:	str	q7, [sp, #240]
   30da0:	add	x0, sp, #0x120
   30da4:	str	x0, [sp, #88]
   30da8:	add	x0, sp, #0x120
   30dac:	str	x0, [sp, #96]
   30db0:	add	x0, sp, #0x100
   30db4:	str	x0, [sp, #104]
   30db8:	mov	w0, #0xffffffe0            	// #-32
   30dbc:	str	w0, [sp, #112]
   30dc0:	mov	w0, #0xffffff80            	// #-128
   30dc4:	str	w0, [sp, #116]
   30dc8:	add	x2, sp, #0x10
   30dcc:	add	x3, sp, #0x58
   30dd0:	ldp	x0, x1, [x3]
   30dd4:	stp	x0, x1, [x2]
   30dd8:	ldp	x0, x1, [x3, #16]
   30ddc:	stp	x0, x1, [x2, #16]
   30de0:	add	x0, sp, #0x10
   30de4:	mov	x4, x0
   30de8:	ldr	x3, [sp, #48]
   30dec:	ldr	x2, [sp, #56]
   30df0:	ldr	x1, [sp, #64]
   30df4:	ldr	x0, [sp, #72]
   30df8:	bl	30ccc <scols_init_debug@@SMARTCOLS_2.25+0x18284>
   30dfc:	str	w0, [sp, #124]
   30e00:	ldr	w0, [sp, #124]
   30e04:	ldp	x29, x30, [sp], #288
   30e08:	ret
   30e0c:	mov	x12, #0x2040                	// #8256
   30e10:	sub	sp, sp, x12
   30e14:	stp	x29, x30, [sp]
   30e18:	mov	x29, sp
   30e1c:	str	x0, [sp, #40]
   30e20:	str	x1, [sp, #32]
   30e24:	str	x2, [sp, #24]
   30e28:	ldr	x0, [sp, #32]
   30e2c:	cmp	x0, #0x0
   30e30:	b.ne	30e3c <scols_init_debug@@SMARTCOLS_2.25+0x183f4>  // b.any
   30e34:	mov	w0, #0xffffffea            	// #-22
   30e38:	b	30ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1849c>
   30e3c:	ldr	x0, [sp, #32]
   30e40:	str	xzr, [x0]
   30e44:	add	x0, sp, #0x38
   30e48:	ldr	x3, [sp, #24]
   30e4c:	mov	x2, #0x1fff                	// #8191
   30e50:	mov	x1, x0
   30e54:	ldr	x0, [sp, #40]
   30e58:	bl	30bd8 <scols_init_debug@@SMARTCOLS_2.25+0x18190>
   30e5c:	str	w0, [sp, #8252]
   30e60:	ldr	w0, [sp, #8252]
   30e64:	cmp	w0, #0x0
   30e68:	b.ge	30e74 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>  // b.tcont
   30e6c:	ldr	w0, [sp, #8252]
   30e70:	b	30ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1849c>
   30e74:	ldr	w0, [sp, #8252]
   30e78:	cmp	w0, #0x0
   30e7c:	b.le	30ea8 <scols_init_debug@@SMARTCOLS_2.25+0x18460>
   30e80:	ldrsw	x0, [sp, #8252]
   30e84:	sub	x0, x0, #0x1
   30e88:	add	x1, sp, #0x38
   30e8c:	add	x0, x1, x0
   30e90:	ldrsb	w0, [x0]
   30e94:	cmp	w0, #0xa
   30e98:	b.ne	30ea8 <scols_init_debug@@SMARTCOLS_2.25+0x18460>  // b.any
   30e9c:	ldr	w0, [sp, #8252]
   30ea0:	sub	w0, w0, #0x1
   30ea4:	str	w0, [sp, #8252]
   30ea8:	ldrsw	x0, [sp, #8252]
   30eac:	add	x1, sp, #0x38
   30eb0:	strb	wzr, [x1, x0]
   30eb4:	add	x0, sp, #0x38
   30eb8:	bl	7b70 <strdup@plt>
   30ebc:	mov	x1, x0
   30ec0:	ldr	x0, [sp, #32]
   30ec4:	str	x1, [x0]
   30ec8:	ldr	x0, [sp, #32]
   30ecc:	ldr	x0, [x0]
   30ed0:	cmp	x0, #0x0
   30ed4:	b.ne	30ee0 <scols_init_debug@@SMARTCOLS_2.25+0x18498>  // b.any
   30ed8:	mov	w0, #0xfffffff4            	// #-12
   30edc:	str	w0, [sp, #8252]
   30ee0:	ldr	w0, [sp, #8252]
   30ee4:	ldp	x29, x30, [sp]
   30ee8:	mov	x12, #0x2040                	// #8256
   30eec:	add	sp, sp, x12
   30ef0:	ret
   30ef4:	stp	x29, x30, [sp, #-304]!
   30ef8:	mov	x29, sp
   30efc:	str	x0, [sp, #72]
   30f00:	str	x1, [sp, #64]
   30f04:	str	x2, [sp, #56]
   30f08:	str	x3, [sp, #264]
   30f0c:	str	x4, [sp, #272]
   30f10:	str	x5, [sp, #280]
   30f14:	str	x6, [sp, #288]
   30f18:	str	x7, [sp, #296]
   30f1c:	str	q0, [sp, #128]
   30f20:	str	q1, [sp, #144]
   30f24:	str	q2, [sp, #160]
   30f28:	str	q3, [sp, #176]
   30f2c:	str	q4, [sp, #192]
   30f30:	str	q5, [sp, #208]
   30f34:	str	q6, [sp, #224]
   30f38:	str	q7, [sp, #240]
   30f3c:	add	x0, sp, #0x130
   30f40:	str	x0, [sp, #88]
   30f44:	add	x0, sp, #0x130
   30f48:	str	x0, [sp, #96]
   30f4c:	add	x0, sp, #0x100
   30f50:	str	x0, [sp, #104]
   30f54:	mov	w0, #0xffffffd8            	// #-40
   30f58:	str	w0, [sp, #112]
   30f5c:	mov	w0, #0xffffff80            	// #-128
   30f60:	str	w0, [sp, #116]
   30f64:	add	x2, sp, #0x10
   30f68:	add	x3, sp, #0x58
   30f6c:	ldp	x0, x1, [x3]
   30f70:	stp	x0, x1, [x2]
   30f74:	ldp	x0, x1, [x3, #16]
   30f78:	stp	x0, x1, [x2, #16]
   30f7c:	add	x0, sp, #0x10
   30f80:	mov	x2, x0
   30f84:	ldr	x1, [sp, #56]
   30f88:	ldr	x0, [sp, #72]
   30f8c:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   30f90:	str	x0, [sp, #120]
   30f94:	ldr	x0, [sp, #120]
   30f98:	cmp	x0, #0x0
   30f9c:	b.ne	30fb0 <scols_init_debug@@SMARTCOLS_2.25+0x18568>  // b.any
   30fa0:	bl	8240 <__errno_location@plt>
   30fa4:	ldr	w0, [x0]
   30fa8:	neg	w0, w0
   30fac:	b	30fc0 <scols_init_debug@@SMARTCOLS_2.25+0x18578>
   30fb0:	ldr	x2, [sp, #120]
   30fb4:	ldr	x1, [sp, #64]
   30fb8:	ldr	x0, [sp, #72]
   30fbc:	bl	30e0c <scols_init_debug@@SMARTCOLS_2.25+0x183c4>
   30fc0:	ldp	x29, x30, [sp], #304
   30fc4:	ret
   30fc8:	stp	x29, x30, [sp, #-64]!
   30fcc:	mov	x29, sp
   30fd0:	str	x0, [sp, #40]
   30fd4:	str	x1, [sp, #32]
   30fd8:	str	x2, [sp, #24]
   30fdc:	str	x3, [sp, #16]
   30fe0:	ldr	x0, [sp, #24]
   30fe4:	sub	x0, x0, #0x1
   30fe8:	ldr	x3, [sp, #16]
   30fec:	mov	x2, x0
   30ff0:	ldr	x1, [sp, #32]
   30ff4:	ldr	x0, [sp, #40]
   30ff8:	bl	30bd8 <scols_init_debug@@SMARTCOLS_2.25+0x18190>
   30ffc:	str	w0, [sp, #60]
   31000:	ldr	w0, [sp, #60]
   31004:	cmp	w0, #0x0
   31008:	b.ge	31014 <scols_init_debug@@SMARTCOLS_2.25+0x185cc>  // b.tcont
   3100c:	ldr	w0, [sp, #60]
   31010:	b	31074 <scols_init_debug@@SMARTCOLS_2.25+0x1862c>
   31014:	ldr	w0, [sp, #60]
   31018:	cmp	w0, #0x0
   3101c:	b.le	3105c <scols_init_debug@@SMARTCOLS_2.25+0x18614>
   31020:	ldrsw	x0, [sp, #60]
   31024:	sub	x0, x0, #0x1
   31028:	ldr	x1, [sp, #32]
   3102c:	add	x0, x1, x0
   31030:	ldrsb	w0, [x0]
   31034:	cmp	w0, #0xa
   31038:	b.ne	3105c <scols_init_debug@@SMARTCOLS_2.25+0x18614>  // b.any
   3103c:	ldr	w0, [sp, #60]
   31040:	sub	w0, w0, #0x1
   31044:	str	w0, [sp, #60]
   31048:	ldrsw	x0, [sp, #60]
   3104c:	ldr	x1, [sp, #32]
   31050:	add	x0, x1, x0
   31054:	strb	wzr, [x0]
   31058:	b	31070 <scols_init_debug@@SMARTCOLS_2.25+0x18628>
   3105c:	ldrsw	x0, [sp, #60]
   31060:	sub	x0, x0, #0x1
   31064:	ldr	x1, [sp, #32]
   31068:	add	x0, x1, x0
   3106c:	strb	wzr, [x0]
   31070:	ldr	w0, [sp, #60]
   31074:	ldp	x29, x30, [sp], #64
   31078:	ret
   3107c:	stp	x29, x30, [sp, #-288]!
   31080:	mov	x29, sp
   31084:	str	x0, [sp, #72]
   31088:	str	x1, [sp, #64]
   3108c:	str	x2, [sp, #56]
   31090:	str	x3, [sp, #48]
   31094:	str	x4, [sp, #256]
   31098:	str	x5, [sp, #264]
   3109c:	str	x6, [sp, #272]
   310a0:	str	x7, [sp, #280]
   310a4:	str	q0, [sp, #128]
   310a8:	str	q1, [sp, #144]
   310ac:	str	q2, [sp, #160]
   310b0:	str	q3, [sp, #176]
   310b4:	str	q4, [sp, #192]
   310b8:	str	q5, [sp, #208]
   310bc:	str	q6, [sp, #224]
   310c0:	str	q7, [sp, #240]
   310c4:	add	x0, sp, #0x120
   310c8:	str	x0, [sp, #88]
   310cc:	add	x0, sp, #0x120
   310d0:	str	x0, [sp, #96]
   310d4:	add	x0, sp, #0x100
   310d8:	str	x0, [sp, #104]
   310dc:	mov	w0, #0xffffffe0            	// #-32
   310e0:	str	w0, [sp, #112]
   310e4:	mov	w0, #0xffffff80            	// #-128
   310e8:	str	w0, [sp, #116]
   310ec:	add	x2, sp, #0x10
   310f0:	add	x3, sp, #0x58
   310f4:	ldp	x0, x1, [x3]
   310f8:	stp	x0, x1, [x2]
   310fc:	ldp	x0, x1, [x3, #16]
   31100:	stp	x0, x1, [x2, #16]
   31104:	add	x0, sp, #0x10
   31108:	mov	x2, x0
   3110c:	ldr	x1, [sp, #48]
   31110:	ldr	x0, [sp, #72]
   31114:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   31118:	str	x0, [sp, #120]
   3111c:	ldr	x0, [sp, #120]
   31120:	cmp	x0, #0x0
   31124:	b.ne	31138 <scols_init_debug@@SMARTCOLS_2.25+0x186f0>  // b.any
   31128:	bl	8240 <__errno_location@plt>
   3112c:	ldr	w0, [x0]
   31130:	neg	w0, w0
   31134:	b	3114c <scols_init_debug@@SMARTCOLS_2.25+0x18704>
   31138:	ldr	x3, [sp, #120]
   3113c:	ldr	x2, [sp, #56]
   31140:	ldr	x1, [sp, #64]
   31144:	ldr	x0, [sp, #72]
   31148:	bl	30fc8 <scols_init_debug@@SMARTCOLS_2.25+0x18580>
   3114c:	ldp	x29, x30, [sp], #288
   31150:	ret
   31154:	stp	x29, x30, [sp, #-320]!
   31158:	mov	x29, sp
   3115c:	str	x19, [sp, #16]
   31160:	str	x0, [sp, #88]
   31164:	str	x1, [sp, #80]
   31168:	str	x2, [sp, #72]
   3116c:	str	x3, [sp, #280]
   31170:	str	x4, [sp, #288]
   31174:	str	x5, [sp, #296]
   31178:	str	x6, [sp, #304]
   3117c:	str	x7, [sp, #312]
   31180:	str	q0, [sp, #144]
   31184:	str	q1, [sp, #160]
   31188:	str	q2, [sp, #176]
   3118c:	str	q3, [sp, #192]
   31190:	str	q4, [sp, #208]
   31194:	str	q5, [sp, #224]
   31198:	str	q6, [sp, #240]
   3119c:	str	q7, [sp, #256]
   311a0:	ldr	x2, [sp, #80]
   311a4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   311a8:	add	x1, x0, #0xc68
   311ac:	ldr	x0, [sp, #88]
   311b0:	bl	30660 <scols_init_debug@@SMARTCOLS_2.25+0x17c18>
   311b4:	str	x0, [sp, #136]
   311b8:	ldr	x0, [sp, #136]
   311bc:	cmp	x0, #0x0
   311c0:	b.ne	311cc <scols_init_debug@@SMARTCOLS_2.25+0x18784>  // b.any
   311c4:	mov	w0, #0xffffffea            	// #-22
   311c8:	b	31294 <scols_init_debug@@SMARTCOLS_2.25+0x1884c>
   311cc:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   311d0:	add	x0, x0, #0xbdc
   311d4:	ldr	w0, [x0]
   311d8:	and	w0, w0, #0x4
   311dc:	cmp	w0, #0x0
   311e0:	b.eq	31230 <scols_init_debug@@SMARTCOLS_2.25+0x187e8>  // b.none
   311e4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   311e8:	ldr	x0, [x0, #4016]
   311ec:	ldr	x19, [x0]
   311f0:	bl	7870 <getpid@plt>
   311f4:	mov	w1, w0
   311f8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   311fc:	add	x4, x0, #0xab0
   31200:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31204:	add	x3, x0, #0xa68
   31208:	mov	w2, w1
   3120c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31210:	add	x1, x0, #0xab8
   31214:	mov	x0, x19
   31218:	bl	8380 <fprintf@plt>
   3121c:	ldr	x2, [sp, #80]
   31220:	ldr	x1, [sp, #72]
   31224:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31228:	add	x0, x0, #0xc70
   3122c:	bl	2ec9c <scols_init_debug@@SMARTCOLS_2.25+0x16254>
   31230:	add	x0, sp, #0x140
   31234:	str	x0, [sp, #96]
   31238:	add	x0, sp, #0x140
   3123c:	str	x0, [sp, #104]
   31240:	add	x0, sp, #0x110
   31244:	str	x0, [sp, #112]
   31248:	mov	w0, #0xffffffd8            	// #-40
   3124c:	str	w0, [sp, #120]
   31250:	mov	w0, #0xffffff80            	// #-128
   31254:	str	w0, [sp, #124]
   31258:	add	x2, sp, #0x20
   3125c:	add	x3, sp, #0x60
   31260:	ldp	x0, x1, [x3]
   31264:	stp	x0, x1, [x2]
   31268:	ldp	x0, x1, [x3, #16]
   3126c:	stp	x0, x1, [x2, #16]
   31270:	add	x0, sp, #0x20
   31274:	mov	x2, x0
   31278:	ldr	x1, [sp, #72]
   3127c:	ldr	x0, [sp, #136]
   31280:	bl	7f00 <__isoc99_vfscanf@plt>
   31284:	str	w0, [sp, #132]
   31288:	ldr	x0, [sp, #136]
   3128c:	bl	7850 <fclose@plt>
   31290:	ldr	w0, [sp, #132]
   31294:	ldr	x19, [sp, #16]
   31298:	ldp	x29, x30, [sp], #320
   3129c:	ret
   312a0:	stp	x29, x30, [sp, #-304]!
   312a4:	mov	x29, sp
   312a8:	str	x19, [sp, #16]
   312ac:	str	x0, [sp, #88]
   312b0:	str	x1, [sp, #80]
   312b4:	mov	x19, x2
   312b8:	str	x3, [sp, #72]
   312bc:	str	x4, [sp, #272]
   312c0:	str	x5, [sp, #280]
   312c4:	str	x6, [sp, #288]
   312c8:	str	x7, [sp, #296]
   312cc:	str	q0, [sp, #144]
   312d0:	str	q1, [sp, #160]
   312d4:	str	q2, [sp, #176]
   312d8:	str	q3, [sp, #192]
   312dc:	str	q4, [sp, #208]
   312e0:	str	q5, [sp, #224]
   312e4:	str	q6, [sp, #240]
   312e8:	str	q7, [sp, #256]
   312ec:	add	x2, sp, #0x20
   312f0:	mov	x3, x19
   312f4:	ldp	x0, x1, [x3]
   312f8:	stp	x0, x1, [x2]
   312fc:	ldp	x0, x1, [x3, #16]
   31300:	stp	x0, x1, [x2, #16]
   31304:	add	x0, sp, #0x20
   31308:	mov	x3, x0
   3130c:	ldr	x2, [sp, #80]
   31310:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31314:	add	x1, x0, #0xc68
   31318:	ldr	x0, [sp, #88]
   3131c:	bl	306bc <scols_init_debug@@SMARTCOLS_2.25+0x17c74>
   31320:	str	x0, [sp, #136]
   31324:	ldr	x0, [sp, #136]
   31328:	cmp	x0, #0x0
   3132c:	b.ne	31338 <scols_init_debug@@SMARTCOLS_2.25+0x188f0>  // b.any
   31330:	mov	w0, #0xffffffea            	// #-22
   31334:	b	3139c <scols_init_debug@@SMARTCOLS_2.25+0x18954>
   31338:	add	x0, sp, #0x130
   3133c:	str	x0, [sp, #96]
   31340:	add	x0, sp, #0x130
   31344:	str	x0, [sp, #104]
   31348:	add	x0, sp, #0x110
   3134c:	str	x0, [sp, #112]
   31350:	mov	w0, #0xffffffe0            	// #-32
   31354:	str	w0, [sp, #120]
   31358:	mov	w0, #0xffffff80            	// #-128
   3135c:	str	w0, [sp, #124]
   31360:	add	x2, sp, #0x20
   31364:	add	x3, sp, #0x60
   31368:	ldp	x0, x1, [x3]
   3136c:	stp	x0, x1, [x2]
   31370:	ldp	x0, x1, [x3, #16]
   31374:	stp	x0, x1, [x2, #16]
   31378:	add	x0, sp, #0x20
   3137c:	mov	x2, x0
   31380:	ldr	x1, [sp, #72]
   31384:	ldr	x0, [sp, #136]
   31388:	bl	7f00 <__isoc99_vfscanf@plt>
   3138c:	str	w0, [sp, #132]
   31390:	ldr	x0, [sp, #136]
   31394:	bl	7850 <fclose@plt>
   31398:	ldr	w0, [sp, #132]
   3139c:	ldr	x19, [sp, #16]
   313a0:	ldp	x29, x30, [sp], #304
   313a4:	ret
   313a8:	stp	x29, x30, [sp, #-64]!
   313ac:	mov	x29, sp
   313b0:	str	x0, [sp, #40]
   313b4:	str	x1, [sp, #32]
   313b8:	str	x2, [sp, #24]
   313bc:	str	xzr, [sp, #48]
   313c0:	add	x0, sp, #0x30
   313c4:	mov	x3, x0
   313c8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   313cc:	add	x2, x0, #0xc88
   313d0:	ldr	x1, [sp, #24]
   313d4:	ldr	x0, [sp, #40]
   313d8:	bl	31154 <scols_init_debug@@SMARTCOLS_2.25+0x1870c>
   313dc:	str	w0, [sp, #60]
   313e0:	ldr	w0, [sp, #60]
   313e4:	cmp	w0, #0x1
   313e8:	b.eq	313f4 <scols_init_debug@@SMARTCOLS_2.25+0x189ac>  // b.none
   313ec:	mov	w0, #0xffffffff            	// #-1
   313f0:	b	31410 <scols_init_debug@@SMARTCOLS_2.25+0x189c8>
   313f4:	ldr	x0, [sp, #32]
   313f8:	cmp	x0, #0x0
   313fc:	b.eq	3140c <scols_init_debug@@SMARTCOLS_2.25+0x189c4>  // b.none
   31400:	ldr	x1, [sp, #48]
   31404:	ldr	x0, [sp, #32]
   31408:	str	x1, [x0]
   3140c:	mov	w0, #0x0                   	// #0
   31410:	ldp	x29, x30, [sp], #64
   31414:	ret
   31418:	stp	x29, x30, [sp, #-304]!
   3141c:	mov	x29, sp
   31420:	str	x0, [sp, #72]
   31424:	str	x1, [sp, #64]
   31428:	str	x2, [sp, #56]
   3142c:	str	x3, [sp, #264]
   31430:	str	x4, [sp, #272]
   31434:	str	x5, [sp, #280]
   31438:	str	x6, [sp, #288]
   3143c:	str	x7, [sp, #296]
   31440:	str	q0, [sp, #128]
   31444:	str	q1, [sp, #144]
   31448:	str	q2, [sp, #160]
   3144c:	str	q3, [sp, #176]
   31450:	str	q4, [sp, #192]
   31454:	str	q5, [sp, #208]
   31458:	str	q6, [sp, #224]
   3145c:	str	q7, [sp, #240]
   31460:	add	x0, sp, #0x130
   31464:	str	x0, [sp, #88]
   31468:	add	x0, sp, #0x130
   3146c:	str	x0, [sp, #96]
   31470:	add	x0, sp, #0x100
   31474:	str	x0, [sp, #104]
   31478:	mov	w0, #0xffffffd8            	// #-40
   3147c:	str	w0, [sp, #112]
   31480:	mov	w0, #0xffffff80            	// #-128
   31484:	str	w0, [sp, #116]
   31488:	add	x2, sp, #0x10
   3148c:	add	x3, sp, #0x58
   31490:	ldp	x0, x1, [x3]
   31494:	stp	x0, x1, [x2]
   31498:	ldp	x0, x1, [x3, #16]
   3149c:	stp	x0, x1, [x2, #16]
   314a0:	add	x0, sp, #0x10
   314a4:	mov	x2, x0
   314a8:	ldr	x1, [sp, #56]
   314ac:	ldr	x0, [sp, #72]
   314b0:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   314b4:	str	x0, [sp, #120]
   314b8:	ldr	x0, [sp, #120]
   314bc:	cmp	x0, #0x0
   314c0:	b.ne	314d4 <scols_init_debug@@SMARTCOLS_2.25+0x18a8c>  // b.any
   314c4:	bl	8240 <__errno_location@plt>
   314c8:	ldr	w0, [x0]
   314cc:	neg	w0, w0
   314d0:	b	314e4 <scols_init_debug@@SMARTCOLS_2.25+0x18a9c>
   314d4:	ldr	x2, [sp, #120]
   314d8:	ldr	x1, [sp, #64]
   314dc:	ldr	x0, [sp, #72]
   314e0:	bl	313a8 <scols_init_debug@@SMARTCOLS_2.25+0x18960>
   314e4:	ldp	x29, x30, [sp], #304
   314e8:	ret
   314ec:	stp	x29, x30, [sp, #-64]!
   314f0:	mov	x29, sp
   314f4:	str	x0, [sp, #40]
   314f8:	str	x1, [sp, #32]
   314fc:	str	x2, [sp, #24]
   31500:	str	xzr, [sp, #48]
   31504:	add	x0, sp, #0x30
   31508:	mov	x3, x0
   3150c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31510:	add	x2, x0, #0xc90
   31514:	ldr	x1, [sp, #24]
   31518:	ldr	x0, [sp, #40]
   3151c:	bl	31154 <scols_init_debug@@SMARTCOLS_2.25+0x1870c>
   31520:	str	w0, [sp, #60]
   31524:	ldr	w0, [sp, #60]
   31528:	cmp	w0, #0x1
   3152c:	b.eq	31538 <scols_init_debug@@SMARTCOLS_2.25+0x18af0>  // b.none
   31530:	mov	w0, #0xffffffff            	// #-1
   31534:	b	31554 <scols_init_debug@@SMARTCOLS_2.25+0x18b0c>
   31538:	ldr	x0, [sp, #32]
   3153c:	cmp	x0, #0x0
   31540:	b.eq	31550 <scols_init_debug@@SMARTCOLS_2.25+0x18b08>  // b.none
   31544:	ldr	x1, [sp, #48]
   31548:	ldr	x0, [sp, #32]
   3154c:	str	x1, [x0]
   31550:	mov	w0, #0x0                   	// #0
   31554:	ldp	x29, x30, [sp], #64
   31558:	ret
   3155c:	stp	x29, x30, [sp, #-304]!
   31560:	mov	x29, sp
   31564:	str	x0, [sp, #72]
   31568:	str	x1, [sp, #64]
   3156c:	str	x2, [sp, #56]
   31570:	str	x3, [sp, #264]
   31574:	str	x4, [sp, #272]
   31578:	str	x5, [sp, #280]
   3157c:	str	x6, [sp, #288]
   31580:	str	x7, [sp, #296]
   31584:	str	q0, [sp, #128]
   31588:	str	q1, [sp, #144]
   3158c:	str	q2, [sp, #160]
   31590:	str	q3, [sp, #176]
   31594:	str	q4, [sp, #192]
   31598:	str	q5, [sp, #208]
   3159c:	str	q6, [sp, #224]
   315a0:	str	q7, [sp, #240]
   315a4:	add	x0, sp, #0x130
   315a8:	str	x0, [sp, #88]
   315ac:	add	x0, sp, #0x130
   315b0:	str	x0, [sp, #96]
   315b4:	add	x0, sp, #0x100
   315b8:	str	x0, [sp, #104]
   315bc:	mov	w0, #0xffffffd8            	// #-40
   315c0:	str	w0, [sp, #112]
   315c4:	mov	w0, #0xffffff80            	// #-128
   315c8:	str	w0, [sp, #116]
   315cc:	add	x2, sp, #0x10
   315d0:	add	x3, sp, #0x58
   315d4:	ldp	x0, x1, [x3]
   315d8:	stp	x0, x1, [x2]
   315dc:	ldp	x0, x1, [x3, #16]
   315e0:	stp	x0, x1, [x2, #16]
   315e4:	add	x0, sp, #0x10
   315e8:	mov	x2, x0
   315ec:	ldr	x1, [sp, #56]
   315f0:	ldr	x0, [sp, #72]
   315f4:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   315f8:	str	x0, [sp, #120]
   315fc:	ldr	x0, [sp, #120]
   31600:	cmp	x0, #0x0
   31604:	b.ne	31618 <scols_init_debug@@SMARTCOLS_2.25+0x18bd0>  // b.any
   31608:	bl	8240 <__errno_location@plt>
   3160c:	ldr	w0, [x0]
   31610:	neg	w0, w0
   31614:	b	31628 <scols_init_debug@@SMARTCOLS_2.25+0x18be0>
   31618:	ldr	x2, [sp, #120]
   3161c:	ldr	x1, [sp, #64]
   31620:	ldr	x0, [sp, #72]
   31624:	bl	314ec <scols_init_debug@@SMARTCOLS_2.25+0x18aa4>
   31628:	ldp	x29, x30, [sp], #304
   3162c:	ret
   31630:	stp	x29, x30, [sp, #-64]!
   31634:	mov	x29, sp
   31638:	str	x0, [sp, #40]
   3163c:	str	x1, [sp, #32]
   31640:	str	x2, [sp, #24]
   31644:	str	wzr, [sp, #56]
   31648:	add	x0, sp, #0x38
   3164c:	mov	x3, x0
   31650:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31654:	add	x2, x0, #0xc98
   31658:	ldr	x1, [sp, #24]
   3165c:	ldr	x0, [sp, #40]
   31660:	bl	31154 <scols_init_debug@@SMARTCOLS_2.25+0x1870c>
   31664:	str	w0, [sp, #60]
   31668:	ldr	w0, [sp, #60]
   3166c:	cmp	w0, #0x1
   31670:	b.eq	3167c <scols_init_debug@@SMARTCOLS_2.25+0x18c34>  // b.none
   31674:	mov	w0, #0xffffffff            	// #-1
   31678:	b	31698 <scols_init_debug@@SMARTCOLS_2.25+0x18c50>
   3167c:	ldr	x0, [sp, #32]
   31680:	cmp	x0, #0x0
   31684:	b.eq	31694 <scols_init_debug@@SMARTCOLS_2.25+0x18c4c>  // b.none
   31688:	ldr	w1, [sp, #56]
   3168c:	ldr	x0, [sp, #32]
   31690:	str	w1, [x0]
   31694:	mov	w0, #0x0                   	// #0
   31698:	ldp	x29, x30, [sp], #64
   3169c:	ret
   316a0:	stp	x29, x30, [sp, #-304]!
   316a4:	mov	x29, sp
   316a8:	str	x0, [sp, #72]
   316ac:	str	x1, [sp, #64]
   316b0:	str	x2, [sp, #56]
   316b4:	str	x3, [sp, #264]
   316b8:	str	x4, [sp, #272]
   316bc:	str	x5, [sp, #280]
   316c0:	str	x6, [sp, #288]
   316c4:	str	x7, [sp, #296]
   316c8:	str	q0, [sp, #128]
   316cc:	str	q1, [sp, #144]
   316d0:	str	q2, [sp, #160]
   316d4:	str	q3, [sp, #176]
   316d8:	str	q4, [sp, #192]
   316dc:	str	q5, [sp, #208]
   316e0:	str	q6, [sp, #224]
   316e4:	str	q7, [sp, #240]
   316e8:	add	x0, sp, #0x130
   316ec:	str	x0, [sp, #88]
   316f0:	add	x0, sp, #0x130
   316f4:	str	x0, [sp, #96]
   316f8:	add	x0, sp, #0x100
   316fc:	str	x0, [sp, #104]
   31700:	mov	w0, #0xffffffd8            	// #-40
   31704:	str	w0, [sp, #112]
   31708:	mov	w0, #0xffffff80            	// #-128
   3170c:	str	w0, [sp, #116]
   31710:	add	x2, sp, #0x10
   31714:	add	x3, sp, #0x58
   31718:	ldp	x0, x1, [x3]
   3171c:	stp	x0, x1, [x2]
   31720:	ldp	x0, x1, [x3, #16]
   31724:	stp	x0, x1, [x2, #16]
   31728:	add	x0, sp, #0x10
   3172c:	mov	x2, x0
   31730:	ldr	x1, [sp, #56]
   31734:	ldr	x0, [sp, #72]
   31738:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   3173c:	str	x0, [sp, #120]
   31740:	ldr	x0, [sp, #120]
   31744:	cmp	x0, #0x0
   31748:	b.ne	3175c <scols_init_debug@@SMARTCOLS_2.25+0x18d14>  // b.any
   3174c:	bl	8240 <__errno_location@plt>
   31750:	ldr	w0, [x0]
   31754:	neg	w0, w0
   31758:	b	3176c <scols_init_debug@@SMARTCOLS_2.25+0x18d24>
   3175c:	ldr	x2, [sp, #120]
   31760:	ldr	x1, [sp, #64]
   31764:	ldr	x0, [sp, #72]
   31768:	bl	31630 <scols_init_debug@@SMARTCOLS_2.25+0x18be8>
   3176c:	ldp	x29, x30, [sp], #304
   31770:	ret
   31774:	stp	x29, x30, [sp, #-64]!
   31778:	mov	x29, sp
   3177c:	str	x0, [sp, #40]
   31780:	str	x1, [sp, #32]
   31784:	str	x2, [sp, #24]
   31788:	add	x0, sp, #0x38
   3178c:	mov	x3, x0
   31790:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31794:	add	x2, x0, #0xca0
   31798:	ldr	x1, [sp, #24]
   3179c:	ldr	x0, [sp, #40]
   317a0:	bl	31154 <scols_init_debug@@SMARTCOLS_2.25+0x1870c>
   317a4:	str	w0, [sp, #60]
   317a8:	ldr	w0, [sp, #60]
   317ac:	cmp	w0, #0x1
   317b0:	b.eq	317bc <scols_init_debug@@SMARTCOLS_2.25+0x18d74>  // b.none
   317b4:	mov	w0, #0xffffffff            	// #-1
   317b8:	b	317d8 <scols_init_debug@@SMARTCOLS_2.25+0x18d90>
   317bc:	ldr	x0, [sp, #32]
   317c0:	cmp	x0, #0x0
   317c4:	b.eq	317d4 <scols_init_debug@@SMARTCOLS_2.25+0x18d8c>  // b.none
   317c8:	ldr	w1, [sp, #56]
   317cc:	ldr	x0, [sp, #32]
   317d0:	str	w1, [x0]
   317d4:	mov	w0, #0x0                   	// #0
   317d8:	ldp	x29, x30, [sp], #64
   317dc:	ret
   317e0:	stp	x29, x30, [sp, #-304]!
   317e4:	mov	x29, sp
   317e8:	str	x0, [sp, #72]
   317ec:	str	x1, [sp, #64]
   317f0:	str	x2, [sp, #56]
   317f4:	str	x3, [sp, #264]
   317f8:	str	x4, [sp, #272]
   317fc:	str	x5, [sp, #280]
   31800:	str	x6, [sp, #288]
   31804:	str	x7, [sp, #296]
   31808:	str	q0, [sp, #128]
   3180c:	str	q1, [sp, #144]
   31810:	str	q2, [sp, #160]
   31814:	str	q3, [sp, #176]
   31818:	str	q4, [sp, #192]
   3181c:	str	q5, [sp, #208]
   31820:	str	q6, [sp, #224]
   31824:	str	q7, [sp, #240]
   31828:	add	x0, sp, #0x130
   3182c:	str	x0, [sp, #88]
   31830:	add	x0, sp, #0x130
   31834:	str	x0, [sp, #96]
   31838:	add	x0, sp, #0x100
   3183c:	str	x0, [sp, #104]
   31840:	mov	w0, #0xffffffd8            	// #-40
   31844:	str	w0, [sp, #112]
   31848:	mov	w0, #0xffffff80            	// #-128
   3184c:	str	w0, [sp, #116]
   31850:	add	x2, sp, #0x10
   31854:	add	x3, sp, #0x58
   31858:	ldp	x0, x1, [x3]
   3185c:	stp	x0, x1, [x2]
   31860:	ldp	x0, x1, [x3, #16]
   31864:	stp	x0, x1, [x2, #16]
   31868:	add	x0, sp, #0x10
   3186c:	mov	x2, x0
   31870:	ldr	x1, [sp, #56]
   31874:	ldr	x0, [sp, #72]
   31878:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   3187c:	str	x0, [sp, #120]
   31880:	ldr	x0, [sp, #120]
   31884:	cmp	x0, #0x0
   31888:	b.ne	3189c <scols_init_debug@@SMARTCOLS_2.25+0x18e54>  // b.any
   3188c:	bl	8240 <__errno_location@plt>
   31890:	ldr	w0, [x0]
   31894:	neg	w0, w0
   31898:	b	318ac <scols_init_debug@@SMARTCOLS_2.25+0x18e64>
   3189c:	ldr	x2, [sp, #120]
   318a0:	ldr	x1, [sp, #64]
   318a4:	ldr	x0, [sp, #72]
   318a8:	bl	31774 <scols_init_debug@@SMARTCOLS_2.25+0x18d2c>
   318ac:	ldp	x29, x30, [sp], #304
   318b0:	ret
   318b4:	stp	x29, x30, [sp, #-64]!
   318b8:	mov	x29, sp
   318bc:	str	x0, [sp, #40]
   318c0:	str	x1, [sp, #32]
   318c4:	str	x2, [sp, #24]
   318c8:	add	x1, sp, #0x34
   318cc:	add	x0, sp, #0x38
   318d0:	mov	x4, x1
   318d4:	mov	x3, x0
   318d8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   318dc:	add	x2, x0, #0xca8
   318e0:	ldr	x1, [sp, #24]
   318e4:	ldr	x0, [sp, #40]
   318e8:	bl	31154 <scols_init_debug@@SMARTCOLS_2.25+0x1870c>
   318ec:	str	w0, [sp, #60]
   318f0:	ldr	w0, [sp, #60]
   318f4:	cmp	w0, #0x2
   318f8:	b.eq	31904 <scols_init_debug@@SMARTCOLS_2.25+0x18ebc>  // b.none
   318fc:	mov	w0, #0xffffffff            	// #-1
   31900:	b	31938 <scols_init_debug@@SMARTCOLS_2.25+0x18ef0>
   31904:	ldr	x0, [sp, #32]
   31908:	cmp	x0, #0x0
   3190c:	b.eq	31934 <scols_init_debug@@SMARTCOLS_2.25+0x18eec>  // b.none
   31910:	ldr	w0, [sp, #56]
   31914:	mov	w2, w0
   31918:	ldr	w0, [sp, #52]
   3191c:	mov	w1, w0
   31920:	mov	w0, w2
   31924:	bl	77d0 <gnu_dev_makedev@plt>
   31928:	mov	x1, x0
   3192c:	ldr	x0, [sp, #32]
   31930:	str	x1, [x0]
   31934:	mov	w0, #0x0                   	// #0
   31938:	ldp	x29, x30, [sp], #64
   3193c:	ret
   31940:	stp	x29, x30, [sp, #-304]!
   31944:	mov	x29, sp
   31948:	str	x0, [sp, #72]
   3194c:	str	x1, [sp, #64]
   31950:	str	x2, [sp, #56]
   31954:	str	x3, [sp, #264]
   31958:	str	x4, [sp, #272]
   3195c:	str	x5, [sp, #280]
   31960:	str	x6, [sp, #288]
   31964:	str	x7, [sp, #296]
   31968:	str	q0, [sp, #128]
   3196c:	str	q1, [sp, #144]
   31970:	str	q2, [sp, #160]
   31974:	str	q3, [sp, #176]
   31978:	str	q4, [sp, #192]
   3197c:	str	q5, [sp, #208]
   31980:	str	q6, [sp, #224]
   31984:	str	q7, [sp, #240]
   31988:	add	x0, sp, #0x130
   3198c:	str	x0, [sp, #88]
   31990:	add	x0, sp, #0x130
   31994:	str	x0, [sp, #96]
   31998:	add	x0, sp, #0x100
   3199c:	str	x0, [sp, #104]
   319a0:	mov	w0, #0xffffffd8            	// #-40
   319a4:	str	w0, [sp, #112]
   319a8:	mov	w0, #0xffffff80            	// #-128
   319ac:	str	w0, [sp, #116]
   319b0:	add	x2, sp, #0x10
   319b4:	add	x3, sp, #0x58
   319b8:	ldp	x0, x1, [x3]
   319bc:	stp	x0, x1, [x2]
   319c0:	ldp	x0, x1, [x3, #16]
   319c4:	stp	x0, x1, [x2, #16]
   319c8:	add	x0, sp, #0x10
   319cc:	mov	x2, x0
   319d0:	ldr	x1, [sp, #56]
   319d4:	ldr	x0, [sp, #72]
   319d8:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   319dc:	str	x0, [sp, #120]
   319e0:	ldr	x0, [sp, #120]
   319e4:	cmp	x0, #0x0
   319e8:	b.ne	319fc <scols_init_debug@@SMARTCOLS_2.25+0x18fb4>  // b.any
   319ec:	bl	8240 <__errno_location@plt>
   319f0:	ldr	w0, [x0]
   319f4:	neg	w0, w0
   319f8:	b	31a0c <scols_init_debug@@SMARTCOLS_2.25+0x18fc4>
   319fc:	ldr	x2, [sp, #120]
   31a00:	ldr	x1, [sp, #64]
   31a04:	ldr	x0, [sp, #72]
   31a08:	bl	318b4 <scols_init_debug@@SMARTCOLS_2.25+0x18e6c>
   31a0c:	ldp	x29, x30, [sp], #304
   31a10:	ret
   31a14:	stp	x29, x30, [sp, #-64]!
   31a18:	mov	x29, sp
   31a1c:	str	x0, [sp, #40]
   31a20:	str	x1, [sp, #32]
   31a24:	str	x2, [sp, #24]
   31a28:	ldr	x2, [sp, #24]
   31a2c:	mov	w1, #0x1                   	// #1
   31a30:	movk	w1, #0x8, lsl #16
   31a34:	ldr	x0, [sp, #40]
   31a38:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   31a3c:	str	w0, [sp, #60]
   31a40:	ldr	w0, [sp, #60]
   31a44:	cmp	w0, #0x0
   31a48:	b.ge	31a5c <scols_init_debug@@SMARTCOLS_2.25+0x19014>  // b.tcont
   31a4c:	bl	8240 <__errno_location@plt>
   31a50:	ldr	w0, [x0]
   31a54:	neg	w0, w0
   31a58:	b	31aa0 <scols_init_debug@@SMARTCOLS_2.25+0x19058>
   31a5c:	ldr	x0, [sp, #32]
   31a60:	bl	74f0 <strlen@plt>
   31a64:	mov	x2, x0
   31a68:	ldr	x1, [sp, #32]
   31a6c:	ldr	w0, [sp, #60]
   31a70:	bl	2eac8 <scols_init_debug@@SMARTCOLS_2.25+0x16080>
   31a74:	str	w0, [sp, #56]
   31a78:	bl	8240 <__errno_location@plt>
   31a7c:	ldr	w0, [x0]
   31a80:	str	w0, [sp, #52]
   31a84:	ldr	w0, [sp, #60]
   31a88:	bl	7bb0 <close@plt>
   31a8c:	bl	8240 <__errno_location@plt>
   31a90:	mov	x1, x0
   31a94:	ldr	w0, [sp, #52]
   31a98:	str	w0, [x1]
   31a9c:	ldr	w0, [sp, #56]
   31aa0:	ldp	x29, x30, [sp], #64
   31aa4:	ret
   31aa8:	stp	x29, x30, [sp, #-304]!
   31aac:	mov	x29, sp
   31ab0:	str	x0, [sp, #72]
   31ab4:	str	x1, [sp, #64]
   31ab8:	str	x2, [sp, #56]
   31abc:	str	x3, [sp, #264]
   31ac0:	str	x4, [sp, #272]
   31ac4:	str	x5, [sp, #280]
   31ac8:	str	x6, [sp, #288]
   31acc:	str	x7, [sp, #296]
   31ad0:	str	q0, [sp, #128]
   31ad4:	str	q1, [sp, #144]
   31ad8:	str	q2, [sp, #160]
   31adc:	str	q3, [sp, #176]
   31ae0:	str	q4, [sp, #192]
   31ae4:	str	q5, [sp, #208]
   31ae8:	str	q6, [sp, #224]
   31aec:	str	q7, [sp, #240]
   31af0:	add	x0, sp, #0x130
   31af4:	str	x0, [sp, #88]
   31af8:	add	x0, sp, #0x130
   31afc:	str	x0, [sp, #96]
   31b00:	add	x0, sp, #0x100
   31b04:	str	x0, [sp, #104]
   31b08:	mov	w0, #0xffffffd8            	// #-40
   31b0c:	str	w0, [sp, #112]
   31b10:	mov	w0, #0xffffff80            	// #-128
   31b14:	str	w0, [sp, #116]
   31b18:	add	x2, sp, #0x10
   31b1c:	add	x3, sp, #0x58
   31b20:	ldp	x0, x1, [x3]
   31b24:	stp	x0, x1, [x2]
   31b28:	ldp	x0, x1, [x3, #16]
   31b2c:	stp	x0, x1, [x2, #16]
   31b30:	add	x0, sp, #0x10
   31b34:	mov	x2, x0
   31b38:	ldr	x1, [sp, #56]
   31b3c:	ldr	x0, [sp, #72]
   31b40:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   31b44:	str	x0, [sp, #120]
   31b48:	ldr	x0, [sp, #120]
   31b4c:	cmp	x0, #0x0
   31b50:	b.ne	31b64 <scols_init_debug@@SMARTCOLS_2.25+0x1911c>  // b.any
   31b54:	bl	8240 <__errno_location@plt>
   31b58:	ldr	w0, [x0]
   31b5c:	neg	w0, w0
   31b60:	b	31b74 <scols_init_debug@@SMARTCOLS_2.25+0x1912c>
   31b64:	ldr	x2, [sp, #120]
   31b68:	ldr	x1, [sp, #64]
   31b6c:	ldr	x0, [sp, #72]
   31b70:	bl	31a14 <scols_init_debug@@SMARTCOLS_2.25+0x18fcc>
   31b74:	ldp	x29, x30, [sp], #304
   31b78:	ret
   31b7c:	stp	x29, x30, [sp, #-96]!
   31b80:	mov	x29, sp
   31b84:	str	x0, [sp, #40]
   31b88:	str	x1, [sp, #32]
   31b8c:	str	x2, [sp, #24]
   31b90:	ldr	x2, [sp, #24]
   31b94:	mov	w1, #0x1                   	// #1
   31b98:	movk	w1, #0x8, lsl #16
   31b9c:	ldr	x0, [sp, #40]
   31ba0:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   31ba4:	str	w0, [sp, #88]
   31ba8:	ldr	w0, [sp, #88]
   31bac:	cmp	w0, #0x0
   31bb0:	b.ge	31bc4 <scols_init_debug@@SMARTCOLS_2.25+0x1917c>  // b.tcont
   31bb4:	bl	8240 <__errno_location@plt>
   31bb8:	ldr	w0, [x0]
   31bbc:	neg	w0, w0
   31bc0:	b	31c68 <scols_init_debug@@SMARTCOLS_2.25+0x19220>
   31bc4:	add	x4, sp, #0x38
   31bc8:	ldr	x3, [sp, #32]
   31bcc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31bd0:	add	x2, x0, #0xc88
   31bd4:	mov	x1, #0x15                  	// #21
   31bd8:	mov	x0, x4
   31bdc:	bl	77c0 <snprintf@plt>
   31be0:	str	w0, [sp, #84]
   31be4:	ldr	w0, [sp, #84]
   31be8:	cmp	w0, #0x0
   31bec:	b.lt	31bfc <scols_init_debug@@SMARTCOLS_2.25+0x191b4>  // b.tstop
   31bf0:	ldr	w0, [sp, #84]
   31bf4:	cmp	w0, #0x14
   31bf8:	b.ls	31c24 <scols_init_debug@@SMARTCOLS_2.25+0x191dc>  // b.plast
   31bfc:	ldr	w0, [sp, #84]
   31c00:	cmp	w0, #0x0
   31c04:	b.ge	31c18 <scols_init_debug@@SMARTCOLS_2.25+0x191d0>  // b.tcont
   31c08:	bl	8240 <__errno_location@plt>
   31c0c:	ldr	w0, [x0]
   31c10:	neg	w0, w0
   31c14:	b	31c1c <scols_init_debug@@SMARTCOLS_2.25+0x191d4>
   31c18:	mov	w0, #0xfffffff9            	// #-7
   31c1c:	str	w0, [sp, #92]
   31c20:	b	31c40 <scols_init_debug@@SMARTCOLS_2.25+0x191f8>
   31c24:	ldrsw	x1, [sp, #84]
   31c28:	add	x0, sp, #0x38
   31c2c:	mov	x2, x1
   31c30:	mov	x1, x0
   31c34:	ldr	w0, [sp, #88]
   31c38:	bl	2eac8 <scols_init_debug@@SMARTCOLS_2.25+0x16080>
   31c3c:	str	w0, [sp, #92]
   31c40:	bl	8240 <__errno_location@plt>
   31c44:	ldr	w0, [x0]
   31c48:	str	w0, [sp, #80]
   31c4c:	ldr	w0, [sp, #88]
   31c50:	bl	7bb0 <close@plt>
   31c54:	bl	8240 <__errno_location@plt>
   31c58:	mov	x1, x0
   31c5c:	ldr	w0, [sp, #80]
   31c60:	str	w0, [x1]
   31c64:	ldr	w0, [sp, #92]
   31c68:	ldp	x29, x30, [sp], #96
   31c6c:	ret
   31c70:	stp	x29, x30, [sp, #-112]!
   31c74:	mov	x29, sp
   31c78:	str	x0, [sp, #40]
   31c7c:	str	x1, [sp, #32]
   31c80:	str	x2, [sp, #24]
   31c84:	ldr	x2, [sp, #24]
   31c88:	mov	w1, #0x1                   	// #1
   31c8c:	movk	w1, #0x8, lsl #16
   31c90:	ldr	x0, [sp, #40]
   31c94:	bl	301d4 <scols_init_debug@@SMARTCOLS_2.25+0x1778c>
   31c98:	str	w0, [sp, #104]
   31c9c:	ldr	w0, [sp, #104]
   31ca0:	cmp	w0, #0x0
   31ca4:	b.ge	31cb8 <scols_init_debug@@SMARTCOLS_2.25+0x19270>  // b.tcont
   31ca8:	bl	8240 <__errno_location@plt>
   31cac:	ldr	w0, [x0]
   31cb0:	neg	w0, w0
   31cb4:	b	31d5c <scols_init_debug@@SMARTCOLS_2.25+0x19314>
   31cb8:	add	x4, sp, #0x38
   31cbc:	ldr	x3, [sp, #32]
   31cc0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31cc4:	add	x2, x0, #0xc90
   31cc8:	mov	x1, #0x25                  	// #37
   31ccc:	mov	x0, x4
   31cd0:	bl	77c0 <snprintf@plt>
   31cd4:	str	w0, [sp, #100]
   31cd8:	ldr	w0, [sp, #100]
   31cdc:	cmp	w0, #0x0
   31ce0:	b.lt	31cf0 <scols_init_debug@@SMARTCOLS_2.25+0x192a8>  // b.tstop
   31ce4:	ldr	w0, [sp, #100]
   31ce8:	cmp	w0, #0x24
   31cec:	b.ls	31d18 <scols_init_debug@@SMARTCOLS_2.25+0x192d0>  // b.plast
   31cf0:	ldr	w0, [sp, #100]
   31cf4:	cmp	w0, #0x0
   31cf8:	b.ge	31d0c <scols_init_debug@@SMARTCOLS_2.25+0x192c4>  // b.tcont
   31cfc:	bl	8240 <__errno_location@plt>
   31d00:	ldr	w0, [x0]
   31d04:	neg	w0, w0
   31d08:	b	31d10 <scols_init_debug@@SMARTCOLS_2.25+0x192c8>
   31d0c:	mov	w0, #0xfffffff9            	// #-7
   31d10:	str	w0, [sp, #108]
   31d14:	b	31d34 <scols_init_debug@@SMARTCOLS_2.25+0x192ec>
   31d18:	ldrsw	x1, [sp, #100]
   31d1c:	add	x0, sp, #0x38
   31d20:	mov	x2, x1
   31d24:	mov	x1, x0
   31d28:	ldr	w0, [sp, #104]
   31d2c:	bl	2eac8 <scols_init_debug@@SMARTCOLS_2.25+0x16080>
   31d30:	str	w0, [sp, #108]
   31d34:	bl	8240 <__errno_location@plt>
   31d38:	ldr	w0, [x0]
   31d3c:	str	w0, [sp, #96]
   31d40:	ldr	w0, [sp, #104]
   31d44:	bl	7bb0 <close@plt>
   31d48:	bl	8240 <__errno_location@plt>
   31d4c:	mov	x1, x0
   31d50:	ldr	w0, [sp, #96]
   31d54:	str	w0, [x1]
   31d58:	ldr	w0, [sp, #108]
   31d5c:	ldp	x29, x30, [sp], #112
   31d60:	ret
   31d64:	stp	x29, x30, [sp, #-304]!
   31d68:	mov	x29, sp
   31d6c:	str	x0, [sp, #72]
   31d70:	str	x1, [sp, #64]
   31d74:	str	x2, [sp, #56]
   31d78:	str	x3, [sp, #264]
   31d7c:	str	x4, [sp, #272]
   31d80:	str	x5, [sp, #280]
   31d84:	str	x6, [sp, #288]
   31d88:	str	x7, [sp, #296]
   31d8c:	str	q0, [sp, #128]
   31d90:	str	q1, [sp, #144]
   31d94:	str	q2, [sp, #160]
   31d98:	str	q3, [sp, #176]
   31d9c:	str	q4, [sp, #192]
   31da0:	str	q5, [sp, #208]
   31da4:	str	q6, [sp, #224]
   31da8:	str	q7, [sp, #240]
   31dac:	add	x0, sp, #0x130
   31db0:	str	x0, [sp, #88]
   31db4:	add	x0, sp, #0x130
   31db8:	str	x0, [sp, #96]
   31dbc:	add	x0, sp, #0x100
   31dc0:	str	x0, [sp, #104]
   31dc4:	mov	w0, #0xffffffd8            	// #-40
   31dc8:	str	w0, [sp, #112]
   31dcc:	mov	w0, #0xffffff80            	// #-128
   31dd0:	str	w0, [sp, #116]
   31dd4:	add	x2, sp, #0x10
   31dd8:	add	x3, sp, #0x58
   31ddc:	ldp	x0, x1, [x3]
   31de0:	stp	x0, x1, [x2]
   31de4:	ldp	x0, x1, [x3, #16]
   31de8:	stp	x0, x1, [x2, #16]
   31dec:	add	x0, sp, #0x10
   31df0:	mov	x2, x0
   31df4:	ldr	x1, [sp, #56]
   31df8:	ldr	x0, [sp, #72]
   31dfc:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   31e00:	str	x0, [sp, #120]
   31e04:	ldr	x0, [sp, #120]
   31e08:	cmp	x0, #0x0
   31e0c:	b.ne	31e20 <scols_init_debug@@SMARTCOLS_2.25+0x193d8>  // b.any
   31e10:	bl	8240 <__errno_location@plt>
   31e14:	ldr	w0, [x0]
   31e18:	neg	w0, w0
   31e1c:	b	31e30 <scols_init_debug@@SMARTCOLS_2.25+0x193e8>
   31e20:	ldr	x2, [sp, #120]
   31e24:	ldr	x1, [sp, #64]
   31e28:	ldr	x0, [sp, #72]
   31e2c:	bl	31c70 <scols_init_debug@@SMARTCOLS_2.25+0x19228>
   31e30:	ldp	x29, x30, [sp], #304
   31e34:	ret
   31e38:	stp	x29, x30, [sp, #-48]!
   31e3c:	mov	x29, sp
   31e40:	str	x0, [sp, #24]
   31e44:	str	x1, [sp, #16]
   31e48:	str	wzr, [sp, #44]
   31e4c:	ldr	x1, [sp, #16]
   31e50:	ldr	x0, [sp, #24]
   31e54:	bl	307e8 <scols_init_debug@@SMARTCOLS_2.25+0x17da0>
   31e58:	str	x0, [sp, #32]
   31e5c:	ldr	x0, [sp, #32]
   31e60:	cmp	x0, #0x0
   31e64:	b.ne	31e7c <scols_init_debug@@SMARTCOLS_2.25+0x19434>  // b.any
   31e68:	mov	w0, #0x0                   	// #0
   31e6c:	b	31e98 <scols_init_debug@@SMARTCOLS_2.25+0x19450>
   31e70:	ldr	w0, [sp, #44]
   31e74:	add	w0, w0, #0x1
   31e78:	str	w0, [sp, #44]
   31e7c:	ldr	x0, [sp, #32]
   31e80:	bl	2ea48 <scols_init_debug@@SMARTCOLS_2.25+0x16000>
   31e84:	cmp	x0, #0x0
   31e88:	b.ne	31e70 <scols_init_debug@@SMARTCOLS_2.25+0x19428>  // b.any
   31e8c:	ldr	x0, [sp, #32]
   31e90:	bl	7b80 <closedir@plt>
   31e94:	ldr	w0, [sp, #44]
   31e98:	ldp	x29, x30, [sp], #48
   31e9c:	ret
   31ea0:	stp	x29, x30, [sp, #-288]!
   31ea4:	mov	x29, sp
   31ea8:	str	x0, [sp, #56]
   31eac:	str	x1, [sp, #48]
   31eb0:	str	x2, [sp, #240]
   31eb4:	str	x3, [sp, #248]
   31eb8:	str	x4, [sp, #256]
   31ebc:	str	x5, [sp, #264]
   31ec0:	str	x6, [sp, #272]
   31ec4:	str	x7, [sp, #280]
   31ec8:	str	q0, [sp, #112]
   31ecc:	str	q1, [sp, #128]
   31ed0:	str	q2, [sp, #144]
   31ed4:	str	q3, [sp, #160]
   31ed8:	str	q4, [sp, #176]
   31edc:	str	q5, [sp, #192]
   31ee0:	str	q6, [sp, #208]
   31ee4:	str	q7, [sp, #224]
   31ee8:	add	x0, sp, #0x120
   31eec:	str	x0, [sp, #72]
   31ef0:	add	x0, sp, #0x120
   31ef4:	str	x0, [sp, #80]
   31ef8:	add	x0, sp, #0xf0
   31efc:	str	x0, [sp, #88]
   31f00:	mov	w0, #0xffffffd0            	// #-48
   31f04:	str	w0, [sp, #96]
   31f08:	mov	w0, #0xffffff80            	// #-128
   31f0c:	str	w0, [sp, #100]
   31f10:	add	x2, sp, #0x10
   31f14:	add	x3, sp, #0x48
   31f18:	ldp	x0, x1, [x3]
   31f1c:	stp	x0, x1, [x2]
   31f20:	ldp	x0, x1, [x3, #16]
   31f24:	stp	x0, x1, [x2, #16]
   31f28:	add	x0, sp, #0x10
   31f2c:	mov	x2, x0
   31f30:	ldr	x1, [sp, #48]
   31f34:	ldr	x0, [sp, #56]
   31f38:	bl	2faa8 <scols_init_debug@@SMARTCOLS_2.25+0x17060>
   31f3c:	str	x0, [sp, #104]
   31f40:	ldr	x0, [sp, #104]
   31f44:	cmp	x0, #0x0
   31f48:	b.ne	31f5c <scols_init_debug@@SMARTCOLS_2.25+0x19514>  // b.any
   31f4c:	bl	8240 <__errno_location@plt>
   31f50:	ldr	w0, [x0]
   31f54:	neg	w0, w0
   31f58:	b	31f68 <scols_init_debug@@SMARTCOLS_2.25+0x19520>
   31f5c:	ldr	x1, [sp, #104]
   31f60:	ldr	x0, [sp, #56]
   31f64:	bl	31e38 <scols_init_debug@@SMARTCOLS_2.25+0x193f0>
   31f68:	ldp	x29, x30, [sp], #288
   31f6c:	ret
   31f70:	mov	x12, #0x1030                	// #4144
   31f74:	sub	sp, sp, x12
   31f78:	stp	x29, x30, [sp]
   31f7c:	mov	x29, sp
   31f80:	str	x0, [sp, #40]
   31f84:	str	x1, [sp, #32]
   31f88:	str	x2, [sp, #24]
   31f8c:	ldr	x0, [sp, #32]
   31f90:	cmp	x0, #0x0
   31f94:	b.ne	31fa0 <scols_init_debug@@SMARTCOLS_2.25+0x19558>  // b.any
   31f98:	mov	x0, #0x0                   	// #0
   31f9c:	b	32004 <scols_init_debug@@SMARTCOLS_2.25+0x195bc>
   31fa0:	ldr	x0, [sp, #40]
   31fa4:	cmp	x0, #0x0
   31fa8:	b.ne	31fbc <scols_init_debug@@SMARTCOLS_2.25+0x19574>  // b.any
   31fac:	ldr	x1, [sp, #24]
   31fb0:	ldr	x0, [sp, #32]
   31fb4:	bl	78a0 <fopen@plt>
   31fb8:	b	32004 <scols_init_debug@@SMARTCOLS_2.25+0x195bc>
   31fbc:	ldr	x0, [sp, #32]
   31fc0:	ldrsb	w0, [x0]
   31fc4:	cmp	w0, #0x2f
   31fc8:	b.ne	31fd8 <scols_init_debug@@SMARTCOLS_2.25+0x19590>  // b.any
   31fcc:	ldr	x0, [sp, #32]
   31fd0:	add	x0, x0, #0x1
   31fd4:	str	x0, [sp, #32]
   31fd8:	add	x5, sp, #0x30
   31fdc:	ldr	x4, [sp, #32]
   31fe0:	ldr	x3, [sp, #40]
   31fe4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   31fe8:	add	x2, x0, #0xb30
   31fec:	mov	x1, #0x1000                	// #4096
   31ff0:	mov	x0, x5
   31ff4:	bl	77c0 <snprintf@plt>
   31ff8:	add	x0, sp, #0x30
   31ffc:	ldr	x1, [sp, #24]
   32000:	bl	78a0 <fopen@plt>
   32004:	ldp	x29, x30, [sp]
   32008:	mov	x12, #0x1030                	// #4144
   3200c:	add	sp, sp, x12
   32010:	ret
   32014:	stp	x29, x30, [sp, #-144]!
   32018:	mov	x29, sp
   3201c:	stp	x19, x20, [sp, #16]
   32020:	str	x0, [x29, #88]
   32024:	str	x1, [x29, #80]
   32028:	str	w2, [x29, #76]
   3202c:	str	w3, [x29, #72]
   32030:	str	x4, [x29, #64]
   32034:	mov	x20, x5
   32038:	mov	x0, sp
   3203c:	mov	x19, x0
   32040:	ldr	w1, [x29, #76]
   32044:	mov	w0, w1
   32048:	lsl	w0, w0, #3
   3204c:	sub	w0, w0, w1
   32050:	sxtw	x0, w0
   32054:	str	x0, [x29, #136]
   32058:	ldr	x0, [x29, #136]
   3205c:	mov	x1, x0
   32060:	sub	x1, x1, #0x1
   32064:	str	x1, [x29, #128]
   32068:	mov	x12, x0
   3206c:	mov	x13, #0x0                   	// #0
   32070:	lsr	x1, x12, #61
   32074:	lsl	x9, x13, #3
   32078:	orr	x9, x1, x9
   3207c:	lsl	x8, x12, #3
   32080:	mov	x10, x0
   32084:	mov	x11, #0x0                   	// #0
   32088:	lsr	x1, x10, #61
   3208c:	lsl	x7, x11, #3
   32090:	orr	x7, x1, x7
   32094:	lsl	x6, x10, #3
   32098:	add	x0, x0, #0xf
   3209c:	lsr	x0, x0, #4
   320a0:	lsl	x0, x0, #4
   320a4:	sub	sp, sp, x0
   320a8:	mov	x0, sp
   320ac:	add	x0, x0, #0x0
   320b0:	str	x0, [x29, #120]
   320b4:	ldr	x0, [x29, #80]
   320b8:	str	xzr, [x0]
   320bc:	add	x2, x29, #0x20
   320c0:	mov	x3, x20
   320c4:	ldp	x0, x1, [x3]
   320c8:	stp	x0, x1, [x2]
   320cc:	ldp	x0, x1, [x3, #16]
   320d0:	stp	x0, x1, [x2, #16]
   320d4:	add	x0, x29, #0x20
   320d8:	mov	x3, x0
   320dc:	ldr	x2, [x29, #64]
   320e0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   320e4:	add	x1, x0, #0xc68
   320e8:	ldr	x0, [x29, #88]
   320ec:	bl	306bc <scols_init_debug@@SMARTCOLS_2.25+0x17c74>
   320f0:	str	x0, [x29, #112]
   320f4:	ldr	x0, [x29, #112]
   320f8:	cmp	x0, #0x0
   320fc:	b.ne	32110 <scols_init_debug@@SMARTCOLS_2.25+0x196c8>  // b.any
   32100:	bl	8240 <__errno_location@plt>
   32104:	ldr	w0, [x0]
   32108:	neg	w0, w0
   3210c:	b	32254 <scols_init_debug@@SMARTCOLS_2.25+0x1980c>
   32110:	ldr	x0, [x29, #120]
   32114:	ldr	x1, [x29, #136]
   32118:	ldr	x2, [x29, #112]
   3211c:	bl	8390 <fgets@plt>
   32120:	cmp	x0, #0x0
   32124:	b.ne	32138 <scols_init_debug@@SMARTCOLS_2.25+0x196f0>  // b.any
   32128:	bl	8240 <__errno_location@plt>
   3212c:	ldr	w0, [x0]
   32130:	neg	w0, w0
   32134:	b	3213c <scols_init_debug@@SMARTCOLS_2.25+0x196f4>
   32138:	mov	w0, #0x0                   	// #0
   3213c:	str	w0, [x29, #108]
   32140:	ldr	x0, [x29, #112]
   32144:	bl	7850 <fclose@plt>
   32148:	ldr	w0, [x29, #108]
   3214c:	cmp	w0, #0x0
   32150:	b.eq	3215c <scols_init_debug@@SMARTCOLS_2.25+0x19714>  // b.none
   32154:	ldr	w0, [x29, #108]
   32158:	b	32254 <scols_init_debug@@SMARTCOLS_2.25+0x1980c>
   3215c:	ldr	x0, [x29, #120]
   32160:	bl	74f0 <strlen@plt>
   32164:	str	x0, [x29, #136]
   32168:	ldr	x0, [x29, #136]
   3216c:	sub	x0, x0, #0x1
   32170:	ldr	x1, [x29, #120]
   32174:	ldrsb	w0, [x1, x0]
   32178:	cmp	w0, #0xa
   3217c:	b.ne	32190 <scols_init_debug@@SMARTCOLS_2.25+0x19748>  // b.any
   32180:	ldr	x0, [x29, #136]
   32184:	sub	x0, x0, #0x1
   32188:	ldr	x1, [x29, #120]
   3218c:	strb	wzr, [x1, x0]
   32190:	add	x0, x29, #0x60
   32194:	mov	x2, #0x0                   	// #0
   32198:	mov	x1, x0
   3219c:	ldr	w0, [x29, #76]
   321a0:	bl	2ddcc <scols_init_debug@@SMARTCOLS_2.25+0x15384>
   321a4:	mov	x1, x0
   321a8:	ldr	x0, [x29, #80]
   321ac:	str	x1, [x0]
   321b0:	ldr	x0, [x29, #80]
   321b4:	ldr	x0, [x0]
   321b8:	cmp	x0, #0x0
   321bc:	b.ne	321c8 <scols_init_debug@@SMARTCOLS_2.25+0x19780>  // b.any
   321c0:	mov	w0, #0xfffffff4            	// #-12
   321c4:	b	32254 <scols_init_debug@@SMARTCOLS_2.25+0x1980c>
   321c8:	ldr	w0, [x29, #72]
   321cc:	cmp	w0, #0x0
   321d0:	b.eq	32214 <scols_init_debug@@SMARTCOLS_2.25+0x197cc>  // b.none
   321d4:	ldr	x4, [x29, #120]
   321d8:	ldr	x0, [x29, #80]
   321dc:	ldr	x0, [x0]
   321e0:	ldr	x1, [x29, #96]
   321e4:	mov	w3, #0x0                   	// #0
   321e8:	mov	x2, x1
   321ec:	mov	x1, x0
   321f0:	mov	x0, x4
   321f4:	bl	2e718 <scols_init_debug@@SMARTCOLS_2.25+0x15cd0>
   321f8:	cmp	w0, #0x0
   321fc:	b.eq	32250 <scols_init_debug@@SMARTCOLS_2.25+0x19808>  // b.none
   32200:	ldr	x0, [x29, #80]
   32204:	ldr	x0, [x0]
   32208:	bl	2de50 <scols_init_debug@@SMARTCOLS_2.25+0x15408>
   3220c:	mov	w0, #0xffffffea            	// #-22
   32210:	b	32254 <scols_init_debug@@SMARTCOLS_2.25+0x1980c>
   32214:	ldr	x3, [x29, #120]
   32218:	ldr	x0, [x29, #80]
   3221c:	ldr	x0, [x0]
   32220:	ldr	x1, [x29, #96]
   32224:	mov	x2, x1
   32228:	mov	x1, x0
   3222c:	mov	x0, x3
   32230:	bl	2e390 <scols_init_debug@@SMARTCOLS_2.25+0x15948>
   32234:	cmp	w0, #0x0
   32238:	b.eq	32250 <scols_init_debug@@SMARTCOLS_2.25+0x19808>  // b.none
   3223c:	ldr	x0, [x29, #80]
   32240:	ldr	x0, [x0]
   32244:	bl	2de50 <scols_init_debug@@SMARTCOLS_2.25+0x15408>
   32248:	mov	w0, #0xffffffea            	// #-22
   3224c:	b	32254 <scols_init_debug@@SMARTCOLS_2.25+0x1980c>
   32250:	mov	w0, #0x0                   	// #0
   32254:	mov	sp, x19
   32258:	mov	sp, x29
   3225c:	ldp	x19, x20, [sp, #16]
   32260:	ldp	x29, x30, [sp], #144
   32264:	ret
   32268:	stp	x29, x30, [sp, #-288]!
   3226c:	mov	x29, sp
   32270:	str	x0, [sp, #72]
   32274:	str	x1, [sp, #64]
   32278:	str	w2, [sp, #60]
   3227c:	str	x3, [sp, #48]
   32280:	str	x4, [sp, #256]
   32284:	str	x5, [sp, #264]
   32288:	str	x6, [sp, #272]
   3228c:	str	x7, [sp, #280]
   32290:	str	q0, [sp, #128]
   32294:	str	q1, [sp, #144]
   32298:	str	q2, [sp, #160]
   3229c:	str	q3, [sp, #176]
   322a0:	str	q4, [sp, #192]
   322a4:	str	q5, [sp, #208]
   322a8:	str	q6, [sp, #224]
   322ac:	str	q7, [sp, #240]
   322b0:	str	wzr, [sp, #124]
   322b4:	add	x0, sp, #0x120
   322b8:	str	x0, [sp, #88]
   322bc:	add	x0, sp, #0x120
   322c0:	str	x0, [sp, #96]
   322c4:	add	x0, sp, #0x100
   322c8:	str	x0, [sp, #104]
   322cc:	mov	w0, #0xffffffe0            	// #-32
   322d0:	str	w0, [sp, #112]
   322d4:	mov	w0, #0xffffff80            	// #-128
   322d8:	str	w0, [sp, #116]
   322dc:	add	x2, sp, #0x10
   322e0:	add	x3, sp, #0x58
   322e4:	ldp	x0, x1, [x3]
   322e8:	stp	x0, x1, [x2]
   322ec:	ldp	x0, x1, [x3, #16]
   322f0:	stp	x0, x1, [x2, #16]
   322f4:	add	x0, sp, #0x10
   322f8:	mov	x5, x0
   322fc:	ldr	x4, [sp, #48]
   32300:	mov	w3, #0x0                   	// #0
   32304:	ldr	w2, [sp, #60]
   32308:	ldr	x1, [sp, #64]
   3230c:	ldr	x0, [sp, #72]
   32310:	bl	32014 <scols_init_debug@@SMARTCOLS_2.25+0x195cc>
   32314:	str	w0, [sp, #124]
   32318:	ldr	w0, [sp, #124]
   3231c:	ldp	x29, x30, [sp], #288
   32320:	ret
   32324:	stp	x29, x30, [sp, #-288]!
   32328:	mov	x29, sp
   3232c:	str	x0, [sp, #72]
   32330:	str	x1, [sp, #64]
   32334:	str	w2, [sp, #60]
   32338:	str	x3, [sp, #48]
   3233c:	str	x4, [sp, #256]
   32340:	str	x5, [sp, #264]
   32344:	str	x6, [sp, #272]
   32348:	str	x7, [sp, #280]
   3234c:	str	q0, [sp, #128]
   32350:	str	q1, [sp, #144]
   32354:	str	q2, [sp, #160]
   32358:	str	q3, [sp, #176]
   3235c:	str	q4, [sp, #192]
   32360:	str	q5, [sp, #208]
   32364:	str	q6, [sp, #224]
   32368:	str	q7, [sp, #240]
   3236c:	str	wzr, [sp, #124]
   32370:	add	x0, sp, #0x120
   32374:	str	x0, [sp, #88]
   32378:	add	x0, sp, #0x120
   3237c:	str	x0, [sp, #96]
   32380:	add	x0, sp, #0x100
   32384:	str	x0, [sp, #104]
   32388:	mov	w0, #0xffffffe0            	// #-32
   3238c:	str	w0, [sp, #112]
   32390:	mov	w0, #0xffffff80            	// #-128
   32394:	str	w0, [sp, #116]
   32398:	add	x2, sp, #0x10
   3239c:	add	x3, sp, #0x58
   323a0:	ldp	x0, x1, [x3]
   323a4:	stp	x0, x1, [x2]
   323a8:	ldp	x0, x1, [x3, #16]
   323ac:	stp	x0, x1, [x2, #16]
   323b0:	add	x0, sp, #0x10
   323b4:	mov	x5, x0
   323b8:	ldr	x4, [sp, #48]
   323bc:	mov	w3, #0x1                   	// #1
   323c0:	ldr	w2, [sp, #60]
   323c4:	ldr	x1, [sp, #64]
   323c8:	ldr	x0, [sp, #72]
   323cc:	bl	32014 <scols_init_debug@@SMARTCOLS_2.25+0x195cc>
   323d0:	str	w0, [sp, #124]
   323d4:	ldr	w0, [sp, #124]
   323d8:	ldp	x29, x30, [sp], #288
   323dc:	ret
   323e0:	stp	x29, x30, [sp, #-48]!
   323e4:	mov	x29, sp
   323e8:	str	w0, [sp, #28]
   323ec:	ldr	w1, [sp, #28]
   323f0:	mov	w0, #0xde83                	// #56963
   323f4:	movk	w0, #0x431b, lsl #16
   323f8:	umull	x0, w1, w0
   323fc:	lsr	x0, x0, #32
   32400:	lsr	w0, w0, #18
   32404:	mov	w0, w0
   32408:	str	x0, [sp, #32]
   3240c:	ldr	w1, [sp, #28]
   32410:	mov	w0, #0xde83                	// #56963
   32414:	movk	w0, #0x431b, lsl #16
   32418:	umull	x0, w1, w0
   3241c:	lsr	x0, x0, #32
   32420:	lsr	w0, w0, #18
   32424:	mov	w2, #0x4240                	// #16960
   32428:	movk	w2, #0xf, lsl #16
   3242c:	mul	w0, w0, w2
   32430:	sub	w0, w1, w0
   32434:	mov	w1, w0
   32438:	mov	x0, x1
   3243c:	lsl	x0, x0, #5
   32440:	sub	x0, x0, x1
   32444:	lsl	x0, x0, #2
   32448:	add	x0, x0, x1
   3244c:	lsl	x0, x0, #3
   32450:	str	x0, [sp, #40]
   32454:	add	x0, sp, #0x20
   32458:	mov	x1, #0x0                   	// #0
   3245c:	bl	7e40 <nanosleep@plt>
   32460:	ldp	x29, x30, [sp], #48
   32464:	ret
   32468:	stp	x29, x30, [sp, #-64]!
   3246c:	mov	x29, sp
   32470:	str	w0, [sp, #44]
   32474:	str	x1, [sp, #32]
   32478:	str	w2, [sp, #40]
   3247c:	str	x3, [sp, #24]
   32480:	ldr	w2, [sp, #40]
   32484:	ldr	x1, [sp, #32]
   32488:	ldr	w0, [sp, #44]
   3248c:	bl	8220 <openat@plt>
   32490:	str	w0, [sp, #60]
   32494:	ldr	w0, [sp, #60]
   32498:	cmp	w0, #0x0
   3249c:	b.ge	324a8 <scols_init_debug@@SMARTCOLS_2.25+0x19a60>  // b.tcont
   324a0:	mov	x0, #0x0                   	// #0
   324a4:	b	324b4 <scols_init_debug@@SMARTCOLS_2.25+0x19a6c>
   324a8:	ldr	x1, [sp, #24]
   324ac:	ldr	w0, [sp, #60]
   324b0:	bl	7a40 <fdopen@plt>
   324b4:	ldp	x29, x30, [sp], #64
   324b8:	ret
   324bc:	stp	x29, x30, [sp, #-80]!
   324c0:	mov	x29, sp
   324c4:	str	w0, [sp, #44]
   324c8:	str	x1, [sp, #32]
   324cc:	str	x2, [sp, #24]
   324d0:	str	xzr, [sp, #72]
   324d4:	str	wzr, [sp, #68]
   324d8:	ldr	x2, [sp, #24]
   324dc:	mov	w1, #0x0                   	// #0
   324e0:	ldr	x0, [sp, #32]
   324e4:	bl	7a30 <memset@plt>
   324e8:	b	325ac <scols_init_debug@@SMARTCOLS_2.25+0x19b64>
   324ec:	ldr	x2, [sp, #24]
   324f0:	ldr	x1, [sp, #32]
   324f4:	ldr	w0, [sp, #44]
   324f8:	bl	7ff0 <read@plt>
   324fc:	str	x0, [sp, #56]
   32500:	ldr	x0, [sp, #56]
   32504:	cmp	x0, #0x0
   32508:	b.gt	32578 <scols_init_debug@@SMARTCOLS_2.25+0x19b30>
   3250c:	ldr	x0, [sp, #56]
   32510:	cmp	x0, #0x0
   32514:	b.ge	3255c <scols_init_debug@@SMARTCOLS_2.25+0x19b14>  // b.tcont
   32518:	bl	8240 <__errno_location@plt>
   3251c:	ldr	w0, [x0]
   32520:	cmp	w0, #0xb
   32524:	b.eq	32538 <scols_init_debug@@SMARTCOLS_2.25+0x19af0>  // b.none
   32528:	bl	8240 <__errno_location@plt>
   3252c:	ldr	w0, [x0]
   32530:	cmp	w0, #0x4
   32534:	b.ne	3255c <scols_init_debug@@SMARTCOLS_2.25+0x19b14>  // b.any
   32538:	ldr	w0, [sp, #68]
   3253c:	add	w1, w0, #0x1
   32540:	str	w1, [sp, #68]
   32544:	cmp	w0, #0x4
   32548:	b.gt	3255c <scols_init_debug@@SMARTCOLS_2.25+0x19b14>
   3254c:	mov	w0, #0xd090                	// #53392
   32550:	movk	w0, #0x3, lsl #16
   32554:	bl	323e0 <scols_init_debug@@SMARTCOLS_2.25+0x19998>
   32558:	b	325ac <scols_init_debug@@SMARTCOLS_2.25+0x19b64>
   3255c:	ldr	x0, [sp, #72]
   32560:	cmp	x0, #0x0
   32564:	b.eq	32570 <scols_init_debug@@SMARTCOLS_2.25+0x19b28>  // b.none
   32568:	ldr	x0, [sp, #72]
   3256c:	b	325bc <scols_init_debug@@SMARTCOLS_2.25+0x19b74>
   32570:	mov	x0, #0xffffffffffffffff    	// #-1
   32574:	b	325bc <scols_init_debug@@SMARTCOLS_2.25+0x19b74>
   32578:	str	wzr, [sp, #68]
   3257c:	ldr	x0, [sp, #56]
   32580:	ldr	x1, [sp, #24]
   32584:	sub	x0, x1, x0
   32588:	str	x0, [sp, #24]
   3258c:	ldr	x0, [sp, #56]
   32590:	ldr	x1, [sp, #32]
   32594:	add	x0, x1, x0
   32598:	str	x0, [sp, #32]
   3259c:	ldr	x1, [sp, #72]
   325a0:	ldr	x0, [sp, #56]
   325a4:	add	x0, x1, x0
   325a8:	str	x0, [sp, #72]
   325ac:	ldr	x0, [sp, #24]
   325b0:	cmp	x0, #0x0
   325b4:	b.ne	324ec <scols_init_debug@@SMARTCOLS_2.25+0x19aa4>  // b.any
   325b8:	ldr	x0, [sp, #72]
   325bc:	ldp	x29, x30, [sp], #80
   325c0:	ret
   325c4:	mov	x12, #0x1030                	// #4144
   325c8:	sub	sp, sp, x12
   325cc:	stp	x29, x30, [sp]
   325d0:	mov	x29, sp
   325d4:	str	w0, [sp, #28]
   325d8:	add	x3, sp, #0x28
   325dc:	ldr	w2, [sp, #28]
   325e0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   325e4:	add	x1, x0, #0xcf8
   325e8:	mov	x0, x3
   325ec:	bl	76c0 <sprintf@plt>
   325f0:	mov	x0, #0x8                   	// #8
   325f4:	bl	78e0 <malloc@plt>
   325f8:	str	x0, [sp, #4136]
   325fc:	ldr	x0, [sp, #4136]
   32600:	cmp	x0, #0x0
   32604:	b.eq	32634 <scols_init_debug@@SMARTCOLS_2.25+0x19bec>  // b.none
   32608:	add	x0, sp, #0x28
   3260c:	bl	76f0 <opendir@plt>
   32610:	mov	x1, x0
   32614:	ldr	x0, [sp, #4136]
   32618:	str	x1, [x0]
   3261c:	ldr	x0, [sp, #4136]
   32620:	ldr	x0, [x0]
   32624:	cmp	x0, #0x0
   32628:	b.eq	32634 <scols_init_debug@@SMARTCOLS_2.25+0x19bec>  // b.none
   3262c:	ldr	x0, [sp, #4136]
   32630:	b	32640 <scols_init_debug@@SMARTCOLS_2.25+0x19bf8>
   32634:	ldr	x0, [sp, #4136]
   32638:	bl	7dc0 <free@plt>
   3263c:	mov	x0, #0x0                   	// #0
   32640:	ldp	x29, x30, [sp]
   32644:	mov	x12, #0x1030                	// #4144
   32648:	add	sp, sp, x12
   3264c:	ret
   32650:	stp	x29, x30, [sp, #-32]!
   32654:	mov	x29, sp
   32658:	str	x0, [sp, #24]
   3265c:	ldr	x0, [sp, #24]
   32660:	cmp	x0, #0x0
   32664:	b.eq	32684 <scols_init_debug@@SMARTCOLS_2.25+0x19c3c>  // b.none
   32668:	ldr	x0, [sp, #24]
   3266c:	ldr	x0, [x0]
   32670:	cmp	x0, #0x0
   32674:	b.eq	32684 <scols_init_debug@@SMARTCOLS_2.25+0x19c3c>  // b.none
   32678:	ldr	x0, [sp, #24]
   3267c:	ldr	x0, [x0]
   32680:	bl	7b80 <closedir@plt>
   32684:	ldr	x0, [sp, #24]
   32688:	bl	7dc0 <free@plt>
   3268c:	nop
   32690:	ldp	x29, x30, [sp], #32
   32694:	ret
   32698:	stp	x29, x30, [sp, #-48]!
   3269c:	mov	x29, sp
   326a0:	str	x0, [sp, #24]
   326a4:	str	x1, [sp, #16]
   326a8:	ldr	x0, [sp, #24]
   326ac:	cmp	x0, #0x0
   326b0:	b.eq	326c0 <scols_init_debug@@SMARTCOLS_2.25+0x19c78>  // b.none
   326b4:	ldr	x0, [sp, #16]
   326b8:	cmp	x0, #0x0
   326bc:	b.ne	326c8 <scols_init_debug@@SMARTCOLS_2.25+0x19c80>  // b.any
   326c0:	mov	w0, #0xffffffea            	// #-22
   326c4:	b	327cc <scols_init_debug@@SMARTCOLS_2.25+0x19d84>
   326c8:	ldr	x0, [sp, #16]
   326cc:	str	wzr, [x0]
   326d0:	bl	8240 <__errno_location@plt>
   326d4:	str	wzr, [x0]
   326d8:	ldr	x0, [sp, #24]
   326dc:	ldr	x0, [x0]
   326e0:	bl	7b30 <readdir@plt>
   326e4:	str	x0, [sp, #40]
   326e8:	ldr	x0, [sp, #40]
   326ec:	cmp	x0, #0x0
   326f0:	b.ne	32714 <scols_init_debug@@SMARTCOLS_2.25+0x19ccc>  // b.any
   326f4:	bl	8240 <__errno_location@plt>
   326f8:	ldr	w0, [x0]
   326fc:	cmp	w0, #0x0
   32700:	b.eq	3270c <scols_init_debug@@SMARTCOLS_2.25+0x19cc4>  // b.none
   32704:	mov	w0, #0xffffffff            	// #-1
   32708:	b	327cc <scols_init_debug@@SMARTCOLS_2.25+0x19d84>
   3270c:	mov	w0, #0x1                   	// #1
   32710:	b	327cc <scols_init_debug@@SMARTCOLS_2.25+0x19d84>
   32714:	bl	7d50 <__ctype_b_loc@plt>
   32718:	ldr	x1, [x0]
   3271c:	ldr	x0, [sp, #40]
   32720:	ldrsb	w0, [x0, #19]
   32724:	and	w0, w0, #0xff
   32728:	and	x0, x0, #0xff
   3272c:	lsl	x0, x0, #1
   32730:	add	x0, x1, x0
   32734:	ldrh	w0, [x0]
   32738:	and	w0, w0, #0x800
   3273c:	cmp	w0, #0x0
   32740:	b.eq	327b4 <scols_init_debug@@SMARTCOLS_2.25+0x19d6c>  // b.none
   32744:	bl	8240 <__errno_location@plt>
   32748:	str	wzr, [x0]
   3274c:	ldr	x0, [sp, #40]
   32750:	add	x0, x0, #0x13
   32754:	add	x1, sp, #0x20
   32758:	mov	w2, #0xa                   	// #10
   3275c:	bl	7d70 <strtol@plt>
   32760:	mov	w1, w0
   32764:	ldr	x0, [sp, #16]
   32768:	str	w1, [x0]
   3276c:	bl	8240 <__errno_location@plt>
   32770:	ldr	w0, [x0]
   32774:	cmp	w0, #0x0
   32778:	b.ne	327ac <scols_init_debug@@SMARTCOLS_2.25+0x19d64>  // b.any
   3277c:	ldr	x0, [sp, #40]
   32780:	add	x1, x0, #0x13
   32784:	ldr	x0, [sp, #32]
   32788:	cmp	x1, x0
   3278c:	b.eq	327ac <scols_init_debug@@SMARTCOLS_2.25+0x19d64>  // b.none
   32790:	ldr	x0, [sp, #32]
   32794:	cmp	x0, #0x0
   32798:	b.eq	327b8 <scols_init_debug@@SMARTCOLS_2.25+0x19d70>  // b.none
   3279c:	ldr	x0, [sp, #32]
   327a0:	ldrsb	w0, [x0]
   327a4:	cmp	w0, #0x0
   327a8:	b.eq	327b8 <scols_init_debug@@SMARTCOLS_2.25+0x19d70>  // b.none
   327ac:	mov	w0, #0xffffffff            	// #-1
   327b0:	b	327cc <scols_init_debug@@SMARTCOLS_2.25+0x19d84>
   327b4:	nop
   327b8:	ldr	x0, [sp, #16]
   327bc:	ldr	w0, [x0]
   327c0:	cmp	w0, #0x0
   327c4:	b.eq	326d8 <scols_init_debug@@SMARTCOLS_2.25+0x19c90>  // b.none
   327c8:	mov	w0, #0x0                   	// #0
   327cc:	ldp	x29, x30, [sp], #48
   327d0:	ret
   327d4:	mov	x12, #0x2040                	// #8256
   327d8:	sub	sp, sp, x12
   327dc:	stp	x29, x30, [sp]
   327e0:	mov	x29, sp
   327e4:	str	w0, [sp, #28]
   327e8:	str	x1, [sp, #16]
   327ec:	str	xzr, [sp, #8248]
   327f0:	str	xzr, [sp, #8232]
   327f4:	add	x5, sp, #0x20
   327f8:	ldr	x4, [sp, #16]
   327fc:	ldr	w3, [sp, #28]
   32800:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32804:	add	x2, x0, #0xd08
   32808:	mov	x1, #0x2000                	// #8192
   3280c:	mov	x0, x5
   32810:	bl	77c0 <snprintf@plt>
   32814:	add	x0, sp, #0x20
   32818:	mov	w1, #0x0                   	// #0
   3281c:	bl	7960 <open@plt>
   32820:	str	w0, [sp, #8228]
   32824:	ldr	w0, [sp, #8228]
   32828:	cmp	w0, #0x0
   3282c:	b.lt	328bc <scols_init_debug@@SMARTCOLS_2.25+0x19e74>  // b.tstop
   32830:	add	x0, sp, #0x20
   32834:	mov	x2, #0x2000                	// #8192
   32838:	mov	x1, x0
   3283c:	ldr	w0, [sp, #8228]
   32840:	bl	324bc <scols_init_debug@@SMARTCOLS_2.25+0x19a74>
   32844:	str	x0, [sp, #8232]
   32848:	ldr	x0, [sp, #8232]
   3284c:	cmp	x0, #0x0
   32850:	b.le	328c4 <scols_init_debug@@SMARTCOLS_2.25+0x19e7c>
   32854:	str	xzr, [sp, #8240]
   32858:	b	3288c <scols_init_debug@@SMARTCOLS_2.25+0x19e44>
   3285c:	ldr	x0, [sp, #8240]
   32860:	add	x1, sp, #0x20
   32864:	ldrsb	w0, [x1, x0]
   32868:	cmp	w0, #0x0
   3286c:	b.ne	32880 <scols_init_debug@@SMARTCOLS_2.25+0x19e38>  // b.any
   32870:	ldr	x0, [sp, #8240]
   32874:	add	x1, sp, #0x20
   32878:	mov	w2, #0x20                  	// #32
   3287c:	strb	w2, [x1, x0]
   32880:	ldr	x0, [sp, #8240]
   32884:	add	x0, x0, #0x1
   32888:	str	x0, [sp, #8240]
   3288c:	ldr	x0, [sp, #8232]
   32890:	ldr	x1, [sp, #8240]
   32894:	cmp	x1, x0
   32898:	b.cc	3285c <scols_init_debug@@SMARTCOLS_2.25+0x19e14>  // b.lo, b.ul, b.last
   3289c:	ldr	x0, [sp, #8232]
   328a0:	sub	x0, x0, #0x1
   328a4:	add	x1, sp, #0x20
   328a8:	strb	wzr, [x1, x0]
   328ac:	add	x0, sp, #0x20
   328b0:	bl	7b70 <strdup@plt>
   328b4:	str	x0, [sp, #8248]
   328b8:	b	328c8 <scols_init_debug@@SMARTCOLS_2.25+0x19e80>
   328bc:	nop
   328c0:	b	328c8 <scols_init_debug@@SMARTCOLS_2.25+0x19e80>
   328c4:	nop
   328c8:	ldr	w0, [sp, #8228]
   328cc:	cmp	w0, #0x0
   328d0:	b.lt	328dc <scols_init_debug@@SMARTCOLS_2.25+0x19e94>  // b.tstop
   328d4:	ldr	w0, [sp, #8228]
   328d8:	bl	7bb0 <close@plt>
   328dc:	ldr	x0, [sp, #8248]
   328e0:	ldp	x29, x30, [sp]
   328e4:	mov	x12, #0x2040                	// #8256
   328e8:	add	sp, sp, x12
   328ec:	ret
   328f0:	stp	x29, x30, [sp, #-32]!
   328f4:	mov	x29, sp
   328f8:	str	w0, [sp, #28]
   328fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32900:	add	x1, x0, #0xd18
   32904:	ldr	w0, [sp, #28]
   32908:	bl	327d4 <scols_init_debug@@SMARTCOLS_2.25+0x19d8c>
   3290c:	ldp	x29, x30, [sp], #32
   32910:	ret
   32914:	stp	x29, x30, [sp, #-32]!
   32918:	mov	x29, sp
   3291c:	str	w0, [sp, #28]
   32920:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32924:	add	x1, x0, #0xd20
   32928:	ldr	w0, [sp, #28]
   3292c:	bl	327d4 <scols_init_debug@@SMARTCOLS_2.25+0x19d8c>
   32930:	ldp	x29, x30, [sp], #32
   32934:	ret
   32938:	stp	x29, x30, [sp, #-32]!
   3293c:	mov	x29, sp
   32940:	mov	x1, #0x18                  	// #24
   32944:	mov	x0, #0x1                   	// #1
   32948:	bl	7ab0 <calloc@plt>
   3294c:	str	x0, [sp, #24]
   32950:	ldr	x0, [sp, #24]
   32954:	cmp	x0, #0x0
   32958:	b.eq	3298c <scols_init_debug@@SMARTCOLS_2.25+0x19f44>  // b.none
   3295c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32960:	add	x0, x0, #0xd28
   32964:	bl	76f0 <opendir@plt>
   32968:	mov	x1, x0
   3296c:	ldr	x0, [sp, #24]
   32970:	str	x1, [x0]
   32974:	ldr	x0, [sp, #24]
   32978:	ldr	x0, [x0]
   3297c:	cmp	x0, #0x0
   32980:	b.eq	3298c <scols_init_debug@@SMARTCOLS_2.25+0x19f44>  // b.none
   32984:	ldr	x0, [sp, #24]
   32988:	b	32998 <scols_init_debug@@SMARTCOLS_2.25+0x19f50>
   3298c:	ldr	x0, [sp, #24]
   32990:	bl	7dc0 <free@plt>
   32994:	mov	x0, #0x0                   	// #0
   32998:	ldp	x29, x30, [sp], #32
   3299c:	ret
   329a0:	stp	x29, x30, [sp, #-32]!
   329a4:	mov	x29, sp
   329a8:	str	x0, [sp, #24]
   329ac:	ldr	x0, [sp, #24]
   329b0:	cmp	x0, #0x0
   329b4:	b.eq	329d4 <scols_init_debug@@SMARTCOLS_2.25+0x19f8c>  // b.none
   329b8:	ldr	x0, [sp, #24]
   329bc:	ldr	x0, [x0]
   329c0:	cmp	x0, #0x0
   329c4:	b.eq	329d4 <scols_init_debug@@SMARTCOLS_2.25+0x19f8c>  // b.none
   329c8:	ldr	x0, [sp, #24]
   329cc:	ldr	x0, [x0]
   329d0:	bl	7b80 <closedir@plt>
   329d4:	ldr	x0, [sp, #24]
   329d8:	bl	7dc0 <free@plt>
   329dc:	nop
   329e0:	ldp	x29, x30, [sp], #32
   329e4:	ret
   329e8:	sub	sp, sp, #0x10
   329ec:	str	x0, [sp, #8]
   329f0:	str	x1, [sp]
   329f4:	ldr	x0, [sp, #8]
   329f8:	ldr	x1, [sp]
   329fc:	str	x1, [x0, #8]
   32a00:	ldr	x0, [sp]
   32a04:	cmp	x0, #0x0
   32a08:	cset	w0, ne  // ne = any
   32a0c:	and	w2, w0, #0xff
   32a10:	ldr	x1, [sp, #8]
   32a14:	ldrb	w0, [x1, #20]
   32a18:	bfxil	w0, w2, #0, #1
   32a1c:	strb	w0, [x1, #20]
   32a20:	nop
   32a24:	add	sp, sp, #0x10
   32a28:	ret
   32a2c:	sub	sp, sp, #0x10
   32a30:	str	x0, [sp, #8]
   32a34:	str	w1, [sp, #4]
   32a38:	ldr	x0, [sp, #8]
   32a3c:	ldr	w1, [sp, #4]
   32a40:	str	w1, [x0, #16]
   32a44:	ldr	x0, [sp, #8]
   32a48:	ldrb	w1, [x0, #20]
   32a4c:	orr	w1, w1, #0x2
   32a50:	strb	w1, [x0, #20]
   32a54:	nop
   32a58:	add	sp, sp, #0x10
   32a5c:	ret
   32a60:	mov	x12, #0x2140                	// #8512
   32a64:	sub	sp, sp, x12
   32a68:	stp	x29, x30, [sp]
   32a6c:	mov	x29, sp
   32a70:	str	x0, [sp, #24]
   32a74:	str	x1, [sp, #16]
   32a78:	ldr	x0, [sp, #24]
   32a7c:	cmp	x0, #0x0
   32a80:	b.eq	32a90 <scols_init_debug@@SMARTCOLS_2.25+0x1a048>  // b.none
   32a84:	ldr	x0, [sp, #16]
   32a88:	cmp	x0, #0x0
   32a8c:	b.ne	32a98 <scols_init_debug@@SMARTCOLS_2.25+0x1a050>  // b.any
   32a90:	mov	w0, #0xffffffea            	// #-22
   32a94:	b	32d30 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e8>
   32a98:	ldr	x0, [sp, #16]
   32a9c:	str	wzr, [x0]
   32aa0:	bl	8240 <__errno_location@plt>
   32aa4:	str	wzr, [x0]
   32aa8:	bl	8240 <__errno_location@plt>
   32aac:	str	wzr, [x0]
   32ab0:	ldr	x0, [sp, #24]
   32ab4:	ldr	x0, [x0]
   32ab8:	bl	7b30 <readdir@plt>
   32abc:	str	x0, [sp, #8504]
   32ac0:	ldr	x0, [sp, #8504]
   32ac4:	cmp	x0, #0x0
   32ac8:	b.ne	32aec <scols_init_debug@@SMARTCOLS_2.25+0x1a0a4>  // b.any
   32acc:	bl	8240 <__errno_location@plt>
   32ad0:	ldr	w0, [x0]
   32ad4:	cmp	w0, #0x0
   32ad8:	b.eq	32ae4 <scols_init_debug@@SMARTCOLS_2.25+0x1a09c>  // b.none
   32adc:	mov	w0, #0xffffffff            	// #-1
   32ae0:	b	32d30 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e8>
   32ae4:	mov	w0, #0x1                   	// #1
   32ae8:	b	32d30 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e8>
   32aec:	bl	7d50 <__ctype_b_loc@plt>
   32af0:	ldr	x1, [x0]
   32af4:	ldr	x0, [sp, #8504]
   32af8:	ldrsb	w0, [x0, #19]
   32afc:	and	w0, w0, #0xff
   32b00:	and	x0, x0, #0xff
   32b04:	lsl	x0, x0, #1
   32b08:	add	x0, x1, x0
   32b0c:	ldrh	w0, [x0]
   32b10:	and	w0, w0, #0x800
   32b14:	cmp	w0, #0x0
   32b18:	b.eq	32cf8 <scols_init_debug@@SMARTCOLS_2.25+0x1a2b0>  // b.none
   32b1c:	ldr	x0, [sp, #24]
   32b20:	ldrb	w0, [x0, #20]
   32b24:	and	w0, w0, #0x2
   32b28:	and	w0, w0, #0xff
   32b2c:	cmp	w0, #0x0
   32b30:	b.eq	32b80 <scols_init_debug@@SMARTCOLS_2.25+0x1a138>  // b.none
   32b34:	ldr	x0, [sp, #24]
   32b38:	ldr	x0, [x0]
   32b3c:	bl	7f80 <dirfd@plt>
   32b40:	mov	w4, w0
   32b44:	ldr	x0, [sp, #8504]
   32b48:	add	x0, x0, #0x13
   32b4c:	add	x1, sp, #0x128
   32b50:	mov	w3, #0x0                   	// #0
   32b54:	mov	x2, x1
   32b58:	mov	x1, x0
   32b5c:	mov	w0, w4
   32b60:	bl	35378 <scols_init_debug@@SMARTCOLS_2.25+0x1c930>
   32b64:	cmp	w0, #0x0
   32b68:	b.ne	32d00 <scols_init_debug@@SMARTCOLS_2.25+0x1a2b8>  // b.any
   32b6c:	ldr	x0, [sp, #24]
   32b70:	ldr	w1, [x0, #16]
   32b74:	ldr	w0, [sp, #320]
   32b78:	cmp	w1, w0
   32b7c:	b.ne	32d08 <scols_init_debug@@SMARTCOLS_2.25+0x1a2c0>  // b.any
   32b80:	ldr	x0, [sp, #24]
   32b84:	ldrb	w0, [x0, #20]
   32b88:	and	w0, w0, #0x1
   32b8c:	and	w0, w0, #0xff
   32b90:	cmp	w0, #0x0
   32b94:	b.eq	32c58 <scols_init_debug@@SMARTCOLS_2.25+0x1a210>  // b.none
   32b98:	ldr	x0, [sp, #8504]
   32b9c:	add	x0, x0, #0x13
   32ba0:	add	x4, sp, #0x128
   32ba4:	mov	x3, x0
   32ba8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32bac:	add	x2, x0, #0xd30
   32bb0:	mov	x1, #0x2000                	// #8192
   32bb4:	mov	x0, x4
   32bb8:	bl	77c0 <snprintf@plt>
   32bbc:	ldr	x0, [sp, #24]
   32bc0:	ldr	x0, [x0]
   32bc4:	bl	7f80 <dirfd@plt>
   32bc8:	mov	w4, w0
   32bcc:	add	x1, sp, #0x128
   32bd0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32bd4:	add	x3, x0, #0xd38
   32bd8:	mov	w2, #0x80000               	// #524288
   32bdc:	mov	w0, w4
   32be0:	bl	32468 <scols_init_debug@@SMARTCOLS_2.25+0x19a20>
   32be4:	str	x0, [sp, #8496]
   32be8:	ldr	x0, [sp, #8496]
   32bec:	cmp	x0, #0x0
   32bf0:	b.eq	32d10 <scols_init_debug@@SMARTCOLS_2.25+0x1a2c8>  // b.none
   32bf4:	add	x0, sp, #0x128
   32bf8:	ldr	x2, [sp, #8496]
   32bfc:	mov	w1, #0x2000                	// #8192
   32c00:	bl	8390 <fgets@plt>
   32c04:	str	x0, [sp, #8488]
   32c08:	ldr	x0, [sp, #8496]
   32c0c:	bl	7850 <fclose@plt>
   32c10:	ldr	x0, [sp, #8488]
   32c14:	cmp	x0, #0x0
   32c18:	b.eq	32d18 <scols_init_debug@@SMARTCOLS_2.25+0x1a2d0>  // b.none
   32c1c:	add	x0, sp, #0x28
   32c20:	add	x3, sp, #0x128
   32c24:	mov	x2, x0
   32c28:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32c2c:	add	x1, x0, #0xd40
   32c30:	mov	x0, x3
   32c34:	bl	80f0 <__isoc99_sscanf@plt>
   32c38:	cmp	w0, #0x1
   32c3c:	b.ne	32d20 <scols_init_debug@@SMARTCOLS_2.25+0x1a2d8>  // b.any
   32c40:	ldr	x0, [sp, #24]
   32c44:	ldr	x1, [x0, #8]
   32c48:	add	x0, sp, #0x28
   32c4c:	bl	7d20 <strcmp@plt>
   32c50:	cmp	w0, #0x0
   32c54:	b.ne	32d28 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e0>  // b.any
   32c58:	str	xzr, [sp, #8488]
   32c5c:	bl	8240 <__errno_location@plt>
   32c60:	str	wzr, [x0]
   32c64:	ldr	x0, [sp, #8504]
   32c68:	add	x0, x0, #0x13
   32c6c:	add	x1, sp, #0x2, lsl #12
   32c70:	add	x1, x1, #0x128
   32c74:	mov	w2, #0xa                   	// #10
   32c78:	bl	7d70 <strtol@plt>
   32c7c:	mov	w1, w0
   32c80:	ldr	x0, [sp, #16]
   32c84:	str	w1, [x0]
   32c88:	bl	8240 <__errno_location@plt>
   32c8c:	ldr	w0, [x0]
   32c90:	cmp	w0, #0x0
   32c94:	b.ne	32cc8 <scols_init_debug@@SMARTCOLS_2.25+0x1a280>  // b.any
   32c98:	ldr	x0, [sp, #8504]
   32c9c:	add	x1, x0, #0x13
   32ca0:	ldr	x0, [sp, #8488]
   32ca4:	cmp	x1, x0
   32ca8:	b.eq	32cc8 <scols_init_debug@@SMARTCOLS_2.25+0x1a280>  // b.none
   32cac:	ldr	x0, [sp, #8488]
   32cb0:	cmp	x0, #0x0
   32cb4:	b.eq	32cf0 <scols_init_debug@@SMARTCOLS_2.25+0x1a2a8>  // b.none
   32cb8:	ldr	x0, [sp, #8488]
   32cbc:	ldrsb	w0, [x0]
   32cc0:	cmp	w0, #0x0
   32cc4:	b.eq	32cf0 <scols_init_debug@@SMARTCOLS_2.25+0x1a2a8>  // b.none
   32cc8:	bl	8240 <__errno_location@plt>
   32ccc:	ldr	w0, [x0]
   32cd0:	cmp	w0, #0x0
   32cd4:	b.eq	32ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1a2a0>  // b.none
   32cd8:	bl	8240 <__errno_location@plt>
   32cdc:	ldr	w0, [x0]
   32ce0:	neg	w0, w0
   32ce4:	b	32d30 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e8>
   32ce8:	mov	w0, #0xffffffff            	// #-1
   32cec:	b	32d30 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e8>
   32cf0:	mov	w0, #0x0                   	// #0
   32cf4:	b	32d30 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e8>
   32cf8:	nop
   32cfc:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d00:	nop
   32d04:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d08:	nop
   32d0c:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d10:	nop
   32d14:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d18:	nop
   32d1c:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d20:	nop
   32d24:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d28:	nop
   32d2c:	b	32aa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a060>
   32d30:	ldp	x29, x30, [sp]
   32d34:	mov	x12, #0x2140                	// #8512
   32d38:	add	sp, sp, x12
   32d3c:	ret
   32d40:	stp	x29, x30, [sp, #-48]!
   32d44:	mov	x29, sp
   32d48:	str	x0, [sp, #24]
   32d4c:	ldr	x0, [sp, #24]
   32d50:	cmp	x0, #0x0
   32d54:	b.eq	32d84 <scols_init_debug@@SMARTCOLS_2.25+0x1a33c>  // b.none
   32d58:	b	32d68 <scols_init_debug@@SMARTCOLS_2.25+0x1a320>
   32d5c:	ldr	x0, [sp, #40]
   32d60:	mov	w1, #0x2f                  	// #47
   32d64:	strb	w1, [x0]
   32d68:	mov	w1, #0x21                  	// #33
   32d6c:	ldr	x0, [sp, #24]
   32d70:	bl	7ed0 <strchr@plt>
   32d74:	str	x0, [sp, #40]
   32d78:	ldr	x0, [sp, #40]
   32d7c:	cmp	x0, #0x0
   32d80:	b.ne	32d5c <scols_init_debug@@SMARTCOLS_2.25+0x1a314>  // b.any
   32d84:	nop
   32d88:	ldp	x29, x30, [sp], #48
   32d8c:	ret
   32d90:	stp	x29, x30, [sp, #-48]!
   32d94:	mov	x29, sp
   32d98:	str	x0, [sp, #24]
   32d9c:	ldr	x0, [sp, #24]
   32da0:	cmp	x0, #0x0
   32da4:	b.eq	32dd4 <scols_init_debug@@SMARTCOLS_2.25+0x1a38c>  // b.none
   32da8:	b	32db8 <scols_init_debug@@SMARTCOLS_2.25+0x1a370>
   32dac:	ldr	x0, [sp, #40]
   32db0:	mov	w1, #0x21                  	// #33
   32db4:	strb	w1, [x0]
   32db8:	mov	w1, #0x2f                  	// #47
   32dbc:	ldr	x0, [sp, #24]
   32dc0:	bl	7ed0 <strchr@plt>
   32dc4:	str	x0, [sp, #40]
   32dc8:	ldr	x0, [sp, #40]
   32dcc:	cmp	x0, #0x0
   32dd0:	b.ne	32dac <scols_init_debug@@SMARTCOLS_2.25+0x1a364>  // b.any
   32dd4:	nop
   32dd8:	ldp	x29, x30, [sp], #48
   32ddc:	ret
   32de0:	stp	x29, x30, [sp, #-48]!
   32de4:	mov	x29, sp
   32de8:	str	x0, [sp, #24]
   32dec:	b	32e34 <scols_init_debug@@SMARTCOLS_2.25+0x1a3ec>
   32df0:	ldr	x0, [sp, #40]
   32df4:	add	x2, x0, #0x13
   32df8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32dfc:	add	x1, x0, #0xd50
   32e00:	mov	x0, x2
   32e04:	bl	7d20 <strcmp@plt>
   32e08:	cmp	w0, #0x0
   32e0c:	b.eq	32e30 <scols_init_debug@@SMARTCOLS_2.25+0x1a3e8>  // b.none
   32e10:	ldr	x0, [sp, #40]
   32e14:	add	x2, x0, #0x13
   32e18:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32e1c:	add	x1, x0, #0xd58
   32e20:	mov	x0, x2
   32e24:	bl	7d20 <strcmp@plt>
   32e28:	cmp	w0, #0x0
   32e2c:	b.ne	32e50 <scols_init_debug@@SMARTCOLS_2.25+0x1a408>  // b.any
   32e30:	nop
   32e34:	ldr	x0, [sp, #24]
   32e38:	bl	7b30 <readdir@plt>
   32e3c:	str	x0, [sp, #40]
   32e40:	ldr	x0, [sp, #40]
   32e44:	cmp	x0, #0x0
   32e48:	b.ne	32df0 <scols_init_debug@@SMARTCOLS_2.25+0x1a3a8>  // b.any
   32e4c:	b	32e54 <scols_init_debug@@SMARTCOLS_2.25+0x1a40c>
   32e50:	nop
   32e54:	ldr	x0, [sp, #40]
   32e58:	ldp	x29, x30, [sp], #48
   32e5c:	ret
   32e60:	stp	x29, x30, [sp, #-80]!
   32e64:	mov	x29, sp
   32e68:	str	x0, [sp, #24]
   32e6c:	str	x1, [sp, #16]
   32e70:	add	x0, sp, #0x20
   32e74:	mov	w2, #0x0                   	// #0
   32e78:	mov	x1, x0
   32e7c:	ldr	x0, [sp, #16]
   32e80:	bl	74e0 <strtoul@plt>
   32e84:	str	w0, [sp, #76]
   32e88:	ldr	x0, [sp, #32]
   32e8c:	cmp	x0, #0x0
   32e90:	b.eq	32fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a560>  // b.none
   32e94:	ldr	x0, [sp, #32]
   32e98:	ldrsb	w0, [x0]
   32e9c:	cmp	w0, #0x0
   32ea0:	b.eq	32fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a560>  // b.none
   32ea4:	ldr	x0, [sp, #24]
   32ea8:	cmp	x0, #0x0
   32eac:	b.eq	32fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a560>  // b.none
   32eb0:	ldr	x0, [sp, #24]
   32eb4:	ldr	x0, [x0]
   32eb8:	cmp	x0, #0x0
   32ebc:	b.eq	32fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1a560>  // b.none
   32ec0:	str	wzr, [sp, #76]
   32ec4:	ldr	x0, [sp, #16]
   32ec8:	bl	7b70 <strdup@plt>
   32ecc:	str	x0, [sp, #48]
   32ed0:	ldr	x0, [sp, #48]
   32ed4:	str	x0, [sp, #64]
   32ed8:	ldr	x0, [sp, #64]
   32edc:	cmp	x0, #0x0
   32ee0:	b.ne	32f6c <scols_init_debug@@SMARTCOLS_2.25+0x1a524>  // b.any
   32ee4:	ldr	w0, [sp, #76]
   32ee8:	b	32fdc <scols_init_debug@@SMARTCOLS_2.25+0x1a594>
   32eec:	ldr	x0, [sp, #32]
   32ef0:	str	x0, [sp, #64]
   32ef4:	ldr	x0, [sp, #24]
   32ef8:	str	x0, [sp, #56]
   32efc:	b	32f40 <scols_init_debug@@SMARTCOLS_2.25+0x1a4f8>
   32f00:	ldr	x0, [sp, #56]
   32f04:	ldr	x0, [x0]
   32f08:	mov	x1, x0
   32f0c:	ldr	x0, [sp, #40]
   32f10:	bl	7d20 <strcmp@plt>
   32f14:	cmp	w0, #0x0
   32f18:	b.ne	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x1a4ec>  // b.any
   32f1c:	ldr	x0, [sp, #56]
   32f20:	ldr	w0, [x0, #8]
   32f24:	ldr	w1, [sp, #76]
   32f28:	orr	w0, w1, w0
   32f2c:	str	w0, [sp, #76]
   32f30:	b	32f5c <scols_init_debug@@SMARTCOLS_2.25+0x1a514>
   32f34:	ldr	x0, [sp, #56]
   32f38:	add	x0, x0, #0x18
   32f3c:	str	x0, [sp, #56]
   32f40:	ldr	x0, [sp, #56]
   32f44:	cmp	x0, #0x0
   32f48:	b.eq	32f5c <scols_init_debug@@SMARTCOLS_2.25+0x1a514>  // b.none
   32f4c:	ldr	x0, [sp, #56]
   32f50:	ldr	x0, [x0]
   32f54:	cmp	x0, #0x0
   32f58:	b.ne	32f00 <scols_init_debug@@SMARTCOLS_2.25+0x1a4b8>  // b.any
   32f5c:	ldr	w1, [sp, #76]
   32f60:	mov	w0, #0xffff                	// #65535
   32f64:	cmp	w1, w0
   32f68:	b.eq	32f98 <scols_init_debug@@SMARTCOLS_2.25+0x1a550>  // b.none
   32f6c:	add	x0, sp, #0x20
   32f70:	mov	x2, x0
   32f74:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32f78:	add	x1, x0, #0xd60
   32f7c:	ldr	x0, [sp, #64]
   32f80:	bl	7890 <strtok_r@plt>
   32f84:	str	x0, [sp, #40]
   32f88:	ldr	x0, [sp, #40]
   32f8c:	cmp	x0, #0x0
   32f90:	b.ne	32eec <scols_init_debug@@SMARTCOLS_2.25+0x1a4a4>  // b.any
   32f94:	b	32f9c <scols_init_debug@@SMARTCOLS_2.25+0x1a554>
   32f98:	nop
   32f9c:	ldr	x0, [sp, #48]
   32fa0:	bl	7dc0 <free@plt>
   32fa4:	b	32fd8 <scols_init_debug@@SMARTCOLS_2.25+0x1a590>
   32fa8:	ldr	x0, [sp, #32]
   32fac:	cmp	x0, #0x0
   32fb0:	b.eq	32fd8 <scols_init_debug@@SMARTCOLS_2.25+0x1a590>  // b.none
   32fb4:	ldr	x2, [sp, #32]
   32fb8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   32fbc:	add	x1, x0, #0xd68
   32fc0:	mov	x0, x2
   32fc4:	bl	7d20 <strcmp@plt>
   32fc8:	cmp	w0, #0x0
   32fcc:	b.ne	32fd8 <scols_init_debug@@SMARTCOLS_2.25+0x1a590>  // b.any
   32fd0:	mov	w0, #0xffff                	// #65535
   32fd4:	str	w0, [sp, #76]
   32fd8:	ldr	w0, [sp, #76]
   32fdc:	ldp	x29, x30, [sp], #80
   32fe0:	ret
   32fe4:	stp	x29, x30, [sp, #-48]!
   32fe8:	mov	x29, sp
   32fec:	str	x0, [sp, #40]
   32ff0:	str	x1, [sp, #32]
   32ff4:	str	x2, [sp, #24]
   32ff8:	ldr	x0, [sp, #24]
   32ffc:	sub	x0, x0, #0x1
   33000:	mov	x2, x0
   33004:	ldr	x1, [sp, #32]
   33008:	ldr	x0, [sp, #40]
   3300c:	bl	8180 <strncpy@plt>
   33010:	ldr	x0, [sp, #24]
   33014:	sub	x0, x0, #0x1
   33018:	ldr	x1, [sp, #40]
   3301c:	add	x0, x1, x0
   33020:	strb	wzr, [x0]
   33024:	nop
   33028:	ldp	x29, x30, [sp], #48
   3302c:	ret
   33030:	stp	x29, x30, [sp, #-272]!
   33034:	mov	x29, sp
   33038:	str	x0, [sp, #56]
   3303c:	str	x1, [sp, #48]
   33040:	str	x2, [sp, #224]
   33044:	str	x3, [sp, #232]
   33048:	str	x4, [sp, #240]
   3304c:	str	x5, [sp, #248]
   33050:	str	x6, [sp, #256]
   33054:	str	x7, [sp, #264]
   33058:	str	q0, [sp, #96]
   3305c:	str	q1, [sp, #112]
   33060:	str	q2, [sp, #128]
   33064:	str	q3, [sp, #144]
   33068:	str	q4, [sp, #160]
   3306c:	str	q5, [sp, #176]
   33070:	str	q6, [sp, #192]
   33074:	str	q7, [sp, #208]
   33078:	ldr	x0, [sp, #56]
   3307c:	cmp	x0, #0x0
   33080:	b.eq	330bc <scols_init_debug@@SMARTCOLS_2.25+0x1a674>  // b.none
   33084:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33088:	add	x0, x0, #0xbe0
   3308c:	ldr	w0, [x0]
   33090:	and	w0, w0, #0x1000000
   33094:	cmp	w0, #0x0
   33098:	b.ne	330bc <scols_init_debug@@SMARTCOLS_2.25+0x1a674>  // b.any
   3309c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   330a0:	ldr	x0, [x0, #4016]
   330a4:	ldr	x3, [x0]
   330a8:	ldr	x2, [sp, #56]
   330ac:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   330b0:	add	x1, x0, #0xd88
   330b4:	mov	x0, x3
   330b8:	bl	8380 <fprintf@plt>
   330bc:	add	x0, sp, #0x110
   330c0:	str	x0, [sp, #64]
   330c4:	add	x0, sp, #0x110
   330c8:	str	x0, [sp, #72]
   330cc:	add	x0, sp, #0xe0
   330d0:	str	x0, [sp, #80]
   330d4:	mov	w0, #0xffffffd0            	// #-48
   330d8:	str	w0, [sp, #88]
   330dc:	mov	w0, #0xffffff80            	// #-128
   330e0:	str	w0, [sp, #92]
   330e4:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   330e8:	ldr	x0, [x0, #4016]
   330ec:	ldr	x4, [x0]
   330f0:	add	x2, sp, #0x10
   330f4:	add	x3, sp, #0x40
   330f8:	ldp	x0, x1, [x3]
   330fc:	stp	x0, x1, [x2]
   33100:	ldp	x0, x1, [x3, #16]
   33104:	stp	x0, x1, [x2, #16]
   33108:	add	x0, sp, #0x10
   3310c:	mov	x2, x0
   33110:	ldr	x1, [sp, #48]
   33114:	mov	x0, x4
   33118:	bl	8210 <vfprintf@plt>
   3311c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   33120:	ldr	x0, [x0, #4016]
   33124:	ldr	x0, [x0]
   33128:	mov	x1, x0
   3312c:	mov	w0, #0xa                   	// #10
   33130:	bl	7720 <fputc@plt>
   33134:	nop
   33138:	ldp	x29, x30, [sp], #272
   3313c:	ret
   33140:	stp	x29, x30, [sp, #-48]!
   33144:	mov	x29, sp
   33148:	str	x19, [sp, #16]
   3314c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33150:	add	x0, x0, #0xbe0
   33154:	ldr	w0, [x0]
   33158:	cmp	w0, #0x0
   3315c:	b.ne	3326c <scols_init_debug@@SMARTCOLS_2.25+0x1a824>  // b.any
   33160:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33164:	add	x0, x0, #0xd90
   33168:	bl	8270 <getenv@plt>
   3316c:	str	x0, [sp, #40]
   33170:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33174:	add	x0, x0, #0xbe0
   33178:	ldr	w0, [x0]
   3317c:	and	w0, w0, #0x2
   33180:	cmp	w0, #0x0
   33184:	b.ne	331c4 <scols_init_debug@@SMARTCOLS_2.25+0x1a77c>  // b.any
   33188:	ldr	x0, [sp, #40]
   3318c:	cmp	x0, #0x0
   33190:	b.eq	331b8 <scols_init_debug@@SMARTCOLS_2.25+0x1a770>  // b.none
   33194:	ldr	x1, [sp, #40]
   33198:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3319c:	add	x0, x0, #0xd70
   331a0:	bl	32e60 <scols_init_debug@@SMARTCOLS_2.25+0x1a418>
   331a4:	mov	w1, w0
   331a8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   331ac:	add	x0, x0, #0xbe0
   331b0:	str	w1, [x0]
   331b4:	b	331c4 <scols_init_debug@@SMARTCOLS_2.25+0x1a77c>
   331b8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   331bc:	add	x0, x0, #0xbe0
   331c0:	str	wzr, [x0]
   331c4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   331c8:	add	x0, x0, #0xbe0
   331cc:	ldr	w0, [x0]
   331d0:	cmp	w0, #0x0
   331d4:	b.eq	3324c <scols_init_debug@@SMARTCOLS_2.25+0x1a804>  // b.none
   331d8:	bl	76d0 <getuid@plt>
   331dc:	mov	w19, w0
   331e0:	bl	7640 <geteuid@plt>
   331e4:	cmp	w19, w0
   331e8:	b.ne	33200 <scols_init_debug@@SMARTCOLS_2.25+0x1a7b8>  // b.any
   331ec:	bl	7df0 <getgid@plt>
   331f0:	mov	w19, w0
   331f4:	bl	7600 <getegid@plt>
   331f8:	cmp	w19, w0
   331fc:	b.eq	3324c <scols_init_debug@@SMARTCOLS_2.25+0x1a804>  // b.none
   33200:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33204:	add	x0, x0, #0xbe0
   33208:	ldr	w0, [x0]
   3320c:	orr	w1, w0, #0x1000000
   33210:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33214:	add	x0, x0, #0xbe0
   33218:	str	w1, [x0]
   3321c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   33220:	ldr	x0, [x0, #4016]
   33224:	ldr	x19, [x0]
   33228:	bl	7870 <getpid@plt>
   3322c:	mov	w1, w0
   33230:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33234:	add	x3, x0, #0xda0
   33238:	mov	w2, w1
   3323c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33240:	add	x1, x0, #0xda8
   33244:	mov	x0, x19
   33248:	bl	8380 <fprintf@plt>
   3324c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33250:	add	x0, x0, #0xbe0
   33254:	ldr	w0, [x0]
   33258:	orr	w1, w0, #0x2
   3325c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33260:	add	x0, x0, #0xbe0
   33264:	str	w1, [x0]
   33268:	b	33270 <scols_init_debug@@SMARTCOLS_2.25+0x1a828>
   3326c:	nop
   33270:	ldr	x19, [sp, #16]
   33274:	ldp	x29, x30, [sp], #48
   33278:	ret
   3327c:	stp	x29, x30, [sp, #-80]!
   33280:	mov	x29, sp
   33284:	str	x19, [sp, #16]
   33288:	str	x0, [sp, #56]
   3328c:	str	x1, [sp, #48]
   33290:	str	x2, [sp, #40]
   33294:	mov	x0, #0x0                   	// #0
   33298:	bl	2f184 <scols_init_debug@@SMARTCOLS_2.25+0x1673c>
   3329c:	str	x0, [sp, #72]
   332a0:	ldr	x0, [sp, #72]
   332a4:	cmp	x0, #0x0
   332a8:	b.ne	332b4 <scols_init_debug@@SMARTCOLS_2.25+0x1a86c>  // b.any
   332ac:	mov	x0, #0x0                   	// #0
   332b0:	b	33358 <scols_init_debug@@SMARTCOLS_2.25+0x1a910>
   332b4:	ldr	x0, [sp, #40]
   332b8:	cmp	x0, #0x0
   332bc:	b.eq	332cc <scols_init_debug@@SMARTCOLS_2.25+0x1a884>  // b.none
   332c0:	ldr	x1, [sp, #40]
   332c4:	ldr	x0, [sp, #72]
   332c8:	bl	2f448 <scols_init_debug@@SMARTCOLS_2.25+0x16a00>
   332cc:	ldr	x2, [sp, #48]
   332d0:	ldr	x1, [sp, #56]
   332d4:	ldr	x0, [sp, #72]
   332d8:	bl	33364 <scols_init_debug@@SMARTCOLS_2.25+0x1a91c>
   332dc:	cmp	w0, #0x0
   332e0:	b.eq	332f4 <scols_init_debug@@SMARTCOLS_2.25+0x1a8ac>  // b.none
   332e4:	ldr	x0, [sp, #72]
   332e8:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   332ec:	mov	x0, #0x0                   	// #0
   332f0:	b	33358 <scols_init_debug@@SMARTCOLS_2.25+0x1a910>
   332f4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   332f8:	add	x0, x0, #0xbe0
   332fc:	ldr	w0, [x0]
   33300:	and	w0, w0, #0x4
   33304:	cmp	w0, #0x0
   33308:	b.eq	33354 <scols_init_debug@@SMARTCOLS_2.25+0x1a90c>  // b.none
   3330c:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   33310:	ldr	x0, [x0, #4016]
   33314:	ldr	x19, [x0]
   33318:	bl	7870 <getpid@plt>
   3331c:	mov	w1, w0
   33320:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33324:	add	x4, x0, #0xde8
   33328:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3332c:	add	x3, x0, #0xda0
   33330:	mov	w2, w1
   33334:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33338:	add	x1, x0, #0xdf0
   3333c:	mov	x0, x19
   33340:	bl	8380 <fprintf@plt>
   33344:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33348:	add	x1, x0, #0xe00
   3334c:	ldr	x0, [sp, #72]
   33350:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   33354:	ldr	x0, [sp, #72]
   33358:	ldr	x19, [sp, #16]
   3335c:	ldp	x29, x30, [sp], #80
   33360:	ret
   33364:	stp	x29, x30, [sp, #-128]!
   33368:	mov	x29, sp
   3336c:	str	x19, [sp, #16]
   33370:	str	x0, [sp, #56]
   33374:	str	x1, [sp, #48]
   33378:	str	x2, [sp, #40]
   3337c:	ldr	x0, [sp, #48]
   33380:	bl	7cb0 <gnu_dev_major@plt>
   33384:	mov	w19, w0
   33388:	ldr	x0, [sp, #48]
   3338c:	bl	7f60 <gnu_dev_minor@plt>
   33390:	add	x5, sp, #0x40
   33394:	mov	w4, w0
   33398:	mov	w3, w19
   3339c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   333a0:	add	x2, x0, #0xe08
   333a4:	mov	x1, #0x2e                  	// #46
   333a8:	mov	x0, x5
   333ac:	bl	77c0 <snprintf@plt>
   333b0:	add	x0, sp, #0x40
   333b4:	mov	x1, x0
   333b8:	ldr	x0, [sp, #56]
   333bc:	bl	2f574 <scols_init_debug@@SMARTCOLS_2.25+0x16b2c>
   333c0:	str	w0, [sp, #116]
   333c4:	ldr	w0, [sp, #116]
   333c8:	cmp	w0, #0x0
   333cc:	b.eq	333d8 <scols_init_debug@@SMARTCOLS_2.25+0x1a990>  // b.none
   333d0:	ldr	w0, [sp, #116]
   333d4:	b	33534 <scols_init_debug@@SMARTCOLS_2.25+0x1aaec>
   333d8:	ldr	x0, [sp, #56]
   333dc:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   333e0:	str	w0, [sp, #116]
   333e4:	ldr	w0, [sp, #116]
   333e8:	cmp	w0, #0x0
   333ec:	b.ge	333f8 <scols_init_debug@@SMARTCOLS_2.25+0x1a9b0>  // b.tcont
   333f0:	ldr	w0, [sp, #116]
   333f4:	b	33534 <scols_init_debug@@SMARTCOLS_2.25+0x1aaec>
   333f8:	ldr	x0, [sp, #56]
   333fc:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   33400:	str	x0, [sp, #120]
   33404:	ldr	x0, [sp, #120]
   33408:	cmp	x0, #0x0
   3340c:	b.ne	334b8 <scols_init_debug@@SMARTCOLS_2.25+0x1aa70>  // b.any
   33410:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33414:	add	x0, x0, #0xbe0
   33418:	ldr	w0, [x0]
   3341c:	and	w0, w0, #0x4
   33420:	cmp	w0, #0x0
   33424:	b.eq	33470 <scols_init_debug@@SMARTCOLS_2.25+0x1aa28>  // b.none
   33428:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   3342c:	ldr	x0, [x0, #4016]
   33430:	ldr	x19, [x0]
   33434:	bl	7870 <getpid@plt>
   33438:	mov	w1, w0
   3343c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33440:	add	x4, x0, #0xde8
   33444:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33448:	add	x3, x0, #0xda0
   3344c:	mov	w2, w1
   33450:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33454:	add	x1, x0, #0xdf0
   33458:	mov	x0, x19
   3345c:	bl	8380 <fprintf@plt>
   33460:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33464:	add	x1, x0, #0xe20
   33468:	ldr	x0, [sp, #56]
   3346c:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   33470:	mov	x1, #0x28                  	// #40
   33474:	mov	x0, #0x1                   	// #1
   33478:	bl	7ab0 <calloc@plt>
   3347c:	str	x0, [sp, #120]
   33480:	ldr	x0, [sp, #120]
   33484:	cmp	x0, #0x0
   33488:	b.ne	33494 <scols_init_debug@@SMARTCOLS_2.25+0x1aa4c>  // b.any
   3348c:	mov	w0, #0xfffffff4            	// #-12
   33490:	b	33534 <scols_init_debug@@SMARTCOLS_2.25+0x1aaec>
   33494:	adrp	x0, 33000 <scols_init_debug@@SMARTCOLS_2.25+0x1a5b8>
   33498:	add	x2, x0, #0x540
   3349c:	ldr	x1, [sp, #120]
   334a0:	ldr	x0, [sp, #56]
   334a4:	bl	2f698 <scols_init_debug@@SMARTCOLS_2.25+0x16c50>
   334a8:	adrp	x0, 33000 <scols_init_debug@@SMARTCOLS_2.25+0x1a5b8>
   334ac:	add	x1, x0, #0x750
   334b0:	ldr	x0, [sp, #56]
   334b4:	bl	2f764 <scols_init_debug@@SMARTCOLS_2.25+0x16d1c>
   334b8:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   334bc:	add	x0, x0, #0xbe0
   334c0:	ldr	w0, [x0]
   334c4:	and	w0, w0, #0x4
   334c8:	cmp	w0, #0x0
   334cc:	b.eq	33518 <scols_init_debug@@SMARTCOLS_2.25+0x1aad0>  // b.none
   334d0:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   334d4:	ldr	x0, [x0, #4016]
   334d8:	ldr	x19, [x0]
   334dc:	bl	7870 <getpid@plt>
   334e0:	mov	w1, w0
   334e4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   334e8:	add	x4, x0, #0xde8
   334ec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   334f0:	add	x3, x0, #0xda0
   334f4:	mov	w2, w1
   334f8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   334fc:	add	x1, x0, #0xdf0
   33500:	mov	x0, x19
   33504:	bl	8380 <fprintf@plt>
   33508:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3350c:	add	x1, x0, #0xe38
   33510:	ldr	x0, [sp, #56]
   33514:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   33518:	ldr	x0, [sp, #120]
   3351c:	ldr	x1, [sp, #48]
   33520:	str	x1, [x0]
   33524:	ldr	x1, [sp, #40]
   33528:	ldr	x0, [sp, #56]
   3352c:	bl	33614 <scols_init_debug@@SMARTCOLS_2.25+0x1abcc>
   33530:	mov	w0, #0x0                   	// #0
   33534:	ldr	x19, [sp, #16]
   33538:	ldp	x29, x30, [sp], #128
   3353c:	ret
   33540:	stp	x29, x30, [sp, #-64]!
   33544:	mov	x29, sp
   33548:	str	x19, [sp, #16]
   3354c:	str	x0, [sp, #40]
   33550:	ldr	x0, [sp, #40]
   33554:	cmp	x0, #0x0
   33558:	b.eq	335fc <scols_init_debug@@SMARTCOLS_2.25+0x1abb4>  // b.none
   3355c:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33560:	add	x0, x0, #0xbe0
   33564:	ldr	w0, [x0]
   33568:	and	w0, w0, #0x4
   3356c:	cmp	w0, #0x0
   33570:	b.eq	335bc <scols_init_debug@@SMARTCOLS_2.25+0x1ab74>  // b.none
   33574:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   33578:	ldr	x0, [x0, #4016]
   3357c:	ldr	x19, [x0]
   33580:	bl	7870 <getpid@plt>
   33584:	mov	w1, w0
   33588:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3358c:	add	x4, x0, #0xde8
   33590:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33594:	add	x3, x0, #0xda0
   33598:	mov	w2, w1
   3359c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   335a0:	add	x1, x0, #0xdf0
   335a4:	mov	x0, x19
   335a8:	bl	8380 <fprintf@plt>
   335ac:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   335b0:	add	x1, x0, #0xe50
   335b4:	ldr	x0, [sp, #40]
   335b8:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   335bc:	ldr	x0, [sp, #40]
   335c0:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   335c4:	str	x0, [sp, #56]
   335c8:	ldr	x0, [sp, #56]
   335cc:	cmp	x0, #0x0
   335d0:	b.eq	33604 <scols_init_debug@@SMARTCOLS_2.25+0x1abbc>  // b.none
   335d4:	ldr	x0, [sp, #56]
   335d8:	ldr	x0, [x0, #8]
   335dc:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   335e0:	ldr	x0, [sp, #56]
   335e4:	bl	7dc0 <free@plt>
   335e8:	mov	x2, #0x0                   	// #0
   335ec:	mov	x1, #0x0                   	// #0
   335f0:	ldr	x0, [sp, #40]
   335f4:	bl	2f698 <scols_init_debug@@SMARTCOLS_2.25+0x16c50>
   335f8:	b	33608 <scols_init_debug@@SMARTCOLS_2.25+0x1abc0>
   335fc:	nop
   33600:	b	33608 <scols_init_debug@@SMARTCOLS_2.25+0x1abc0>
   33604:	nop
   33608:	ldr	x19, [sp, #16]
   3360c:	ldp	x29, x30, [sp], #64
   33610:	ret
   33614:	stp	x29, x30, [sp, #-64]!
   33618:	mov	x29, sp
   3361c:	str	x19, [sp, #16]
   33620:	str	x0, [sp, #40]
   33624:	str	x1, [sp, #32]
   33628:	ldr	x0, [sp, #40]
   3362c:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   33630:	str	x0, [sp, #56]
   33634:	ldr	x0, [sp, #40]
   33638:	cmp	x0, #0x0
   3363c:	b.eq	3364c <scols_init_debug@@SMARTCOLS_2.25+0x1ac04>  // b.none
   33640:	ldr	x0, [sp, #56]
   33644:	cmp	x0, #0x0
   33648:	b.ne	33654 <scols_init_debug@@SMARTCOLS_2.25+0x1ac0c>  // b.any
   3364c:	mov	w0, #0xffffffea            	// #-22
   33650:	b	33708 <scols_init_debug@@SMARTCOLS_2.25+0x1acc0>
   33654:	ldr	x0, [sp, #56]
   33658:	ldr	x0, [x0, #8]
   3365c:	cmp	x0, #0x0
   33660:	b.eq	33678 <scols_init_debug@@SMARTCOLS_2.25+0x1ac30>  // b.none
   33664:	ldr	x0, [sp, #56]
   33668:	ldr	x0, [x0, #8]
   3366c:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   33670:	ldr	x0, [sp, #56]
   33674:	str	xzr, [x0, #8]
   33678:	ldr	x0, [sp, #32]
   3367c:	cmp	x0, #0x0
   33680:	b.eq	3369c <scols_init_debug@@SMARTCOLS_2.25+0x1ac54>  // b.none
   33684:	ldr	x0, [sp, #32]
   33688:	bl	2f318 <scols_init_debug@@SMARTCOLS_2.25+0x168d0>
   3368c:	ldr	x0, [sp, #56]
   33690:	ldr	x1, [sp, #32]
   33694:	str	x1, [x0, #8]
   33698:	b	336a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ac5c>
   3369c:	ldr	x0, [sp, #56]
   336a0:	str	xzr, [x0, #8]
   336a4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   336a8:	add	x0, x0, #0xbe0
   336ac:	ldr	w0, [x0]
   336b0:	and	w0, w0, #0x4
   336b4:	cmp	w0, #0x0
   336b8:	b.eq	33704 <scols_init_debug@@SMARTCOLS_2.25+0x1acbc>  // b.none
   336bc:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   336c0:	ldr	x0, [x0, #4016]
   336c4:	ldr	x19, [x0]
   336c8:	bl	7870 <getpid@plt>
   336cc:	mov	w1, w0
   336d0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   336d4:	add	x4, x0, #0xde8
   336d8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   336dc:	add	x3, x0, #0xda0
   336e0:	mov	w2, w1
   336e4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   336e8:	add	x1, x0, #0xdf0
   336ec:	mov	x0, x19
   336f0:	bl	8380 <fprintf@plt>
   336f4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   336f8:	add	x1, x0, #0xe58
   336fc:	ldr	x0, [sp, #40]
   33700:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   33704:	mov	w0, #0x0                   	// #0
   33708:	ldr	x19, [sp, #16]
   3370c:	ldp	x29, x30, [sp], #64
   33710:	ret
   33714:	stp	x29, x30, [sp, #-48]!
   33718:	mov	x29, sp
   3371c:	str	x0, [sp, #24]
   33720:	ldr	x0, [sp, #24]
   33724:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   33728:	str	x0, [sp, #40]
   3372c:	ldr	x0, [sp, #40]
   33730:	cmp	x0, #0x0
   33734:	b.eq	33744 <scols_init_debug@@SMARTCOLS_2.25+0x1acfc>  // b.none
   33738:	ldr	x0, [sp, #40]
   3373c:	ldr	x0, [x0, #8]
   33740:	b	33748 <scols_init_debug@@SMARTCOLS_2.25+0x1ad00>
   33744:	mov	x0, #0x0                   	// #0
   33748:	ldp	x29, x30, [sp], #48
   3374c:	ret
   33750:	stp	x29, x30, [sp, #-80]!
   33754:	mov	x29, sp
   33758:	str	x19, [sp, #16]
   3375c:	str	x0, [sp, #56]
   33760:	str	x1, [sp, #48]
   33764:	str	x2, [sp, #40]
   33768:	ldr	x0, [sp, #56]
   3376c:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   33770:	str	x0, [sp, #72]
   33774:	ldr	x0, [sp, #72]
   33778:	cmp	x0, #0x0
   3377c:	b.eq	33840 <scols_init_debug@@SMARTCOLS_2.25+0x1adf8>  // b.none
   33780:	ldr	x0, [sp, #72]
   33784:	ldr	x0, [x0, #8]
   33788:	cmp	x0, #0x0
   3378c:	b.eq	33840 <scols_init_debug@@SMARTCOLS_2.25+0x1adf8>  // b.none
   33790:	mov	x2, #0x6                   	// #6
   33794:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33798:	add	x1, x0, #0xe68
   3379c:	ldr	x0, [sp, #48]
   337a0:	bl	79d0 <strncmp@plt>
   337a4:	cmp	w0, #0x0
   337a8:	b.ne	33840 <scols_init_debug@@SMARTCOLS_2.25+0x1adf8>  // b.any
   337ac:	ldr	x0, [sp, #72]
   337b0:	ldr	x0, [x0, #8]
   337b4:	bl	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16e20>
   337b8:	mov	w1, w0
   337bc:	ldr	x0, [sp, #40]
   337c0:	str	w1, [x0]
   337c4:	ldr	x0, [sp, #40]
   337c8:	ldr	w0, [x0]
   337cc:	cmp	w0, #0x0
   337d0:	b.lt	33840 <scols_init_debug@@SMARTCOLS_2.25+0x1adf8>  // b.tstop
   337d4:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   337d8:	add	x0, x0, #0xbe0
   337dc:	ldr	w0, [x0]
   337e0:	and	w0, w0, #0x4
   337e4:	cmp	w0, #0x0
   337e8:	b.eq	33838 <scols_init_debug@@SMARTCOLS_2.25+0x1adf0>  // b.none
   337ec:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   337f0:	ldr	x0, [x0, #4016]
   337f4:	ldr	x19, [x0]
   337f8:	bl	7870 <getpid@plt>
   337fc:	mov	w1, w0
   33800:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33804:	add	x4, x0, #0xde8
   33808:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3380c:	add	x3, x0, #0xda0
   33810:	mov	w2, w1
   33814:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33818:	add	x1, x0, #0xdf0
   3381c:	mov	x0, x19
   33820:	bl	8380 <fprintf@plt>
   33824:	ldr	x2, [sp, #48]
   33828:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3382c:	add	x1, x0, #0xe70
   33830:	ldr	x0, [sp, #56]
   33834:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   33838:	mov	w0, #0x0                   	// #0
   3383c:	b	33844 <scols_init_debug@@SMARTCOLS_2.25+0x1adfc>
   33840:	mov	w0, #0x1                   	// #1
   33844:	ldr	x19, [sp, #16]
   33848:	ldp	x29, x30, [sp], #80
   3384c:	ret
   33850:	mov	x12, #0x1040                	// #4160
   33854:	sub	sp, sp, x12
   33858:	stp	x29, x30, [sp]
   3385c:	mov	x29, sp
   33860:	str	x0, [sp, #40]
   33864:	str	x1, [sp, #32]
   33868:	str	x2, [sp, #24]
   3386c:	add	x0, sp, #0x30
   33870:	mov	x3, #0x0                   	// #0
   33874:	mov	x2, #0xfff                 	// #4095
   33878:	mov	x1, x0
   3387c:	ldr	x0, [sp, #40]
   33880:	bl	30a40 <scols_init_debug@@SMARTCOLS_2.25+0x17ff8>
   33884:	str	x0, [sp, #4152]
   33888:	ldr	x0, [sp, #4152]
   3388c:	cmp	x0, #0x0
   33890:	b.ge	3389c <scols_init_debug@@SMARTCOLS_2.25+0x1ae54>  // b.tcont
   33894:	mov	x0, #0x0                   	// #0
   33898:	b	33924 <scols_init_debug@@SMARTCOLS_2.25+0x1aedc>
   3389c:	ldr	x0, [sp, #4152]
   338a0:	add	x1, sp, #0x30
   338a4:	strb	wzr, [x1, x0]
   338a8:	add	x0, sp, #0x30
   338ac:	mov	w1, #0x2f                  	// #47
   338b0:	bl	7be0 <strrchr@plt>
   338b4:	str	x0, [sp, #4144]
   338b8:	ldr	x0, [sp, #4144]
   338bc:	cmp	x0, #0x0
   338c0:	b.ne	338cc <scols_init_debug@@SMARTCOLS_2.25+0x1ae84>  // b.any
   338c4:	mov	x0, #0x0                   	// #0
   338c8:	b	33924 <scols_init_debug@@SMARTCOLS_2.25+0x1aedc>
   338cc:	ldr	x0, [sp, #4144]
   338d0:	add	x0, x0, #0x1
   338d4:	str	x0, [sp, #4144]
   338d8:	ldr	x0, [sp, #4144]
   338dc:	bl	74f0 <strlen@plt>
   338e0:	str	x0, [sp, #4152]
   338e4:	ldr	x0, [sp, #4152]
   338e8:	add	x0, x0, #0x1
   338ec:	ldr	x1, [sp, #24]
   338f0:	cmp	x1, x0
   338f4:	b.cs	33900 <scols_init_debug@@SMARTCOLS_2.25+0x1aeb8>  // b.hs, b.nlast
   338f8:	mov	x0, #0x0                   	// #0
   338fc:	b	33924 <scols_init_debug@@SMARTCOLS_2.25+0x1aedc>
   33900:	ldr	x0, [sp, #4152]
   33904:	add	x0, x0, #0x1
   33908:	mov	x2, x0
   3390c:	ldr	x1, [sp, #4144]
   33910:	ldr	x0, [sp, #32]
   33914:	bl	7430 <memcpy@plt>
   33918:	ldr	x0, [sp, #32]
   3391c:	bl	32d40 <scols_init_debug@@SMARTCOLS_2.25+0x1a2f8>
   33920:	ldr	x0, [sp, #32]
   33924:	ldp	x29, x30, [sp]
   33928:	mov	x12, #0x1040                	// #4160
   3392c:	add	sp, sp, x12
   33930:	ret
   33934:	stp	x29, x30, [sp, #-336]!
   33938:	mov	x29, sp
   3393c:	str	x0, [sp, #40]
   33940:	str	x1, [sp, #32]
   33944:	str	x2, [sp, #24]
   33948:	ldr	x0, [sp, #32]
   3394c:	ldrb	w0, [x0, #18]
   33950:	cmp	w0, #0x4
   33954:	b.eq	33980 <scols_init_debug@@SMARTCOLS_2.25+0x1af38>  // b.none
   33958:	ldr	x0, [sp, #32]
   3395c:	ldrb	w0, [x0, #18]
   33960:	cmp	w0, #0xa
   33964:	b.eq	33980 <scols_init_debug@@SMARTCOLS_2.25+0x1af38>  // b.none
   33968:	ldr	x0, [sp, #32]
   3396c:	ldrb	w0, [x0, #18]
   33970:	cmp	w0, #0x0
   33974:	b.eq	33980 <scols_init_debug@@SMARTCOLS_2.25+0x1af38>  // b.none
   33978:	mov	w0, #0x0                   	// #0
   3397c:	b	33b18 <scols_init_debug@@SMARTCOLS_2.25+0x1b0d0>
   33980:	ldr	x0, [sp, #24]
   33984:	cmp	x0, #0x0
   33988:	b.eq	33ac4 <scols_init_debug@@SMARTCOLS_2.25+0x1b07c>  // b.none
   3398c:	ldr	x0, [sp, #24]
   33990:	str	x0, [sp, #328]
   33994:	ldr	x0, [sp, #24]
   33998:	ldrsb	w0, [x0]
   3399c:	cmp	w0, #0x2f
   339a0:	b.ne	339d4 <scols_init_debug@@SMARTCOLS_2.25+0x1af8c>  // b.any
   339a4:	mov	w1, #0x2f                  	// #47
   339a8:	ldr	x0, [sp, #24]
   339ac:	bl	7be0 <strrchr@plt>
   339b0:	str	x0, [sp, #328]
   339b4:	ldr	x0, [sp, #328]
   339b8:	cmp	x0, #0x0
   339bc:	b.ne	339c8 <scols_init_debug@@SMARTCOLS_2.25+0x1af80>  // b.any
   339c0:	mov	w0, #0x0                   	// #0
   339c4:	b	33b18 <scols_init_debug@@SMARTCOLS_2.25+0x1b0d0>
   339c8:	ldr	x0, [sp, #328]
   339cc:	add	x0, x0, #0x1
   339d0:	str	x0, [sp, #328]
   339d4:	ldr	x0, [sp, #328]
   339d8:	bl	74f0 <strlen@plt>
   339dc:	str	x0, [sp, #320]
   339e0:	ldr	x0, [sp, #32]
   339e4:	add	x0, x0, #0x13
   339e8:	bl	74f0 <strlen@plt>
   339ec:	mov	x1, x0
   339f0:	ldr	x0, [sp, #320]
   339f4:	cmp	x0, x1
   339f8:	b.cc	33a04 <scols_init_debug@@SMARTCOLS_2.25+0x1afbc>  // b.lo, b.ul, b.last
   339fc:	mov	w0, #0x0                   	// #0
   33a00:	b	33b18 <scols_init_debug@@SMARTCOLS_2.25+0x1b0d0>
   33a04:	ldr	x0, [sp, #32]
   33a08:	add	x0, x0, #0x13
   33a0c:	ldr	x2, [sp, #320]
   33a10:	mov	x1, x0
   33a14:	ldr	x0, [sp, #328]
   33a18:	bl	79d0 <strncmp@plt>
   33a1c:	cmp	w0, #0x0
   33a20:	b.ne	33abc <scols_init_debug@@SMARTCOLS_2.25+0x1b074>  // b.any
   33a24:	ldr	x0, [sp, #32]
   33a28:	add	x1, x0, #0x13
   33a2c:	ldr	x0, [sp, #320]
   33a30:	add	x0, x1, x0
   33a34:	ldrsb	w0, [x0]
   33a38:	cmp	w0, #0x70
   33a3c:	b.ne	33a7c <scols_init_debug@@SMARTCOLS_2.25+0x1b034>  // b.any
   33a40:	bl	7d50 <__ctype_b_loc@plt>
   33a44:	ldr	x1, [x0]
   33a48:	ldr	x0, [sp, #32]
   33a4c:	add	x2, x0, #0x13
   33a50:	ldr	x0, [sp, #320]
   33a54:	add	x0, x0, #0x1
   33a58:	add	x0, x2, x0
   33a5c:	ldrsb	w0, [x0]
   33a60:	sxtb	x0, w0
   33a64:	lsl	x0, x0, #1
   33a68:	add	x0, x1, x0
   33a6c:	ldrh	w0, [x0]
   33a70:	and	w0, w0, #0x800
   33a74:	cmp	w0, #0x0
   33a78:	b.ne	33ab4 <scols_init_debug@@SMARTCOLS_2.25+0x1b06c>  // b.any
   33a7c:	bl	7d50 <__ctype_b_loc@plt>
   33a80:	ldr	x1, [x0]
   33a84:	ldr	x0, [sp, #32]
   33a88:	add	x2, x0, #0x13
   33a8c:	ldr	x0, [sp, #320]
   33a90:	add	x0, x2, x0
   33a94:	ldrsb	w0, [x0]
   33a98:	sxtb	x0, w0
   33a9c:	lsl	x0, x0, #1
   33aa0:	add	x0, x1, x0
   33aa4:	ldrh	w0, [x0]
   33aa8:	and	w0, w0, #0x800
   33aac:	cmp	w0, #0x0
   33ab0:	b.eq	33abc <scols_init_debug@@SMARTCOLS_2.25+0x1b074>  // b.none
   33ab4:	mov	w0, #0x1                   	// #1
   33ab8:	b	33b18 <scols_init_debug@@SMARTCOLS_2.25+0x1b0d0>
   33abc:	mov	w0, #0x0                   	// #0
   33ac0:	b	33b18 <scols_init_debug@@SMARTCOLS_2.25+0x1b0d0>
   33ac4:	ldr	x0, [sp, #32]
   33ac8:	add	x0, x0, #0x13
   33acc:	add	x4, sp, #0x38
   33ad0:	mov	x3, x0
   33ad4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33ad8:	add	x2, x0, #0xe88
   33adc:	mov	x1, #0x106                 	// #262
   33ae0:	mov	x0, x4
   33ae4:	bl	77c0 <snprintf@plt>
   33ae8:	ldr	x0, [sp, #40]
   33aec:	bl	7f80 <dirfd@plt>
   33af0:	mov	w4, w0
   33af4:	add	x0, sp, #0x38
   33af8:	mov	w3, #0x0                   	// #0
   33afc:	mov	w2, #0x4                   	// #4
   33b00:	mov	x1, x0
   33b04:	mov	w0, w4
   33b08:	bl	8200 <faccessat@plt>
   33b0c:	cmp	w0, #0x0
   33b10:	cset	w0, eq  // eq = none
   33b14:	and	w0, w0, #0xff
   33b18:	ldp	x29, x30, [sp], #336
   33b1c:	ret
   33b20:	stp	x29, x30, [sp, #-64]!
   33b24:	mov	x29, sp
   33b28:	str	x0, [sp, #24]
   33b2c:	str	x1, [sp, #16]
   33b30:	str	wzr, [sp, #60]
   33b34:	mov	x1, #0x0                   	// #0
   33b38:	ldr	x0, [sp, #24]
   33b3c:	bl	307e8 <scols_init_debug@@SMARTCOLS_2.25+0x17da0>
   33b40:	str	x0, [sp, #48]
   33b44:	ldr	x0, [sp, #48]
   33b48:	cmp	x0, #0x0
   33b4c:	b.ne	33b7c <scols_init_debug@@SMARTCOLS_2.25+0x1b134>  // b.any
   33b50:	mov	w0, #0x0                   	// #0
   33b54:	b	33ba0 <scols_init_debug@@SMARTCOLS_2.25+0x1b158>
   33b58:	ldr	x2, [sp, #16]
   33b5c:	ldr	x1, [sp, #40]
   33b60:	ldr	x0, [sp, #48]
   33b64:	bl	33934 <scols_init_debug@@SMARTCOLS_2.25+0x1aeec>
   33b68:	cmp	w0, #0x0
   33b6c:	b.eq	33b7c <scols_init_debug@@SMARTCOLS_2.25+0x1b134>  // b.none
   33b70:	ldr	w0, [sp, #60]
   33b74:	add	w0, w0, #0x1
   33b78:	str	w0, [sp, #60]
   33b7c:	ldr	x0, [sp, #48]
   33b80:	bl	32de0 <scols_init_debug@@SMARTCOLS_2.25+0x1a398>
   33b84:	str	x0, [sp, #40]
   33b88:	ldr	x0, [sp, #40]
   33b8c:	cmp	x0, #0x0
   33b90:	b.ne	33b58 <scols_init_debug@@SMARTCOLS_2.25+0x1b110>  // b.any
   33b94:	ldr	x0, [sp, #48]
   33b98:	bl	7b80 <closedir@plt>
   33b9c:	ldr	w0, [sp, #60]
   33ba0:	ldp	x29, x30, [sp], #64
   33ba4:	ret
   33ba8:	stp	x29, x30, [sp, #-80]!
   33bac:	mov	x29, sp
   33bb0:	str	x19, [sp, #16]
   33bb4:	str	x0, [sp, #40]
   33bb8:	str	w1, [sp, #36]
   33bbc:	str	xzr, [sp, #56]
   33bc0:	mov	x1, #0x0                   	// #0
   33bc4:	ldr	x0, [sp, #40]
   33bc8:	bl	307e8 <scols_init_debug@@SMARTCOLS_2.25+0x17da0>
   33bcc:	str	x0, [sp, #72]
   33bd0:	ldr	x0, [sp, #72]
   33bd4:	cmp	x0, #0x0
   33bd8:	b.ne	33c6c <scols_init_debug@@SMARTCOLS_2.25+0x1b224>  // b.any
   33bdc:	mov	x0, #0x0                   	// #0
   33be0:	b	33d04 <scols_init_debug@@SMARTCOLS_2.25+0x1b2bc>
   33be4:	mov	x2, #0x0                   	// #0
   33be8:	ldr	x1, [sp, #64]
   33bec:	ldr	x0, [sp, #72]
   33bf0:	bl	33934 <scols_init_debug@@SMARTCOLS_2.25+0x1aeec>
   33bf4:	cmp	w0, #0x0
   33bf8:	b.eq	33c60 <scols_init_debug@@SMARTCOLS_2.25+0x1b218>  // b.none
   33bfc:	ldr	x0, [sp, #64]
   33c00:	add	x0, x0, #0x13
   33c04:	add	x1, sp, #0x34
   33c08:	mov	x3, x0
   33c0c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33c10:	add	x2, x0, #0xe98
   33c14:	ldr	x0, [sp, #40]
   33c18:	bl	316a0 <scols_init_debug@@SMARTCOLS_2.25+0x18c58>
   33c1c:	cmp	w0, #0x0
   33c20:	b.ne	33c68 <scols_init_debug@@SMARTCOLS_2.25+0x1b220>  // b.any
   33c24:	ldr	w0, [sp, #52]
   33c28:	ldr	w1, [sp, #36]
   33c2c:	cmp	w1, w0
   33c30:	b.ne	33c6c <scols_init_debug@@SMARTCOLS_2.25+0x1b224>  // b.any
   33c34:	ldr	x0, [sp, #64]
   33c38:	add	x0, x0, #0x13
   33c3c:	add	x1, sp, #0x38
   33c40:	mov	x3, x0
   33c44:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33c48:	add	x2, x0, #0xea8
   33c4c:	ldr	x0, [sp, #40]
   33c50:	bl	31940 <scols_init_debug@@SMARTCOLS_2.25+0x18ef8>
   33c54:	cmp	w0, #0x0
   33c58:	b.eq	33c88 <scols_init_debug@@SMARTCOLS_2.25+0x1b240>  // b.none
   33c5c:	b	33c6c <scols_init_debug@@SMARTCOLS_2.25+0x1b224>
   33c60:	nop
   33c64:	b	33c6c <scols_init_debug@@SMARTCOLS_2.25+0x1b224>
   33c68:	nop
   33c6c:	ldr	x0, [sp, #72]
   33c70:	bl	32de0 <scols_init_debug@@SMARTCOLS_2.25+0x1a398>
   33c74:	str	x0, [sp, #64]
   33c78:	ldr	x0, [sp, #64]
   33c7c:	cmp	x0, #0x0
   33c80:	b.ne	33be4 <scols_init_debug@@SMARTCOLS_2.25+0x1b19c>  // b.any
   33c84:	b	33c8c <scols_init_debug@@SMARTCOLS_2.25+0x1b244>
   33c88:	nop
   33c8c:	ldr	x0, [sp, #72]
   33c90:	bl	7b80 <closedir@plt>
   33c94:	adrp	x0, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   33c98:	add	x0, x0, #0xbe0
   33c9c:	ldr	w0, [x0]
   33ca0:	and	w0, w0, #0x4
   33ca4:	cmp	w0, #0x0
   33ca8:	b.eq	33d00 <scols_init_debug@@SMARTCOLS_2.25+0x1b2b8>  // b.none
   33cac:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   33cb0:	ldr	x0, [x0, #4016]
   33cb4:	ldr	x19, [x0]
   33cb8:	bl	7870 <getpid@plt>
   33cbc:	mov	w1, w0
   33cc0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33cc4:	add	x4, x0, #0xde8
   33cc8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33ccc:	add	x3, x0, #0xda0
   33cd0:	mov	w2, w1
   33cd4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33cd8:	add	x1, x0, #0xdf0
   33cdc:	mov	x0, x19
   33ce0:	bl	8380 <fprintf@plt>
   33ce4:	ldr	x0, [sp, #56]
   33ce8:	mov	w3, w0
   33cec:	ldr	w2, [sp, #36]
   33cf0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33cf4:	add	x1, x0, #0xeb0
   33cf8:	ldr	x0, [sp, #40]
   33cfc:	bl	33030 <scols_init_debug@@SMARTCOLS_2.25+0x1a5e8>
   33d00:	ldr	x0, [sp, #56]
   33d04:	ldr	x19, [sp, #16]
   33d08:	ldp	x29, x30, [sp], #80
   33d0c:	ret
   33d10:	stp	x29, x30, [sp, #-64]!
   33d14:	mov	x29, sp
   33d18:	str	x0, [sp, #24]
   33d1c:	str	xzr, [sp, #56]
   33d20:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33d24:	add	x1, x0, #0xed0
   33d28:	ldr	x0, [sp, #24]
   33d2c:	bl	307e8 <scols_init_debug@@SMARTCOLS_2.25+0x17da0>
   33d30:	str	x0, [sp, #48]
   33d34:	ldr	x0, [sp, #48]
   33d38:	cmp	x0, #0x0
   33d3c:	b.ne	33d64 <scols_init_debug@@SMARTCOLS_2.25+0x1b31c>  // b.any
   33d40:	mov	x0, #0x0                   	// #0
   33d44:	b	33da4 <scols_init_debug@@SMARTCOLS_2.25+0x1b35c>
   33d48:	ldr	x0, [sp, #56]
   33d4c:	cmp	x0, #0x0
   33d50:	b.ne	33d8c <scols_init_debug@@SMARTCOLS_2.25+0x1b344>  // b.any
   33d54:	ldr	x0, [sp, #40]
   33d58:	add	x0, x0, #0x13
   33d5c:	bl	7b70 <strdup@plt>
   33d60:	str	x0, [sp, #56]
   33d64:	ldr	x0, [sp, #48]
   33d68:	bl	32de0 <scols_init_debug@@SMARTCOLS_2.25+0x1a398>
   33d6c:	str	x0, [sp, #40]
   33d70:	ldr	x0, [sp, #40]
   33d74:	cmp	x0, #0x0
   33d78:	b.ne	33d48 <scols_init_debug@@SMARTCOLS_2.25+0x1b300>  // b.any
   33d7c:	ldr	x0, [sp, #48]
   33d80:	bl	7b80 <closedir@plt>
   33d84:	ldr	x0, [sp, #56]
   33d88:	b	33da4 <scols_init_debug@@SMARTCOLS_2.25+0x1b35c>
   33d8c:	nop
   33d90:	ldr	x0, [sp, #56]
   33d94:	bl	7dc0 <free@plt>
   33d98:	ldr	x0, [sp, #48]
   33d9c:	bl	7b80 <closedir@plt>
   33da0:	mov	x0, #0x0                   	// #0
   33da4:	ldp	x29, x30, [sp], #64
   33da8:	ret
   33dac:	stp	x29, x30, [sp, #-80]!
   33db0:	mov	x29, sp
   33db4:	str	x0, [sp, #40]
   33db8:	str	x1, [sp, #32]
   33dbc:	str	x2, [sp, #24]
   33dc0:	ldr	x0, [sp, #40]
   33dc4:	cmp	x0, #0x0
   33dc8:	b.eq	33ddc <scols_init_debug@@SMARTCOLS_2.25+0x1b394>  // b.none
   33dcc:	ldr	x0, [sp, #40]
   33dd0:	ldrsb	w0, [x0]
   33dd4:	cmp	w0, #0x0
   33dd8:	b.ne	33de4 <scols_init_debug@@SMARTCOLS_2.25+0x1b39c>  // b.any
   33ddc:	mov	x0, #0x0                   	// #0
   33de0:	b	33ec0 <scols_init_debug@@SMARTCOLS_2.25+0x1b478>
   33de4:	ldr	x0, [sp, #40]
   33de8:	bl	74f0 <strlen@plt>
   33dec:	str	x0, [sp, #72]
   33df0:	ldr	x0, [sp, #72]
   33df4:	add	x0, x0, #0xb
   33df8:	cmp	x0, #0x1, lsl #12
   33dfc:	b.ls	33e08 <scols_init_debug@@SMARTCOLS_2.25+0x1b3c0>  // b.plast
   33e00:	mov	x0, #0x0                   	// #0
   33e04:	b	33ec0 <scols_init_debug@@SMARTCOLS_2.25+0x1b478>
   33e08:	ldr	x1, [sp, #40]
   33e0c:	ldr	x0, [sp, #72]
   33e10:	add	x3, x1, x0
   33e14:	mov	x2, #0xb                   	// #11
   33e18:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33e1c:	add	x1, x0, #0xed8
   33e20:	mov	x0, x3
   33e24:	bl	7430 <memcpy@plt>
   33e28:	ldr	x0, [sp, #24]
   33e2c:	sub	x0, x0, #0x1
   33e30:	mov	x2, x0
   33e34:	ldr	x1, [sp, #32]
   33e38:	ldr	x0, [sp, #40]
   33e3c:	bl	76a0 <readlink@plt>
   33e40:	str	x0, [sp, #64]
   33e44:	ldr	x1, [sp, #40]
   33e48:	ldr	x0, [sp, #72]
   33e4c:	add	x0, x1, x0
   33e50:	strb	wzr, [x0]
   33e54:	mov	w1, #0x2f                  	// #47
   33e58:	ldr	x0, [sp, #40]
   33e5c:	bl	7be0 <strrchr@plt>
   33e60:	str	x0, [sp, #56]
   33e64:	ldr	x0, [sp, #56]
   33e68:	cmp	x0, #0x0
   33e6c:	b.eq	33e88 <scols_init_debug@@SMARTCOLS_2.25+0x1b440>  // b.none
   33e70:	ldr	x0, [sp, #56]
   33e74:	strb	wzr, [x0]
   33e78:	ldr	x1, [sp, #56]
   33e7c:	ldr	x0, [sp, #40]
   33e80:	sub	x0, x1, x0
   33e84:	str	x0, [sp, #72]
   33e88:	ldr	x0, [sp, #64]
   33e8c:	cmp	x0, #0x0
   33e90:	b.le	33eb0 <scols_init_debug@@SMARTCOLS_2.25+0x1b468>
   33e94:	ldr	x0, [sp, #64]
   33e98:	ldr	x1, [sp, #32]
   33e9c:	add	x0, x1, x0
   33ea0:	strb	wzr, [x0]
   33ea4:	ldr	x0, [sp, #32]
   33ea8:	bl	7b00 <__xpg_basename@plt>
   33eac:	b	33ec0 <scols_init_debug@@SMARTCOLS_2.25+0x1b478>
   33eb0:	ldr	x0, [sp, #56]
   33eb4:	cmp	x0, #0x0
   33eb8:	b.ne	33e08 <scols_init_debug@@SMARTCOLS_2.25+0x1b3c0>  // b.any
   33ebc:	mov	x0, #0x0                   	// #0
   33ec0:	ldp	x29, x30, [sp], #80
   33ec4:	ret
   33ec8:	stp	x29, x30, [sp, #-80]!
   33ecc:	mov	x29, sp
   33ed0:	str	x0, [sp, #40]
   33ed4:	str	x1, [sp, #32]
   33ed8:	str	x2, [sp, #24]
   33edc:	mov	x3, #0x0                   	// #0
   33ee0:	ldr	x2, [sp, #24]
   33ee4:	ldr	x1, [sp, #32]
   33ee8:	ldr	x0, [sp, #40]
   33eec:	bl	30a40 <scols_init_debug@@SMARTCOLS_2.25+0x17ff8>
   33ef0:	str	x0, [sp, #64]
   33ef4:	str	xzr, [sp, #72]
   33ef8:	ldr	x0, [sp, #64]
   33efc:	cmp	x0, #0x0
   33f00:	b.le	33f18 <scols_init_debug@@SMARTCOLS_2.25+0x1b4d0>
   33f04:	ldr	x0, [sp, #64]
   33f08:	add	x0, x0, #0x10
   33f0c:	ldr	x1, [sp, #24]
   33f10:	cmp	x1, x0
   33f14:	b.cs	33f20 <scols_init_debug@@SMARTCOLS_2.25+0x1b4d8>  // b.hs, b.nlast
   33f18:	mov	x0, #0x0                   	// #0
   33f1c:	b	33fc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b578>
   33f20:	ldr	x0, [sp, #64]
   33f24:	add	x1, x0, #0x1
   33f28:	str	x1, [sp, #64]
   33f2c:	mov	x1, x0
   33f30:	ldr	x0, [sp, #32]
   33f34:	add	x0, x0, x1
   33f38:	strb	wzr, [x0]
   33f3c:	ldr	x0, [sp, #40]
   33f40:	bl	2f548 <scols_init_debug@@SMARTCOLS_2.25+0x16b00>
   33f44:	str	x0, [sp, #56]
   33f48:	ldr	x0, [sp, #56]
   33f4c:	cmp	x0, #0x0
   33f50:	b.eq	33f60 <scols_init_debug@@SMARTCOLS_2.25+0x1b518>  // b.none
   33f54:	ldr	x0, [sp, #56]
   33f58:	bl	74f0 <strlen@plt>
   33f5c:	str	x0, [sp, #72]
   33f60:	ldr	x0, [sp, #72]
   33f64:	add	x0, x0, #0xf
   33f68:	ldr	x1, [sp, #32]
   33f6c:	add	x0, x1, x0
   33f70:	ldr	x1, [sp, #64]
   33f74:	mov	x2, x1
   33f78:	ldr	x1, [sp, #32]
   33f7c:	bl	7450 <memmove@plt>
   33f80:	ldr	x0, [sp, #56]
   33f84:	cmp	x0, #0x0
   33f88:	b.eq	33f9c <scols_init_debug@@SMARTCOLS_2.25+0x1b554>  // b.none
   33f8c:	ldr	x2, [sp, #72]
   33f90:	ldr	x1, [sp, #56]
   33f94:	ldr	x0, [sp, #32]
   33f98:	bl	7430 <memcpy@plt>
   33f9c:	ldr	x1, [sp, #32]
   33fa0:	ldr	x0, [sp, #72]
   33fa4:	add	x3, x1, x0
   33fa8:	mov	x2, #0xf                   	// #15
   33fac:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   33fb0:	add	x1, x0, #0xee8
   33fb4:	mov	x0, x3
   33fb8:	bl	7430 <memcpy@plt>
   33fbc:	ldr	x0, [sp, #32]
   33fc0:	ldp	x29, x30, [sp], #80
   33fc4:	ret
   33fc8:	mov	x12, #0x1040                	// #4160
   33fcc:	sub	sp, sp, x12
   33fd0:	stp	x29, x30, [sp]
   33fd4:	mov	x29, sp
   33fd8:	str	x0, [sp, #40]
   33fdc:	str	x1, [sp, #32]
   33fe0:	str	x2, [sp, #24]
   33fe4:	ldr	x0, [sp, #24]
   33fe8:	cmp	x0, #0x0
   33fec:	b.eq	33ffc <scols_init_debug@@SMARTCOLS_2.25+0x1b5b4>  // b.none
   33ff0:	ldr	x0, [sp, #32]
   33ff4:	cmp	x0, #0x0
   33ff8:	b.ne	34004 <scols_init_debug@@SMARTCOLS_2.25+0x1b5bc>  // b.any
   33ffc:	mov	w0, #0xffffffea            	// #-22
   34000:	b	3406c <scols_init_debug@@SMARTCOLS_2.25+0x1b624>
   34004:	ldr	x0, [sp, #24]
   34008:	str	xzr, [x0]
   3400c:	nop
   34010:	add	x0, sp, #0x38
   34014:	mov	x2, #0x1000                	// #4096
   34018:	mov	x1, x0
   3401c:	ldr	x0, [sp, #32]
   34020:	bl	33dac <scols_init_debug@@SMARTCOLS_2.25+0x1b364>
   34024:	str	x0, [sp, #4152]
   34028:	ldr	x0, [sp, #4152]
   3402c:	cmp	x0, #0x0
   34030:	b.eq	34068 <scols_init_debug@@SMARTCOLS_2.25+0x1b620>  // b.none
   34034:	ldr	x0, [sp, #4152]
   34038:	bl	7b70 <strdup@plt>
   3403c:	mov	x1, x0
   34040:	ldr	x0, [sp, #24]
   34044:	str	x1, [x0]
   34048:	ldr	x0, [sp, #24]
   3404c:	ldr	x0, [x0]
   34050:	cmp	x0, #0x0
   34054:	b.ne	34060 <scols_init_debug@@SMARTCOLS_2.25+0x1b618>  // b.any
   34058:	mov	w0, #0xfffffff4            	// #-12
   3405c:	b	3406c <scols_init_debug@@SMARTCOLS_2.25+0x1b624>
   34060:	mov	w0, #0x0                   	// #0
   34064:	b	3406c <scols_init_debug@@SMARTCOLS_2.25+0x1b624>
   34068:	mov	w0, #0x1                   	// #1
   3406c:	ldp	x29, x30, [sp]
   34070:	mov	x12, #0x1040                	// #4160
   34074:	add	sp, sp, x12
   34078:	ret
   3407c:	stp	x29, x30, [sp, #-48]!
   34080:	mov	x29, sp
   34084:	str	x0, [sp, #24]
   34088:	str	xzr, [sp, #40]
   3408c:	b	340c8 <scols_init_debug@@SMARTCOLS_2.25+0x1b680>
   34090:	adrp	x0, 50000 <scols_init_debug@@SMARTCOLS_2.25+0x375b8>
   34094:	add	x0, x0, #0xd50
   34098:	ldr	x1, [sp, #40]
   3409c:	ldr	x0, [x0, x1, lsl #3]
   340a0:	mov	x1, x0
   340a4:	ldr	x0, [sp, #24]
   340a8:	bl	7d20 <strcmp@plt>
   340ac:	cmp	w0, #0x0
   340b0:	b.ne	340bc <scols_init_debug@@SMARTCOLS_2.25+0x1b674>  // b.any
   340b4:	mov	w0, #0x1                   	// #1
   340b8:	b	340d8 <scols_init_debug@@SMARTCOLS_2.25+0x1b690>
   340bc:	ldr	x0, [sp, #40]
   340c0:	add	x0, x0, #0x1
   340c4:	str	x0, [sp, #40]
   340c8:	ldr	x0, [sp, #40]
   340cc:	cmp	x0, #0x4
   340d0:	b.ls	34090 <scols_init_debug@@SMARTCOLS_2.25+0x1b648>  // b.plast
   340d4:	mov	w0, #0x0                   	// #0
   340d8:	ldp	x29, x30, [sp], #48
   340dc:	ret
   340e0:	mov	x12, #0x1040                	// #4160
   340e4:	sub	sp, sp, x12
   340e8:	stp	x29, x30, [sp]
   340ec:	mov	x29, sp
   340f0:	str	x0, [sp, #24]
   340f4:	str	wzr, [sp, #44]
   340f8:	add	x1, sp, #0x2c
   340fc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34100:	add	x2, x0, #0xef8
   34104:	ldr	x0, [sp, #24]
   34108:	bl	31630 <scols_init_debug@@SMARTCOLS_2.25+0x18be8>
   3410c:	cmp	w0, #0x0
   34110:	b.ne	34128 <scols_init_debug@@SMARTCOLS_2.25+0x1b6e0>  // b.any
   34114:	ldr	w0, [sp, #44]
   34118:	cmp	w0, #0x1
   3411c:	b.ne	34128 <scols_init_debug@@SMARTCOLS_2.25+0x1b6e0>  // b.any
   34120:	mov	w0, #0x1                   	// #1
   34124:	b	3419c <scols_init_debug@@SMARTCOLS_2.25+0x1b754>
   34128:	add	x0, sp, #0x38
   3412c:	mov	x2, #0x1000                	// #4096
   34130:	mov	x1, x0
   34134:	ldr	x0, [sp, #24]
   34138:	bl	33ec8 <scols_init_debug@@SMARTCOLS_2.25+0x1b480>
   3413c:	str	x0, [sp, #4152]
   34140:	b	34170 <scols_init_debug@@SMARTCOLS_2.25+0x1b728>
   34144:	ldr	x0, [sp, #48]
   34148:	bl	3407c <scols_init_debug@@SMARTCOLS_2.25+0x1b634>
   3414c:	str	w0, [sp, #44]
   34150:	ldr	w0, [sp, #44]
   34154:	cmp	w0, #0x0
   34158:	b.eq	34168 <scols_init_debug@@SMARTCOLS_2.25+0x1b720>  // b.none
   3415c:	ldr	x0, [sp, #48]
   34160:	bl	7dc0 <free@plt>
   34164:	b	34198 <scols_init_debug@@SMARTCOLS_2.25+0x1b750>
   34168:	ldr	x0, [sp, #48]
   3416c:	bl	7dc0 <free@plt>
   34170:	ldr	x0, [sp, #4152]
   34174:	cmp	x0, #0x0
   34178:	b.eq	34198 <scols_init_debug@@SMARTCOLS_2.25+0x1b750>  // b.none
   3417c:	add	x0, sp, #0x30
   34180:	mov	x2, x0
   34184:	ldr	x1, [sp, #4152]
   34188:	ldr	x0, [sp, #24]
   3418c:	bl	33fc8 <scols_init_debug@@SMARTCOLS_2.25+0x1b580>
   34190:	cmp	w0, #0x0
   34194:	b.eq	34144 <scols_init_debug@@SMARTCOLS_2.25+0x1b6fc>  // b.none
   34198:	ldr	w0, [sp, #44]
   3419c:	ldp	x29, x30, [sp]
   341a0:	mov	x12, #0x1040                	// #4160
   341a4:	add	sp, sp, x12
   341a8:	ret
   341ac:	stp	x29, x30, [sp, #-64]!
   341b0:	mov	x29, sp
   341b4:	str	x0, [sp, #40]
   341b8:	str	x1, [sp, #32]
   341bc:	str	x2, [sp, #24]
   341c0:	str	x3, [sp, #16]
   341c4:	str	wzr, [sp, #60]
   341c8:	ldr	x0, [sp, #40]
   341cc:	bl	33d10 <scols_init_debug@@SMARTCOLS_2.25+0x1b2c8>
   341d0:	str	x0, [sp, #48]
   341d4:	ldr	x0, [sp, #48]
   341d8:	cmp	x0, #0x0
   341dc:	b.ne	341e8 <scols_init_debug@@SMARTCOLS_2.25+0x1b7a0>  // b.any
   341e0:	mov	w0, #0xffffffff            	// #-1
   341e4:	b	34260 <scols_init_debug@@SMARTCOLS_2.25+0x1b818>
   341e8:	ldr	x0, [sp, #32]
   341ec:	cmp	x0, #0x0
   341f0:	b.eq	34210 <scols_init_debug@@SMARTCOLS_2.25+0x1b7c8>  // b.none
   341f4:	ldr	x0, [sp, #24]
   341f8:	cmp	x0, #0x0
   341fc:	b.eq	34210 <scols_init_debug@@SMARTCOLS_2.25+0x1b7c8>  // b.none
   34200:	ldr	x2, [sp, #24]
   34204:	ldr	x1, [sp, #48]
   34208:	ldr	x0, [sp, #32]
   3420c:	bl	32fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1a59c>
   34210:	ldr	x0, [sp, #16]
   34214:	cmp	x0, #0x0
   34218:	b.eq	34254 <scols_init_debug@@SMARTCOLS_2.25+0x1b80c>  // b.none
   3421c:	ldr	x0, [sp, #40]
   34220:	bl	2f548 <scols_init_debug@@SMARTCOLS_2.25+0x16b00>
   34224:	mov	x2, #0x0                   	// #0
   34228:	ldr	x1, [sp, #48]
   3422c:	bl	34e6c <scols_init_debug@@SMARTCOLS_2.25+0x1c424>
   34230:	mov	x1, x0
   34234:	ldr	x0, [sp, #16]
   34238:	str	x1, [x0]
   3423c:	ldr	x0, [sp, #16]
   34240:	ldr	x0, [x0]
   34244:	cmp	x0, #0x0
   34248:	b.ne	34254 <scols_init_debug@@SMARTCOLS_2.25+0x1b80c>  // b.any
   3424c:	mov	w0, #0xffffffff            	// #-1
   34250:	str	w0, [sp, #60]
   34254:	ldr	x0, [sp, #48]
   34258:	bl	7dc0 <free@plt>
   3425c:	ldr	w0, [sp, #60]
   34260:	ldp	x29, x30, [sp], #64
   34264:	ret
   34268:	mov	x12, #0x1060                	// #4192
   3426c:	sub	sp, sp, x12
   34270:	stp	x29, x30, [sp]
   34274:	mov	x29, sp
   34278:	str	x0, [sp, #40]
   3427c:	str	x1, [sp, #32]
   34280:	str	x2, [sp, #24]
   34284:	str	x3, [sp, #16]
   34288:	str	wzr, [sp, #4188]
   3428c:	ldr	x0, [sp, #40]
   34290:	cmp	x0, #0x0
   34294:	b.ne	342a0 <scols_init_debug@@SMARTCOLS_2.25+0x1b858>  // b.any
   34298:	mov	w0, #0xffffffff            	// #-1
   3429c:	b	344cc <scols_init_debug@@SMARTCOLS_2.25+0x1ba84>
   342a0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   342a4:	add	x2, x0, #0xf08
   342a8:	mov	w1, #0x0                   	// #0
   342ac:	ldr	x0, [sp, #40]
   342b0:	bl	2fd60 <scols_init_debug@@SMARTCOLS_2.25+0x17318>
   342b4:	cmp	w0, #0x0
   342b8:	cset	w0, eq  // eq = none
   342bc:	and	w0, w0, #0xff
   342c0:	str	w0, [sp, #4188]
   342c4:	ldr	w0, [sp, #4188]
   342c8:	cmp	w0, #0x0
   342cc:	b.ne	34388 <scols_init_debug@@SMARTCOLS_2.25+0x1b940>  // b.any
   342d0:	str	xzr, [sp, #4152]
   342d4:	add	x1, sp, #0x1, lsl #12
   342d8:	add	x1, x1, #0x38
   342dc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   342e0:	add	x2, x0, #0xf18
   342e4:	ldr	x0, [sp, #40]
   342e8:	bl	30e0c <scols_init_debug@@SMARTCOLS_2.25+0x183c4>
   342ec:	ldr	x0, [sp, #4152]
   342f0:	str	x0, [sp, #4144]
   342f4:	ldr	x0, [sp, #4152]
   342f8:	cmp	x0, #0x0
   342fc:	b.eq	3431c <scols_init_debug@@SMARTCOLS_2.25+0x1b8d4>  // b.none
   34300:	add	x2, sp, #0x1, lsl #12
   34304:	add	x2, x2, #0x30
   34308:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3430c:	add	x1, x0, #0xf20
   34310:	mov	x0, x2
   34314:	bl	7d00 <strsep@plt>
   34318:	b	34320 <scols_init_debug@@SMARTCOLS_2.25+0x1b8d8>
   3431c:	mov	x0, #0x0                   	// #0
   34320:	str	x0, [sp, #4176]
   34324:	ldr	x0, [sp, #4176]
   34328:	cmp	x0, #0x0
   3432c:	b.eq	34354 <scols_init_debug@@SMARTCOLS_2.25+0x1b90c>  // b.none
   34330:	mov	x2, #0x4                   	// #4
   34334:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34338:	add	x1, x0, #0xf28
   3433c:	ldr	x0, [sp, #4176]
   34340:	bl	7e20 <strncasecmp@plt>
   34344:	cmp	w0, #0x0
   34348:	b.ne	34354 <scols_init_debug@@SMARTCOLS_2.25+0x1b90c>  // b.any
   3434c:	mov	w0, #0x1                   	// #1
   34350:	str	w0, [sp, #4188]
   34354:	ldr	x0, [sp, #4152]
   34358:	bl	7dc0 <free@plt>
   3435c:	ldr	w0, [sp, #4188]
   34360:	cmp	w0, #0x0
   34364:	b.eq	34384 <scols_init_debug@@SMARTCOLS_2.25+0x1b93c>  // b.none
   34368:	ldr	x3, [sp, #16]
   3436c:	ldr	x2, [sp, #24]
   34370:	ldr	x1, [sp, #32]
   34374:	ldr	x0, [sp, #40]
   34378:	bl	341ac <scols_init_debug@@SMARTCOLS_2.25+0x1b764>
   3437c:	cmp	w0, #0x0
   34380:	b.eq	344a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ba58>  // b.none
   34384:	str	wzr, [sp, #4188]
   34388:	ldr	w0, [sp, #4188]
   3438c:	cmp	w0, #0x0
   34390:	b.ne	343dc <scols_init_debug@@SMARTCOLS_2.25+0x1b994>  // b.any
   34394:	ldr	x0, [sp, #32]
   34398:	cmp	x0, #0x0
   3439c:	b.eq	343b8 <scols_init_debug@@SMARTCOLS_2.25+0x1b970>  // b.none
   343a0:	ldr	x2, [sp, #24]
   343a4:	ldr	x1, [sp, #32]
   343a8:	ldr	x0, [sp, #40]
   343ac:	bl	33850 <scols_init_debug@@SMARTCOLS_2.25+0x1ae08>
   343b0:	cmp	x0, #0x0
   343b4:	b.eq	344ac <scols_init_debug@@SMARTCOLS_2.25+0x1ba64>  // b.none
   343b8:	ldr	x0, [sp, #16]
   343bc:	cmp	x0, #0x0
   343c0:	b.eq	344a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ba5c>  // b.none
   343c4:	ldr	x0, [sp, #40]
   343c8:	bl	351ec <scols_init_debug@@SMARTCOLS_2.25+0x1c7a4>
   343cc:	mov	x1, x0
   343d0:	ldr	x0, [sp, #16]
   343d4:	str	x1, [x0]
   343d8:	b	344a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ba5c>
   343dc:	add	x0, sp, #0x30
   343e0:	mov	x3, #0x0                   	// #0
   343e4:	mov	x2, #0xfff                 	// #4095
   343e8:	mov	x1, x0
   343ec:	ldr	x0, [sp, #40]
   343f0:	bl	30a40 <scols_init_debug@@SMARTCOLS_2.25+0x17ff8>
   343f4:	str	x0, [sp, #4168]
   343f8:	ldr	x0, [sp, #4168]
   343fc:	cmp	x0, #0x0
   34400:	b.lt	344b4 <scols_init_debug@@SMARTCOLS_2.25+0x1ba6c>  // b.tstop
   34404:	ldr	x0, [sp, #4168]
   34408:	add	x1, sp, #0x30
   3440c:	strb	wzr, [x1, x0]
   34410:	add	x0, sp, #0x30
   34414:	bl	1ac24 <scols_init_debug@@SMARTCOLS_2.25+0x21dc>
   34418:	add	x0, sp, #0x30
   3441c:	bl	1ac24 <scols_init_debug@@SMARTCOLS_2.25+0x21dc>
   34420:	str	x0, [sp, #4160]
   34424:	ldr	x0, [sp, #4160]
   34428:	cmp	x0, #0x0
   3442c:	b.eq	344bc <scols_init_debug@@SMARTCOLS_2.25+0x1ba74>  // b.none
   34430:	ldr	x0, [sp, #4160]
   34434:	bl	32d40 <scols_init_debug@@SMARTCOLS_2.25+0x1a2f8>
   34438:	ldr	x0, [sp, #32]
   3443c:	cmp	x0, #0x0
   34440:	b.eq	34460 <scols_init_debug@@SMARTCOLS_2.25+0x1ba18>  // b.none
   34444:	ldr	x0, [sp, #24]
   34448:	cmp	x0, #0x0
   3444c:	b.eq	34460 <scols_init_debug@@SMARTCOLS_2.25+0x1ba18>  // b.none
   34450:	ldr	x2, [sp, #24]
   34454:	ldr	x1, [sp, #4160]
   34458:	ldr	x0, [sp, #32]
   3445c:	bl	32fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1a59c>
   34460:	ldr	x0, [sp, #16]
   34464:	cmp	x0, #0x0
   34468:	b.eq	344a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ba5c>  // b.none
   3446c:	ldr	x0, [sp, #40]
   34470:	bl	2f548 <scols_init_debug@@SMARTCOLS_2.25+0x16b00>
   34474:	mov	x2, #0x0                   	// #0
   34478:	ldr	x1, [sp, #4160]
   3447c:	bl	34e6c <scols_init_debug@@SMARTCOLS_2.25+0x1c424>
   34480:	mov	x1, x0
   34484:	ldr	x0, [sp, #16]
   34488:	str	x1, [x0]
   3448c:	ldr	x0, [sp, #16]
   34490:	ldr	x0, [x0]
   34494:	cmp	x0, #0x0
   34498:	b.eq	344c4 <scols_init_debug@@SMARTCOLS_2.25+0x1ba7c>  // b.none
   3449c:	b	344a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ba5c>
   344a0:	nop
   344a4:	mov	w0, #0x0                   	// #0
   344a8:	b	344cc <scols_init_debug@@SMARTCOLS_2.25+0x1ba84>
   344ac:	nop
   344b0:	b	344c8 <scols_init_debug@@SMARTCOLS_2.25+0x1ba80>
   344b4:	nop
   344b8:	b	344c8 <scols_init_debug@@SMARTCOLS_2.25+0x1ba80>
   344bc:	nop
   344c0:	b	344c8 <scols_init_debug@@SMARTCOLS_2.25+0x1ba80>
   344c4:	nop
   344c8:	mov	w0, #0xffffffff            	// #-1
   344cc:	ldp	x29, x30, [sp]
   344d0:	mov	x12, #0x1060                	// #4192
   344d4:	add	sp, sp, x12
   344d8:	ret
   344dc:	stp	x29, x30, [sp, #-64]!
   344e0:	mov	x29, sp
   344e4:	str	x0, [sp, #40]
   344e8:	str	x1, [sp, #32]
   344ec:	str	x2, [sp, #24]
   344f0:	str	x3, [sp, #16]
   344f4:	str	wzr, [sp, #60]
   344f8:	ldr	x0, [sp, #40]
   344fc:	cmp	x0, #0x0
   34500:	b.ne	3450c <scols_init_debug@@SMARTCOLS_2.25+0x1bac4>  // b.any
   34504:	mov	w0, #0xffffffea            	// #-22
   34508:	b	34558 <scols_init_debug@@SMARTCOLS_2.25+0x1bb10>
   3450c:	mov	x2, #0x0                   	// #0
   34510:	mov	x1, #0x0                   	// #0
   34514:	ldr	x0, [sp, #40]
   34518:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a834>
   3451c:	str	x0, [sp, #48]
   34520:	ldr	x0, [sp, #48]
   34524:	cmp	x0, #0x0
   34528:	b.ne	34534 <scols_init_debug@@SMARTCOLS_2.25+0x1baec>  // b.any
   3452c:	mov	w0, #0xfffffff4            	// #-12
   34530:	b	34558 <scols_init_debug@@SMARTCOLS_2.25+0x1bb10>
   34534:	ldr	x3, [sp, #16]
   34538:	ldr	x2, [sp, #24]
   3453c:	ldr	x1, [sp, #32]
   34540:	ldr	x0, [sp, #48]
   34544:	bl	34268 <scols_init_debug@@SMARTCOLS_2.25+0x1b820>
   34548:	str	w0, [sp, #60]
   3454c:	ldr	x0, [sp, #48]
   34550:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   34554:	ldr	w0, [sp, #60]
   34558:	ldp	x29, x30, [sp], #64
   3455c:	ret
   34560:	stp	x29, x30, [sp, #-64]!
   34564:	mov	x29, sp
   34568:	str	x0, [sp, #24]
   3456c:	str	x1, [sp, #16]
   34570:	str	xzr, [sp, #48]
   34574:	str	xzr, [sp, #32]
   34578:	str	wzr, [sp, #60]
   3457c:	mov	x2, #0x0                   	// #0
   34580:	mov	x1, #0x0                   	// #0
   34584:	ldr	x0, [sp, #24]
   34588:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a834>
   3458c:	str	x0, [sp, #48]
   34590:	ldr	x0, [sp, #48]
   34594:	cmp	x0, #0x0
   34598:	b.eq	34650 <scols_init_debug@@SMARTCOLS_2.25+0x1bc08>  // b.none
   3459c:	add	x1, sp, #0x20
   345a0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   345a4:	add	x2, x0, #0xf18
   345a8:	ldr	x0, [sp, #48]
   345ac:	bl	30e0c <scols_init_debug@@SMARTCOLS_2.25+0x183c4>
   345b0:	cmp	w0, #0x0
   345b4:	b.le	34658 <scols_init_debug@@SMARTCOLS_2.25+0x1bc10>
   345b8:	ldr	x0, [sp, #32]
   345bc:	cmp	x0, #0x0
   345c0:	b.eq	34658 <scols_init_debug@@SMARTCOLS_2.25+0x1bc10>  // b.none
   345c4:	ldr	x3, [sp, #32]
   345c8:	mov	x2, #0x4                   	// #4
   345cc:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   345d0:	add	x1, x0, #0xf30
   345d4:	mov	x0, x3
   345d8:	bl	79d0 <strncmp@plt>
   345dc:	cmp	w0, #0x0
   345e0:	b.ne	34624 <scols_init_debug@@SMARTCOLS_2.25+0x1bbdc>  // b.any
   345e4:	ldr	x0, [sp, #32]
   345e8:	add	x0, x0, #0x4
   345ec:	mov	w1, #0x2d                  	// #45
   345f0:	bl	7be0 <strrchr@plt>
   345f4:	str	x0, [sp, #40]
   345f8:	ldr	x0, [sp, #40]
   345fc:	cmp	x0, #0x0
   34600:	b.eq	34664 <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>  // b.none
   34604:	ldr	x0, [sp, #40]
   34608:	add	x0, x0, #0x1
   3460c:	ldrsb	w0, [x0]
   34610:	cmp	w0, #0x0
   34614:	b.eq	34664 <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>  // b.none
   34618:	mov	w0, #0x1                   	// #1
   3461c:	str	w0, [sp, #60]
   34620:	b	34664 <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>
   34624:	ldr	x3, [sp, #32]
   34628:	mov	x2, #0x11                  	// #17
   3462c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34630:	add	x1, x0, #0xf38
   34634:	mov	x0, x3
   34638:	bl	79d0 <strncmp@plt>
   3463c:	cmp	w0, #0x0
   34640:	b.ne	34660 <scols_init_debug@@SMARTCOLS_2.25+0x1bc18>  // b.any
   34644:	mov	w0, #0x1                   	// #1
   34648:	str	w0, [sp, #60]
   3464c:	b	34664 <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>
   34650:	nop
   34654:	b	34664 <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>
   34658:	nop
   3465c:	b	34664 <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>
   34660:	nop
   34664:	ldr	x0, [sp, #48]
   34668:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   3466c:	ldr	x0, [sp, #16]
   34670:	cmp	x0, #0x0
   34674:	b.eq	34688 <scols_init_debug@@SMARTCOLS_2.25+0x1bc40>  // b.none
   34678:	ldr	x1, [sp, #32]
   3467c:	ldr	x0, [sp, #16]
   34680:	str	x1, [x0]
   34684:	b	34690 <scols_init_debug@@SMARTCOLS_2.25+0x1bc48>
   34688:	ldr	x0, [sp, #32]
   3468c:	bl	7dc0 <free@plt>
   34690:	ldr	w0, [sp, #60]
   34694:	ldp	x29, x30, [sp], #64
   34698:	ret
   3469c:	stp	x29, x30, [sp, #-48]!
   346a0:	mov	x29, sp
   346a4:	str	x0, [sp, #24]
   346a8:	add	x0, sp, #0x28
   346ac:	mov	x3, x0
   346b0:	mov	x2, #0x0                   	// #0
   346b4:	mov	x1, #0x0                   	// #0
   346b8:	ldr	x0, [sp, #24]
   346bc:	bl	344dc <scols_init_debug@@SMARTCOLS_2.25+0x1ba94>
   346c0:	cmp	w0, #0x0
   346c4:	b.eq	346d0 <scols_init_debug@@SMARTCOLS_2.25+0x1bc88>  // b.none
   346c8:	mov	w0, #0xffffffff            	// #-1
   346cc:	b	346e4 <scols_init_debug@@SMARTCOLS_2.25+0x1bc9c>
   346d0:	ldr	x0, [sp, #40]
   346d4:	ldr	x1, [sp, #24]
   346d8:	cmp	x1, x0
   346dc:	cset	w0, eq  // eq = none
   346e0:	and	w0, w0, #0xff
   346e4:	ldp	x29, x30, [sp], #48
   346e8:	ret
   346ec:	mov	x12, #0x1060                	// #4192
   346f0:	sub	sp, sp, x12
   346f4:	stp	x29, x30, [sp]
   346f8:	mov	x29, sp
   346fc:	str	x0, [sp, #56]
   34700:	str	x1, [sp, #48]
   34704:	str	x2, [sp, #40]
   34708:	str	x3, [sp, #32]
   3470c:	str	x4, [sp, #24]
   34710:	ldr	x0, [sp, #56]
   34714:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   34718:	str	x0, [sp, #4184]
   3471c:	ldr	x0, [sp, #4184]
   34720:	cmp	x0, #0x0
   34724:	b.eq	34740 <scols_init_debug@@SMARTCOLS_2.25+0x1bcf8>  // b.none
   34728:	ldr	x0, [sp, #4184]
   3472c:	ldrb	w0, [x0, #32]
   34730:	and	w0, w0, #0x2
   34734:	and	w0, w0, #0xff
   34738:	cmp	w0, #0x0
   3473c:	b.eq	34748 <scols_init_debug@@SMARTCOLS_2.25+0x1bd00>  // b.none
   34740:	mov	w0, #0xffffffea            	// #-22
   34744:	b	348d8 <scols_init_debug@@SMARTCOLS_2.25+0x1be90>
   34748:	ldr	x0, [sp, #4184]
   3474c:	ldrb	w0, [x0, #32]
   34750:	and	w0, w0, #0x1
   34754:	and	w0, w0, #0xff
   34758:	cmp	w0, #0x0
   3475c:	b.ne	34840 <scols_init_debug@@SMARTCOLS_2.25+0x1bdf8>  // b.any
   34760:	ldr	x0, [sp, #4184]
   34764:	ldrb	w1, [x0, #32]
   34768:	orr	w1, w1, #0x2
   3476c:	strb	w1, [x0, #32]
   34770:	add	x1, sp, #0x48
   34774:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34778:	add	x3, x0, #0xf50
   3477c:	mov	x2, #0xfff                 	// #4095
   34780:	ldr	x0, [sp, #56]
   34784:	bl	30a40 <scols_init_debug@@SMARTCOLS_2.25+0x17ff8>
   34788:	str	x0, [sp, #4176]
   3478c:	ldr	x0, [sp, #4176]
   34790:	cmp	x0, #0x0
   34794:	b.ge	347a0 <scols_init_debug@@SMARTCOLS_2.25+0x1bd58>  // b.tcont
   34798:	ldr	x0, [sp, #4176]
   3479c:	b	348d8 <scols_init_debug@@SMARTCOLS_2.25+0x1be90>
   347a0:	ldr	x0, [sp, #4176]
   347a4:	add	x1, sp, #0x48
   347a8:	strb	wzr, [x1, x0]
   347ac:	add	x0, sp, #0x48
   347b0:	mov	w1, #0x2f                  	// #47
   347b4:	bl	7be0 <strrchr@plt>
   347b8:	str	x0, [sp, #4168]
   347bc:	ldr	x0, [sp, #4168]
   347c0:	cmp	x0, #0x0
   347c4:	b.ne	347d0 <scols_init_debug@@SMARTCOLS_2.25+0x1bd88>  // b.any
   347c8:	mov	w0, #0xffffffff            	// #-1
   347cc:	b	348d8 <scols_init_debug@@SMARTCOLS_2.25+0x1be90>
   347d0:	ldr	x0, [sp, #4168]
   347d4:	add	x0, x0, #0x1
   347d8:	str	x0, [sp, #4168]
   347dc:	ldr	x0, [sp, #4184]
   347e0:	add	x1, x0, #0x10
   347e4:	ldr	x0, [sp, #4184]
   347e8:	add	x2, x0, #0x14
   347ec:	ldr	x0, [sp, #4184]
   347f0:	add	x3, x0, #0x18
   347f4:	ldr	x0, [sp, #4184]
   347f8:	add	x0, x0, #0x1c
   347fc:	mov	x5, x0
   34800:	mov	x4, x3
   34804:	mov	x3, x2
   34808:	mov	x2, x1
   3480c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34810:	add	x1, x0, #0xf58
   34814:	ldr	x0, [sp, #4168]
   34818:	bl	80f0 <__isoc99_sscanf@plt>
   3481c:	cmp	w0, #0x4
   34820:	b.eq	3482c <scols_init_debug@@SMARTCOLS_2.25+0x1bde4>  // b.none
   34824:	mov	w0, #0xffffffff            	// #-1
   34828:	b	348d8 <scols_init_debug@@SMARTCOLS_2.25+0x1be90>
   3482c:	ldr	x0, [sp, #4184]
   34830:	ldrb	w1, [x0, #32]
   34834:	orr	w1, w1, #0x1
   34838:	strb	w1, [x0, #32]
   3483c:	b	34844 <scols_init_debug@@SMARTCOLS_2.25+0x1bdfc>
   34840:	nop
   34844:	ldr	x0, [sp, #48]
   34848:	cmp	x0, #0x0
   3484c:	b.eq	34864 <scols_init_debug@@SMARTCOLS_2.25+0x1be1c>  // b.none
   34850:	ldr	x0, [sp, #4184]
   34854:	ldr	w0, [x0, #16]
   34858:	mov	w1, w0
   3485c:	ldr	x0, [sp, #48]
   34860:	str	w1, [x0]
   34864:	ldr	x0, [sp, #40]
   34868:	cmp	x0, #0x0
   3486c:	b.eq	34884 <scols_init_debug@@SMARTCOLS_2.25+0x1be3c>  // b.none
   34870:	ldr	x0, [sp, #4184]
   34874:	ldr	w0, [x0, #20]
   34878:	mov	w1, w0
   3487c:	ldr	x0, [sp, #40]
   34880:	str	w1, [x0]
   34884:	ldr	x0, [sp, #32]
   34888:	cmp	x0, #0x0
   3488c:	b.eq	348a4 <scols_init_debug@@SMARTCOLS_2.25+0x1be5c>  // b.none
   34890:	ldr	x0, [sp, #4184]
   34894:	ldr	w0, [x0, #24]
   34898:	mov	w1, w0
   3489c:	ldr	x0, [sp, #32]
   348a0:	str	w1, [x0]
   348a4:	ldr	x0, [sp, #24]
   348a8:	cmp	x0, #0x0
   348ac:	b.eq	348c4 <scols_init_debug@@SMARTCOLS_2.25+0x1be7c>  // b.none
   348b0:	ldr	x0, [sp, #4184]
   348b4:	ldr	w0, [x0, #28]
   348b8:	mov	w1, w0
   348bc:	ldr	x0, [sp, #24]
   348c0:	str	w1, [x0]
   348c4:	ldr	x0, [sp, #4184]
   348c8:	ldrb	w1, [x0, #32]
   348cc:	and	w1, w1, #0xfffffffd
   348d0:	strb	w1, [x0, #32]
   348d4:	mov	w0, #0x0                   	// #0
   348d8:	ldp	x29, x30, [sp]
   348dc:	mov	x12, #0x1060                	// #4192
   348e0:	add	sp, sp, x12
   348e4:	ret
   348e8:	stp	x29, x30, [sp, #-96]!
   348ec:	mov	x29, sp
   348f0:	str	x0, [sp, #56]
   348f4:	str	x1, [sp, #48]
   348f8:	str	x2, [sp, #40]
   348fc:	str	x3, [sp, #32]
   34900:	str	x4, [sp, #24]
   34904:	add	x0, sp, #0x4c
   34908:	mov	x4, #0x0                   	// #0
   3490c:	mov	x3, #0x0                   	// #0
   34910:	mov	x2, #0x0                   	// #0
   34914:	mov	x1, x0
   34918:	ldr	x0, [sp, #56]
   3491c:	bl	346ec <scols_init_debug@@SMARTCOLS_2.25+0x1bca4>
   34920:	cmp	w0, #0x0
   34924:	b.eq	34930 <scols_init_debug@@SMARTCOLS_2.25+0x1bee8>  // b.none
   34928:	mov	x0, #0x0                   	// #0
   3492c:	b	349f0 <scols_init_debug@@SMARTCOLS_2.25+0x1bfa8>
   34930:	ldr	x0, [sp, #56]
   34934:	bl	2f548 <scols_init_debug@@SMARTCOLS_2.25+0x16b00>
   34938:	str	x0, [sp, #80]
   3493c:	ldr	x0, [sp, #80]
   34940:	cmp	x0, #0x0
   34944:	b.ne	34954 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0c>  // b.any
   34948:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   3494c:	add	x0, x0, #0xf68
   34950:	str	x0, [sp, #80]
   34954:	ldr	x0, [sp, #24]
   34958:	cmp	x0, #0x0
   3495c:	b.eq	34998 <scols_init_debug@@SMARTCOLS_2.25+0x1bf50>  // b.none
   34960:	ldr	w0, [sp, #76]
   34964:	ldr	x7, [sp, #24]
   34968:	mov	w6, w0
   3496c:	ldr	x5, [sp, #48]
   34970:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34974:	add	x4, x0, #0xf70
   34978:	ldr	x3, [sp, #80]
   3497c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34980:	add	x2, x0, #0xf80
   34984:	ldr	x1, [sp, #32]
   34988:	ldr	x0, [sp, #40]
   3498c:	bl	77c0 <snprintf@plt>
   34990:	str	w0, [sp, #92]
   34994:	b	349c8 <scols_init_debug@@SMARTCOLS_2.25+0x1bf80>
   34998:	ldr	w0, [sp, #76]
   3499c:	mov	w6, w0
   349a0:	ldr	x5, [sp, #48]
   349a4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   349a8:	add	x4, x0, #0xf70
   349ac:	ldr	x3, [sp, #80]
   349b0:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   349b4:	add	x2, x0, #0xf98
   349b8:	ldr	x1, [sp, #32]
   349bc:	ldr	x0, [sp, #40]
   349c0:	bl	77c0 <snprintf@plt>
   349c4:	str	w0, [sp, #92]
   349c8:	ldr	w0, [sp, #92]
   349cc:	cmp	w0, #0x0
   349d0:	b.lt	349ec <scols_init_debug@@SMARTCOLS_2.25+0x1bfa4>  // b.tstop
   349d4:	ldrsw	x0, [sp, #92]
   349d8:	ldr	x1, [sp, #32]
   349dc:	cmp	x1, x0
   349e0:	b.ls	349ec <scols_init_debug@@SMARTCOLS_2.25+0x1bfa4>  // b.plast
   349e4:	ldr	x0, [sp, #40]
   349e8:	b	349f0 <scols_init_debug@@SMARTCOLS_2.25+0x1bfa8>
   349ec:	mov	x0, #0x0                   	// #0
   349f0:	ldp	x29, x30, [sp], #96
   349f4:	ret
   349f8:	sub	sp, sp, #0x440
   349fc:	stp	x29, x30, [sp]
   34a00:	mov	x29, sp
   34a04:	str	x0, [sp, #40]
   34a08:	str	x1, [sp, #32]
   34a0c:	str	x2, [sp, #24]
   34a10:	ldr	x0, [sp, #24]
   34a14:	cmp	x0, #0x0
   34a18:	b.eq	34a4c <scols_init_debug@@SMARTCOLS_2.25+0x1c004>  // b.none
   34a1c:	ldr	x0, [sp, #32]
   34a20:	cmp	x0, #0x0
   34a24:	b.eq	34a4c <scols_init_debug@@SMARTCOLS_2.25+0x1c004>  // b.none
   34a28:	add	x0, sp, #0x30
   34a2c:	ldr	x4, [sp, #24]
   34a30:	mov	x3, #0x400                 	// #1024
   34a34:	mov	x2, x0
   34a38:	ldr	x1, [sp, #32]
   34a3c:	ldr	x0, [sp, #40]
   34a40:	bl	348e8 <scols_init_debug@@SMARTCOLS_2.25+0x1bea0>
   34a44:	cmp	x0, #0x0
   34a48:	b.ne	34a54 <scols_init_debug@@SMARTCOLS_2.25+0x1c00c>  // b.any
   34a4c:	mov	x0, #0x0                   	// #0
   34a50:	b	34ac0 <scols_init_debug@@SMARTCOLS_2.25+0x1c078>
   34a54:	add	x2, sp, #0x30
   34a58:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34a5c:	add	x1, x0, #0xfb0
   34a60:	mov	x0, x2
   34a64:	bl	78a0 <fopen@plt>
   34a68:	str	x0, [sp, #1080]
   34a6c:	ldr	x0, [sp, #1080]
   34a70:	cmp	x0, #0x0
   34a74:	b.ne	34a80 <scols_init_debug@@SMARTCOLS_2.25+0x1c038>  // b.any
   34a78:	mov	x0, #0x0                   	// #0
   34a7c:	b	34ac0 <scols_init_debug@@SMARTCOLS_2.25+0x1c078>
   34a80:	add	x0, sp, #0x30
   34a84:	mov	x2, x0
   34a88:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34a8c:	add	x1, x0, #0xfb8
   34a90:	ldr	x0, [sp, #1080]
   34a94:	bl	79a0 <__isoc99_fscanf@plt>
   34a98:	str	w0, [sp, #1076]
   34a9c:	ldr	x0, [sp, #1080]
   34aa0:	bl	7850 <fclose@plt>
   34aa4:	ldr	w0, [sp, #1076]
   34aa8:	cmp	w0, #0x1
   34aac:	b.ne	34abc <scols_init_debug@@SMARTCOLS_2.25+0x1c074>  // b.any
   34ab0:	add	x0, sp, #0x30
   34ab4:	bl	7b70 <strdup@plt>
   34ab8:	b	34ac0 <scols_init_debug@@SMARTCOLS_2.25+0x1c078>
   34abc:	mov	x0, #0x0                   	// #0
   34ac0:	ldp	x29, x30, [sp]
   34ac4:	add	sp, sp, #0x440
   34ac8:	ret
   34acc:	mov	x12, #0x10a0                	// #4256
   34ad0:	sub	sp, sp, x12
   34ad4:	stp	x29, x30, [sp]
   34ad8:	mov	x29, sp
   34adc:	str	x0, [sp, #24]
   34ae0:	str	x1, [sp, #16]
   34ae4:	ldr	x0, [sp, #16]
   34ae8:	cmp	x0, #0x0
   34aec:	b.eq	34b14 <scols_init_debug@@SMARTCOLS_2.25+0x1c0cc>  // b.none
   34af0:	add	x0, sp, #0xa0
   34af4:	mov	x4, #0x0                   	// #0
   34af8:	mov	x3, #0x1000                	// #4096
   34afc:	mov	x2, x0
   34b00:	ldr	x1, [sp, #16]
   34b04:	ldr	x0, [sp, #24]
   34b08:	bl	348e8 <scols_init_debug@@SMARTCOLS_2.25+0x1bea0>
   34b0c:	cmp	x0, #0x0
   34b10:	b.ne	34b1c <scols_init_debug@@SMARTCOLS_2.25+0x1c0d4>  // b.any
   34b14:	mov	w0, #0x0                   	// #0
   34b18:	b	34b4c <scols_init_debug@@SMARTCOLS_2.25+0x1c104>
   34b1c:	add	x1, sp, #0x20
   34b20:	add	x0, sp, #0xa0
   34b24:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   34b28:	cmp	w0, #0x0
   34b2c:	b.ne	34b48 <scols_init_debug@@SMARTCOLS_2.25+0x1c100>  // b.any
   34b30:	ldr	w0, [sp, #48]
   34b34:	and	w0, w0, #0xf000
   34b38:	cmp	w0, #0x4, lsl #12
   34b3c:	b.ne	34b48 <scols_init_debug@@SMARTCOLS_2.25+0x1c100>  // b.any
   34b40:	mov	w0, #0x1                   	// #1
   34b44:	b	34b4c <scols_init_debug@@SMARTCOLS_2.25+0x1c104>
   34b48:	mov	w0, #0x0                   	// #0
   34b4c:	ldp	x29, x30, [sp]
   34b50:	mov	x12, #0x10a0                	// #4256
   34b54:	add	sp, sp, x12
   34b58:	ret
   34b5c:	sub	sp, sp, #0x60
   34b60:	stp	x29, x30, [sp, #16]
   34b64:	add	x29, sp, #0x10
   34b68:	str	x0, [sp, #56]
   34b6c:	str	x1, [sp, #48]
   34b70:	str	x2, [sp, #40]
   34b74:	str	x3, [sp, #32]
   34b78:	add	x3, sp, #0x40
   34b7c:	add	x2, sp, #0x44
   34b80:	add	x1, sp, #0x48
   34b84:	add	x0, sp, #0x4c
   34b88:	mov	x4, x3
   34b8c:	mov	x3, x2
   34b90:	mov	x2, x1
   34b94:	mov	x1, x0
   34b98:	ldr	x0, [sp, #56]
   34b9c:	bl	346ec <scols_init_debug@@SMARTCOLS_2.25+0x1bca4>
   34ba0:	cmp	w0, #0x0
   34ba4:	b.eq	34bb0 <scols_init_debug@@SMARTCOLS_2.25+0x1c168>  // b.none
   34ba8:	mov	x0, #0x0                   	// #0
   34bac:	b	34c9c <scols_init_debug@@SMARTCOLS_2.25+0x1c254>
   34bb0:	ldr	x0, [sp, #56]
   34bb4:	bl	2f548 <scols_init_debug@@SMARTCOLS_2.25+0x16b00>
   34bb8:	str	x0, [sp, #80]
   34bbc:	ldr	x0, [sp, #80]
   34bc0:	cmp	x0, #0x0
   34bc4:	b.ne	34bd4 <scols_init_debug@@SMARTCOLS_2.25+0x1c18c>  // b.any
   34bc8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34bcc:	add	x0, x0, #0xf68
   34bd0:	str	x0, [sp, #80]
   34bd4:	ldr	x0, [sp, #32]
   34bd8:	cmp	x0, #0x0
   34bdc:	b.eq	34c30 <scols_init_debug@@SMARTCOLS_2.25+0x1c1e8>  // b.none
   34be0:	ldr	w2, [sp, #76]
   34be4:	ldr	w3, [sp, #72]
   34be8:	ldr	w4, [sp, #68]
   34bec:	ldr	w0, [sp, #64]
   34bf0:	ldr	x1, [sp, #32]
   34bf4:	str	x1, [sp, #8]
   34bf8:	str	w0, [sp]
   34bfc:	mov	w7, w4
   34c00:	mov	w6, w3
   34c04:	mov	w5, w2
   34c08:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34c0c:	add	x4, x0, #0xfc8
   34c10:	ldr	x3, [sp, #80]
   34c14:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34c18:	add	x2, x0, #0xfd8
   34c1c:	ldr	x1, [sp, #40]
   34c20:	ldr	x0, [sp, #48]
   34c24:	bl	77c0 <snprintf@plt>
   34c28:	str	w0, [sp, #92]
   34c2c:	b	34c74 <scols_init_debug@@SMARTCOLS_2.25+0x1c22c>
   34c30:	ldr	w1, [sp, #76]
   34c34:	ldr	w2, [sp, #72]
   34c38:	ldr	w3, [sp, #68]
   34c3c:	ldr	w0, [sp, #64]
   34c40:	str	w0, [sp]
   34c44:	mov	w7, w3
   34c48:	mov	w6, w2
   34c4c:	mov	w5, w1
   34c50:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34c54:	add	x4, x0, #0xfc8
   34c58:	ldr	x3, [sp, #80]
   34c5c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34c60:	add	x2, x0, #0xff8
   34c64:	ldr	x1, [sp, #40]
   34c68:	ldr	x0, [sp, #48]
   34c6c:	bl	77c0 <snprintf@plt>
   34c70:	str	w0, [sp, #92]
   34c74:	ldr	w0, [sp, #92]
   34c78:	cmp	w0, #0x0
   34c7c:	b.lt	34c98 <scols_init_debug@@SMARTCOLS_2.25+0x1c250>  // b.tstop
   34c80:	ldrsw	x0, [sp, #92]
   34c84:	ldr	x1, [sp, #40]
   34c88:	cmp	x1, x0
   34c8c:	b.ls	34c98 <scols_init_debug@@SMARTCOLS_2.25+0x1c250>  // b.plast
   34c90:	ldr	x0, [sp, #48]
   34c94:	b	34c9c <scols_init_debug@@SMARTCOLS_2.25+0x1c254>
   34c98:	mov	x0, #0x0                   	// #0
   34c9c:	ldp	x29, x30, [sp, #16]
   34ca0:	add	sp, sp, #0x60
   34ca4:	ret
   34ca8:	mov	x12, #0x10a0                	// #4256
   34cac:	sub	sp, sp, x12
   34cb0:	stp	x29, x30, [sp]
   34cb4:	mov	x29, sp
   34cb8:	str	x0, [sp, #24]
   34cbc:	str	x1, [sp, #16]
   34cc0:	add	x0, sp, #0xa0
   34cc4:	ldr	x3, [sp, #16]
   34cc8:	mov	x2, #0x1000                	// #4096
   34ccc:	mov	x1, x0
   34cd0:	ldr	x0, [sp, #24]
   34cd4:	bl	34b5c <scols_init_debug@@SMARTCOLS_2.25+0x1c114>
   34cd8:	cmp	x0, #0x0
   34cdc:	b.ne	34ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1c2a0>  // b.any
   34ce0:	mov	w0, #0x0                   	// #0
   34ce4:	b	34d00 <scols_init_debug@@SMARTCOLS_2.25+0x1c2b8>
   34ce8:	add	x1, sp, #0x20
   34cec:	add	x0, sp, #0xa0
   34cf0:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   34cf4:	cmp	w0, #0x0
   34cf8:	cset	w0, eq  // eq = none
   34cfc:	and	w0, w0, #0xff
   34d00:	ldp	x29, x30, [sp]
   34d04:	mov	x12, #0x10a0                	// #4256
   34d08:	add	sp, sp, x12
   34d0c:	ret
   34d10:	mov	x12, #0x20b0                	// #8368
   34d14:	sub	sp, sp, x12
   34d18:	stp	x29, x30, [sp]
   34d1c:	mov	x29, sp
   34d20:	str	x0, [sp, #24]
   34d24:	str	x1, [sp, #16]
   34d28:	add	x0, sp, #0x1, lsl #12
   34d2c:	add	x0, x0, #0xa8
   34d30:	mov	x3, #0x0                   	// #0
   34d34:	mov	x2, #0x1000                	// #4096
   34d38:	mov	x1, x0
   34d3c:	ldr	x0, [sp, #24]
   34d40:	bl	34b5c <scols_init_debug@@SMARTCOLS_2.25+0x1c114>
   34d44:	cmp	x0, #0x0
   34d48:	b.ne	34d54 <scols_init_debug@@SMARTCOLS_2.25+0x1c30c>  // b.any
   34d4c:	mov	w0, #0x0                   	// #0
   34d50:	b	34dc4 <scols_init_debug@@SMARTCOLS_2.25+0x1c37c>
   34d54:	add	x1, sp, #0x28
   34d58:	add	x0, sp, #0x1, lsl #12
   34d5c:	add	x0, x0, #0xa8
   34d60:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   34d64:	cmp	w0, #0x0
   34d68:	b.eq	34d74 <scols_init_debug@@SMARTCOLS_2.25+0x1c32c>  // b.none
   34d6c:	mov	w0, #0x0                   	// #0
   34d70:	b	34dc4 <scols_init_debug@@SMARTCOLS_2.25+0x1c37c>
   34d74:	add	x1, sp, #0xa8
   34d78:	add	x0, sp, #0x1, lsl #12
   34d7c:	add	x0, x0, #0xa8
   34d80:	mov	x2, #0xfff                 	// #4095
   34d84:	bl	76a0 <readlink@plt>
   34d88:	str	x0, [sp, #8360]
   34d8c:	ldr	x0, [sp, #8360]
   34d90:	cmp	x0, #0x0
   34d94:	b.ge	34da0 <scols_init_debug@@SMARTCOLS_2.25+0x1c358>  // b.tcont
   34d98:	mov	w0, #0x0                   	// #0
   34d9c:	b	34dc4 <scols_init_debug@@SMARTCOLS_2.25+0x1c37c>
   34da0:	ldr	x0, [sp, #8360]
   34da4:	add	x1, sp, #0xa8
   34da8:	strb	wzr, [x1, x0]
   34dac:	add	x0, sp, #0xa8
   34db0:	ldr	x1, [sp, #16]
   34db4:	bl	8090 <strstr@plt>
   34db8:	cmp	x0, #0x0
   34dbc:	cset	w0, ne  // ne = any
   34dc0:	and	w0, w0, #0xff
   34dc4:	ldp	x29, x30, [sp]
   34dc8:	mov	x12, #0x20b0                	// #8368
   34dcc:	add	sp, sp, x12
   34dd0:	ret
   34dd4:	stp	x29, x30, [sp, #-64]!
   34dd8:	mov	x29, sp
   34ddc:	str	x0, [sp, #24]
   34de0:	str	wzr, [sp, #44]
   34de4:	str	wzr, [sp, #40]
   34de8:	str	xzr, [sp, #56]
   34dec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34df0:	add	x1, x0, #0xfb0
   34df4:	ldr	x0, [sp, #24]
   34df8:	bl	78a0 <fopen@plt>
   34dfc:	str	x0, [sp, #48]
   34e00:	ldr	x0, [sp, #48]
   34e04:	cmp	x0, #0x0
   34e08:	b.ne	34e14 <scols_init_debug@@SMARTCOLS_2.25+0x1c3cc>  // b.any
   34e0c:	mov	x0, #0x0                   	// #0
   34e10:	b	34e64 <scols_init_debug@@SMARTCOLS_2.25+0x1c41c>
   34e14:	add	x1, sp, #0x28
   34e18:	add	x0, sp, #0x2c
   34e1c:	mov	x3, x1
   34e20:	mov	x2, x0
   34e24:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34e28:	add	x1, x0, #0x18
   34e2c:	ldr	x0, [sp, #48]
   34e30:	bl	79a0 <__isoc99_fscanf@plt>
   34e34:	cmp	w0, #0x2
   34e38:	b.ne	34e58 <scols_init_debug@@SMARTCOLS_2.25+0x1c410>  // b.any
   34e3c:	ldr	w0, [sp, #44]
   34e40:	mov	w2, w0
   34e44:	ldr	w0, [sp, #40]
   34e48:	mov	w1, w0
   34e4c:	mov	w0, w2
   34e50:	bl	77d0 <gnu_dev_makedev@plt>
   34e54:	str	x0, [sp, #56]
   34e58:	ldr	x0, [sp, #48]
   34e5c:	bl	7850 <fclose@plt>
   34e60:	ldr	x0, [sp, #56]
   34e64:	ldp	x29, x30, [sp], #64
   34e68:	ret
   34e6c:	mov	x12, #0x10d0                	// #4304
   34e70:	sub	sp, sp, x12
   34e74:	stp	x29, x30, [sp]
   34e78:	mov	x29, sp
   34e7c:	str	x0, [sp, #40]
   34e80:	str	x1, [sp, #32]
   34e84:	str	x2, [sp, #24]
   34e88:	str	xzr, [sp, #4296]
   34e8c:	str	xzr, [sp, #4288]
   34e90:	ldr	x0, [sp, #40]
   34e94:	cmp	x0, #0x0
   34e98:	b.ne	34ea8 <scols_init_debug@@SMARTCOLS_2.25+0x1c460>  // b.any
   34e9c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1f5b8>
   34ea0:	add	x0, x0, #0xf68
   34ea4:	str	x0, [sp, #40]
   34ea8:	ldr	x0, [sp, #32]
   34eac:	cmp	x0, #0x0
   34eb0:	b.ne	34ed4 <scols_init_debug@@SMARTCOLS_2.25+0x1c48c>  // b.any
   34eb4:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34eb8:	add	x3, x0, #0xc8
   34ebc:	mov	w2, #0x354                 	// #852
   34ec0:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34ec4:	add	x1, x0, #0x20
   34ec8:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34ecc:	add	x0, x0, #0x30
   34ed0:	bl	8230 <__assert_fail@plt>
   34ed4:	mov	x2, #0x5                   	// #5
   34ed8:	ldr	x1, [sp, #32]
   34edc:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34ee0:	add	x0, x0, #0x38
   34ee4:	bl	79d0 <strncmp@plt>
   34ee8:	cmp	w0, #0x0
   34eec:	b.ne	34f20 <scols_init_debug@@SMARTCOLS_2.25+0x1c4d8>  // b.any
   34ef0:	add	x0, sp, #0x30
   34ef4:	mov	x1, x0
   34ef8:	ldr	x0, [sp, #32]
   34efc:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   34f00:	cmp	w0, #0x0
   34f04:	b.ne	34f14 <scols_init_debug@@SMARTCOLS_2.25+0x1c4cc>  // b.any
   34f08:	ldr	x0, [sp, #80]
   34f0c:	str	x0, [sp, #4288]
   34f10:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   34f14:	ldr	x0, [sp, #32]
   34f18:	add	x0, x0, #0x5
   34f1c:	str	x0, [sp, #32]
   34f20:	ldr	x0, [sp, #32]
   34f24:	bl	7b70 <strdup@plt>
   34f28:	str	x0, [sp, #4296]
   34f2c:	ldr	x0, [sp, #4296]
   34f30:	cmp	x0, #0x0
   34f34:	b.eq	3508c <scols_init_debug@@SMARTCOLS_2.25+0x1c644>  // b.none
   34f38:	ldr	x0, [sp, #4296]
   34f3c:	bl	32d90 <scols_init_debug@@SMARTCOLS_2.25+0x1a348>
   34f40:	ldr	x0, [sp, #24]
   34f44:	cmp	x0, #0x0
   34f48:	b.eq	34fec <scols_init_debug@@SMARTCOLS_2.25+0x1c5a4>  // b.none
   34f4c:	mov	x2, #0x3                   	// #3
   34f50:	ldr	x1, [sp, #32]
   34f54:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34f58:	add	x0, x0, #0x40
   34f5c:	bl	79d0 <strncmp@plt>
   34f60:	cmp	w0, #0x0
   34f64:	b.eq	34fec <scols_init_debug@@SMARTCOLS_2.25+0x1c5a4>  // b.none
   34f68:	ldr	x0, [sp, #24]
   34f6c:	bl	7b70 <strdup@plt>
   34f70:	str	x0, [sp, #4280]
   34f74:	ldr	x0, [sp, #4280]
   34f78:	cmp	x0, #0x0
   34f7c:	b.ne	34f8c <scols_init_debug@@SMARTCOLS_2.25+0x1c544>  // b.any
   34f80:	ldr	x0, [sp, #4280]
   34f84:	bl	7dc0 <free@plt>
   34f88:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   34f8c:	ldr	x0, [sp, #4280]
   34f90:	bl	32d90 <scols_init_debug@@SMARTCOLS_2.25+0x1a348>
   34f94:	add	x6, sp, #0xb0
   34f98:	ldr	x5, [sp, #4296]
   34f9c:	ldr	x4, [sp, #4280]
   34fa0:	ldr	x3, [sp, #40]
   34fa4:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34fa8:	add	x2, x0, #0x48
   34fac:	mov	x1, #0x1000                	// #4096
   34fb0:	mov	x0, x6
   34fb4:	bl	77c0 <snprintf@plt>
   34fb8:	str	w0, [sp, #4276]
   34fbc:	ldr	x0, [sp, #4280]
   34fc0:	bl	7dc0 <free@plt>
   34fc4:	ldr	w0, [sp, #4276]
   34fc8:	cmp	w0, #0x0
   34fcc:	b.lt	35094 <scols_init_debug@@SMARTCOLS_2.25+0x1c64c>  // b.tstop
   34fd0:	ldr	w0, [sp, #4276]
   34fd4:	cmp	w0, #0xfff
   34fd8:	b.hi	35094 <scols_init_debug@@SMARTCOLS_2.25+0x1c64c>  // b.pmore
   34fdc:	add	x0, sp, #0xb0
   34fe0:	bl	34dd4 <scols_init_debug@@SMARTCOLS_2.25+0x1c38c>
   34fe4:	str	x0, [sp, #4288]
   34fe8:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   34fec:	add	x5, sp, #0xb0
   34ff0:	ldr	x4, [sp, #4296]
   34ff4:	ldr	x3, [sp, #40]
   34ff8:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   34ffc:	add	x2, x0, #0x60
   35000:	mov	x1, #0x1000                	// #4096
   35004:	mov	x0, x5
   35008:	bl	77c0 <snprintf@plt>
   3500c:	str	w0, [sp, #4276]
   35010:	ldr	w0, [sp, #4276]
   35014:	cmp	w0, #0x0
   35018:	b.lt	3509c <scols_init_debug@@SMARTCOLS_2.25+0x1c654>  // b.tstop
   3501c:	ldr	w0, [sp, #4276]
   35020:	cmp	w0, #0xfff
   35024:	b.hi	3509c <scols_init_debug@@SMARTCOLS_2.25+0x1c654>  // b.pmore
   35028:	add	x0, sp, #0xb0
   3502c:	bl	34dd4 <scols_init_debug@@SMARTCOLS_2.25+0x1c38c>
   35030:	str	x0, [sp, #4288]
   35034:	ldr	x0, [sp, #4288]
   35038:	cmp	x0, #0x0
   3503c:	b.ne	350a4 <scols_init_debug@@SMARTCOLS_2.25+0x1c65c>  // b.any
   35040:	add	x5, sp, #0xb0
   35044:	ldr	x4, [sp, #4296]
   35048:	ldr	x3, [sp, #40]
   3504c:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   35050:	add	x2, x0, #0x78
   35054:	mov	x1, #0x1000                	// #4096
   35058:	mov	x0, x5
   3505c:	bl	77c0 <snprintf@plt>
   35060:	str	w0, [sp, #4276]
   35064:	ldr	w0, [sp, #4276]
   35068:	cmp	w0, #0x0
   3506c:	b.lt	350ac <scols_init_debug@@SMARTCOLS_2.25+0x1c664>  // b.tstop
   35070:	ldr	w0, [sp, #4276]
   35074:	cmp	w0, #0xfff
   35078:	b.hi	350ac <scols_init_debug@@SMARTCOLS_2.25+0x1c664>  // b.pmore
   3507c:	add	x0, sp, #0xb0
   35080:	bl	34dd4 <scols_init_debug@@SMARTCOLS_2.25+0x1c38c>
   35084:	str	x0, [sp, #4288]
   35088:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   3508c:	nop
   35090:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   35094:	nop
   35098:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   3509c:	nop
   350a0:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   350a4:	nop
   350a8:	b	350b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c668>
   350ac:	nop
   350b0:	ldr	x0, [sp, #4296]
   350b4:	bl	7dc0 <free@plt>
   350b8:	ldr	x0, [sp, #4288]
   350bc:	ldp	x29, x30, [sp]
   350c0:	mov	x12, #0x10d0                	// #4304
   350c4:	add	sp, sp, x12
   350c8:	ret
   350cc:	stp	x29, x30, [sp, #-32]!
   350d0:	mov	x29, sp
   350d4:	str	x0, [sp, #24]
   350d8:	mov	x2, #0x0                   	// #0
   350dc:	ldr	x1, [sp, #24]
   350e0:	mov	x0, #0x0                   	// #0
   350e4:	bl	34e6c <scols_init_debug@@SMARTCOLS_2.25+0x1c424>
   350e8:	ldp	x29, x30, [sp], #32
   350ec:	ret
   350f0:	stp	x29, x30, [sp, #-224]!
   350f4:	mov	x29, sp
   350f8:	str	x19, [sp, #16]
   350fc:	str	x0, [sp, #56]
   35100:	str	x1, [sp, #48]
   35104:	str	x2, [sp, #40]
   35108:	ldr	x2, [sp, #40]
   3510c:	ldr	x1, [sp, #48]
   35110:	ldr	x0, [sp, #56]
   35114:	bl	33850 <scols_init_debug@@SMARTCOLS_2.25+0x1ae08>
   35118:	str	x0, [sp, #208]
   3511c:	str	xzr, [sp, #216]
   35120:	ldr	x0, [sp, #208]
   35124:	cmp	x0, #0x0
   35128:	b.eq	351c8 <scols_init_debug@@SMARTCOLS_2.25+0x1c780>  // b.none
   3512c:	ldr	x0, [sp, #208]
   35130:	bl	74f0 <strlen@plt>
   35134:	str	x0, [sp, #200]
   35138:	ldr	x0, [sp, #200]
   3513c:	add	x0, x0, #0x6
   35140:	ldr	x1, [sp, #40]
   35144:	cmp	x1, x0
   35148:	b.cc	351d0 <scols_init_debug@@SMARTCOLS_2.25+0x1c788>  // b.lo, b.ul, b.last
   3514c:	ldr	x0, [sp, #48]
   35150:	add	x3, x0, #0x5
   35154:	ldr	x0, [sp, #200]
   35158:	add	x0, x0, #0x1
   3515c:	mov	x2, x0
   35160:	ldr	x1, [sp, #208]
   35164:	mov	x0, x3
   35168:	bl	7450 <memmove@plt>
   3516c:	mov	x2, #0x5                   	// #5
   35170:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x205b8>
   35174:	add	x1, x0, #0x38
   35178:	ldr	x0, [sp, #48]
   3517c:	bl	7430 <memcpy@plt>
   35180:	add	x0, sp, #0x48
   35184:	mov	x1, x0
   35188:	ldr	x0, [sp, #48]
   3518c:	bl	35358 <scols_init_debug@@SMARTCOLS_2.25+0x1c910>
   35190:	cmp	w0, #0x0
   35194:	b.ne	351d8 <scols_init_debug@@SMARTCOLS_2.25+0x1c790>  // b.any
   35198:	ldr	w0, [sp, #88]
   3519c:	and	w0, w0, #0xf000
   351a0:	cmp	w0, #0x6, lsl #12
   351a4:	b.ne	351d8 <scols_init_debug@@SMARTCOLS_2.25+0x1c790>  // b.any
   351a8:	ldr	x19, [sp, #104]
   351ac:	ldr	x0, [sp, #56]
   351b0:	bl	351ec <scols_init_debug@@SMARTCOLS_2.25+0x1c7a4>
   351b4:	cmp	x19, x0
   351b8:	b.ne	351d8 <scols_init_debug@@SMARTCOLS_2.25+0x1c790>  // b.any
   351bc:	ldr	x0, [sp, #48]
   351c0:	str	x0, [sp, #216]
   351c4:	b	351dc <scols_init_debug@@SMARTCOLS_2.25+0x1c794>
   351c8:	nop
   351cc:	b	351dc <scols_init_debug@@SMARTCOLS_2.25+0x1c794>
   351d0:	nop
   351d4:	b	351dc <scols_init_debug@@SMARTCOLS_2.25+0x1c794>
   351d8:	nop
   351dc:	ldr	x0, [sp, #216]
   351e0:	ldr	x19, [sp, #16]
   351e4:	ldp	x29, x30, [sp], #224
   351e8:	ret
   351ec:	stp	x29, x30, [sp, #-32]!
   351f0:	mov	x29, sp
   351f4:	str	x0, [sp, #24]
   351f8:	ldr	x0, [sp, #24]
   351fc:	bl	2f738 <scols_init_debug@@SMARTCOLS_2.25+0x16cf0>
   35200:	ldr	x0, [x0]
   35204:	ldp	x29, x30, [sp], #32
   35208:	ret
   3520c:	stp	x29, x30, [sp, #-64]!
   35210:	mov	x29, sp
   35214:	str	x0, [sp, #40]
   35218:	str	x1, [sp, #32]
   3521c:	str	x2, [sp, #24]
   35220:	mov	x2, #0x0                   	// #0
   35224:	mov	x1, #0x0                   	// #0
   35228:	ldr	x0, [sp, #40]
   3522c:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a834>
   35230:	str	x0, [sp, #48]
   35234:	str	xzr, [sp, #56]
   35238:	ldr	x0, [sp, #48]
   3523c:	cmp	x0, #0x0
   35240:	b.eq	35260 <scols_init_debug@@SMARTCOLS_2.25+0x1c818>  // b.none
   35244:	ldr	x2, [sp, #24]
   35248:	ldr	x1, [sp, #32]
   3524c:	ldr	x0, [sp, #48]
   35250:	bl	350f0 <scols_init_debug@@SMARTCOLS_2.25+0x1c6a8>
   35254:	str	x0, [sp, #56]
   35258:	ldr	x0, [sp, #48]
   3525c:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   35260:	ldr	x0, [sp, #56]
   35264:	ldp	x29, x30, [sp], #64
   35268:	ret
   3526c:	stp	x29, x30, [sp, #-64]!
   35270:	mov	x29, sp
   35274:	str	x0, [sp, #40]
   35278:	str	x1, [sp, #32]
   3527c:	str	x2, [sp, #24]
   35280:	mov	x2, #0x0                   	// #0
   35284:	mov	x1, #0x0                   	// #0
   35288:	ldr	x0, [sp, #40]
   3528c:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a834>
   35290:	str	x0, [sp, #48]
   35294:	str	xzr, [sp, #56]
   35298:	ldr	x0, [sp, #48]
   3529c:	cmp	x0, #0x0
   352a0:	b.eq	352c0 <scols_init_debug@@SMARTCOLS_2.25+0x1c878>  // b.none
   352a4:	ldr	x2, [sp, #24]
   352a8:	ldr	x1, [sp, #32]
   352ac:	ldr	x0, [sp, #48]
   352b0:	bl	33850 <scols_init_debug@@SMARTCOLS_2.25+0x1ae08>
   352b4:	str	x0, [sp, #56]
   352b8:	ldr	x0, [sp, #48]
   352bc:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   352c0:	ldr	x0, [sp, #56]
   352c4:	ldp	x29, x30, [sp], #64
   352c8:	ret
   352cc:	mov	x12, #0x1040                	// #4160
   352d0:	sub	sp, sp, x12
   352d4:	stp	x29, x30, [sp]
   352d8:	mov	x29, sp
   352dc:	str	x0, [sp, #24]
   352e0:	mov	x2, #0x0                   	// #0
   352e4:	mov	x1, #0x0                   	// #0
   352e8:	ldr	x0, [sp, #24]
   352ec:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a834>
   352f0:	str	x0, [sp, #4144]
   352f4:	str	wzr, [sp, #4156]
   352f8:	ldr	x0, [sp, #4144]
   352fc:	cmp	x0, #0x0
   35300:	b.eq	35334 <scols_init_debug@@SMARTCOLS_2.25+0x1c8ec>  // b.none
   35304:	add	x0, sp, #0x20
   35308:	mov	x2, #0x1001                	// #4097
   3530c:	mov	x1, x0
   35310:	ldr	x0, [sp, #4144]
   35314:	bl	33850 <scols_init_debug@@SMARTCOLS_2.25+0x1ae08>
   35318:	str	x0, [sp, #4136]
   3531c:	ldr	x1, [sp, #4136]
   35320:	ldr	x0, [sp, #4144]
   35324:	bl	33b20 <scols_init_debug@@SMARTCOLS_2.25+0x1b0d8>
   35328:	str	w0, [sp, #4156]
   3532c:	ldr	x0, [sp, #4144]
   35330:	bl	2f34c <scols_init_debug@@SMARTCOLS_2.25+0x16904>
   35334:	ldr	w0, [sp, #4156]
   35338:	ldp	x29, x30, [sp]
   3533c:	mov	x12, #0x1040                	// #4160
   35340:	add	sp, sp, x12
   35344:	ret
   35348:	adrp	x2, 51000 <scols_init_debug@@SMARTCOLS_2.25+0x385b8>
   3534c:	mov	x1, #0x0                   	// #0
   35350:	ldr	x2, [x2, #2056]
   35354:	b	7710 <__cxa_atexit@plt>
   35358:	mov	x2, x1
   3535c:	mov	x1, x0
   35360:	mov	w0, #0x0                   	// #0
   35364:	b	8290 <__xstat@plt>
   35368:	mov	x2, x1
   3536c:	mov	w1, w0
   35370:	mov	w0, #0x0                   	// #0
   35374:	b	8080 <__fxstat@plt>
   35378:	mov	x4, x1
   3537c:	mov	x5, x2
   35380:	mov	w1, w0
   35384:	mov	x2, x4
   35388:	mov	w0, #0x0                   	// #0
   3538c:	mov	w4, w3
   35390:	mov	x3, x5
   35394:	b	83e0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000035398 <.fini>:
   35398:	stp	x29, x30, [sp, #-16]!
   3539c:	mov	x29, sp
   353a0:	ldp	x29, x30, [sp], #16
   353a4:	ret
