Running: xsim.dir/SR_gated_latch_dataflow_tb_behav/xsimk.exe -simmode gui -wdb SR_gated_latch_dataflow_tb_behav.wdb -simrunnum 0 -socket 56462
Design successfully loaded
Design Loading Memory Usage: 6020 KB (Peak: 6020 KB)
Design Loading CPU Usage: 46 ms
Simulation completed
Simulation Memory Usage: 6612 KB (Peak: 6612 KB)
Simulation CPU Usage: 77 ms
