Info: Starting: Create simulation model
Info: qsys-generate C:\dsp_fpga\TP11_Cordic\nco_ent.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\dsp_fpga\TP11_Cordic\nco_ent\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP11_Cordic/nco_ent.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 20.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco_ent: Generating nco_ent "nco_ent" for SIM_VHDL
Info: nco_ii_0: "nco_ent" instantiated altera_nco_ii "nco_ii_0"
Info: nco_ent: Done "nco_ent" with 2 modules, 32 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\dsp_fpga\TP11_Cordic\nco_ent\nco_ent.spd --output-directory=C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\dsp_fpga\TP11_Cordic\nco_ent\nco_ent.spd --output-directory=C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/dsp_fpga/TP11_Cordic/nco_ent/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\dsp_fpga\TP11_Cordic\nco_ent.qsys --block-symbol-file --output-directory=C:\dsp_fpga\TP11_Cordic\nco_ent --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP11_Cordic/nco_ent.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 20.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\dsp_fpga\TP11_Cordic\nco_ent.qsys --synthesis=VHDL --output-directory=C:\dsp_fpga\TP11_Cordic\nco_ent\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP11_Cordic/nco_ent.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 20.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco_ent: Generating nco_ent "nco_ent" for QUARTUS_SYNTH
Info: nco_ii_0: "nco_ent" instantiated altera_nco_ii "nco_ii_0"
Info: nco_ent: Done "nco_ent" with 2 modules, 19 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
