// Seed: 452633576
module module_0;
  logic id_1;
  ;
  assign module_2.id_5 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output supply1 id_2;
  output wire id_1;
  assign id_2 = (-1);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_9 = 32'd82
) (
    output wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wand id_8,
    input uwire _id_9
);
  reg [-1 : id_9] id_11, id_12;
  always_latch id_12 <= 1;
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
