===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6279 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3320 ( 15.2%)    0.3320 ( 20.4%)  FIR Parser
    0.9863 ( 45.3%)    0.6427 ( 39.5%)  'firrtl.circuit' Pipeline
    0.1268 (  5.8%)    0.0688 (  4.2%)    'firrtl.module' Pipeline
    0.1268 (  5.8%)    0.0688 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0164 (  0.8%)    0.0164 (  1.0%)    InferWidths
    0.1594 (  7.3%)    0.1594 (  9.8%)    LowerBundleVector
    0.6361 ( 29.2%)    0.3524 ( 21.6%)    'firrtl.module' Pipeline
    0.0957 (  4.4%)    0.0515 (  3.2%)      ExpandWhens
    0.5404 ( 24.8%)    0.3009 ( 18.5%)      SimpleCanonicalizer
    0.0427 (  2.0%)    0.0427 (  2.6%)    IMConstProp
    0.0037 (  0.2%)    0.0037 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0047 (  0.2%)    0.0028 (  0.2%)    'firrtl.module' Pipeline
    0.0047 (  0.2%)    0.0028 (  0.2%)      CheckWidths
    0.2293 ( 10.5%)    0.2293 ( 14.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3759 ( 17.3%)    0.1923 ( 11.8%)  'hw.module' Pipeline
    0.0080 (  0.4%)    0.0062 (  0.4%)    HWCleanup
    0.1859 (  8.5%)    0.0981 (  6.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1820 (  8.4%)    0.0982 (  6.0%)    SimpleCanonicalizer
    0.0222 (  1.0%)    0.0222 (  1.4%)  HWLegalizeNames
    0.0482 (  2.2%)    0.0258 (  1.6%)  'hw.module' Pipeline
    0.0481 (  2.2%)    0.0257 (  1.6%)    PrettifyVerilog
    0.1826 (  8.4%)    0.1826 ( 11.2%)  Output
    0.0008 (  0.0%)    0.0008 (  0.0%)  Rest
    2.1774 (100.0%)    1.6279 (100.0%)  Total

{
  totalTime: 1.638,
  maxMemory: 87531520
}
