
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source design_1_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.cache/wt [current_project]
# set_property parent.project_path E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths {
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0
# } [current_project]
# add_files E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z020clg400-2
Command: synth_design -top design_1_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -1871 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_full_master_v1_0_M00_AXI with formal parameter declaration list [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0_M00_AXI.v:192]
WARNING: [Synth 8-1958] event expressions must result in a singular type [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:591]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 258.172 ; gain = 99.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'GND' [D:/install/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [D:/install/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_full_master_0_0' [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_master_0_0/synth/design_1_axi_full_master_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_full_master_v1_0' [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_full_master_v1_0_M00_AXI' [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 10 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0_M00_AXI.v:753]
INFO: [Synth 8-256] done synthesizing module 'axi_full_master_v1_0_M00_AXI' (2#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_full_master_v1_0' (3#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_full_master_0_0' (4#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_master_0_0/synth/design_1_axi_full_master_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_full_slave2_0_0' [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_slave2_0_0/synth/design_1_axi_full_slave2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_full_slave2_v1_0' [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_full_slave2_v1_0_S00_AXI' [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net axi_buser in module/entity axi_full_slave2_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:171]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity axi_full_slave2_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:178]
INFO: [Synth 8-256] done synthesizing module 'axi_full_slave2_v1_0_S00_AXI' (5#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_full_slave2_v1_0' (6#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_full_slave2_0_0' (7#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_slave2_0_0/synth/design_1_axi_full_slave2_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (8#1) [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (9#1) [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 277.168 ; gain = 118.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 277.168 ; gain = 118.168
---------------------------------------------------------------------------------
Loading clock regions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/install/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from D:/install/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 604.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i/axi_full_master_0. (constraint file  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i/axi_full_slave2_0. (constraint file  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/synth_1/dont_touch.xdc, line 11).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:302]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:457]
WARNING: [Synth 8-3848] Net axi_buser in module/entity axi_full_slave2_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:171]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity axi_full_slave2_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---RAMs : 
	               2K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_wrapper 
Detailed RTL Component Info : 
Module axi_full_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axi_full_master_v1_0 
Detailed RTL Component Info : 
Module design_1_axi_full_master_0_0 
Detailed RTL Component Info : 
Module axi_full_slave2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               2K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 2     
Module axi_full_slave2_v1_0 
Detailed RTL Component Info : 
Module design_1_axi_full_slave2_0_0 
Detailed RTL Component Info : 
Module design_1 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 604.770 ; gain = 445.770

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------------------+
|Module Name                  | RTL Object                                                                       | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                 | 
+-----------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------------------+
|design_1_axi_full_slave2_0_0 | inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | 256 X 8(READ_FIRST)    | W |   | 256 X 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_axi_full_slave2_0_0/extram__5  | 
|design_1_axi_full_slave2_0_0 | inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | 256 X 8(READ_FIRST)    | W |   | 256 X 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_axi_full_slave2_0_0/extram__7  | 
|design_1_axi_full_slave2_0_0 | inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | 256 X 8(READ_FIRST)    | W |   | 256 X 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_axi_full_slave2_0_0/extram__9  | 
|design_1_axi_full_slave2_0_0 | inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | 256 X 8(READ_FIRST)    | W |   | 256 X 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_axi_full_slave2_0_0/extram__11 | 
+-----------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 604.770 ; gain = 445.770

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5] ) is unused and will be removed from module design_1_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave2_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module design_1_axi_full_slave2_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave2_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module design_1_axi_full_slave2_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave2_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module design_1_axi_full_slave2_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave2_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module design_1_axi_full_slave2_0_0.
INFO: [Synth 8-4480] The timing for the instance \inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    19|
|3     |GND      |     1|
|4     |LUT1     |    22|
|5     |LUT2     |    69|
|6     |LUT3     |    29|
|7     |LUT4     |    57|
|8     |LUT5     |    21|
|9     |LUT6     |    57|
|10    |MUXCY_L  |   112|
|11    |RAMB18E1 |     4|
|12    |XORCY    |   116|
|13    |FDRE     |   198|
|14    |FDSE     |     2|
|15    |IBUF     |     3|
|16    |OBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------+------+
|      |Instance                                  |Module                       |Cells |
+------+------------------------------------------+-----------------------------+------+
|1     |top                                       |                             |   713|
|2     |  design_1_i                              |design_1                     |   707|
|3     |    axi_full_master_0                     |design_1_axi_full_master_0_0 |   463|
|4     |      inst                                |axi_full_master_v1_0         |   463|
|5     |        axi_full_master_v1_0_M00_AXI_inst |axi_full_master_v1_0_M00_AXI |   463|
|6     |    axi_full_slave2_0                     |design_1_axi_full_slave2_0_0 |   243|
|7     |      inst                                |axi_full_slave2_v1_0         |   243|
|8     |        axi_full_slave2_v1_0_S00_AXI_inst |axi_full_slave2_v1_0_S00_AXI |   243|
+------+------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 604.770 ; gain = 445.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 604.770 ; gain = 78.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 604.770 ; gain = 445.770
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 604.770 ; gain = 405.602
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 604.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 13 11:07:40 2020...
