<p> <span class="legacy-color-text-blue1">Below information is copied from /home/mentor/covercheck/ directory.</span></p><p><strong><span class="legacy-color-text-blue1">Setup</span></strong></p><p><span class="legacy-color-text-blue1">setenv PATH /engr/dev/tools/mentor/questa-10.4d_2//questasim/<a class="external-link" href="http://linux_x86_64/engr/dev/tools/mentor/visualizer-10.4d/visualizer/linux_x86_64:/home/mentor/formal_10.4d_2/linux_x86_64/bin:$PAT" rel="nofollow"><span class="legacy-color-text-blue1">linux_x86_64:/engr/dev/tools/mentor/visualizer-10.4d/visualizer/linux_x86_64:/home/mentor/formal_10.4d_2/linux_x86_64/bin:$PAT</span></a>H</span><br/><span class="legacy-color-text-blue1">setenv LM_LICENSE_FILE 1717@lic-node0:1717@mondavi</span></p><p><span class="legacy-color-text-blue1"><br/></span></p><p><strong><span class="legacy-color-text-blue1">Usage Flow</span></strong></p><p><span class="legacy-color-text-blue1">Below commands are from Makefile provided by Mentor AE. Depending on the usage we integrate this information into rsim script. For now I am documenting all the steps.</span></p><p><span class="legacy-color-text-blue1">After running regression with '-o' rsim switch &amp; 'COVER_ON' define on questa. Follow below steps. All commands are specified in Makefile</span><span class="legacy-color-text-blue1"> </span></p><ul><li><span class="legacy-color-text-blue1">To generate merged ucdb data base. Run below command from exe/ directory.</span></li></ul><p style="margin-left: 60.0px;"><span class="legacy-color-text-blue1"><strong>vcover merge –out  merged.ucdb ../run/*/*.ucdb</strong></span></p><ul><li><span class="legacy-color-text-blue1"> </span><span class="legacy-color-text-blue1">To view coverage results</span></li></ul><p style="margin-left: 60.0px;"><span class="legacy-color-text-blue1"><strong>vsim –viewcov merged.ucdb</strong></span></p><ul><li><span class="legacy-color-text-blue1">To run Cover-check formal analysis tool to run un-reachability analysis. Refer make file for the commands</span></li></ul><p style="margin-left: 60.0px;"><span class="legacy-color-text-blue1">You have to mention the rtl top instance, point to merged.ucdb, and set timeout depending on your requirements and '-j' switch is to specify number of cores the machine has. Set default value to 2 is advised.</span><span class="legacy-color-text-blue1"> </span></p><p style="margin-left: 60.0px;"><span class="legacy-color-text-blue1">Also provide file name to write down exclusions generated by the tool.</span></p><ul><li><span class="legacy-color-text-blue1">Bring up questa with exclusions generated by the formal tool. To get actual coverage numbers.</span></li><li><span class="legacy-color-text-blue1">Also while running 'qverify', we can provide constraints file has input to guide Formal tool that certain values are constant like forcing inputs to certain values or forcing certain register values to constants. <span class="legacy-color-text-orange1">I am not sure what is the switch to enable this feature in qverify.</span><br/></span></li></ul><p style="margin-left: 60.0px;"><span class="legacy-color-text-blue1">netlist constant u1.u2.reg 4’h0</span></p><p><strong><span class="legacy-color-text-blue1">Coverage Analysis</span></strong></p><ul><li><span class="legacy-color-text-blue1">In Questa, We mainly focus on Statements Coverage (Synopsys dve equivalent is 'line coverage') and FEC condition &amp; expression coverage (Synopsys merges both of them to 'Contional coverage').</span></li><li><span class="legacy-color-text-blue1">Attached Email discussion from Mentor AE on explanation about FEC condition &amp; expression coverage.<br/></span></li></ul><p> </p><p><strong><span class="legacy-color-text-blue1">Email Conversion with Mentor AE on FEC coverage</span></strong></p><p> </p><p><span class="legacy-color-text-blue1"> Condition coverage — analyzes the decision made in “if” and ternary statements and can be considered as an extension to branch coverage.</span></p><p> </p><p><span class="legacy-color-text-blue1">Expression coverage — analyzes the expressions on the right hand side of assignment statements, and is similar to condition coverage.</span></p><p> </p><p><span class="legacy-color-text-blue1">Our understanding is VCS doesn’t have expr coverage. They ‘mostly’ cover logical expressions anywhere in RTL as condition coverage. It is often subset of our combined expression and condition coverage.</span></p><p> </p><p><span class="legacy-color-text-blue1">But, here is a simple one to illustrate:</span></p><p> </p><p style="margin-left: 30.0px;"><span class="legacy-color-text-blue1">assign xx = (xyz == abc) ? a1 : a2; <br/></span></p><p> </p><p><span class="legacy-color-text-blue1">We will do branch and cond coverage on it. VCS will do branch and condition coverage on it.</span></p><p> </p><p style="margin-left: 30.0px;"><span class="legacy-color-text-blue1"> Initial a = xyz &amp;&amp; abc;</span></p><p> </p><p><span class="legacy-color-text-blue1"> We will do expression coverage on it. VCS will do condition coverage on it.</span></p><p> </p><p><span class="legacy-color-text-blue1"><br/></span></p><p><span class="legacy-color-text-blue1"><a href="/wiki/spaces/ENGR/pages/16168855/Mentor+Unreachability+Analysis+Tool?preview=%2F16168855%2F16285068%2FMakefile"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-file.png'); width: 250px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Makefile</span></a></span></p><p><span class="legacy-color-text-blue1"><br/></span></p><p><span class="legacy-color-text-blue1"><br/></span></p>