<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiStreamRingBuffer.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiStreamRingBuffer_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">AxiStreamRingBuffer.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiStreamRingBuffer_1_1rtl.html">AxiStreamRingBuffer::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a2470ce5854334c535136c90b7078043e" id="r_a2470ce5854334c535136c90b7078043e"><td class="memItemLeft" align="right" valign="top"><a id="a2470ce5854334c535136c90b7078043e" name="a2470ce5854334c535136c90b7078043e"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a2470ce5854334c535136c90b7078043e">dataComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axilRstSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferClearSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataR</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataValue</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">extTrig</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">softTrigSync</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa965ab49460abd39c1ddcb2734f03913" id="r_aa965ab49460abd39c1ddcb2734f03913"><td class="memItemLeft" align="right" valign="top"><a id="aa965ab49460abd39c1ddcb2734f03913" name="aa965ab49460abd39c1ddcb2734f03913"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#aa965ab49460abd39c1ddcb2734f03913">dataSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">dataClk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ad01d0f21ad12cc8be7ba1c5d09556ab7" id="r_ad01d0f21ad12cc8be7ba1c5d09556ab7"><td class="memItemLeft" align="right" valign="top"><a id="ad01d0f21ad12cc8be7ba1c5d09556ab7" name="ad01d0f21ad12cc8be7ba1c5d09556ab7"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ad01d0f21ad12cc8be7ba1c5d09556ab7">axiComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">armed</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilR</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferLength</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRstSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">firstAddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ramRdData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">readReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">txSlave</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7aada25d3f963f9bb42e005fb831d435" id="r_a7aada25d3f963f9bb42e005fb831d435"><td class="memItemLeft" align="right" valign="top"><a id="a7aada25d3f963f9bb42e005fb831d435" name="a7aada25d3f963f9bb42e005fb831d435"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a7aada25d3f963f9bb42e005fb831d435">axiSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axilClk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilRst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a2470ce5854334c535136c90b7078043e" id="r_a2470ce5854334c535136c90b7078043e"><td class="memItemLeft" align="right" valign="top"><a id="a2470ce5854334c535136c90b7078043e" name="a2470ce5854334c535136c90b7078043e"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a2470ce5854334c535136c90b7078043e">dataComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axilRstSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferClearSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataR</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataValue</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">extTrig</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">softTrigSync</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa965ab49460abd39c1ddcb2734f03913" id="r_aa965ab49460abd39c1ddcb2734f03913"><td class="memItemLeft" align="right" valign="top"><a id="aa965ab49460abd39c1ddcb2734f03913" name="aa965ab49460abd39c1ddcb2734f03913"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#aa965ab49460abd39c1ddcb2734f03913">dataSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">dataClk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ad01d0f21ad12cc8be7ba1c5d09556ab7" id="r_ad01d0f21ad12cc8be7ba1c5d09556ab7"><td class="memItemLeft" align="right" valign="top"><a id="ad01d0f21ad12cc8be7ba1c5d09556ab7" name="ad01d0f21ad12cc8be7ba1c5d09556ab7"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ad01d0f21ad12cc8be7ba1c5d09556ab7">axiComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">armed</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilR</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferLength</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRstSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">firstAddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ramRdData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">readReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">txSlave</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7aada25d3f963f9bb42e005fb831d435" id="r_a7aada25d3f963f9bb42e005fb831d435"><td class="memItemLeft" align="right" valign="top"><a id="a7aada25d3f963f9bb42e005fb831d435" name="a7aada25d3f963f9bb42e005fb831d435"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a7aada25d3f963f9bb42e005fb831d435">axiSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axilClk</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilRst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a75ed25f72cf2bb7c8d630b4efa512c90" id="r_a75ed25f72cf2bb7c8d630b4efa512c90"><td class="memItemLeft" align="right" valign="top"><a id="a75ed25f72cf2bb7c8d630b4efa512c90" name="a75ed25f72cf2bb7c8d630b4efa512c90"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a75ed25f72cf2bb7c8d630b4efa512c90">AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dataBytes</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tKeepMode</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_FIXED_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tUserMode</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tDestBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tUserBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tIdBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a664a0a4f6aaf470408528371f95355fa" id="r_a664a0a4f6aaf470408528371f95355fa"><td class="memItemLeft" align="right" valign="top"><a id="a664a0a4f6aaf470408528371f95355fa" name="a664a0a4f6aaf470408528371f95355fa"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a664a0a4f6aaf470408528371f95355fa">DATA_REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataRegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">enable</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">armed</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ramWrEn</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">readReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ramWrData</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferLength</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">firstAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">nextAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab91d79da1616c4a77c391334e9cff83c" id="r_ab91d79da1616c4a77c391334e9cff83c"><td class="memItemLeft" align="right" valign="top"><a id="ab91d79da1616c4a77c391334e9cff83c" name="ab91d79da1616c4a77c391334e9cff83c"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab91d79da1616c4a77c391334e9cff83c">AXIL_REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxilRegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">trigCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">continuous</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">softTrig</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferClear</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wordCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ramRdAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdEn</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axilReadSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axilWriteSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">txMaster</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dataState</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">trigState</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a7b091d2d4675bf6161bd7c21717dca19" id="r_a7b091d2d4675bf6161bd7c21717dca19"><td class="memItemLeft" align="right" valign="top"><a id="a7b091d2d4675bf6161bd7c21717dca19" name="a7b091d2d4675bf6161bd7c21717dca19"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a7b091d2d4675bf6161bd7c21717dca19">DataStateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">MOVE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">CLEARED_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a86cb8257b375ec6d533c255ef79eebb3" id="r_a86cb8257b375ec6d533c255ef79eebb3"><td class="memItemLeft" align="right" valign="top"><a id="a86cb8257b375ec6d533c255ef79eebb3" name="a86cb8257b375ec6d533c255ef79eebb3"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a86cb8257b375ec6d533c255ef79eebb3">TrigStateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ARMED_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a3ee3003969f42db2ee118e406185cd19" id="r_a3ee3003969f42db2ee118e406185cd19"><td class="memItemLeft" align="right" valign="top"><a id="a3ee3003969f42db2ee118e406185cd19" name="a3ee3003969f42db2ee118e406185cd19"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3ee3003969f42db2ee118e406185cd19">dataR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataRegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a27fcd0770d5f78543d3b31bb87f288fa" id="r_a27fcd0770d5f78543d3b31bb87f288fa"><td class="memItemLeft" align="right" valign="top"><a id="a27fcd0770d5f78543d3b31bb87f288fa" name="a27fcd0770d5f78543d3b31bb87f288fa"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a27fcd0770d5f78543d3b31bb87f288fa">dataRin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataRegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a553120d6f23e37356a287df12ddaa382" id="r_a553120d6f23e37356a287df12ddaa382"><td class="memItemLeft" align="right" valign="top"><a id="a553120d6f23e37356a287df12ddaa382" name="a553120d6f23e37356a287df12ddaa382"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a553120d6f23e37356a287df12ddaa382">softTrigSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a59718c68d66f243d657aeacccdbf9179" id="r_a59718c68d66f243d657aeacccdbf9179"><td class="memItemLeft" align="right" valign="top"><a id="a59718c68d66f243d657aeacccdbf9179" name="a59718c68d66f243d657aeacccdbf9179"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a59718c68d66f243d657aeacccdbf9179">bufferClearSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3358988023e0472f6287cfea797ae3b7" id="r_a3358988023e0472f6287cfea797ae3b7"><td class="memItemLeft" align="right" valign="top"><a id="a3358988023e0472f6287cfea797ae3b7" name="a3358988023e0472f6287cfea797ae3b7"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3358988023e0472f6287cfea797ae3b7">axilR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxilRegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a07a18cb172d3678a48a13bedfde717be" id="r_a07a18cb172d3678a48a13bedfde717be"><td class="memItemLeft" align="right" valign="top"><a id="a07a18cb172d3678a48a13bedfde717be" name="a07a18cb172d3678a48a13bedfde717be"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a07a18cb172d3678a48a13bedfde717be">axilRin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxilRegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a57d2f2c50c7a9a6602b38c6539bcc264" id="r_a57d2f2c50c7a9a6602b38c6539bcc264"><td class="memItemLeft" align="right" valign="top"><a id="a57d2f2c50c7a9a6602b38c6539bcc264" name="a57d2f2c50c7a9a6602b38c6539bcc264"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a57d2f2c50c7a9a6602b38c6539bcc264">fifoDin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a169512b26169fe0462208bd964212dc4" id="r_a169512b26169fe0462208bd964212dc4"><td class="memItemLeft" align="right" valign="top"><a id="a169512b26169fe0462208bd964212dc4" name="a169512b26169fe0462208bd964212dc4"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a169512b26169fe0462208bd964212dc4">fifoDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc445d3b08a9f74388f1517f83a54887" id="r_afc445d3b08a9f74388f1517f83a54887"><td class="memItemLeft" align="right" valign="top"><a id="afc445d3b08a9f74388f1517f83a54887" name="afc445d3b08a9f74388f1517f83a54887"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#afc445d3b08a9f74388f1517f83a54887">ramRdData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a76fda45e4d3b6f1e65225ca3adefe734" id="r_a76fda45e4d3b6f1e65225ca3adefe734"><td class="memItemLeft" align="right" valign="top"><a id="a76fda45e4d3b6f1e65225ca3adefe734" name="a76fda45e4d3b6f1e65225ca3adefe734"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a76fda45e4d3b6f1e65225ca3adefe734">firstAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3bb7e031b1e5dc0064e9284f2fe9e3d4" id="r_a3bb7e031b1e5dc0064e9284f2fe9e3d4"><td class="memItemLeft" align="right" valign="top"><a id="a3bb7e031b1e5dc0064e9284f2fe9e3d4" name="a3bb7e031b1e5dc0064e9284f2fe9e3d4"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3bb7e031b1e5dc0064e9284f2fe9e3d4">bufferLength</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae925ef4e71b4b01f5e6411e0c0ba781c" id="r_ae925ef4e71b4b01f5e6411e0c0ba781c"><td class="memItemLeft" align="right" valign="top"><a id="ae925ef4e71b4b01f5e6411e0c0ba781c" name="ae925ef4e71b4b01f5e6411e0c0ba781c"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae925ef4e71b4b01f5e6411e0c0ba781c">readReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1849e340683aae66d70dd524be2f2929" id="r_a1849e340683aae66d70dd524be2f2929"><td class="memItemLeft" align="right" valign="top"><a id="a1849e340683aae66d70dd524be2f2929" name="a1849e340683aae66d70dd524be2f2929"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a1849e340683aae66d70dd524be2f2929">armed</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3173891423da0ca5c65d6f226564a783" id="r_a3173891423da0ca5c65d6f226564a783"><td class="memItemLeft" align="right" valign="top"><a id="a3173891423da0ca5c65d6f226564a783" name="a3173891423da0ca5c65d6f226564a783"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3173891423da0ca5c65d6f226564a783">fifoRst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a678fc6e26efc8081dc6447302ae294d8" id="r_a678fc6e26efc8081dc6447302ae294d8"><td class="memItemLeft" align="right" valign="top"><a id="a678fc6e26efc8081dc6447302ae294d8" name="a678fc6e26efc8081dc6447302ae294d8"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a678fc6e26efc8081dc6447302ae294d8">axilRstSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af1005424d8793db6e5aa8cf7e0a18d6f" id="r_af1005424d8793db6e5aa8cf7e0a18d6f"><td class="memItemLeft" align="right" valign="top"><a id="af1005424d8793db6e5aa8cf7e0a18d6f" name="af1005424d8793db6e5aa8cf7e0a18d6f"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af1005424d8793db6e5aa8cf7e0a18d6f">dataRstSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abde461c0f59db880bc998fda036678e3" id="r_abde461c0f59db880bc998fda036678e3"><td class="memItemLeft" align="right" valign="top"><a id="abde461c0f59db880bc998fda036678e3" name="abde461c0f59db880bc998fda036678e3"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#abde461c0f59db880bc998fda036678e3">txSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a3607ca3ae9207811762899da9090960c" id="r_a3607ca3ae9207811762899da9090960c"><td class="memItemLeft" align="right" valign="top"><a id="a3607ca3ae9207811762899da9090960c" name="a3607ca3ae9207811762899da9090960c"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3607ca3ae9207811762899da9090960c">DataRegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a8d77c5c5fc882b74d48cbe981c60fe2a" id="r_a8d77c5c5fc882b74d48cbe981c60fe2a"><td class="memItemLeft" align="right" valign="top"><a id="a8d77c5c5fc882b74d48cbe981c60fe2a" name="a8d77c5c5fc882b74d48cbe981c60fe2a"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a8d77c5c5fc882b74d48cbe981c60fe2a">AxilRegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRamXpm</b>  <em><a class="el" href="classSimpleDualPortRamXpm.html">&lt;Entity SimpleDualPortRamXpm&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRamAlteraMf</b>  <em><a class="el" href="classSimpleDualPortRamAlteraMf.html">&lt;Entity SimpleDualPortRamAlteraMf&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRam</b>  <em><a class="el" href="classSimpleDualPortRam.html">&lt;Entity SimpleDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:ab9045a6e08f322fb7e4f9d984f804f97" id="r_ab9045a6e08f322fb7e4f9d984f804f97"><td class="memItemLeft" align="right" valign="top"><a id="ab9045a6e08f322fb7e4f9d984f804f97" name="ab9045a6e08f322fb7e4f9d984f804f97"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab9045a6e08f322fb7e4f9d984f804f97">u_syncvec_dataclk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:a7fd8ef63c1e72b5e9c41de8da42cd97d" id="r_a7fd8ef63c1e72b5e9c41de8da42cd97d"><td class="memItemLeft" align="right" valign="top"><a id="a7fd8ef63c1e72b5e9c41de8da42cd97d" name="a7fd8ef63c1e72b5e9c41de8da42cd97d"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a7fd8ef63c1e72b5e9c41de8da42cd97d">u_rstsync_axilrst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
<tr class="memitem:ae269052708e3c72f04e2103adfe71a8d" id="r_ae269052708e3c72f04e2103adfe71a8d"><td class="memItemLeft" align="right" valign="top"><a id="ae269052708e3c72f04e2103adfe71a8d" name="ae269052708e3c72f04e2103adfe71a8d"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae269052708e3c72f04e2103adfe71a8d">u_sync_readreq</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerFifo</b>  <em><a class="el" href="classSynchronizerFifo.html">&lt;Entity SynchronizerFifo&gt;</a></em></td></tr>
<tr class="memitem:a446a45f04b7cfee7544a9a754dcedaa9" id="r_a446a45f04b7cfee7544a9a754dcedaa9"><td class="memItemLeft" align="right" valign="top"><a id="a446a45f04b7cfee7544a9a754dcedaa9" name="a446a45f04b7cfee7544a9a754dcedaa9"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a446a45f04b7cfee7544a9a754dcedaa9">u_syncvec_axilclk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:a69dc2e79f299f5dfee430e7fbcb043e6" id="r_a69dc2e79f299f5dfee430e7fbcb043e6"><td class="memItemLeft" align="right" valign="top"><a id="a69dc2e79f299f5dfee430e7fbcb043e6" name="a69dc2e79f299f5dfee430e7fbcb043e6"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a69dc2e79f299f5dfee430e7fbcb043e6">u_rstsync_datarst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
<tr class="memitem:a2d3497d9531e969ddc1c9bc5cff5397e" id="r_a2d3497d9531e969ddc1c9bc5cff5397e"><td class="memItemLeft" align="right" valign="top"><a id="a2d3497d9531e969ddc1c9bc5cff5397e" name="a2d3497d9531e969ddc1c9bc5cff5397e"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a2d3497d9531e969ddc1c9bc5cff5397e">tx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRamXpm</b>  <em><a class="el" href="classSimpleDualPortRamXpm.html">&lt;Entity SimpleDualPortRamXpm&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRamAlteraMf</b>  <em><a class="el" href="classSimpleDualPortRamAlteraMf.html">&lt;Entity SimpleDualPortRamAlteraMf&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2" id="r_af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2" name="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRam</b>  <em><a class="el" href="classSimpleDualPortRam.html">&lt;Entity SimpleDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:ab9045a6e08f322fb7e4f9d984f804f97" id="r_ab9045a6e08f322fb7e4f9d984f804f97"><td class="memItemLeft" align="right" valign="top"><a id="ab9045a6e08f322fb7e4f9d984f804f97" name="ab9045a6e08f322fb7e4f9d984f804f97"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab9045a6e08f322fb7e4f9d984f804f97">u_syncvec_dataclk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:a7fd8ef63c1e72b5e9c41de8da42cd97d" id="r_a7fd8ef63c1e72b5e9c41de8da42cd97d"><td class="memItemLeft" align="right" valign="top"><a id="a7fd8ef63c1e72b5e9c41de8da42cd97d" name="a7fd8ef63c1e72b5e9c41de8da42cd97d"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a7fd8ef63c1e72b5e9c41de8da42cd97d">u_rstsync_axilrst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
<tr class="memitem:ae269052708e3c72f04e2103adfe71a8d" id="r_ae269052708e3c72f04e2103adfe71a8d"><td class="memItemLeft" align="right" valign="top"><a id="ae269052708e3c72f04e2103adfe71a8d" name="ae269052708e3c72f04e2103adfe71a8d"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae269052708e3c72f04e2103adfe71a8d">u_sync_readreq</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerFifo</b>  <em><a class="el" href="classSynchronizerFifo.html">&lt;Entity SynchronizerFifo&gt;</a></em></td></tr>
<tr class="memitem:a446a45f04b7cfee7544a9a754dcedaa9" id="r_a446a45f04b7cfee7544a9a754dcedaa9"><td class="memItemLeft" align="right" valign="top"><a id="a446a45f04b7cfee7544a9a754dcedaa9" name="a446a45f04b7cfee7544a9a754dcedaa9"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a446a45f04b7cfee7544a9a754dcedaa9">u_syncvec_axilclk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:a69dc2e79f299f5dfee430e7fbcb043e6" id="r_a69dc2e79f299f5dfee430e7fbcb043e6"><td class="memItemLeft" align="right" valign="top"><a id="a69dc2e79f299f5dfee430e7fbcb043e6" name="a69dc2e79f299f5dfee430e7fbcb043e6"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a69dc2e79f299f5dfee430e7fbcb043e6">u_rstsync_datarst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
<tr class="memitem:a2d3497d9531e969ddc1c9bc5cff5397e" id="r_a2d3497d9531e969ddc1c9bc5cff5397e"><td class="memItemLeft" align="right" valign="top"><a id="a2d3497d9531e969ddc1c9bc5cff5397e" name="a2d3497d9531e969ddc1c9bc5cff5397e"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a2d3497d9531e969ddc1c9bc5cff5397e">tx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/axi-stream/rtl/<b>AxiStreamRingBuffer.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiStreamRingBuffer.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamRingBuffer.html">AxiStreamRingBuffer</a></li><li class="navelem"><a class="el" href="classAxiStreamRingBuffer_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
