INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling DelayAndSumTB.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_util.cpp
   Compiling apatb_DelayAndSum.cpp
   Compiling DelayAndSum.cpp_pre.cpp.tb.cpp
   Compiling CalculateWeights.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
WARNING: [COSIM-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\DelayAndSum\DelayAndSum\DelayAndSum\hls\sim\verilog>set PATH= 

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\DelayAndSum\DelayAndSum\DelayAndSum\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_DelayAndSum_top glbl -Oenable_linking_all_libraries  -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s DelayAndSum -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_DelayAndSum_top glbl -Oenable_linking_all_libraries -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s DelayAndSum -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in1_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in1_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in1_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in1_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in2_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in2_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in2_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in2_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in3_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in3_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in3_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in3_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in4_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in4_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in4_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in4_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_out_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_out_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DelayAndSum_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_16ns_19ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_16ns_19ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_32s_32s_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_32s_32s_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_63s_7s_69_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_63s_7s_69_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_69s_32s_85_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_69s_32s_85_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_8ns_13ns_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_8ns_13ns_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_sparsemux_7_2_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_sparsemux_7_2_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_sparsemux_9_3_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_sparsemux_9_3_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.DelayAndSum_control_s_axi
Compiling module xil_defaultlib.DelayAndSum_mul_32s_32s_63_1_1(N...
Compiling module xil_defaultlib.DelayAndSum_mul_63s_7s_69_3_1(NU...
Compiling module xil_defaultlib.DelayAndSum_mul_69s_32s_85_3_1(N...
Compiling module xil_defaultlib.DelayAndSum_mul_8ns_13ns_20_1_1(...
Compiling module xil_defaultlib.DelayAndSum_sparsemux_9_3_7_1_1(...
Compiling module xil_defaultlib.DelayAndSum_mul_16ns_19ns_34_1_1...
Compiling module xil_defaultlib.DelayAndSum_sparsemux_7_2_17_1_1...
Compiling module xil_defaultlib.DelayAndSum_mul_16s_16s_31_1_1(N...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_1...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_1...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_frp_pipeline_valid(P...
Compiling module xil_defaultlib.DelayAndSum_frp_fifoout(PipeLate...
Compiling module xil_defaultlib.DelayAndSum_regslice_both(DataWi...
Compiling module xil_defaultlib.DelayAndSum
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_in1_real
Compiling module xil_defaultlib.AESL_axi_s_in1_imag
Compiling module xil_defaultlib.AESL_axi_s_in2_real
Compiling module xil_defaultlib.AESL_axi_s_in2_imag
Compiling module xil_defaultlib.AESL_axi_s_in3_real
Compiling module xil_defaultlib.AESL_axi_s_in3_imag
Compiling module xil_defaultlib.AESL_axi_s_in4_real
Compiling module xil_defaultlib.AESL_axi_s_in4_imag
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_out_real
Compiling module xil_defaultlib.AESL_axi_s_out_imag
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_DelayAndSum_top
Compiling module work.glbl
Built simulation snapshot DelayAndSum

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 19:06:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Tue Feb 11 19:08:20 2025...
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ull, 0ull, 0ull, (unsigned char)17, true>, 0>0' is read while empty, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ull, 0ull, 0ull, (unsigned char)17, true>, 0>1' is read while empty, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
