Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Feb 05 15:58:22 2018
| Host         : JPANG-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file spkr_drvr_timing_summary_routed.rpt -rpx spkr_drvr_timing_summary_routed.rpx
| Design       : spkr_drvr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.897        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.897        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.472ns (39.436%)  route 2.261ns (60.564%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.438     9.062    clk1/clear
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[0]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.335    14.959    clk1/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.472ns (39.436%)  route 2.261ns (60.564%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.438     9.062    clk1/clear
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[1]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.335    14.959    clk1/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.472ns (39.436%)  route 2.261ns (60.564%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.438     9.062    clk1/clear
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[2]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.335    14.959    clk1/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.472ns (39.436%)  route 2.261ns (60.564%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.438     9.062    clk1/clear
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.335    14.959    clk1/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.628%)  route 1.981ns (57.372%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.159     8.782    clk1/clear
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[4]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.335    14.934    clk1/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.628%)  route 1.981ns (57.372%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.159     8.782    clk1/clear
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[5]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.335    14.934    clk1/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.628%)  route 1.981ns (57.372%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.159     8.782    clk1/clear
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[6]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.335    14.934    clk1/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.628%)  route 1.981ns (57.372%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.159     8.782    clk1/clear
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.682    15.023    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[7]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.335    14.934    clk1/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.472ns (42.853%)  route 1.963ns (57.147%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.140     8.764    clk1/clear
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.679    15.020    clk1/clk
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[20]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.335    14.931    clk1/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.472ns (42.853%)  route 1.963ns (57.147%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.808     5.329    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.823     6.608    clk1/div_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  clk1/tmp_clks0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    clk1/tmp_clks0_carry_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk1/tmp_clks0_carry_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk1/tmp_clks0_carry__0_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    clk1/tmp_clks0_carry__1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.140     8.764    clk1/clear
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.679    15.020    clk1/clk
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[21]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.335    14.931    clk1/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.673     1.557    clk1/clk
    SLICE_X1Y110         FDRE                                         r  clk1/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  clk1/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.817    clk1/div_cnt_reg[15]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.925 r  clk1/div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    clk1/div_cnt_reg[12]_i_1_n_4
    SLICE_X1Y110         FDRE                                         r  clk1/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.948     2.076    clk1/clk
    SLICE_X1Y110         FDRE                                         r  clk1/div_cnt_reg[15]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.662    clk1/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.673     1.557    clk1/clk
    SLICE_X1Y111         FDRE                                         r  clk1/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  clk1/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.817    clk1/div_cnt_reg[19]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.925 r  clk1/div_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    clk1/div_cnt_reg[16]_i_1_n_4
    SLICE_X1Y111         FDRE                                         r  clk1/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.948     2.076    clk1/clk
    SLICE_X1Y111         FDRE                                         r  clk1/div_cnt_reg[19]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.662    clk1/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/tmp_clks_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/tmp_clks_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.673     1.557    clk1/clk
    SLICE_X2Y111         FDRE                                         r  clk1/tmp_clks_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.721 r  clk1/tmp_clks_reg/Q
                         net (fo=2, routed)           0.175     1.896    clk1/freq_OBUF
    SLICE_X2Y111         LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  clk1/tmp_clks_i_1/O
                         net (fo=1, routed)           0.000     1.941    clk1/tmp_clks_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  clk1/tmp_clks_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.948     2.076    clk1/clk
    SLICE_X2Y111         FDRE                                         r  clk1/tmp_clks_reg/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120     1.677    clk1/tmp_clks_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.671     1.555    clk1/clk
    SLICE_X1Y113         FDRE                                         r  clk1/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clk1/div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.816    clk1/div_cnt_reg[27]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  clk1/div_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    clk1/div_cnt_reg[24]_i_1_n_4
    SLICE_X1Y113         FDRE                                         r  clk1/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.945     2.073    clk1/clk
    SLICE_X1Y113         FDRE                                         r  clk1/div_cnt_reg[27]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.660    clk1/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.674     1.558    clk1/clk
    SLICE_X1Y109         FDRE                                         r  clk1/div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  clk1/div_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.819    clk1/div_cnt_reg[11]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  clk1/div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    clk1/div_cnt_reg[8]_i_1_n_4
    SLICE_X1Y109         FDRE                                         r  clk1/div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.949     2.077    clk1/clk
    SLICE_X1Y109         FDRE                                         r  clk1/div_cnt_reg[11]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.663    clk1/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.672     1.556    clk1/clk
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  clk1/div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.817    clk1/div_cnt_reg[23]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.925 r  clk1/div_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    clk1/div_cnt_reg[20]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.946     2.074    clk1/clk
    SLICE_X1Y112         FDRE                                         r  clk1/div_cnt_reg[23]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.661    clk1/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.674     1.558    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  clk1/div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.819    clk1/div_cnt_reg[7]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  clk1/div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    clk1/div_cnt_reg[4]_i_1_n_4
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.949     2.077    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[7]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.663    clk1/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.674     1.558    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  clk1/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.819    clk1/div_cnt_reg[3]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  clk1/div_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    clk1/div_cnt_reg[0]_i_1_n_4
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.949     2.077    clk1/clk
    SLICE_X1Y107         FDRE                                         r  clk1/div_cnt_reg[3]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.663    clk1/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.671     1.555    clk1/clk
    SLICE_X1Y114         FDRE                                         r  clk1/div_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clk1/div_cnt_reg[31]/Q
                         net (fo=3, routed)           0.120     1.816    clk1/div_cnt_reg[31]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  clk1/div_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    clk1/div_cnt_reg[28]_i_1_n_4
    SLICE_X1Y114         FDRE                                         r  clk1/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.945     2.073    clk1/clk
    SLICE_X1Y114         FDRE                                         r  clk1/div_cnt_reg[31]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.660    clk1/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.674     1.558    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  clk1/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.115     1.814    clk1/div_cnt_reg[4]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  clk1/div_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    clk1/div_cnt_reg[4]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.949     2.077    clk1/clk
    SLICE_X1Y108         FDRE                                         r  clk1/div_cnt_reg[4]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.663    clk1/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107   clk1/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   clk1/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   clk1/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110   clk1/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110   clk1/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110   clk1/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110   clk1/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   clk1/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   clk1/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   clk1/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   clk1/div_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   clk1/div_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   clk1/div_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   clk1/div_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   clk1/div_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   clk1/div_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   clk1/div_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   clk1/div_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   clk1/div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   clk1/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   clk1/div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   clk1/div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   clk1/div_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   clk1/div_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   clk1/div_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   clk1/div_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   clk1/div_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   clk1/div_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   clk1/div_cnt_reg[1]/C



