Richard J. Cloutier , Donald E. Thomas, The combination of scheduling, allocation, and mapping in a single algorithm, Proceedings of the 27th ACM/IEEE conference on Design automation, p.71-76, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123230]
LANGEVIN, M. AND CERNY, E. 1993 A recursive technique for computing lower-bound performance of schedules. In Proceedings of ICCD '93 (Cambridge, MA, Oct. 3-6), 16-20.
MORENO, R., HERMIDA, R., FERNANDEZ, M., MEND~AS, J. M., AND SEPTIt~N, J. 1994. Global analysis for integrated scheduling and module allocation. In Proceedings of the Second Asia Pacific Conference on Hardware Description Languages, APCHDL'94 (Toyohashi, Japan, Oct. 24-25), 103-109.
PAULIN, P. G. AND KNIGNT, J.P. 1989. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. CAD 8, 6 (June), 661-679.
RAMACHANDRAN, L. AND GAJSKI, D. 1991. An algorithm for component selection in performance optimized scheduling. In Proceedings of ICCAD'91 (Santa Clara, CA, Nov. 11-14), 92-95.
RIM, M. AND JAIN, R. 1994. Lower-bound performance estimation for the high-level synthesis scheduling problem. IEEE Trans. CAD 13, 4 (April), 451-458.
Josef Scheichenzuber , Werner Grass , Ulrich Lauther , Sabine MÃ¤rz, Global hardware synthesis from behavioral dataflow descriptions, Proceedings of the 27th ACM/IEEE conference on Design automation, p.456-461, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123337]
