// tb_riscv_pipeline.v
`timescale 1ns/1ps

module tb_riscv_block ();
  reg clk  ;
  reg rst_n;


  riscv_block uut (
    .clk  (clk  ),
    .rst_n(rst_n)
  );


  initial begin
    clk = 0;
    forever #5 clk = ~clk; // 10ns周期
  end


  initial begin

    $readmemh("C:/Users/Administrator/Desktop/five/instr.mem", uut.instr_mem);
    $readmemh("C:/Users/Administrator/Desktop/five/data.mem", uut.data_mem);


    rst_n = 0;
    #29;
    rst_n = 1;


    #200;

    if(uut.reg_file[3] === 32'hA &&
      uut.data_mem[0] === 32'hA) begin
      $display("\nTEST PASSED!");
    end else begin
      $display("\nTEST FAILED!");
    end


  end



endmodule