
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hpftodit_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401378 <.init>:
  401378:	stp	x29, x30, [sp, #-16]!
  40137c:	mov	x29, sp
  401380:	bl	401780 <printf@plt+0x60>
  401384:	ldp	x29, x30, [sp], #16
  401388:	ret

Disassembly of section .plt:

0000000000401390 <_Znam@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 429000 <_ZdlPvm@@Base+0x1f704>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <_Znam@plt>:
  4013b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <__fxstat@plt>:
  4013c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <cos@plt>:
  4013f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <puts@plt>:
  401400:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <isalnum@plt>:
  401410:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <strlen@plt>:
  401420:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <fprintf@plt>:
  401430:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <putc@plt>:
  401440:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <open@plt>:
  401450:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <islower@plt>:
  401460:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <isspace@plt>:
  401480:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <strtol@plt>:
  401490:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <free@plt>:
  4014a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <strchr@plt>:
  4014b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <_exit@plt>:
  4014c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <freopen@plt>:
  4014d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <read@plt>:
  4014e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <strerror@plt>:
  4014f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <strcpy@plt>:
  401500:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <strtok@plt>:
  401510:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <sprintf@plt>:
  401520:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <isxdigit@plt>:
  401530:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <putchar@plt>:
  401540:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <atoi@plt>:
  401550:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <__libc_start_main@plt>:
  401560:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <isgraph@plt>:
  401570:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <strncmp@plt>:
  401580:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <isprint@plt>:
  401590:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <isupper@plt>:
  4015a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <fputc@plt>:
  4015b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <__cxa_atexit@plt>:
  4015c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <fflush@plt>:
  4015d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <isalpha@plt>:
  4015e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <strrchr@plt>:
  4015f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <_ZdaPv@plt>:
  401600:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <__errno_location@plt>:
  401610:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <sin@plt>:
  401620:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

0000000000401630 <fopen@plt>:
  401630:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #320]
  401638:	add	x16, x16, #0x140
  40163c:	br	x17

0000000000401640 <__cxa_throw_bad_array_new_length@plt>:
  401640:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #328]
  401648:	add	x16, x16, #0x148
  40164c:	br	x17

0000000000401650 <strcmp@plt>:
  401650:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #336]
  401658:	add	x16, x16, #0x150
  40165c:	br	x17

0000000000401660 <fgets@plt>:
  401660:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #344]
  401668:	add	x16, x16, #0x158
  40166c:	br	x17

0000000000401670 <write@plt>:
  401670:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #352]
  401678:	add	x16, x16, #0x160
  40167c:	br	x17

0000000000401680 <malloc@plt>:
  401680:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #360]
  401688:	add	x16, x16, #0x168
  40168c:	br	x17

0000000000401690 <ispunct@plt>:
  401690:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #368]
  401698:	add	x16, x16, #0x170
  40169c:	br	x17

00000000004016a0 <iscntrl@plt>:
  4016a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #376]
  4016a8:	add	x16, x16, #0x178
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #384]
  4016b8:	add	x16, x16, #0x180
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #392]
  4016c8:	add	x16, x16, #0x188
  4016cc:	br	x17

00000000004016d0 <__gxx_personality_v0@plt>:
  4016d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #400]
  4016d8:	add	x16, x16, #0x190
  4016dc:	br	x17

00000000004016e0 <exit@plt>:
  4016e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #408]
  4016e8:	add	x16, x16, #0x198
  4016ec:	br	x17

00000000004016f0 <fwrite@plt>:
  4016f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #416]
  4016f8:	add	x16, x16, #0x1a0
  4016fc:	br	x17

0000000000401700 <_Unwind_Resume@plt>:
  401700:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #424]
  401708:	add	x16, x16, #0x1a8
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #432]
  401718:	add	x16, x16, #0x1b0
  40171c:	br	x17

0000000000401720 <printf@plt>:
  401720:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #440]
  401728:	add	x16, x16, #0x1b8
  40172c:	br	x17

Disassembly of section .text:

0000000000401730 <_Znwm@@Base-0x8110>:
  401730:	mov	x29, #0x0                   	// #0
  401734:	mov	x30, #0x0                   	// #0
  401738:	mov	x5, x0
  40173c:	ldr	x1, [sp]
  401740:	add	x2, sp, #0x8
  401744:	mov	x6, sp
  401748:	movz	x0, #0x0, lsl #48
  40174c:	movk	x0, #0x0, lsl #32
  401750:	movk	x0, #0x40, lsl #16
  401754:	movk	x0, #0x18f8
  401758:	movz	x3, #0x0, lsl #48
  40175c:	movk	x3, #0x0, lsl #32
  401760:	movk	x3, #0x40, lsl #16
  401764:	movk	x3, #0xa4b8
  401768:	movz	x4, #0x0, lsl #48
  40176c:	movk	x4, #0x0, lsl #32
  401770:	movk	x4, #0x40, lsl #16
  401774:	movk	x4, #0xa538
  401778:	bl	401560 <__libc_start_main@plt>
  40177c:	bl	4016b0 <abort@plt>
  401780:	adrp	x0, 429000 <_ZdlPvm@@Base+0x1f704>
  401784:	ldr	x0, [x0, #4064]
  401788:	cbz	x0, 401790 <printf@plt+0x70>
  40178c:	b	401710 <__gmon_start__@plt>
  401790:	ret
  401794:	stp	x29, x30, [sp, #-32]!
  401798:	mov	x29, sp
  40179c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4017a0:	add	x0, x0, #0xa60
  4017a4:	str	x0, [sp, #24]
  4017a8:	ldr	x0, [sp, #24]
  4017ac:	str	x0, [sp, #24]
  4017b0:	ldr	x1, [sp, #24]
  4017b4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4017b8:	add	x0, x0, #0xa60
  4017bc:	cmp	x1, x0
  4017c0:	b.eq	4017fc <printf@plt+0xdc>  // b.none
  4017c4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4017c8:	add	x0, x0, #0x568
  4017cc:	ldr	x0, [x0]
  4017d0:	str	x0, [sp, #16]
  4017d4:	ldr	x0, [sp, #16]
  4017d8:	str	x0, [sp, #16]
  4017dc:	ldr	x0, [sp, #16]
  4017e0:	cmp	x0, #0x0
  4017e4:	b.eq	401800 <printf@plt+0xe0>  // b.none
  4017e8:	ldr	x1, [sp, #16]
  4017ec:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4017f0:	add	x0, x0, #0xa60
  4017f4:	blr	x1
  4017f8:	b	401800 <printf@plt+0xe0>
  4017fc:	nop
  401800:	ldp	x29, x30, [sp], #32
  401804:	ret
  401808:	stp	x29, x30, [sp, #-48]!
  40180c:	mov	x29, sp
  401810:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401814:	add	x0, x0, #0xa60
  401818:	str	x0, [sp, #40]
  40181c:	ldr	x0, [sp, #40]
  401820:	str	x0, [sp, #40]
  401824:	ldr	x1, [sp, #40]
  401828:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40182c:	add	x0, x0, #0xa60
  401830:	sub	x0, x1, x0
  401834:	asr	x0, x0, #3
  401838:	lsr	x1, x0, #63
  40183c:	add	x0, x1, x0
  401840:	asr	x0, x0, #1
  401844:	str	x0, [sp, #32]
  401848:	ldr	x0, [sp, #32]
  40184c:	cmp	x0, #0x0
  401850:	b.eq	401890 <printf@plt+0x170>  // b.none
  401854:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401858:	add	x0, x0, #0x570
  40185c:	ldr	x0, [x0]
  401860:	str	x0, [sp, #24]
  401864:	ldr	x0, [sp, #24]
  401868:	str	x0, [sp, #24]
  40186c:	ldr	x0, [sp, #24]
  401870:	cmp	x0, #0x0
  401874:	b.eq	401894 <printf@plt+0x174>  // b.none
  401878:	ldr	x2, [sp, #24]
  40187c:	ldr	x1, [sp, #32]
  401880:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401884:	add	x0, x0, #0xa60
  401888:	blr	x2
  40188c:	b	401894 <printf@plt+0x174>
  401890:	nop
  401894:	ldp	x29, x30, [sp], #48
  401898:	ret
  40189c:	stp	x29, x30, [sp, #-16]!
  4018a0:	mov	x29, sp
  4018a4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4018a8:	add	x0, x0, #0xa70
  4018ac:	ldrb	w0, [x0]
  4018b0:	and	x0, x0, #0xff
  4018b4:	cmp	x0, #0x0
  4018b8:	b.ne	4018d4 <printf@plt+0x1b4>  // b.any
  4018bc:	bl	401794 <printf@plt+0x74>
  4018c0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4018c4:	add	x0, x0, #0xa70
  4018c8:	mov	w1, #0x1                   	// #1
  4018cc:	strb	w1, [x0]
  4018d0:	b	4018d8 <printf@plt+0x1b8>
  4018d4:	nop
  4018d8:	ldp	x29, x30, [sp], #16
  4018dc:	ret
  4018e0:	stp	x29, x30, [sp, #-16]!
  4018e4:	mov	x29, sp
  4018e8:	bl	401808 <printf@plt+0xe8>
  4018ec:	nop
  4018f0:	ldp	x29, x30, [sp], #16
  4018f4:	ret
  4018f8:	stp	x29, x30, [sp, #-128]!
  4018fc:	mov	x29, sp
  401900:	str	w0, [sp, #28]
  401904:	str	x1, [sp, #16]
  401908:	ldr	x0, [sp, #16]
  40190c:	ldr	x1, [x0]
  401910:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401914:	add	x0, x0, #0x940
  401918:	str	x1, [x0]
  40191c:	mov	w0, #0x4b0                 	// #1200
  401920:	str	w0, [sp, #124]
  401924:	mov	w0, #0x4                   	// #4
  401928:	str	w0, [sp, #120]
  40192c:	mov	w0, #0x18ce                	// #6350
  401930:	str	w0, [sp, #116]
  401934:	mov	x4, #0x0                   	// #0
  401938:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40193c:	add	x3, x0, #0x5b0
  401940:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401944:	add	x2, x0, #0x610
  401948:	ldr	x1, [sp, #16]
  40194c:	ldr	w0, [sp, #28]
  401950:	bl	409504 <printf@plt+0x7de4>
  401954:	str	w0, [sp, #112]
  401958:	ldr	w0, [sp, #112]
  40195c:	cmn	w0, #0x1
  401960:	cset	w0, ne  // ne = any
  401964:	and	w0, w0, #0xff
  401968:	cmp	w0, #0x0
  40196c:	b.eq	401af8 <printf@plt+0x3d8>  // b.none
  401970:	ldr	w0, [sp, #112]
  401974:	cmp	w0, #0x100
  401978:	b.eq	401ac0 <printf@plt+0x3a0>  // b.none
  40197c:	ldr	w0, [sp, #112]
  401980:	cmp	w0, #0x100
  401984:	b.gt	401ae0 <printf@plt+0x3c0>
  401988:	ldr	w0, [sp, #112]
  40198c:	cmp	w0, #0x76
  401990:	b.eq	401a9c <printf@plt+0x37c>  // b.none
  401994:	ldr	w0, [sp, #112]
  401998:	cmp	w0, #0x76
  40199c:	b.gt	401ae0 <printf@plt+0x3c0>
  4019a0:	ldr	w0, [sp, #112]
  4019a4:	cmp	w0, #0x73
  4019a8:	b.eq	401a40 <printf@plt+0x320>  // b.none
  4019ac:	ldr	w0, [sp, #112]
  4019b0:	cmp	w0, #0x73
  4019b4:	b.gt	401ae0 <printf@plt+0x3c0>
  4019b8:	ldr	w0, [sp, #112]
  4019bc:	cmp	w0, #0x71
  4019c0:	b.eq	401a88 <printf@plt+0x368>  // b.none
  4019c4:	ldr	w0, [sp, #112]
  4019c8:	cmp	w0, #0x71
  4019cc:	b.gt	401ae0 <printf@plt+0x3c0>
  4019d0:	ldr	w0, [sp, #112]
  4019d4:	cmp	w0, #0x69
  4019d8:	b.eq	401a54 <printf@plt+0x334>  // b.none
  4019dc:	ldr	w0, [sp, #112]
  4019e0:	cmp	w0, #0x69
  4019e4:	b.gt	401ae0 <printf@plt+0x3c0>
  4019e8:	ldr	w0, [sp, #112]
  4019ec:	cmp	w0, #0x64
  4019f0:	b.eq	401a2c <printf@plt+0x30c>  // b.none
  4019f4:	ldr	w0, [sp, #112]
  4019f8:	cmp	w0, #0x64
  4019fc:	b.gt	401ae0 <printf@plt+0x3c0>
  401a00:	ldr	w0, [sp, #112]
  401a04:	cmp	w0, #0x3f
  401a08:	b.eq	401ad8 <printf@plt+0x3b8>  // b.none
  401a0c:	ldr	w0, [sp, #112]
  401a10:	cmp	w0, #0x61
  401a14:	b.ne	401ae0 <printf@plt+0x3c0>  // b.any
  401a18:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401a1c:	add	x0, x0, #0xd74
  401a20:	mov	w1, #0x1                   	// #1
  401a24:	str	w1, [x0]
  401a28:	b	401af4 <printf@plt+0x3d4>
  401a2c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401a30:	add	x0, x0, #0xd64
  401a34:	mov	w1, #0x1                   	// #1
  401a38:	str	w1, [x0]
  401a3c:	b	401af4 <printf@plt+0x3d4>
  401a40:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401a44:	add	x0, x0, #0xd68
  401a48:	mov	w1, #0x1                   	// #1
  401a4c:	str	w1, [x0]
  401a50:	b	401af4 <printf@plt+0x3d4>
  401a54:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401a58:	add	x0, x0, #0xd6c
  401a5c:	mov	w1, #0x1                   	// #1
  401a60:	str	w1, [x0]
  401a64:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401a68:	add	x0, x0, #0x960
  401a6c:	ldr	x0, [x0]
  401a70:	bl	401550 <atoi@plt>
  401a74:	mov	w1, w0
  401a78:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401a7c:	add	x0, x0, #0xd70
  401a80:	str	w1, [x0]
  401a84:	b	401af4 <printf@plt+0x3d4>
  401a88:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401a8c:	add	x0, x0, #0xd78
  401a90:	mov	w1, #0x1                   	// #1
  401a94:	str	w1, [x0]
  401a98:	b	401af4 <printf@plt+0x3d4>
  401a9c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401aa0:	add	x0, x0, #0xa58
  401aa4:	ldr	x0, [x0]
  401aa8:	mov	x1, x0
  401aac:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401ab0:	add	x0, x0, #0x618
  401ab4:	bl	401720 <printf@plt>
  401ab8:	mov	w0, #0x0                   	// #0
  401abc:	bl	4016e0 <exit@plt>
  401ac0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401ac4:	add	x0, x0, #0xa60
  401ac8:	ldr	x0, [x0]
  401acc:	bl	401f98 <printf@plt+0x878>
  401ad0:	mov	w0, #0x0                   	// #0
  401ad4:	bl	4016e0 <exit@plt>
  401ad8:	bl	401fe0 <printf@plt+0x8c0>
  401adc:	b	401af4 <printf@plt+0x3d4>
  401ae0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401ae4:	add	x2, x0, #0x640
  401ae8:	mov	w1, #0x146                 	// #326
  401aec:	mov	w0, #0x0                   	// #0
  401af0:	bl	406310 <printf@plt+0x4bf0>
  401af4:	b	401934 <printf@plt+0x214>
  401af8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401afc:	add	x0, x0, #0xd64
  401b00:	ldr	w0, [x0]
  401b04:	cmp	w0, #0x0
  401b08:	b.eq	401b30 <printf@plt+0x410>  // b.none
  401b0c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401b10:	add	x0, x0, #0x978
  401b14:	ldr	w0, [x0]
  401b18:	ldr	w1, [sp, #28]
  401b1c:	sub	w0, w1, w0
  401b20:	cmp	w0, #0x0
  401b24:	b.gt	401b30 <printf@plt+0x410>
  401b28:	bl	401fe0 <printf@plt+0x8c0>
  401b2c:	b	401b64 <printf@plt+0x444>
  401b30:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401b34:	add	x0, x0, #0xd64
  401b38:	ldr	w0, [x0]
  401b3c:	cmp	w0, #0x0
  401b40:	b.ne	401b64 <printf@plt+0x444>  // b.any
  401b44:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401b48:	add	x0, x0, #0x978
  401b4c:	ldr	w0, [x0]
  401b50:	ldr	w1, [sp, #28]
  401b54:	sub	w0, w1, w0
  401b58:	cmp	w0, #0x3
  401b5c:	b.eq	401b64 <printf@plt+0x444>  // b.none
  401b60:	bl	401fe0 <printf@plt+0x8c0>
  401b64:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401b68:	add	x0, x0, #0x978
  401b6c:	ldr	w0, [x0]
  401b70:	sxtw	x0, w0
  401b74:	lsl	x0, x0, #3
  401b78:	ldr	x1, [sp, #16]
  401b7c:	add	x0, x1, x0
  401b80:	ldr	x1, [x0]
  401b84:	add	x0, sp, #0x20
  401b88:	bl	402000 <printf@plt+0x8e0>
  401b8c:	add	x0, sp, #0x20
  401b90:	bl	4025b4 <printf@plt+0xe94>
  401b94:	bl	402718 <printf@plt+0xff8>
  401b98:	str	w0, [sp, #108]
  401b9c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401ba0:	add	x0, x0, #0xd64
  401ba4:	ldr	w0, [x0]
  401ba8:	cmp	w0, #0x0
  401bac:	b.eq	401bb8 <printf@plt+0x498>  // b.none
  401bb0:	add	x0, sp, #0x20
  401bb4:	bl	4046a0 <printf@plt+0x2f80>
  401bb8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401bbc:	add	x0, x0, #0xd64
  401bc0:	ldr	w0, [x0]
  401bc4:	cmp	w0, #0x0
  401bc8:	b.ne	401c08 <printf@plt+0x4e8>  // b.any
  401bcc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401bd0:	add	x0, x0, #0x978
  401bd4:	ldr	w0, [x0]
  401bd8:	sxtw	x0, w0
  401bdc:	add	x0, x0, #0x1
  401be0:	lsl	x0, x0, #3
  401be4:	ldr	x1, [sp, #16]
  401be8:	add	x0, x1, x0
  401bec:	ldr	x0, [x0]
  401bf0:	ldr	w1, [sp, #108]
  401bf4:	bl	405ac8 <printf@plt+0x43a8>
  401bf8:	cmp	w0, #0x0
  401bfc:	b.ne	401c08 <printf@plt+0x4e8>  // b.any
  401c00:	mov	w0, #0x1                   	// #1
  401c04:	b	401c0c <printf@plt+0x4ec>
  401c08:	mov	w0, #0x0                   	// #0
  401c0c:	cmp	w0, #0x0
  401c10:	b.eq	401c1c <printf@plt+0x4fc>  // b.none
  401c14:	mov	w0, #0x1                   	// #1
  401c18:	bl	4016e0 <exit@plt>
  401c1c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401c20:	add	x0, x0, #0xd64
  401c24:	ldr	w0, [x0]
  401c28:	cmp	w0, #0x0
  401c2c:	b.eq	401c78 <printf@plt+0x558>  // b.none
  401c30:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401c34:	add	x0, x0, #0x978
  401c38:	ldr	w0, [x0]
  401c3c:	ldr	w1, [sp, #28]
  401c40:	sub	w0, w1, w0
  401c44:	cmp	w0, #0x1
  401c48:	b.le	401c78 <printf@plt+0x558>
  401c4c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401c50:	add	x0, x0, #0x978
  401c54:	ldr	w0, [x0]
  401c58:	sxtw	x0, w0
  401c5c:	add	x0, x0, #0x1
  401c60:	lsl	x0, x0, #3
  401c64:	ldr	x1, [sp, #16]
  401c68:	add	x0, x1, x0
  401c6c:	ldr	x0, [x0]
  401c70:	ldr	w1, [sp, #108]
  401c74:	bl	405ac8 <printf@plt+0x43a8>
  401c78:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401c7c:	add	x0, x0, #0x8c0
  401c80:	str	xzr, [x0]
  401c84:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401c88:	add	x0, x0, #0x938
  401c8c:	mov	w1, #0xffffffff            	// #-1
  401c90:	str	w1, [x0]
  401c94:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401c98:	add	x0, x0, #0xd64
  401c9c:	ldr	w0, [x0]
  401ca0:	cmp	w0, #0x0
  401ca4:	b.ne	401d9c <printf@plt+0x67c>  // b.any
  401ca8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401cac:	add	x0, x0, #0x978
  401cb0:	ldr	w0, [x0]
  401cb4:	sxtw	x0, w0
  401cb8:	add	x0, x0, #0x2
  401cbc:	lsl	x0, x0, #3
  401cc0:	ldr	x1, [sp, #16]
  401cc4:	add	x0, x1, x0
  401cc8:	ldr	x2, [x0]
  401ccc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401cd0:	add	x1, x0, #0x660
  401cd4:	mov	x0, x2
  401cd8:	bl	401650 <strcmp@plt>
  401cdc:	cmp	w0, #0x0
  401ce0:	b.eq	401d9c <printf@plt+0x67c>  // b.none
  401ce4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401ce8:	add	x0, x0, #0x978
  401cec:	ldr	w0, [x0]
  401cf0:	sxtw	x0, w0
  401cf4:	add	x0, x0, #0x2
  401cf8:	lsl	x0, x0, #3
  401cfc:	ldr	x1, [sp, #16]
  401d00:	add	x0, x1, x0
  401d04:	ldr	x3, [x0]
  401d08:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401d0c:	add	x0, x0, #0xa60
  401d10:	ldr	x0, [x0]
  401d14:	mov	x2, x0
  401d18:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401d1c:	add	x1, x0, #0x668
  401d20:	mov	x0, x3
  401d24:	bl	4014d0 <freopen@plt>
  401d28:	cmp	x0, #0x0
  401d2c:	cset	w0, eq  // eq = none
  401d30:	and	w0, w0, #0xff
  401d34:	cmp	w0, #0x0
  401d38:	b.eq	401d9c <printf@plt+0x67c>  // b.none
  401d3c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401d40:	add	x0, x0, #0x978
  401d44:	ldr	w0, [x0]
  401d48:	sxtw	x0, w0
  401d4c:	add	x0, x0, #0x2
  401d50:	lsl	x0, x0, #3
  401d54:	ldr	x1, [sp, #16]
  401d58:	add	x0, x1, x0
  401d5c:	ldr	x1, [x0]
  401d60:	add	x0, sp, #0x48
  401d64:	bl	40746c <printf@plt+0x5d4c>
  401d68:	bl	401610 <__errno_location@plt>
  401d6c:	ldr	w0, [x0]
  401d70:	bl	4014f0 <strerror@plt>
  401d74:	mov	x1, x0
  401d78:	add	x0, sp, #0x58
  401d7c:	bl	40746c <printf@plt+0x5d4c>
  401d80:	add	x2, sp, #0x58
  401d84:	add	x1, sp, #0x48
  401d88:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401d8c:	add	x3, x0, #0x8b0
  401d90:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401d94:	add	x0, x0, #0x670
  401d98:	bl	407c74 <printf@plt+0x6554>
  401d9c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401da0:	add	x0, x0, #0x978
  401da4:	ldr	w0, [x0]
  401da8:	sxtw	x0, w0
  401dac:	lsl	x0, x0, #3
  401db0:	ldr	x1, [sp, #16]
  401db4:	add	x0, x1, x0
  401db8:	ldr	x1, [x0]
  401dbc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401dc0:	add	x0, x0, #0x8c0
  401dc4:	str	x1, [x0]
  401dc8:	add	x2, sp, #0x38
  401dcc:	add	x1, sp, #0x40
  401dd0:	add	x0, sp, #0x20
  401dd4:	mov	x3, x2
  401dd8:	mov	x2, x1
  401ddc:	ldr	w1, [sp, #108]
  401de0:	bl	4027d0 <printf@plt+0x10b0>
  401de4:	ldr	w0, [sp, #108]
  401de8:	cmp	w0, #0x2
  401dec:	b.ne	401e2c <printf@plt+0x70c>  // b.any
  401df0:	ldr	w0, [sp, #124]
  401df4:	scvtf	d1, w0
  401df8:	ldr	d0, [sp, #56]
  401dfc:	fdiv	d1, d1, d0
  401e00:	ldr	d0, [sp, #64]
  401e04:	fdiv	d1, d1, d0
  401e08:	ldr	w0, [sp, #116]
  401e0c:	scvtf	d0, w0
  401e10:	fmul	d1, d1, d0
  401e14:	ldr	w0, [sp, #120]
  401e18:	scvtf	d0, w0
  401e1c:	fdiv	d0, d1, d0
  401e20:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  401e24:	add	x0, x0, #0x1d0
  401e28:	str	d0, [x0]
  401e2c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401e30:	add	x0, x0, #0xd6c
  401e34:	ldr	w0, [x0]
  401e38:	cmp	w0, #0x0
  401e3c:	b.eq	401e80 <printf@plt+0x760>  // b.none
  401e40:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401e44:	add	x0, x0, #0xd70
  401e48:	ldr	w0, [x0]
  401e4c:	scvtf	d1, w0
  401e50:	ldr	d0, [sp, #56]
  401e54:	fmul	d0, d1, d0
  401e58:	mov	x0, #0x400000000000        	// #70368744177664
  401e5c:	movk	x0, #0x408f, lsl #48
  401e60:	fmov	d1, x0
  401e64:	fdiv	d1, d0, d1
  401e68:	fmov	d0, #5.000000000000000000e-01
  401e6c:	fadd	d0, d1, d0
  401e70:	fcvtzs	w1, d0
  401e74:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401e78:	add	x0, x0, #0xd70
  401e7c:	str	w1, [x0]
  401e80:	add	x0, sp, #0x20
  401e84:	bl	4031ec <printf@plt+0x1acc>
  401e88:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401e8c:	add	x0, x0, #0xd40
  401e90:	ldr	w0, [x0]
  401e94:	cmp	w0, #0x0
  401e98:	b.ne	401ec0 <printf@plt+0x7a0>  // b.any
  401e9c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401ea0:	add	x3, x0, #0x8b0
  401ea4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401ea8:	add	x2, x0, #0x8b0
  401eac:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401eb0:	add	x1, x0, #0x8b0
  401eb4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401eb8:	add	x0, x0, #0x688
  401ebc:	bl	407c74 <printf@plt+0x6554>
  401ec0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401ec4:	add	x0, x0, #0xd64
  401ec8:	ldr	w0, [x0]
  401ecc:	cmp	w0, #0x0
  401ed0:	b.ne	401f50 <printf@plt+0x830>  // b.any
  401ed4:	add	x0, sp, #0x20
  401ed8:	bl	402998 <printf@plt+0x1278>
  401edc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  401ee0:	add	x0, x0, #0x978
  401ee4:	ldr	w0, [x0]
  401ee8:	sxtw	x0, w0
  401eec:	add	x0, x0, #0x2
  401ef0:	lsl	x0, x0, #3
  401ef4:	ldr	x1, [sp, #16]
  401ef8:	add	x0, x1, x0
  401efc:	ldr	x0, [x0]
  401f00:	bl	4061c4 <printf@plt+0x4aa4>
  401f04:	mov	x1, x0
  401f08:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401f0c:	add	x0, x0, #0x698
  401f10:	bl	401720 <printf@plt>
  401f14:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401f18:	add	x0, x0, #0xd68
  401f1c:	ldr	w0, [x0]
  401f20:	cmp	w0, #0x0
  401f24:	b.eq	401f34 <printf@plt+0x814>  // b.none
  401f28:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401f2c:	add	x0, x0, #0x6a8
  401f30:	bl	401400 <puts@plt>
  401f34:	bl	402b14 <printf@plt+0x13f4>
  401f38:	bl	403854 <printf@plt+0x2134>
  401f3c:	add	x0, sp, #0x20
  401f40:	bl	403688 <printf@plt+0x1f68>
  401f44:	bl	403644 <printf@plt+0x1f24>
  401f48:	bl	4035a4 <printf@plt+0x1e84>
  401f4c:	bl	403774 <printf@plt+0x2054>
  401f50:	add	x0, sp, #0x20
  401f54:	bl	402b50 <printf@plt+0x1430>
  401f58:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401f5c:	add	x0, x0, #0xd64
  401f60:	ldr	w0, [x0]
  401f64:	cmp	w0, #0x0
  401f68:	b.eq	401f78 <printf@plt+0x858>  // b.none
  401f6c:	ldr	w0, [sp, #108]
  401f70:	bl	405448 <printf@plt+0x3d28>
  401f74:	b	401f8c <printf@plt+0x86c>
  401f78:	bl	4038b0 <printf@plt+0x2190>
  401f7c:	add	x0, sp, #0x20
  401f80:	bl	403aa8 <printf@plt+0x2388>
  401f84:	ldr	w0, [sp, #108]
  401f88:	bl	403d40 <printf@plt+0x2620>
  401f8c:	mov	w0, #0x0                   	// #0
  401f90:	ldp	x29, x30, [sp], #128
  401f94:	ret
  401f98:	stp	x29, x30, [sp, #-32]!
  401f9c:	mov	x29, sp
  401fa0:	str	x0, [sp, #24]
  401fa4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401fa8:	add	x0, x0, #0x940
  401fac:	ldr	x1, [x0]
  401fb0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  401fb4:	add	x0, x0, #0x940
  401fb8:	ldr	x0, [x0]
  401fbc:	mov	x3, x0
  401fc0:	mov	x2, x1
  401fc4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  401fc8:	add	x1, x0, #0x6b0
  401fcc:	ldr	x0, [sp, #24]
  401fd0:	bl	401430 <fprintf@plt>
  401fd4:	nop
  401fd8:	ldp	x29, x30, [sp], #32
  401fdc:	ret
  401fe0:	stp	x29, x30, [sp, #-16]!
  401fe4:	mov	x29, sp
  401fe8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  401fec:	add	x0, x0, #0xa68
  401ff0:	ldr	x0, [x0]
  401ff4:	bl	401f98 <printf@plt+0x878>
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	bl	4016e0 <exit@plt>
  402000:	stp	x29, x30, [sp, #-240]!
  402004:	mov	x29, sp
  402008:	str	x0, [sp, #24]
  40200c:	str	x1, [sp, #16]
  402010:	mov	w1, #0x0                   	// #0
  402014:	ldr	x0, [sp, #16]
  402018:	bl	401450 <open@plt>
  40201c:	str	w0, [sp, #236]
  402020:	ldr	w0, [sp, #236]
  402024:	cmp	w0, #0x0
  402028:	b.ge	40206c <printf@plt+0x94c>  // b.tcont
  40202c:	add	x0, sp, #0xa0
  402030:	ldr	x1, [sp, #16]
  402034:	bl	40746c <printf@plt+0x5d4c>
  402038:	bl	401610 <__errno_location@plt>
  40203c:	ldr	w0, [x0]
  402040:	bl	4014f0 <strerror@plt>
  402044:	mov	x1, x0
  402048:	add	x0, sp, #0xb0
  40204c:	bl	40746c <printf@plt+0x5d4c>
  402050:	add	x2, sp, #0xb0
  402054:	add	x1, sp, #0xa0
  402058:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40205c:	add	x3, x0, #0x8b0
  402060:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402064:	add	x0, x0, #0x670
  402068:	bl	407c74 <printf@plt+0x6554>
  40206c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402070:	add	x0, x0, #0x8c0
  402074:	ldr	x1, [sp, #16]
  402078:	str	x1, [x0]
  40207c:	add	x0, sp, #0x20
  402080:	mov	x1, x0
  402084:	ldr	w0, [sp, #236]
  402088:	bl	40a540 <_ZdlPvm@@Base+0xc44>
  40208c:	lsr	w0, w0, #31
  402090:	and	w0, w0, #0xff
  402094:	cmp	w0, #0x0
  402098:	b.eq	4020d4 <printf@plt+0x9b4>  // b.none
  40209c:	bl	401610 <__errno_location@plt>
  4020a0:	ldr	w0, [x0]
  4020a4:	bl	4014f0 <strerror@plt>
  4020a8:	mov	x1, x0
  4020ac:	add	x0, sp, #0xc0
  4020b0:	bl	40746c <printf@plt+0x5d4c>
  4020b4:	add	x1, sp, #0xc0
  4020b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4020bc:	add	x3, x0, #0x8b0
  4020c0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4020c4:	add	x2, x0, #0x8b0
  4020c8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4020cc:	add	x0, x0, #0x710
  4020d0:	bl	407c74 <printf@plt+0x6554>
  4020d4:	ldr	w0, [sp, #48]
  4020d8:	and	w0, w0, #0xf000
  4020dc:	cmp	w0, #0x8, lsl #12
  4020e0:	b.eq	402108 <printf@plt+0x9e8>  // b.none
  4020e4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4020e8:	add	x3, x0, #0x8b0
  4020ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4020f0:	add	x2, x0, #0x8b0
  4020f4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4020f8:	add	x1, x0, #0x8b0
  4020fc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402100:	add	x0, x0, #0x720
  402104:	bl	407c74 <printf@plt+0x6554>
  402108:	ldr	x0, [sp, #80]
  40210c:	bl	4013b0 <_Znam@plt>
  402110:	mov	x1, x0
  402114:	ldr	x0, [sp, #24]
  402118:	str	x1, [x0]
  40211c:	ldr	x0, [sp, #24]
  402120:	ldr	x0, [x0]
  402124:	ldr	x1, [sp, #80]
  402128:	mov	x2, x1
  40212c:	mov	x1, x0
  402130:	ldr	w0, [sp, #236]
  402134:	bl	4014e0 <read@plt>
  402138:	str	x0, [sp, #224]
  40213c:	ldr	x0, [sp, #224]
  402140:	cmp	x0, #0x0
  402144:	b.ge	402180 <printf@plt+0xa60>  // b.tcont
  402148:	bl	401610 <__errno_location@plt>
  40214c:	ldr	w0, [x0]
  402150:	bl	4014f0 <strerror@plt>
  402154:	mov	x1, x0
  402158:	add	x0, sp, #0xd0
  40215c:	bl	40746c <printf@plt+0x5d4c>
  402160:	add	x1, sp, #0xd0
  402164:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402168:	add	x3, x0, #0x8b0
  40216c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402170:	add	x2, x0, #0x8b0
  402174:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402178:	add	x0, x0, #0x738
  40217c:	bl	407c74 <printf@plt+0x6554>
  402180:	ldr	x0, [sp, #80]
  402184:	ldr	x1, [sp, #224]
  402188:	cmp	x1, x0
  40218c:	b.eq	4021b4 <printf@plt+0xa94>  // b.none
  402190:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402194:	add	x3, x0, #0x8b0
  402198:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40219c:	add	x2, x0, #0x8b0
  4021a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4021a4:	add	x1, x0, #0x8b0
  4021a8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4021ac:	add	x0, x0, #0x748
  4021b0:	bl	407c74 <printf@plt+0x6554>
  4021b4:	ldr	x0, [sp, #24]
  4021b8:	ldr	x1, [x0]
  4021bc:	ldr	x0, [sp, #24]
  4021c0:	str	x1, [x0, #8]
  4021c4:	ldr	x0, [sp, #24]
  4021c8:	ldr	x0, [x0]
  4021cc:	ldr	x1, [sp, #80]
  4021d0:	add	x1, x0, x1
  4021d4:	ldr	x0, [sp, #24]
  4021d8:	str	x1, [x0, #16]
  4021dc:	nop
  4021e0:	ldp	x29, x30, [sp], #240
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-32]!
  4021ec:	mov	x29, sp
  4021f0:	str	x0, [sp, #24]
  4021f4:	str	w1, [sp, #20]
  4021f8:	ldr	x0, [sp, #24]
  4021fc:	ldr	x1, [x0, #16]
  402200:	ldr	x0, [sp, #24]
  402204:	ldr	x0, [x0, #8]
  402208:	sub	x1, x1, x0
  40220c:	ldrsw	x0, [sp, #20]
  402210:	cmp	x1, x0
  402214:	b.ge	40223c <printf@plt+0xb1c>  // b.tcont
  402218:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40221c:	add	x3, x0, #0x8b0
  402220:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402224:	add	x2, x0, #0x8b0
  402228:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40222c:	add	x1, x0, #0x8b0
  402230:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402234:	add	x0, x0, #0x768
  402238:	bl	407c74 <printf@plt+0x6554>
  40223c:	ldr	x0, [sp, #24]
  402240:	ldr	x1, [x0, #8]
  402244:	ldrsw	x0, [sp, #20]
  402248:	add	x1, x1, x0
  40224c:	ldr	x0, [sp, #24]
  402250:	str	x1, [x0, #8]
  402254:	nop
  402258:	ldp	x29, x30, [sp], #32
  40225c:	ret
  402260:	stp	x29, x30, [sp, #-32]!
  402264:	mov	x29, sp
  402268:	str	x0, [sp, #24]
  40226c:	str	w1, [sp, #20]
  402270:	ldr	x0, [sp, #24]
  402274:	ldr	x1, [x0, #16]
  402278:	ldr	x0, [sp, #24]
  40227c:	ldr	x0, [x0]
  402280:	sub	x0, x1, x0
  402284:	mov	w1, w0
  402288:	ldr	w0, [sp, #20]
  40228c:	cmp	w0, w1
  402290:	b.ls	4022b8 <printf@plt+0xb98>  // b.plast
  402294:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402298:	add	x3, x0, #0x8b0
  40229c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4022a0:	add	x2, x0, #0x8b0
  4022a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4022a8:	add	x1, x0, #0x8b0
  4022ac:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4022b0:	add	x0, x0, #0x768
  4022b4:	bl	407c74 <printf@plt+0x6554>
  4022b8:	ldr	x0, [sp, #24]
  4022bc:	ldr	x1, [x0]
  4022c0:	ldr	w0, [sp, #20]
  4022c4:	add	x1, x1, x0
  4022c8:	ldr	x0, [sp, #24]
  4022cc:	str	x1, [x0, #8]
  4022d0:	nop
  4022d4:	ldp	x29, x30, [sp], #32
  4022d8:	ret
  4022dc:	stp	x29, x30, [sp, #-32]!
  4022e0:	mov	x29, sp
  4022e4:	str	x0, [sp, #24]
  4022e8:	ldr	x0, [sp, #24]
  4022ec:	ldr	x1, [x0, #8]
  4022f0:	ldr	x0, [sp, #24]
  4022f4:	ldr	x0, [x0, #16]
  4022f8:	cmp	x1, x0
  4022fc:	b.cc	402324 <printf@plt+0xc04>  // b.lo, b.ul, b.last
  402300:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402304:	add	x3, x0, #0x8b0
  402308:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40230c:	add	x2, x0, #0x8b0
  402310:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402314:	add	x1, x0, #0x8b0
  402318:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40231c:	add	x0, x0, #0x768
  402320:	bl	407c74 <printf@plt+0x6554>
  402324:	ldr	x0, [sp, #24]
  402328:	ldr	x0, [x0, #8]
  40232c:	add	x2, x0, #0x1
  402330:	ldr	x1, [sp, #24]
  402334:	str	x2, [x1, #8]
  402338:	ldrb	w0, [x0]
  40233c:	ldp	x29, x30, [sp], #32
  402340:	ret
  402344:	stp	x29, x30, [sp, #-48]!
  402348:	mov	x29, sp
  40234c:	str	x0, [sp, #24]
  402350:	ldr	x0, [sp, #24]
  402354:	ldr	x1, [x0, #16]
  402358:	ldr	x0, [sp, #24]
  40235c:	ldr	x0, [x0, #8]
  402360:	sub	x0, x1, x0
  402364:	cmp	x0, #0x1
  402368:	b.gt	402390 <printf@plt+0xc70>
  40236c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402370:	add	x3, x0, #0x8b0
  402374:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402378:	add	x2, x0, #0x8b0
  40237c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402380:	add	x1, x0, #0x8b0
  402384:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402388:	add	x0, x0, #0x768
  40238c:	bl	407c74 <printf@plt+0x6554>
  402390:	ldr	x0, [sp, #24]
  402394:	ldr	x0, [x0, #8]
  402398:	add	x2, x0, #0x1
  40239c:	ldr	x1, [sp, #24]
  4023a0:	str	x2, [x1, #8]
  4023a4:	ldrb	w0, [x0]
  4023a8:	strh	w0, [sp, #46]
  4023ac:	ldr	x0, [sp, #24]
  4023b0:	ldr	x0, [x0, #8]
  4023b4:	add	x2, x0, #0x1
  4023b8:	ldr	x1, [sp, #24]
  4023bc:	str	x2, [x1, #8]
  4023c0:	ldrb	w0, [x0]
  4023c4:	and	w0, w0, #0xffff
  4023c8:	ubfiz	w0, w0, #8, #8
  4023cc:	and	w0, w0, #0xffff
  4023d0:	ldrh	w1, [sp, #46]
  4023d4:	add	w0, w0, w1
  4023d8:	and	w0, w0, #0xffff
  4023dc:	ldp	x29, x30, [sp], #48
  4023e0:	ret
  4023e4:	stp	x29, x30, [sp, #-48]!
  4023e8:	mov	x29, sp
  4023ec:	str	x0, [sp, #24]
  4023f0:	ldr	x0, [sp, #24]
  4023f4:	ldr	x1, [x0, #16]
  4023f8:	ldr	x0, [sp, #24]
  4023fc:	ldr	x0, [x0, #8]
  402400:	sub	x0, x1, x0
  402404:	cmp	x0, #0x3
  402408:	b.gt	402430 <printf@plt+0xd10>
  40240c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402410:	add	x3, x0, #0x8b0
  402414:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402418:	add	x2, x0, #0x8b0
  40241c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402420:	add	x1, x0, #0x8b0
  402424:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402428:	add	x0, x0, #0x768
  40242c:	bl	407c74 <printf@plt+0x6554>
  402430:	ldr	x0, [sp, #24]
  402434:	ldr	x0, [x0, #8]
  402438:	add	x2, x0, #0x1
  40243c:	ldr	x1, [sp, #24]
  402440:	str	x2, [x1, #8]
  402444:	ldrb	w0, [x0]
  402448:	str	w0, [sp, #44]
  40244c:	str	wzr, [sp, #40]
  402450:	ldr	w0, [sp, #40]
  402454:	cmp	w0, #0x2
  402458:	b.gt	4024a8 <printf@plt+0xd88>
  40245c:	ldr	x0, [sp, #24]
  402460:	ldr	x0, [x0, #8]
  402464:	add	x2, x0, #0x1
  402468:	ldr	x1, [sp, #24]
  40246c:	str	x2, [x1, #8]
  402470:	ldrb	w0, [x0]
  402474:	mov	w1, w0
  402478:	ldr	w0, [sp, #40]
  40247c:	add	w0, w0, #0x1
  402480:	lsl	w0, w0, #3
  402484:	lsl	w0, w1, w0
  402488:	mov	w1, w0
  40248c:	ldr	w0, [sp, #44]
  402490:	add	w0, w0, w1
  402494:	str	w0, [sp, #44]
  402498:	ldr	w0, [sp, #40]
  40249c:	add	w0, w0, #0x1
  4024a0:	str	w0, [sp, #40]
  4024a4:	b	402450 <printf@plt+0xd30>
  4024a8:	ldr	w0, [sp, #44]
  4024ac:	ldp	x29, x30, [sp], #48
  4024b0:	ret
  4024b4:	stp	x29, x30, [sp, #-48]!
  4024b8:	mov	x29, sp
  4024bc:	str	x0, [sp, #24]
  4024c0:	str	x1, [sp, #16]
  4024c4:	ldr	x0, [sp, #24]
  4024c8:	ldr	x1, [x0, #16]
  4024cc:	ldr	x0, [sp, #24]
  4024d0:	ldr	x0, [x0, #8]
  4024d4:	sub	x0, x1, x0
  4024d8:	cmp	x0, #0x3
  4024dc:	b.gt	402504 <printf@plt+0xde4>
  4024e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4024e4:	add	x3, x0, #0x8b0
  4024e8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4024ec:	add	x2, x0, #0x8b0
  4024f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4024f4:	add	x1, x0, #0x8b0
  4024f8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4024fc:	add	x0, x0, #0x768
  402500:	bl	407c74 <printf@plt+0x6554>
  402504:	ldr	x0, [sp, #24]
  402508:	ldr	x0, [x0, #8]
  40250c:	add	x2, x0, #0x1
  402510:	ldr	x1, [sp, #24]
  402514:	str	x2, [x1, #8]
  402518:	ldrb	w0, [x0]
  40251c:	strb	w0, [sp, #39]
  402520:	ldrb	w0, [sp, #39]
  402524:	str	w0, [sp, #44]
  402528:	ldr	x0, [sp, #16]
  40252c:	ldrb	w1, [sp, #39]
  402530:	strb	w1, [x0]
  402534:	mov	w0, #0x1                   	// #1
  402538:	str	w0, [sp, #40]
  40253c:	ldr	w0, [sp, #40]
  402540:	cmp	w0, #0x3
  402544:	b.gt	4025a8 <printf@plt+0xe88>
  402548:	ldr	x0, [sp, #24]
  40254c:	ldr	x0, [x0, #8]
  402550:	add	x2, x0, #0x1
  402554:	ldr	x1, [sp, #24]
  402558:	str	x2, [x1, #8]
  40255c:	ldrb	w0, [x0]
  402560:	strb	w0, [sp, #39]
  402564:	ldrsw	x0, [sp, #40]
  402568:	ldr	x1, [sp, #16]
  40256c:	add	x0, x1, x0
  402570:	ldrb	w1, [sp, #39]
  402574:	strb	w1, [x0]
  402578:	ldrb	w1, [sp, #39]
  40257c:	ldr	w0, [sp, #40]
  402580:	lsl	w0, w0, #3
  402584:	lsl	w0, w1, w0
  402588:	mov	w1, w0
  40258c:	ldr	w0, [sp, #44]
  402590:	add	w0, w0, w1
  402594:	str	w0, [sp, #44]
  402598:	ldr	w0, [sp, #40]
  40259c:	add	w0, w0, #0x1
  4025a0:	str	w0, [sp, #40]
  4025a4:	b	40253c <printf@plt+0xe1c>
  4025a8:	ldr	w0, [sp, #44]
  4025ac:	ldp	x29, x30, [sp], #48
  4025b0:	ret
  4025b4:	stp	x29, x30, [sp, #-80]!
  4025b8:	mov	x29, sp
  4025bc:	str	x0, [sp, #24]
  4025c0:	ldr	x0, [sp, #24]
  4025c4:	bl	4022dc <printf@plt+0xbbc>
  4025c8:	and	w0, w0, #0xff
  4025cc:	cmp	w0, #0x49
  4025d0:	b.ne	4025e8 <printf@plt+0xec8>  // b.any
  4025d4:	ldr	x0, [sp, #24]
  4025d8:	bl	4022dc <printf@plt+0xbbc>
  4025dc:	and	w0, w0, #0xff
  4025e0:	cmp	w0, #0x49
  4025e4:	b.eq	4025f0 <printf@plt+0xed0>  // b.none
  4025e8:	mov	w0, #0x1                   	// #1
  4025ec:	b	4025f4 <printf@plt+0xed4>
  4025f0:	mov	w0, #0x0                   	// #0
  4025f4:	cmp	w0, #0x0
  4025f8:	b.eq	402620 <printf@plt+0xf00>  // b.none
  4025fc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402600:	add	x3, x0, #0x8b0
  402604:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402608:	add	x2, x0, #0x8b0
  40260c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402610:	add	x1, x0, #0x8b0
  402614:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402618:	add	x0, x0, #0x780
  40261c:	bl	407c74 <printf@plt+0x6554>
  402620:	mov	w1, #0x6                   	// #6
  402624:	ldr	x0, [sp, #24]
  402628:	bl	4021e8 <printf@plt+0xac8>
  40262c:	ldr	x0, [sp, #24]
  402630:	bl	402344 <printf@plt+0xc24>
  402634:	and	w0, w0, #0xffff
  402638:	strh	w0, [sp, #62]
  40263c:	add	x0, sp, #0x28
  402640:	bl	4063a0 <printf@plt+0x4c80>
  402644:	strh	wzr, [sp, #78]
  402648:	ldrh	w1, [sp, #78]
  40264c:	ldrh	w0, [sp, #62]
  402650:	cmp	w1, w0
  402654:	b.cs	40270c <printf@plt+0xfec>  // b.hs, b.nlast
  402658:	ldr	x0, [sp, #24]
  40265c:	bl	402344 <printf@plt+0xc24>
  402660:	and	w0, w0, #0xffff
  402664:	strh	w0, [sp, #60]
  402668:	ldrh	w0, [sp, #60]
  40266c:	cmp	w0, #0x18f
  402670:	b.ls	4026a0 <printf@plt+0xf80>  // b.plast
  402674:	ldrh	w0, [sp, #60]
  402678:	cmp	w0, #0x1bb
  40267c:	b.hi	4026a0 <printf@plt+0xf80>  // b.pmore
  402680:	ldrh	w0, [sp, #60]
  402684:	sub	x0, x0, #0x190
  402688:	lsl	x1, x0, #4
  40268c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402690:	add	x0, x0, #0xa78
  402694:	add	x0, x1, x0
  402698:	str	x0, [sp, #64]
  40269c:	b	4026a8 <printf@plt+0xf88>
  4026a0:	add	x0, sp, #0x28
  4026a4:	str	x0, [sp, #64]
  4026a8:	ldr	x0, [sp, #64]
  4026ac:	mov	w1, #0x1                   	// #1
  4026b0:	strb	w1, [x0]
  4026b4:	ldr	x0, [sp, #24]
  4026b8:	bl	402344 <printf@plt+0xc24>
  4026bc:	and	w1, w0, #0xffff
  4026c0:	ldr	x0, [sp, #64]
  4026c4:	strh	w1, [x0, #2]
  4026c8:	ldr	x0, [sp, #24]
  4026cc:	bl	4023e4 <printf@plt+0xcc4>
  4026d0:	mov	w1, w0
  4026d4:	ldr	x0, [sp, #64]
  4026d8:	str	w1, [x0, #4]
  4026dc:	ldr	x0, [sp, #64]
  4026e0:	add	x0, x0, #0xc
  4026e4:	mov	x1, x0
  4026e8:	ldr	x0, [sp, #24]
  4026ec:	bl	4024b4 <printf@plt+0xd94>
  4026f0:	mov	w1, w0
  4026f4:	ldr	x0, [sp, #64]
  4026f8:	str	w1, [x0, #8]
  4026fc:	ldrh	w0, [sp, #78]
  402700:	add	w0, w0, #0x1
  402704:	strh	w0, [sp, #78]
  402708:	b	402648 <printf@plt+0xf28>
  40270c:	nop
  402710:	ldp	x29, x30, [sp], #80
  402714:	ret
  402718:	stp	x29, x30, [sp, #-48]!
  40271c:	mov	x29, sp
  402720:	mov	w0, #0x190                 	// #400
  402724:	bl	402934 <printf@plt+0x1214>
  402728:	mov	w0, #0x190                 	// #400
  40272c:	bl	4063fc <printf@plt+0x4cdc>
  402730:	ldr	w0, [x0, #8]
  402734:	str	w0, [sp, #44]
  402738:	ldr	w0, [sp, #44]
  40273c:	cmp	w0, #0x2
  402740:	b.eq	4027c0 <printf@plt+0x10a0>  // b.none
  402744:	ldr	w0, [sp, #44]
  402748:	cmp	w0, #0x2
  40274c:	b.gt	402790 <printf@plt+0x1070>
  402750:	ldr	w0, [sp, #44]
  402754:	cmp	w0, #0x0
  402758:	b.eq	4027c0 <printf@plt+0x10a0>  // b.none
  40275c:	ldr	w0, [sp, #44]
  402760:	cmp	w0, #0x1
  402764:	b.ne	402790 <printf@plt+0x1070>  // b.any
  402768:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40276c:	add	x3, x0, #0x8b0
  402770:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402774:	add	x2, x0, #0x8b0
  402778:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40277c:	add	x1, x0, #0x8b0
  402780:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402784:	add	x0, x0, #0x7a0
  402788:	bl	407c74 <printf@plt+0x6554>
  40278c:	b	4027c4 <printf@plt+0x10a4>
  402790:	add	x0, sp, #0x18
  402794:	ldr	w1, [sp, #44]
  402798:	bl	4074d0 <printf@plt+0x5db0>
  40279c:	add	x1, sp, #0x18
  4027a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4027a4:	add	x3, x0, #0x8b0
  4027a8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4027ac:	add	x2, x0, #0x8b0
  4027b0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4027b4:	add	x0, x0, #0x7c8
  4027b8:	bl	407c74 <printf@plt+0x6554>
  4027bc:	b	4027c4 <printf@plt+0x10a4>
  4027c0:	nop
  4027c4:	ldr	w0, [sp, #44]
  4027c8:	ldp	x29, x30, [sp], #48
  4027cc:	ret
  4027d0:	stp	x29, x30, [sp, #-64]!
  4027d4:	mov	x29, sp
  4027d8:	str	x0, [sp, #40]
  4027dc:	str	w1, [sp, #36]
  4027e0:	str	x2, [sp, #24]
  4027e4:	str	x3, [sp, #16]
  4027e8:	mov	w0, #0x198                 	// #408
  4027ec:	bl	402934 <printf@plt+0x1214>
  4027f0:	mov	w0, #0x198                 	// #408
  4027f4:	bl	4063fc <printf@plt+0x4cdc>
  4027f8:	ldr	w0, [x0, #8]
  4027fc:	mov	w1, w0
  402800:	ldr	x0, [sp, #40]
  402804:	bl	402260 <printf@plt+0xb40>
  402808:	ldr	x0, [sp, #40]
  40280c:	bl	4023e4 <printf@plt+0xcc4>
  402810:	str	w0, [sp, #60]
  402814:	ldr	x0, [sp, #40]
  402818:	bl	4023e4 <printf@plt+0xcc4>
  40281c:	str	w0, [sp, #56]
  402820:	ldr	w0, [sp, #36]
  402824:	cmp	w0, #0x0
  402828:	b.ne	40286c <printf@plt+0x114c>  // b.any
  40282c:	ldr	w1, [sp, #60]
  402830:	mov	w0, #0x224e                	// #8782
  402834:	cmp	w1, w0
  402838:	b.ne	402848 <printf@plt+0x1128>  // b.any
  40283c:	ldr	w0, [sp, #56]
  402840:	cmp	w0, #0x1
  402844:	b.eq	40286c <printf@plt+0x114c>  // b.none
  402848:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40284c:	add	x3, x0, #0x8b0
  402850:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402854:	add	x2, x0, #0x8b0
  402858:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40285c:	add	x1, x0, #0x8b0
  402860:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402864:	add	x0, x0, #0x7e0
  402868:	bl	407c74 <printf@plt+0x6554>
  40286c:	ldr	w0, [sp, #60]
  402870:	ucvtf	d1, w0
  402874:	ldr	w0, [sp, #56]
  402878:	ucvtf	d0, w0
  40287c:	fdiv	d0, d1, d0
  402880:	ldr	x0, [sp, #16]
  402884:	str	d0, [x0]
  402888:	mov	w0, #0x196                 	// #406
  40288c:	bl	402934 <printf@plt+0x1214>
  402890:	mov	w0, #0x196                 	// #406
  402894:	bl	4063fc <printf@plt+0x4cdc>
  402898:	ldr	w0, [x0, #8]
  40289c:	mov	w1, w0
  4028a0:	ldr	x0, [sp, #40]
  4028a4:	bl	402260 <printf@plt+0xb40>
  4028a8:	ldr	x0, [sp, #40]
  4028ac:	bl	4023e4 <printf@plt+0xcc4>
  4028b0:	str	w0, [sp, #60]
  4028b4:	ldr	x0, [sp, #40]
  4028b8:	bl	4023e4 <printf@plt+0xcc4>
  4028bc:	str	w0, [sp, #56]
  4028c0:	ldr	w0, [sp, #36]
  4028c4:	cmp	w0, #0x0
  4028c8:	b.ne	40290c <printf@plt+0x11ec>  // b.any
  4028cc:	ldr	w0, [sp, #60]
  4028d0:	cmp	w0, #0x64
  4028d4:	b.ne	4028e8 <printf@plt+0x11c8>  // b.any
  4028d8:	ldr	w1, [sp, #56]
  4028dc:	mov	w0, #0x1c3f                	// #7231
  4028e0:	cmp	w1, w0
  4028e4:	b.eq	40290c <printf@plt+0x11ec>  // b.none
  4028e8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4028ec:	add	x3, x0, #0x8b0
  4028f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4028f4:	add	x2, x0, #0x8b0
  4028f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4028fc:	add	x1, x0, #0x8b0
  402900:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402904:	add	x0, x0, #0x800
  402908:	bl	407c74 <printf@plt+0x6554>
  40290c:	ldr	w0, [sp, #56]
  402910:	ucvtf	d1, w0
  402914:	ldr	w0, [sp, #60]
  402918:	ucvtf	d0, w0
  40291c:	fdiv	d0, d1, d0
  402920:	ldr	x0, [sp, #24]
  402924:	str	d0, [x0]
  402928:	nop
  40292c:	ldp	x29, x30, [sp], #64
  402930:	ret
  402934:	stp	x29, x30, [sp, #-48]!
  402938:	mov	x29, sp
  40293c:	str	w0, [sp, #28]
  402940:	ldr	w0, [sp, #28]
  402944:	bl	4063fc <printf@plt+0x4cdc>
  402948:	ldrb	w0, [x0]
  40294c:	cmp	w0, #0x0
  402950:	cset	w0, eq  // eq = none
  402954:	and	w0, w0, #0xff
  402958:	cmp	w0, #0x0
  40295c:	b.eq	40298c <printf@plt+0x126c>  // b.none
  402960:	ldr	w1, [sp, #28]
  402964:	add	x0, sp, #0x20
  402968:	bl	4074d0 <printf@plt+0x5db0>
  40296c:	add	x1, sp, #0x20
  402970:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402974:	add	x3, x0, #0x8b0
  402978:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40297c:	add	x2, x0, #0x8b0
  402980:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402984:	add	x0, x0, #0x820
  402988:	bl	407c74 <printf@plt+0x6554>
  40298c:	nop
  402990:	ldp	x29, x30, [sp], #48
  402994:	ret
  402998:	stp	x29, x30, [sp, #-80]!
  40299c:	mov	x29, sp
  4029a0:	str	x19, [sp, #16]
  4029a4:	str	x0, [sp, #40]
  4029a8:	mov	w0, #0x1a1                 	// #417
  4029ac:	bl	4063fc <printf@plt+0x4cdc>
  4029b0:	ldrb	w0, [x0]
  4029b4:	cmp	w0, #0x0
  4029b8:	cset	w0, eq  // eq = none
  4029bc:	and	w0, w0, #0xff
  4029c0:	cmp	w0, #0x0
  4029c4:	b.ne	402b04 <printf@plt+0x13e4>  // b.any
  4029c8:	mov	w0, #0x1a1                 	// #417
  4029cc:	bl	4063fc <printf@plt+0x4cdc>
  4029d0:	ldr	w0, [x0, #4]
  4029d4:	str	w0, [sp, #64]
  4029d8:	ldrsw	x0, [sp, #64]
  4029dc:	bl	4013b0 <_Znam@plt>
  4029e0:	str	x0, [sp, #56]
  4029e4:	ldr	w0, [sp, #64]
  4029e8:	cmp	w0, #0x4
  4029ec:	b.le	402a5c <printf@plt+0x133c>
  4029f0:	mov	w0, #0x1a1                 	// #417
  4029f4:	bl	4063fc <printf@plt+0x4cdc>
  4029f8:	ldr	w0, [x0, #8]
  4029fc:	mov	w1, w0
  402a00:	ldr	x0, [sp, #40]
  402a04:	bl	402260 <printf@plt+0xb40>
  402a08:	ldr	w0, [sp, #64]
  402a0c:	str	w0, [sp, #68]
  402a10:	ldr	x0, [sp, #56]
  402a14:	str	x0, [sp, #72]
  402a18:	ldr	w0, [sp, #68]
  402a1c:	sub	w0, w0, #0x1
  402a20:	str	w0, [sp, #68]
  402a24:	ldr	w0, [sp, #68]
  402a28:	cmp	w0, #0x0
  402a2c:	cset	w0, ne  // ne = any
  402a30:	and	w0, w0, #0xff
  402a34:	cmp	w0, #0x0
  402a38:	b.eq	402a80 <printf@plt+0x1360>  // b.none
  402a3c:	ldr	x19, [sp, #72]
  402a40:	add	x0, x19, #0x1
  402a44:	str	x0, [sp, #72]
  402a48:	ldr	x0, [sp, #40]
  402a4c:	bl	4022dc <printf@plt+0xbbc>
  402a50:	and	w0, w0, #0xff
  402a54:	strb	w0, [x19]
  402a58:	b	402a18 <printf@plt+0x12f8>
  402a5c:	mov	w0, #0x1a1                 	// #417
  402a60:	bl	4063fc <printf@plt+0x4cdc>
  402a64:	add	x0, x0, #0xc
  402a68:	mov	x3, x0
  402a6c:	ldr	w2, [sp, #64]
  402a70:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402a74:	add	x1, x0, #0x830
  402a78:	ldr	x0, [sp, #56]
  402a7c:	bl	401520 <sprintf@plt>
  402a80:	ldrsw	x0, [sp, #64]
  402a84:	sub	x0, x0, #0x1
  402a88:	ldr	x1, [sp, #56]
  402a8c:	add	x0, x1, x0
  402a90:	str	x0, [sp, #72]
  402a94:	ldr	x0, [sp, #72]
  402a98:	sub	x0, x0, #0x1
  402a9c:	str	x0, [sp, #72]
  402aa0:	ldr	x0, [sp, #72]
  402aa4:	ldrb	w0, [x0]
  402aa8:	mov	w1, w0
  402aac:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  402ab0:	add	x0, x0, #0x2a0
  402ab4:	bl	406348 <printf@plt+0x4c28>
  402ab8:	cmp	w0, #0x0
  402abc:	cset	w0, ne  // ne = any
  402ac0:	and	w0, w0, #0xff
  402ac4:	cmp	w0, #0x0
  402ac8:	b.eq	402ad0 <printf@plt+0x13b0>  // b.none
  402acc:	b	402a94 <printf@plt+0x1374>
  402ad0:	ldr	x0, [sp, #72]
  402ad4:	add	x0, x0, #0x1
  402ad8:	strb	wzr, [x0]
  402adc:	ldr	x1, [sp, #56]
  402ae0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402ae4:	add	x0, x0, #0x838
  402ae8:	bl	401720 <printf@plt>
  402aec:	ldr	x0, [sp, #56]
  402af0:	cmp	x0, #0x0
  402af4:	b.eq	402b08 <printf@plt+0x13e8>  // b.none
  402af8:	mov	x1, #0x1                   	// #1
  402afc:	bl	4098fc <_ZdlPvm@@Base>
  402b00:	b	402b08 <printf@plt+0x13e8>
  402b04:	nop
  402b08:	ldr	x19, [sp, #16]
  402b0c:	ldp	x29, x30, [sp], #80
  402b10:	ret
  402b14:	stp	x29, x30, [sp, #-16]!
  402b18:	mov	x29, sp
  402b1c:	mov	w0, #0x1a5                 	// #421
  402b20:	bl	402934 <printf@plt+0x1214>
  402b24:	mov	w0, #0x1a5                 	// #421
  402b28:	bl	4063fc <printf@plt+0x4cdc>
  402b2c:	ldr	w0, [x0, #8]
  402b30:	bl	40636c <printf@plt+0x4c4c>
  402b34:	mov	w1, w0
  402b38:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  402b3c:	add	x0, x0, #0x840
  402b40:	bl	401720 <printf@plt>
  402b44:	nop
  402b48:	ldp	x29, x30, [sp], #16
  402b4c:	ret
  402b50:	stp	x29, x30, [sp, #-112]!
  402b54:	mov	x29, sp
  402b58:	str	x19, [sp, #16]
  402b5c:	str	x0, [sp, #40]
  402b60:	mov	w0, #0x194                 	// #404
  402b64:	bl	4063fc <printf@plt+0x4cdc>
  402b68:	ldr	w0, [x0, #4]
  402b6c:	str	w0, [sp, #80]
  402b70:	ldr	w0, [sp, #80]
  402b74:	lsr	w1, w0, #1
  402b78:	mov	w0, #0x2493                	// #9363
  402b7c:	movk	w0, #0x9249, lsl #16
  402b80:	umull	x0, w1, w0
  402b84:	lsr	x0, x0, #32
  402b88:	lsr	w1, w0, #2
  402b8c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402b90:	add	x0, x0, #0xd58
  402b94:	str	w1, [x0]
  402b98:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402b9c:	add	x0, x0, #0xd58
  402ba0:	ldr	w0, [x0]
  402ba4:	mov	w1, w0
  402ba8:	mov	x0, #0xc03fc03fc03fc03f    	// #-4593741714853740481
  402bac:	movk	x0, #0x3f, lsl #48
  402bb0:	cmp	x1, x0
  402bb4:	b.hi	402be4 <printf@plt+0x14c4>  // b.pmore
  402bb8:	mov	x0, x1
  402bbc:	lsl	x0, x0, #8
  402bc0:	add	x0, x0, x1
  402bc4:	lsl	x0, x0, #1
  402bc8:	bl	4013b0 <_Znam@plt>
  402bcc:	mov	x1, x0
  402bd0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402bd4:	add	x0, x0, #0xd50
  402bd8:	str	x1, [x0]
  402bdc:	str	wzr, [sp, #108]
  402be0:	b	402be8 <printf@plt+0x14c8>
  402be4:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  402be8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402bec:	add	x0, x0, #0xd40
  402bf0:	ldr	w0, [x0]
  402bf4:	ldr	w1, [sp, #108]
  402bf8:	cmp	w1, w0
  402bfc:	b.cs	402c2c <printf@plt+0x150c>  // b.hs, b.nlast
  402c00:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402c04:	add	x0, x0, #0xd38
  402c08:	ldr	x1, [x0]
  402c0c:	ldr	w0, [sp, #108]
  402c10:	lsl	x0, x0, #4
  402c14:	add	x0, x1, x0
  402c18:	strh	wzr, [x0, #12]
  402c1c:	ldr	w0, [sp, #108]
  402c20:	add	w0, w0, #0x1
  402c24:	str	w0, [sp, #108]
  402c28:	b	402be8 <printf@plt+0x14c8>
  402c2c:	str	wzr, [sp, #108]
  402c30:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402c34:	add	x0, x0, #0xd58
  402c38:	ldr	w0, [x0]
  402c3c:	ldr	w1, [sp, #108]
  402c40:	cmp	w1, w0
  402c44:	b.cs	402e08 <printf@plt+0x16e8>  // b.hs, b.nlast
  402c48:	mov	w0, #0x194                 	// #404
  402c4c:	bl	4063fc <printf@plt+0x4cdc>
  402c50:	ldr	w2, [x0, #8]
  402c54:	ldr	w1, [sp, #108]
  402c58:	mov	w0, w1
  402c5c:	lsl	w0, w0, #3
  402c60:	sub	w0, w0, w1
  402c64:	lsl	w0, w0, #1
  402c68:	add	w0, w2, w0
  402c6c:	mov	w1, w0
  402c70:	ldr	x0, [sp, #40]
  402c74:	bl	402260 <printf@plt+0xb40>
  402c78:	ldr	x0, [sp, #40]
  402c7c:	bl	4023e4 <printf@plt+0xcc4>
  402c80:	ldr	x0, [sp, #40]
  402c84:	bl	4023e4 <printf@plt+0xcc4>
  402c88:	str	w0, [sp, #76]
  402c8c:	ldr	x0, [sp, #40]
  402c90:	bl	4023e4 <printf@plt+0xcc4>
  402c94:	str	w0, [sp, #72]
  402c98:	ldr	w1, [sp, #76]
  402c9c:	ldr	x0, [sp, #40]
  402ca0:	bl	402260 <printf@plt+0xb40>
  402ca4:	strh	wzr, [sp, #106]
  402ca8:	str	wzr, [sp, #100]
  402cac:	ldr	w1, [sp, #72]
  402cb0:	ldr	w0, [sp, #76]
  402cb4:	sub	w0, w1, w0
  402cb8:	ldr	w1, [sp, #100]
  402cbc:	cmp	w1, w0
  402cc0:	b.cs	402d6c <printf@plt+0x164c>  // b.hs, b.nlast
  402cc4:	ldr	x0, [sp, #40]
  402cc8:	bl	4022dc <printf@plt+0xbbc>
  402ccc:	and	w0, w0, #0xff
  402cd0:	strb	w0, [sp, #71]
  402cd4:	ldrb	w0, [sp, #71]
  402cd8:	cmp	w0, #0x2f
  402cdc:	b.ls	402d20 <printf@plt+0x1600>  // b.plast
  402ce0:	ldrb	w0, [sp, #71]
  402ce4:	cmp	w0, #0x39
  402ce8:	b.hi	402d20 <printf@plt+0x1600>  // b.pmore
  402cec:	ldrh	w1, [sp, #106]
  402cf0:	mov	w0, w1
  402cf4:	ubfiz	w0, w0, #2, #14
  402cf8:	add	w0, w0, w1
  402cfc:	ubfiz	w0, w0, #1, #15
  402d00:	and	w1, w0, #0xffff
  402d04:	ldrb	w0, [sp, #71]
  402d08:	and	w0, w0, #0xffff
  402d0c:	add	w0, w1, w0
  402d10:	and	w0, w0, #0xffff
  402d14:	sub	w0, w0, #0x30
  402d18:	strh	w0, [sp, #106]
  402d1c:	b	402d5c <printf@plt+0x163c>
  402d20:	ldrb	w0, [sp, #71]
  402d24:	cmp	w0, #0x40
  402d28:	b.ls	402d5c <printf@plt+0x163c>  // b.plast
  402d2c:	ldrb	w0, [sp, #71]
  402d30:	cmp	w0, #0x5a
  402d34:	b.hi	402d5c <printf@plt+0x163c>  // b.pmore
  402d38:	ldrh	w0, [sp, #106]
  402d3c:	ubfiz	w0, w0, #5, #11
  402d40:	and	w1, w0, #0xffff
  402d44:	ldrb	w0, [sp, #71]
  402d48:	and	w0, w0, #0xffff
  402d4c:	add	w0, w1, w0
  402d50:	and	w0, w0, #0xffff
  402d54:	sub	w0, w0, #0x40
  402d58:	strh	w0, [sp, #106]
  402d5c:	ldr	w0, [sp, #100]
  402d60:	add	w0, w0, #0x1
  402d64:	str	w0, [sp, #100]
  402d68:	b	402cac <printf@plt+0x158c>
  402d6c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402d70:	add	x0, x0, #0xd50
  402d74:	ldr	x2, [x0]
  402d78:	ldr	w1, [sp, #108]
  402d7c:	mov	x0, x1
  402d80:	lsl	x0, x0, #8
  402d84:	add	x0, x0, x1
  402d88:	lsl	x0, x0, #1
  402d8c:	add	x0, x2, x0
  402d90:	ldrh	w1, [sp, #106]
  402d94:	strh	w1, [x0]
  402d98:	str	wzr, [sp, #100]
  402d9c:	ldr	w0, [sp, #100]
  402da0:	cmp	w0, #0xff
  402da4:	b.hi	402df8 <printf@plt+0x16d8>  // b.pmore
  402da8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402dac:	add	x0, x0, #0xd50
  402db0:	ldr	x2, [x0]
  402db4:	ldr	w1, [sp, #108]
  402db8:	mov	x0, x1
  402dbc:	lsl	x0, x0, #8
  402dc0:	add	x0, x0, x1
  402dc4:	lsl	x0, x0, #1
  402dc8:	add	x19, x2, x0
  402dcc:	ldr	x0, [sp, #40]
  402dd0:	bl	402344 <printf@plt+0xc24>
  402dd4:	and	w1, w0, #0xffff
  402dd8:	ldr	w0, [sp, #100]
  402ddc:	lsl	x0, x0, #1
  402de0:	add	x0, x19, x0
  402de4:	strh	w1, [x0, #2]
  402de8:	ldr	w0, [sp, #100]
  402dec:	add	w0, w0, #0x1
  402df0:	str	w0, [sp, #100]
  402df4:	b	402d9c <printf@plt+0x167c>
  402df8:	ldr	w0, [sp, #108]
  402dfc:	add	w0, w0, #0x1
  402e00:	str	w0, [sp, #108]
  402e04:	b	402c30 <printf@plt+0x1510>
  402e08:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402e0c:	add	x0, x0, #0xd68
  402e10:	ldr	w0, [x0]
  402e14:	cmp	w0, #0x0
  402e18:	b.eq	402e28 <printf@plt+0x1708>  // b.none
  402e1c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  402e20:	add	x0, x0, #0x210
  402e24:	b	402e30 <printf@plt+0x1710>
  402e28:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  402e2c:	add	x0, x0, #0x1e8
  402e30:	str	x0, [sp, #56]
  402e34:	str	wzr, [sp, #108]
  402e38:	ldr	w0, [sp, #108]
  402e3c:	lsl	x0, x0, #1
  402e40:	ldr	x1, [sp, #56]
  402e44:	add	x0, x1, x0
  402e48:	ldrh	w0, [x0]
  402e4c:	cmp	w0, #0x0
  402e50:	b.eq	402fe4 <printf@plt+0x18c4>  // b.none
  402e54:	str	wzr, [sp, #96]
  402e58:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402e5c:	add	x0, x0, #0xd58
  402e60:	ldr	w0, [x0]
  402e64:	ldr	w1, [sp, #96]
  402e68:	cmp	w1, w0
  402e6c:	b.cs	402ec8 <printf@plt+0x17a8>  // b.hs, b.nlast
  402e70:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402e74:	add	x0, x0, #0xd50
  402e78:	ldr	x2, [x0]
  402e7c:	ldr	w1, [sp, #96]
  402e80:	mov	x0, x1
  402e84:	lsl	x0, x0, #8
  402e88:	add	x0, x0, x1
  402e8c:	lsl	x0, x0, #1
  402e90:	add	x0, x2, x0
  402e94:	ldrh	w1, [x0]
  402e98:	ldr	w0, [sp, #108]
  402e9c:	lsl	x0, x0, #1
  402ea0:	ldr	x2, [sp, #56]
  402ea4:	add	x0, x2, x0
  402ea8:	ldrh	w0, [x0]
  402eac:	cmp	w1, w0
  402eb0:	b.eq	402ec4 <printf@plt+0x17a4>  // b.none
  402eb4:	ldr	w0, [sp, #96]
  402eb8:	add	w0, w0, #0x1
  402ebc:	str	w0, [sp, #96]
  402ec0:	b	402e58 <printf@plt+0x1738>
  402ec4:	nop
  402ec8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402ecc:	add	x0, x0, #0xd58
  402ed0:	ldr	w0, [x0]
  402ed4:	ldr	w1, [sp, #96]
  402ed8:	cmp	w1, w0
  402edc:	b.cs	402fd4 <printf@plt+0x18b4>  // b.hs, b.nlast
  402ee0:	str	wzr, [sp, #92]
  402ee4:	ldr	w0, [sp, #92]
  402ee8:	cmp	w0, #0xff
  402eec:	b.gt	402fd4 <printf@plt+0x18b4>
  402ef0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402ef4:	add	x0, x0, #0xd50
  402ef8:	ldr	x2, [x0]
  402efc:	ldr	w1, [sp, #96]
  402f00:	mov	x0, x1
  402f04:	lsl	x0, x0, #8
  402f08:	add	x0, x0, x1
  402f0c:	lsl	x0, x0, #1
  402f10:	add	x1, x2, x0
  402f14:	ldrsw	x0, [sp, #92]
  402f18:	lsl	x0, x0, #1
  402f1c:	add	x0, x1, x0
  402f20:	ldrh	w0, [x0, #2]
  402f24:	strh	w0, [sp, #54]
  402f28:	ldrh	w1, [sp, #54]
  402f2c:	mov	w0, #0xffff                	// #65535
  402f30:	cmp	w1, w0
  402f34:	b.eq	402fc4 <printf@plt+0x18a4>  // b.none
  402f38:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402f3c:	add	x0, x0, #0xd38
  402f40:	ldr	x1, [x0]
  402f44:	ldrh	w0, [sp, #54]
  402f48:	lsl	x0, x0, #4
  402f4c:	add	x0, x1, x0
  402f50:	ldrh	w0, [x0, #12]
  402f54:	cmp	w0, #0x0
  402f58:	b.ne	402fc4 <printf@plt+0x18a4>  // b.any
  402f5c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402f60:	add	x0, x0, #0xd50
  402f64:	ldr	x2, [x0]
  402f68:	ldr	w1, [sp, #96]
  402f6c:	mov	x0, x1
  402f70:	lsl	x0, x0, #8
  402f74:	add	x0, x0, x1
  402f78:	lsl	x0, x0, #1
  402f7c:	add	x1, x2, x0
  402f80:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402f84:	add	x0, x0, #0xd38
  402f88:	ldr	x2, [x0]
  402f8c:	ldrh	w0, [sp, #54]
  402f90:	lsl	x0, x0, #4
  402f94:	add	x0, x2, x0
  402f98:	ldrh	w1, [x1]
  402f9c:	strh	w1, [x0, #12]
  402fa0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402fa4:	add	x0, x0, #0xd38
  402fa8:	ldr	x1, [x0]
  402fac:	ldrh	w0, [sp, #54]
  402fb0:	lsl	x0, x0, #4
  402fb4:	add	x0, x1, x0
  402fb8:	ldr	w1, [sp, #92]
  402fbc:	and	w1, w1, #0xff
  402fc0:	strb	w1, [x0, #14]
  402fc4:	ldr	w0, [sp, #92]
  402fc8:	add	w0, w0, #0x1
  402fcc:	str	w0, [sp, #92]
  402fd0:	b	402ee4 <printf@plt+0x17c4>
  402fd4:	ldr	w0, [sp, #108]
  402fd8:	add	w0, w0, #0x1
  402fdc:	str	w0, [sp, #108]
  402fe0:	b	402e38 <printf@plt+0x1718>
  402fe4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402fe8:	add	x0, x0, #0xd74
  402fec:	ldr	w0, [x0]
  402ff0:	cmp	w0, #0x0
  402ff4:	b.ne	4031d4 <printf@plt+0x1ab4>  // b.any
  402ff8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  402ffc:	add	x0, x0, #0xd68
  403000:	ldr	w0, [x0]
  403004:	cmp	w0, #0x0
  403008:	b.eq	403018 <printf@plt+0x18f8>  // b.none
  40300c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  403010:	add	x0, x0, #0x1e8
  403014:	b	403020 <printf@plt+0x1900>
  403018:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  40301c:	add	x0, x0, #0x210
  403020:	str	x0, [sp, #56]
  403024:	str	wzr, [sp, #108]
  403028:	ldr	w0, [sp, #108]
  40302c:	lsl	x0, x0, #1
  403030:	ldr	x1, [sp, #56]
  403034:	add	x0, x1, x0
  403038:	ldrh	w0, [x0]
  40303c:	cmp	w0, #0x0
  403040:	b.eq	4031dc <printf@plt+0x1abc>  // b.none
  403044:	str	wzr, [sp, #88]
  403048:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40304c:	add	x0, x0, #0xd58
  403050:	ldr	w0, [x0]
  403054:	ldr	w1, [sp, #88]
  403058:	cmp	w1, w0
  40305c:	b.cs	4030b8 <printf@plt+0x1998>  // b.hs, b.nlast
  403060:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403064:	add	x0, x0, #0xd50
  403068:	ldr	x2, [x0]
  40306c:	ldr	w1, [sp, #88]
  403070:	mov	x0, x1
  403074:	lsl	x0, x0, #8
  403078:	add	x0, x0, x1
  40307c:	lsl	x0, x0, #1
  403080:	add	x0, x2, x0
  403084:	ldrh	w1, [x0]
  403088:	ldr	w0, [sp, #108]
  40308c:	lsl	x0, x0, #1
  403090:	ldr	x2, [sp, #56]
  403094:	add	x0, x2, x0
  403098:	ldrh	w0, [x0]
  40309c:	cmp	w1, w0
  4030a0:	b.eq	4030b4 <printf@plt+0x1994>  // b.none
  4030a4:	ldr	w0, [sp, #88]
  4030a8:	add	w0, w0, #0x1
  4030ac:	str	w0, [sp, #88]
  4030b0:	b	403048 <printf@plt+0x1928>
  4030b4:	nop
  4030b8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4030bc:	add	x0, x0, #0xd58
  4030c0:	ldr	w0, [x0]
  4030c4:	ldr	w1, [sp, #88]
  4030c8:	cmp	w1, w0
  4030cc:	b.cs	4031c4 <printf@plt+0x1aa4>  // b.hs, b.nlast
  4030d0:	str	wzr, [sp, #84]
  4030d4:	ldr	w0, [sp, #84]
  4030d8:	cmp	w0, #0xff
  4030dc:	b.gt	4031c4 <printf@plt+0x1aa4>
  4030e0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4030e4:	add	x0, x0, #0xd50
  4030e8:	ldr	x2, [x0]
  4030ec:	ldr	w1, [sp, #88]
  4030f0:	mov	x0, x1
  4030f4:	lsl	x0, x0, #8
  4030f8:	add	x0, x0, x1
  4030fc:	lsl	x0, x0, #1
  403100:	add	x1, x2, x0
  403104:	ldrsw	x0, [sp, #84]
  403108:	lsl	x0, x0, #1
  40310c:	add	x0, x1, x0
  403110:	ldrh	w0, [x0, #2]
  403114:	strh	w0, [sp, #52]
  403118:	ldrh	w1, [sp, #52]
  40311c:	mov	w0, #0xffff                	// #65535
  403120:	cmp	w1, w0
  403124:	b.eq	4031b4 <printf@plt+0x1a94>  // b.none
  403128:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40312c:	add	x0, x0, #0xd38
  403130:	ldr	x1, [x0]
  403134:	ldrh	w0, [sp, #52]
  403138:	lsl	x0, x0, #4
  40313c:	add	x0, x1, x0
  403140:	ldrh	w0, [x0, #12]
  403144:	cmp	w0, #0x0
  403148:	b.ne	4031b4 <printf@plt+0x1a94>  // b.any
  40314c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403150:	add	x0, x0, #0xd50
  403154:	ldr	x2, [x0]
  403158:	ldr	w1, [sp, #88]
  40315c:	mov	x0, x1
  403160:	lsl	x0, x0, #8
  403164:	add	x0, x0, x1
  403168:	lsl	x0, x0, #1
  40316c:	add	x1, x2, x0
  403170:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403174:	add	x0, x0, #0xd38
  403178:	ldr	x2, [x0]
  40317c:	ldrh	w0, [sp, #52]
  403180:	lsl	x0, x0, #4
  403184:	add	x0, x2, x0
  403188:	ldrh	w1, [x1]
  40318c:	strh	w1, [x0, #12]
  403190:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403194:	add	x0, x0, #0xd38
  403198:	ldr	x1, [x0]
  40319c:	ldrh	w0, [sp, #52]
  4031a0:	lsl	x0, x0, #4
  4031a4:	add	x0, x1, x0
  4031a8:	ldr	w1, [sp, #84]
  4031ac:	and	w1, w1, #0xff
  4031b0:	strb	w1, [x0, #14]
  4031b4:	ldr	w0, [sp, #84]
  4031b8:	add	w0, w0, #0x1
  4031bc:	str	w0, [sp, #84]
  4031c0:	b	4030d4 <printf@plt+0x19b4>
  4031c4:	ldr	w0, [sp, #108]
  4031c8:	add	w0, w0, #0x1
  4031cc:	str	w0, [sp, #108]
  4031d0:	b	403028 <printf@plt+0x1908>
  4031d4:	nop
  4031d8:	b	4031e0 <printf@plt+0x1ac0>
  4031dc:	nop
  4031e0:	ldr	x19, [sp, #16]
  4031e4:	ldp	x29, x30, [sp], #112
  4031e8:	ret
  4031ec:	stp	x29, x30, [sp, #-64]!
  4031f0:	mov	x29, sp
  4031f4:	str	x19, [sp, #16]
  4031f8:	str	x0, [sp, #40]
  4031fc:	mov	w0, #0x193                 	// #403
  403200:	bl	402934 <printf@plt+0x1214>
  403204:	mov	w0, #0x193                 	// #403
  403208:	bl	4063fc <printf@plt+0x4cdc>
  40320c:	ldr	w1, [x0, #4]
  403210:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403214:	add	x0, x0, #0xd40
  403218:	str	w1, [x0]
  40321c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403220:	add	x0, x0, #0xd40
  403224:	ldr	w0, [x0]
  403228:	mov	w0, w0
  40322c:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  403230:	cmp	x0, x1
  403234:	b.hi	403270 <printf@plt+0x1b50>  // b.pmore
  403238:	lsl	x0, x0, #4
  40323c:	bl	4013b0 <_Znam@plt>
  403240:	mov	x1, x0
  403244:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403248:	add	x0, x0, #0xd38
  40324c:	str	x1, [x0]
  403250:	mov	w0, #0x193                 	// #403
  403254:	bl	4063fc <printf@plt+0x4cdc>
  403258:	ldr	w0, [x0, #8]
  40325c:	mov	w1, w0
  403260:	ldr	x0, [sp, #40]
  403264:	bl	402260 <printf@plt+0xb40>
  403268:	str	wzr, [sp, #60]
  40326c:	b	403274 <printf@plt+0x1b54>
  403270:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  403274:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403278:	add	x0, x0, #0xd40
  40327c:	ldr	w0, [x0]
  403280:	ldr	w1, [sp, #60]
  403284:	cmp	w1, w0
  403288:	b.cs	4032c4 <printf@plt+0x1ba4>  // b.hs, b.nlast
  40328c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403290:	add	x0, x0, #0xd38
  403294:	ldr	x1, [x0]
  403298:	ldr	w0, [sp, #60]
  40329c:	lsl	x0, x0, #4
  4032a0:	add	x19, x1, x0
  4032a4:	ldr	x0, [sp, #40]
  4032a8:	bl	402344 <printf@plt+0xc24>
  4032ac:	and	w0, w0, #0xffff
  4032b0:	strh	w0, [x19]
  4032b4:	ldr	w0, [sp, #60]
  4032b8:	add	w0, w0, #0x1
  4032bc:	str	w0, [sp, #60]
  4032c0:	b	403274 <printf@plt+0x1b54>
  4032c4:	mov	w0, #0x1b1                 	// #433
  4032c8:	bl	402934 <printf@plt+0x1214>
  4032cc:	mov	w0, #0x1b1                 	// #433
  4032d0:	bl	4063fc <printf@plt+0x4cdc>
  4032d4:	ldr	w0, [x0, #8]
  4032d8:	mov	w1, w0
  4032dc:	ldr	x0, [sp, #40]
  4032e0:	bl	402260 <printf@plt+0xb40>
  4032e4:	str	wzr, [sp, #60]
  4032e8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4032ec:	add	x0, x0, #0xd40
  4032f0:	ldr	w0, [x0]
  4032f4:	ldr	w1, [sp, #60]
  4032f8:	cmp	w1, w0
  4032fc:	b.cs	403338 <printf@plt+0x1c18>  // b.hs, b.nlast
  403300:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403304:	add	x0, x0, #0xd38
  403308:	ldr	x1, [x0]
  40330c:	ldr	w0, [sp, #60]
  403310:	lsl	x0, x0, #4
  403314:	add	x19, x1, x0
  403318:	ldr	x0, [sp, #40]
  40331c:	bl	402344 <printf@plt+0xc24>
  403320:	and	w0, w0, #0xffff
  403324:	strh	w0, [x19, #2]
  403328:	ldr	w0, [sp, #60]
  40332c:	add	w0, w0, #0x1
  403330:	str	w0, [sp, #60]
  403334:	b	4032e8 <printf@plt+0x1bc8>
  403338:	mov	w0, #0x1b5                 	// #437
  40333c:	bl	402934 <printf@plt+0x1214>
  403340:	mov	w0, #0x1b5                 	// #437
  403344:	bl	4063fc <printf@plt+0x4cdc>
  403348:	ldr	w0, [x0, #8]
  40334c:	mov	w1, w0
  403350:	ldr	x0, [sp, #40]
  403354:	bl	402260 <printf@plt+0xb40>
  403358:	str	wzr, [sp, #60]
  40335c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403360:	add	x0, x0, #0xd40
  403364:	ldr	w0, [x0]
  403368:	ldr	w1, [sp, #60]
  40336c:	cmp	w1, w0
  403370:	b.cs	4033f0 <printf@plt+0x1cd0>  // b.hs, b.nlast
  403374:	ldr	x0, [sp, #40]
  403378:	bl	402344 <printf@plt+0xc24>
  40337c:	and	w2, w0, #0xffff
  403380:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403384:	add	x0, x0, #0xd38
  403388:	ldr	x1, [x0]
  40338c:	ldr	w0, [sp, #60]
  403390:	lsl	x0, x0, #4
  403394:	add	x0, x1, x0
  403398:	sxth	w1, w2
  40339c:	strh	w1, [x0, #4]
  4033a0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4033a4:	add	x0, x0, #0xd38
  4033a8:	ldr	x1, [x0]
  4033ac:	ldr	w0, [sp, #60]
  4033b0:	lsl	x0, x0, #4
  4033b4:	add	x0, x1, x0
  4033b8:	ldrsh	w0, [x0, #4]
  4033bc:	cmp	w0, #0x0
  4033c0:	b.ge	4033e0 <printf@plt+0x1cc0>  // b.tcont
  4033c4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4033c8:	add	x0, x0, #0xd38
  4033cc:	ldr	x1, [x0]
  4033d0:	ldr	w0, [sp, #60]
  4033d4:	lsl	x0, x0, #4
  4033d8:	add	x0, x1, x0
  4033dc:	strh	wzr, [x0, #4]
  4033e0:	ldr	w0, [sp, #60]
  4033e4:	add	w0, w0, #0x1
  4033e8:	str	w0, [sp, #60]
  4033ec:	b	40335c <printf@plt+0x1c3c>
  4033f0:	mov	w0, #0x1b6                 	// #438
  4033f4:	bl	402934 <printf@plt+0x1214>
  4033f8:	mov	w0, #0x1b6                 	// #438
  4033fc:	bl	4063fc <printf@plt+0x4cdc>
  403400:	ldr	w0, [x0, #8]
  403404:	mov	w1, w0
  403408:	ldr	x0, [sp, #40]
  40340c:	bl	402260 <printf@plt+0xb40>
  403410:	str	wzr, [sp, #60]
  403414:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403418:	add	x0, x0, #0xd40
  40341c:	ldr	w0, [x0]
  403420:	ldr	w1, [sp, #60]
  403424:	cmp	w1, w0
  403428:	b.cs	4034a8 <printf@plt+0x1d88>  // b.hs, b.nlast
  40342c:	ldr	x0, [sp, #40]
  403430:	bl	402344 <printf@plt+0xc24>
  403434:	and	w2, w0, #0xffff
  403438:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40343c:	add	x0, x0, #0xd38
  403440:	ldr	x1, [x0]
  403444:	ldr	w0, [sp, #60]
  403448:	lsl	x0, x0, #4
  40344c:	add	x0, x1, x0
  403450:	sxth	w1, w2
  403454:	strh	w1, [x0, #6]
  403458:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40345c:	add	x0, x0, #0xd38
  403460:	ldr	x1, [x0]
  403464:	ldr	w0, [sp, #60]
  403468:	lsl	x0, x0, #4
  40346c:	add	x0, x1, x0
  403470:	ldrsh	w0, [x0, #6]
  403474:	cmp	w0, #0x0
  403478:	b.le	403498 <printf@plt+0x1d78>
  40347c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403480:	add	x0, x0, #0xd38
  403484:	ldr	x1, [x0]
  403488:	ldr	w0, [sp, #60]
  40348c:	lsl	x0, x0, #4
  403490:	add	x0, x1, x0
  403494:	strh	wzr, [x0, #6]
  403498:	ldr	w0, [sp, #60]
  40349c:	add	w0, w0, #0x1
  4034a0:	str	w0, [sp, #60]
  4034a4:	b	403414 <printf@plt+0x1cf4>
  4034a8:	mov	w0, #0x1b3                 	// #435
  4034ac:	bl	402934 <printf@plt+0x1214>
  4034b0:	mov	w0, #0x1b3                 	// #435
  4034b4:	bl	4063fc <printf@plt+0x4cdc>
  4034b8:	ldr	w0, [x0, #8]
  4034bc:	mov	w1, w0
  4034c0:	ldr	x0, [sp, #40]
  4034c4:	bl	402260 <printf@plt+0xb40>
  4034c8:	str	wzr, [sp, #60]
  4034cc:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4034d0:	add	x0, x0, #0xd40
  4034d4:	ldr	w0, [x0]
  4034d8:	ldr	w1, [sp, #60]
  4034dc:	cmp	w1, w0
  4034e0:	b.cs	403520 <printf@plt+0x1e00>  // b.hs, b.nlast
  4034e4:	ldr	x0, [sp, #40]
  4034e8:	bl	402344 <printf@plt+0xc24>
  4034ec:	and	w2, w0, #0xffff
  4034f0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4034f4:	add	x0, x0, #0xd38
  4034f8:	ldr	x1, [x0]
  4034fc:	ldr	w0, [sp, #60]
  403500:	lsl	x0, x0, #4
  403504:	add	x0, x1, x0
  403508:	sxth	w1, w2
  40350c:	strh	w1, [x0, #8]
  403510:	ldr	w0, [sp, #60]
  403514:	add	w0, w0, #0x1
  403518:	str	w0, [sp, #60]
  40351c:	b	4034cc <printf@plt+0x1dac>
  403520:	mov	w0, #0x1b4                 	// #436
  403524:	bl	402934 <printf@plt+0x1214>
  403528:	mov	w0, #0x1b4                 	// #436
  40352c:	bl	4063fc <printf@plt+0x4cdc>
  403530:	ldr	w0, [x0, #8]
  403534:	mov	w1, w0
  403538:	ldr	x0, [sp, #40]
  40353c:	bl	402260 <printf@plt+0xb40>
  403540:	str	wzr, [sp, #60]
  403544:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403548:	add	x0, x0, #0xd40
  40354c:	ldr	w0, [x0]
  403550:	ldr	w1, [sp, #60]
  403554:	cmp	w1, w0
  403558:	b.cs	403594 <printf@plt+0x1e74>  // b.hs, b.nlast
  40355c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403560:	add	x0, x0, #0xd38
  403564:	ldr	x1, [x0]
  403568:	ldr	w0, [sp, #60]
  40356c:	lsl	x0, x0, #4
  403570:	add	x19, x1, x0
  403574:	ldr	x0, [sp, #40]
  403578:	bl	402344 <printf@plt+0xc24>
  40357c:	and	w0, w0, #0xffff
  403580:	strh	w0, [x19, #10]
  403584:	ldr	w0, [sp, #60]
  403588:	add	w0, w0, #0x1
  40358c:	str	w0, [sp, #60]
  403590:	b	403544 <printf@plt+0x1e24>
  403594:	nop
  403598:	ldr	x19, [sp, #16]
  40359c:	ldp	x29, x30, [sp], #64
  4035a0:	ret
  4035a4:	stp	x29, x30, [sp, #-32]!
  4035a8:	mov	x29, sp
  4035ac:	mov	w0, #0x19b                 	// #411
  4035b0:	bl	402934 <printf@plt+0x1214>
  4035b4:	mov	w0, #0x19b                 	// #411
  4035b8:	bl	4063fc <printf@plt+0x4cdc>
  4035bc:	ldr	w0, [x0, #8]
  4035c0:	str	w0, [sp, #24]
  4035c4:	ldr	w0, [sp, #24]
  4035c8:	cmp	w0, #0x7f
  4035cc:	b.gt	4035dc <printf@plt+0x1ebc>
  4035d0:	mov	w0, #0xfffffffd            	// #-3
  4035d4:	str	w0, [sp, #28]
  4035d8:	b	403628 <printf@plt+0x1f08>
  4035dc:	ldr	w0, [sp, #24]
  4035e0:	cmp	w0, #0x80
  4035e4:	b.ne	4035f0 <printf@plt+0x1ed0>  // b.any
  4035e8:	str	wzr, [sp, #28]
  4035ec:	b	403628 <printf@plt+0x1f08>
  4035f0:	ldr	w0, [sp, #24]
  4035f4:	cmp	w0, #0x91
  4035f8:	b.gt	403608 <printf@plt+0x1ee8>
  4035fc:	mov	w0, #0x1                   	// #1
  403600:	str	w0, [sp, #28]
  403604:	b	403628 <printf@plt+0x1f08>
  403608:	ldr	w0, [sp, #24]
  40360c:	cmp	w0, #0xb3
  403610:	b.gt	403620 <printf@plt+0x1f00>
  403614:	mov	w0, #0x3                   	// #3
  403618:	str	w0, [sp, #28]
  40361c:	b	403628 <printf@plt+0x1f08>
  403620:	mov	w0, #0x4                   	// #4
  403624:	str	w0, [sp, #28]
  403628:	ldr	w1, [sp, #28]
  40362c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403630:	add	x0, x0, #0x850
  403634:	bl	401720 <printf@plt>
  403638:	nop
  40363c:	ldp	x29, x30, [sp], #32
  403640:	ret
  403644:	stp	x29, x30, [sp, #-16]!
  403648:	mov	x29, sp
  40364c:	mov	w0, #0x19c                 	// #412
  403650:	bl	402934 <printf@plt+0x1214>
  403654:	mov	w0, #0x19c                 	// #412
  403658:	bl	4063fc <printf@plt+0x4cdc>
  40365c:	ldr	w0, [x0, #8]
  403660:	cmp	w0, #0x0
  403664:	cset	w0, eq  // eq = none
  403668:	and	w0, w0, #0xff
  40366c:	mov	w1, w0
  403670:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403674:	add	x0, x0, #0x860
  403678:	bl	401720 <printf@plt>
  40367c:	nop
  403680:	ldp	x29, x30, [sp], #16
  403684:	ret
  403688:	stp	x29, x30, [sp, #-48]!
  40368c:	mov	x29, sp
  403690:	str	x0, [sp, #24]
  403694:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403698:	add	x0, x0, #0x878
  40369c:	bl	401720 <printf@plt>
  4036a0:	mov	w0, #0x1ba                 	// #442
  4036a4:	bl	402934 <printf@plt+0x1214>
  4036a8:	mov	w0, #0x1ba                 	// #442
  4036ac:	bl	4063fc <printf@plt+0x4cdc>
  4036b0:	ldr	w0, [x0, #4]
  4036b4:	cmp	w0, #0x4
  4036b8:	cset	w0, hi  // hi = pmore
  4036bc:	and	w0, w0, #0xff
  4036c0:	cmp	w0, #0x0
  4036c4:	b.eq	40373c <printf@plt+0x201c>  // b.none
  4036c8:	mov	w0, #0x1ba                 	// #442
  4036cc:	bl	4063fc <printf@plt+0x4cdc>
  4036d0:	ldr	w0, [x0, #8]
  4036d4:	mov	w1, w0
  4036d8:	ldr	x0, [sp, #24]
  4036dc:	bl	402260 <printf@plt+0xb40>
  4036e0:	str	wzr, [sp, #44]
  4036e4:	mov	w0, #0x1ba                 	// #442
  4036e8:	bl	4063fc <printf@plt+0x4cdc>
  4036ec:	ldr	w0, [x0, #4]
  4036f0:	ldr	w1, [sp, #44]
  4036f4:	cmp	w1, w0
  4036f8:	cset	w0, cc  // cc = lo, ul, last
  4036fc:	and	w0, w0, #0xff
  403700:	cmp	w0, #0x0
  403704:	b.eq	403760 <printf@plt+0x2040>  // b.none
  403708:	ldr	x0, [sp, #24]
  40370c:	bl	4022dc <printf@plt+0xbbc>
  403710:	and	w0, w0, #0xff
  403714:	strb	w0, [sp, #43]
  403718:	ldrb	w0, [sp, #43]
  40371c:	cmp	w0, #0x0
  403720:	b.eq	40375c <printf@plt+0x203c>  // b.none
  403724:	ldrb	w0, [sp, #43]
  403728:	bl	401540 <putchar@plt>
  40372c:	ldr	w0, [sp, #44]
  403730:	add	w0, w0, #0x1
  403734:	str	w0, [sp, #44]
  403738:	b	4036e4 <printf@plt+0x1fc4>
  40373c:	mov	w0, #0x1ba                 	// #442
  403740:	bl	4063fc <printf@plt+0x4cdc>
  403744:	add	x0, x0, #0xc
  403748:	mov	x1, x0
  40374c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403750:	add	x0, x0, #0x888
  403754:	bl	401720 <printf@plt>
  403758:	b	403760 <printf@plt+0x2040>
  40375c:	nop
  403760:	mov	w0, #0xa                   	// #10
  403764:	bl	401540 <putchar@plt>
  403768:	nop
  40376c:	ldp	x29, x30, [sp], #48
  403770:	ret
  403774:	stp	x29, x30, [sp, #-32]!
  403778:	mov	x29, sp
  40377c:	str	wzr, [sp, #28]
  403780:	mov	w0, #0x199                 	// #409
  403784:	bl	4063fc <printf@plt+0x4cdc>
  403788:	ldrb	w0, [x0]
  40378c:	cmp	w0, #0x0
  403790:	cset	w0, ne  // ne = any
  403794:	and	w0, w0, #0xff
  403798:	cmp	w0, #0x0
  40379c:	b.eq	4037d0 <printf@plt+0x20b0>  // b.none
  4037a0:	mov	w0, #0x199                 	// #409
  4037a4:	bl	4063fc <printf@plt+0x4cdc>
  4037a8:	ldr	w0, [x0, #8]
  4037ac:	cmp	w0, #0x0
  4037b0:	cset	w0, ne  // ne = any
  4037b4:	and	w0, w0, #0xff
  4037b8:	cmp	w0, #0x0
  4037bc:	b.eq	403804 <printf@plt+0x20e4>  // b.none
  4037c0:	ldr	w0, [sp, #28]
  4037c4:	orr	w0, w0, #0x1
  4037c8:	str	w0, [sp, #28]
  4037cc:	b	403804 <printf@plt+0x20e4>
  4037d0:	mov	w0, #0x19d                 	// #413
  4037d4:	bl	402934 <printf@plt+0x1214>
  4037d8:	mov	w0, #0x19d                 	// #413
  4037dc:	bl	4063fc <printf@plt+0x4cdc>
  4037e0:	ldr	w0, [x0, #8]
  4037e4:	cmp	w0, #0x0
  4037e8:	cset	w0, ne  // ne = any
  4037ec:	and	w0, w0, #0xff
  4037f0:	cmp	w0, #0x0
  4037f4:	b.eq	403804 <printf@plt+0x20e4>  // b.none
  4037f8:	ldr	w0, [sp, #28]
  4037fc:	orr	w0, w0, #0x1
  403800:	str	w0, [sp, #28]
  403804:	mov	w0, #0x19e                 	// #414
  403808:	bl	402934 <printf@plt+0x1214>
  40380c:	mov	w0, #0x19e                 	// #414
  403810:	bl	4063fc <printf@plt+0x4cdc>
  403814:	ldr	w0, [x0, #8]
  403818:	cmp	w0, #0x63
  40381c:	cset	w0, ls  // ls = plast
  403820:	and	w0, w0, #0xff
  403824:	cmp	w0, #0x0
  403828:	b.eq	403838 <printf@plt+0x2118>  // b.none
  40382c:	ldr	w0, [sp, #28]
  403830:	orr	w0, w0, #0x4
  403834:	str	w0, [sp, #28]
  403838:	ldr	w1, [sp, #28]
  40383c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403840:	add	x0, x0, #0x890
  403844:	bl	401720 <printf@plt>
  403848:	nop
  40384c:	ldp	x29, x30, [sp], #32
  403850:	ret
  403854:	stp	x29, x30, [sp, #-32]!
  403858:	mov	x29, sp
  40385c:	mov	w0, #0x19d                 	// #413
  403860:	bl	402934 <printf@plt+0x1214>
  403864:	mov	w0, #0x19d                 	// #413
  403868:	bl	4063fc <printf@plt+0x4cdc>
  40386c:	ldr	w0, [x0, #8]
  403870:	sxth	w0, w0
  403874:	str	w0, [sp, #28]
  403878:	ldr	w0, [sp, #28]
  40387c:	cmp	w0, #0x0
  403880:	b.eq	4038a4 <printf@plt+0x2184>  // b.none
  403884:	ldr	w0, [sp, #28]
  403888:	scvtf	d0, w0
  40388c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  403890:	fmov	d1, x0
  403894:	fdiv	d0, d0, d1
  403898:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40389c:	add	x0, x0, #0x8a0
  4038a0:	bl	401720 <printf@plt>
  4038a4:	nop
  4038a8:	ldp	x29, x30, [sp], #32
  4038ac:	ret
  4038b0:	stp	x29, x30, [sp, #-48]!
  4038b4:	mov	x29, sp
  4038b8:	mov	w0, #0x19c                 	// #412
  4038bc:	bl	402934 <printf@plt+0x1214>
  4038c0:	mov	w0, #0x19c                 	// #412
  4038c4:	bl	4063fc <printf@plt+0x4cdc>
  4038c8:	ldr	w0, [x0, #8]
  4038cc:	cmp	w0, #0x0
  4038d0:	cset	w0, ne  // ne = any
  4038d4:	and	w0, w0, #0xff
  4038d8:	cmp	w0, #0x0
  4038dc:	b.ne	403a9c <printf@plt+0x237c>  // b.any
  4038e0:	str	wzr, [sp, #44]
  4038e4:	str	wzr, [sp, #40]
  4038e8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4038ec:	add	x0, x0, #0xd40
  4038f0:	ldr	w0, [x0]
  4038f4:	ldr	w1, [sp, #40]
  4038f8:	cmp	w1, w0
  4038fc:	b.cs	403a14 <printf@plt+0x22f4>  // b.hs, b.nlast
  403900:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403904:	add	x0, x0, #0xd38
  403908:	ldr	x1, [x0]
  40390c:	ldr	w0, [sp, #40]
  403910:	lsl	x0, x0, #4
  403914:	add	x0, x1, x0
  403918:	ldrh	w0, [x0]
  40391c:	strh	w0, [sp, #26]
  403920:	ldrh	w1, [sp, #26]
  403924:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403928:	add	x0, x0, #0xd44
  40392c:	ldr	w0, [x0]
  403930:	cmp	w1, w0
  403934:	b.cs	403a04 <printf@plt+0x22e4>  // b.hs, b.nlast
  403938:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40393c:	add	x0, x0, #0xd38
  403940:	ldr	x1, [x0]
  403944:	ldr	w0, [sp, #40]
  403948:	lsl	x0, x0, #4
  40394c:	add	x0, x1, x0
  403950:	ldrh	w0, [x0, #12]
  403954:	cmp	w0, #0x0
  403958:	b.eq	403a04 <printf@plt+0x22e4>  // b.none
  40395c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403960:	add	x0, x0, #0xd48
  403964:	ldr	x1, [x0]
  403968:	ldrh	w0, [sp, #26]
  40396c:	lsl	x0, x0, #3
  403970:	add	x0, x1, x0
  403974:	ldr	x0, [x0]
  403978:	str	x0, [sp, #32]
  40397c:	ldr	x0, [sp, #32]
  403980:	cmp	x0, #0x0
  403984:	b.eq	403a04 <printf@plt+0x22e4>  // b.none
  403988:	str	wzr, [sp, #28]
  40398c:	ldr	w0, [sp, #28]
  403990:	cmp	w0, #0x4
  403994:	b.hi	4039f4 <printf@plt+0x22d4>  // b.pmore
  403998:	ldr	x0, [sp, #32]
  40399c:	ldr	x2, [x0]
  4039a0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  4039a4:	add	x0, x0, #0x248
  4039a8:	ldr	w1, [sp, #28]
  4039ac:	ldr	x0, [x0, x1, lsl #3]
  4039b0:	mov	x1, x0
  4039b4:	mov	x0, x2
  4039b8:	bl	401650 <strcmp@plt>
  4039bc:	cmp	w0, #0x0
  4039c0:	b.ne	4039e4 <printf@plt+0x22c4>  // b.any
  4039c4:	ldr	w0, [sp, #28]
  4039c8:	mov	w1, #0x1                   	// #1
  4039cc:	lsl	w0, w1, w0
  4039d0:	mov	w1, w0
  4039d4:	ldr	w0, [sp, #44]
  4039d8:	orr	w0, w0, w1
  4039dc:	str	w0, [sp, #44]
  4039e0:	b	4039f4 <printf@plt+0x22d4>
  4039e4:	ldr	w0, [sp, #28]
  4039e8:	add	w0, w0, #0x1
  4039ec:	str	w0, [sp, #28]
  4039f0:	b	40398c <printf@plt+0x226c>
  4039f4:	ldr	x0, [sp, #32]
  4039f8:	ldr	x0, [x0, #8]
  4039fc:	str	x0, [sp, #32]
  403a00:	b	40397c <printf@plt+0x225c>
  403a04:	ldr	w0, [sp, #40]
  403a08:	add	w0, w0, #0x1
  403a0c:	str	w0, [sp, #40]
  403a10:	b	4038e8 <printf@plt+0x21c8>
  403a14:	ldr	w0, [sp, #44]
  403a18:	cmp	w0, #0x0
  403a1c:	b.eq	403aa0 <printf@plt+0x2380>  // b.none
  403a20:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403a24:	add	x0, x0, #0x8e8
  403a28:	bl	401720 <printf@plt>
  403a2c:	str	wzr, [sp, #40]
  403a30:	ldr	w0, [sp, #40]
  403a34:	cmp	w0, #0x4
  403a38:	b.hi	403a8c <printf@plt+0x236c>  // b.pmore
  403a3c:	ldr	w0, [sp, #40]
  403a40:	mov	w1, #0x1                   	// #1
  403a44:	lsl	w0, w1, w0
  403a48:	mov	w1, w0
  403a4c:	ldr	w0, [sp, #44]
  403a50:	and	w0, w1, w0
  403a54:	cmp	w0, #0x0
  403a58:	b.eq	403a7c <printf@plt+0x235c>  // b.none
  403a5c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  403a60:	add	x0, x0, #0x220
  403a64:	ldr	w1, [sp, #40]
  403a68:	ldr	x0, [x0, x1, lsl #3]
  403a6c:	mov	x1, x0
  403a70:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403a74:	add	x0, x0, #0x8f8
  403a78:	bl	401720 <printf@plt>
  403a7c:	ldr	w0, [sp, #40]
  403a80:	add	w0, w0, #0x1
  403a84:	str	w0, [sp, #40]
  403a88:	b	403a30 <printf@plt+0x2310>
  403a8c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403a90:	add	x0, x0, #0x900
  403a94:	bl	401400 <puts@plt>
  403a98:	b	403aa0 <printf@plt+0x2380>
  403a9c:	nop
  403aa0:	ldp	x29, x30, [sp], #48
  403aa4:	ret
  403aa8:	stp	x29, x30, [sp, #-80]!
  403aac:	mov	x29, sp
  403ab0:	stp	x19, x20, [sp, #16]
  403ab4:	str	x0, [sp, #40]
  403ab8:	mov	w0, #0x1b7                 	// #439
  403abc:	bl	4063fc <printf@plt+0x4cdc>
  403ac0:	ldrb	w0, [x0]
  403ac4:	cmp	w0, #0x0
  403ac8:	cset	w0, ne  // ne = any
  403acc:	and	w0, w0, #0xff
  403ad0:	cmp	w0, #0x0
  403ad4:	b.eq	403d30 <printf@plt+0x2610>  // b.none
  403ad8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403adc:	add	x0, x0, #0x908
  403ae0:	bl	401400 <puts@plt>
  403ae4:	mov	w0, #0x1b7                 	// #439
  403ae8:	bl	4063fc <printf@plt+0x4cdc>
  403aec:	ldr	w0, [x0, #8]
  403af0:	mov	w1, w0
  403af4:	ldr	x0, [sp, #40]
  403af8:	bl	402260 <printf@plt+0xb40>
  403afc:	ldr	x0, [sp, #40]
  403b00:	bl	402344 <printf@plt+0xc24>
  403b04:	and	w0, w0, #0xffff
  403b08:	strh	w0, [sp, #54]
  403b0c:	str	wzr, [sp, #76]
  403b10:	ldrh	w0, [sp, #54]
  403b14:	ldr	w1, [sp, #76]
  403b18:	cmp	w1, w0
  403b1c:	b.ge	403d30 <printf@plt+0x2610>  // b.tcont
  403b20:	ldr	x0, [sp, #40]
  403b24:	bl	402344 <printf@plt+0xc24>
  403b28:	and	w0, w0, #0xffff
  403b2c:	strh	w0, [sp, #52]
  403b30:	ldr	x0, [sp, #40]
  403b34:	bl	402344 <printf@plt+0xc24>
  403b38:	and	w0, w0, #0xffff
  403b3c:	strh	w0, [sp, #50]
  403b40:	ldr	x0, [sp, #40]
  403b44:	bl	402344 <printf@plt+0xc24>
  403b48:	and	w0, w0, #0xffff
  403b4c:	strh	w0, [sp, #48]
  403b50:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403b54:	add	x0, x0, #0xd38
  403b58:	ldr	x1, [x0]
  403b5c:	ldrh	w0, [sp, #52]
  403b60:	lsl	x0, x0, #4
  403b64:	add	x0, x1, x0
  403b68:	ldrh	w0, [x0, #12]
  403b6c:	cmp	w0, #0x0
  403b70:	b.eq	403d20 <printf@plt+0x2600>  // b.none
  403b74:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403b78:	add	x0, x0, #0xd38
  403b7c:	ldr	x1, [x0]
  403b80:	ldrh	w0, [sp, #50]
  403b84:	lsl	x0, x0, #4
  403b88:	add	x0, x1, x0
  403b8c:	ldrh	w0, [x0, #12]
  403b90:	cmp	w0, #0x0
  403b94:	b.eq	403d20 <printf@plt+0x2600>  // b.none
  403b98:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403b9c:	add	x0, x0, #0xd38
  403ba0:	ldr	x1, [x0]
  403ba4:	ldrh	w0, [sp, #52]
  403ba8:	lsl	x0, x0, #4
  403bac:	add	x0, x1, x0
  403bb0:	ldrh	w0, [x0]
  403bb4:	mov	w1, w0
  403bb8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403bbc:	add	x0, x0, #0xd44
  403bc0:	ldr	w0, [x0]
  403bc4:	cmp	w1, w0
  403bc8:	b.cs	403d20 <printf@plt+0x2600>  // b.hs, b.nlast
  403bcc:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403bd0:	add	x0, x0, #0xd38
  403bd4:	ldr	x1, [x0]
  403bd8:	ldrh	w0, [sp, #50]
  403bdc:	lsl	x0, x0, #4
  403be0:	add	x0, x1, x0
  403be4:	ldrh	w0, [x0]
  403be8:	mov	w1, w0
  403bec:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403bf0:	add	x0, x0, #0xd44
  403bf4:	ldr	w0, [x0]
  403bf8:	cmp	w1, w0
  403bfc:	b.cs	403d20 <printf@plt+0x2600>  // b.hs, b.nlast
  403c00:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403c04:	add	x0, x0, #0xd48
  403c08:	ldr	x1, [x0]
  403c0c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403c10:	add	x0, x0, #0xd38
  403c14:	ldr	x2, [x0]
  403c18:	ldrh	w0, [sp, #52]
  403c1c:	lsl	x0, x0, #4
  403c20:	add	x0, x2, x0
  403c24:	ldrh	w0, [x0]
  403c28:	and	x0, x0, #0xffff
  403c2c:	lsl	x0, x0, #3
  403c30:	add	x0, x1, x0
  403c34:	ldr	x0, [x0]
  403c38:	str	x0, [sp, #64]
  403c3c:	ldr	x0, [sp, #64]
  403c40:	cmp	x0, #0x0
  403c44:	b.eq	403d20 <printf@plt+0x2600>  // b.none
  403c48:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403c4c:	add	x0, x0, #0xd48
  403c50:	ldr	x1, [x0]
  403c54:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403c58:	add	x0, x0, #0xd38
  403c5c:	ldr	x2, [x0]
  403c60:	ldrh	w0, [sp, #50]
  403c64:	lsl	x0, x0, #4
  403c68:	add	x0, x2, x0
  403c6c:	ldrh	w0, [x0]
  403c70:	and	x0, x0, #0xffff
  403c74:	lsl	x0, x0, #3
  403c78:	add	x0, x1, x0
  403c7c:	ldr	x0, [x0]
  403c80:	str	x0, [sp, #56]
  403c84:	ldr	x0, [sp, #56]
  403c88:	cmp	x0, #0x0
  403c8c:	b.eq	403d10 <printf@plt+0x25f0>  // b.none
  403c90:	ldr	x0, [sp, #64]
  403c94:	ldr	x2, [x0]
  403c98:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403c9c:	add	x1, x0, #0x918
  403ca0:	mov	x0, x2
  403ca4:	bl	401650 <strcmp@plt>
  403ca8:	cmp	w0, #0x0
  403cac:	b.eq	403d00 <printf@plt+0x25e0>  // b.none
  403cb0:	ldr	x0, [sp, #56]
  403cb4:	ldr	x2, [x0]
  403cb8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403cbc:	add	x1, x0, #0x918
  403cc0:	mov	x0, x2
  403cc4:	bl	401650 <strcmp@plt>
  403cc8:	cmp	w0, #0x0
  403ccc:	b.eq	403d00 <printf@plt+0x25e0>  // b.none
  403cd0:	ldr	x0, [sp, #64]
  403cd4:	ldr	x19, [x0]
  403cd8:	ldr	x0, [sp, #56]
  403cdc:	ldr	x20, [x0]
  403ce0:	ldrsh	w0, [sp, #48]
  403ce4:	bl	40636c <printf@plt+0x4c4c>
  403ce8:	mov	w3, w0
  403cec:	mov	x2, x20
  403cf0:	mov	x1, x19
  403cf4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403cf8:	add	x0, x0, #0x920
  403cfc:	bl	401720 <printf@plt>
  403d00:	ldr	x0, [sp, #56]
  403d04:	ldr	x0, [x0, #8]
  403d08:	str	x0, [sp, #56]
  403d0c:	b	403c84 <printf@plt+0x2564>
  403d10:	ldr	x0, [sp, #64]
  403d14:	ldr	x0, [x0, #8]
  403d18:	str	x0, [sp, #64]
  403d1c:	b	403c3c <printf@plt+0x251c>
  403d20:	ldr	w0, [sp, #76]
  403d24:	add	w0, w0, #0x1
  403d28:	str	w0, [sp, #76]
  403d2c:	b	403b10 <printf@plt+0x23f0>
  403d30:	nop
  403d34:	ldp	x19, x20, [sp, #16]
  403d38:	ldp	x29, x30, [sp], #80
  403d3c:	ret
  403d40:	stp	x29, x30, [sp, #-128]!
  403d44:	mov	x29, sp
  403d48:	str	x19, [sp, #16]
  403d4c:	str	d8, [sp, #24]
  403d50:	str	w0, [sp, #44]
  403d54:	mov	w0, #0x19d                 	// #413
  403d58:	bl	402934 <printf@plt+0x1214>
  403d5c:	mov	w0, #0x19d                 	// #413
  403d60:	bl	4063fc <printf@plt+0x4cdc>
  403d64:	ldr	w0, [x0, #8]
  403d68:	sxth	w0, w0
  403d6c:	scvtf	d0, w0
  403d70:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  403d74:	ldr	d1, [x0, #600]
  403d78:	fmul	d0, d0, d1
  403d7c:	mov	x0, #0x940000000000        	// #162727720910848
  403d80:	movk	x0, #0x40d1, lsl #48
  403d84:	fmov	d1, x0
  403d88:	fdiv	d0, d0, d1
  403d8c:	str	d0, [sp, #72]
  403d90:	ldr	d0, [sp, #72]
  403d94:	bl	401620 <sin@plt>
  403d98:	fmov	d8, d0
  403d9c:	ldr	d0, [sp, #72]
  403da0:	bl	4013f0 <cos@plt>
  403da4:	fdiv	d0, d8, d0
  403da8:	str	d0, [sp, #64]
  403dac:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403db0:	add	x0, x0, #0xd6c
  403db4:	ldr	w0, [x0]
  403db8:	cmp	w0, #0x0
  403dbc:	b.eq	403dc8 <printf@plt+0x26a8>  // b.none
  403dc0:	mov	w0, #0x1a8                 	// #424
  403dc4:	bl	402934 <printf@plt+0x1214>
  403dc8:	mov	w0, #0x1ab                 	// #427
  403dcc:	bl	402934 <printf@plt+0x1214>
  403dd0:	mov	w0, #0x1ac                 	// #428
  403dd4:	bl	402934 <printf@plt+0x1214>
  403dd8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403ddc:	add	x0, x0, #0x930
  403de0:	bl	401400 <puts@plt>
  403de4:	str	wzr, [sp, #124]
  403de8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403dec:	add	x0, x0, #0xd40
  403df0:	ldr	w0, [x0]
  403df4:	ldr	w1, [sp, #124]
  403df8:	cmp	w1, w0
  403dfc:	b.cs	40468c <printf@plt+0x2f6c>  // b.hs, b.nlast
  403e00:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403e04:	add	x0, x0, #0xd38
  403e08:	ldr	x1, [x0]
  403e0c:	ldr	w0, [sp, #124]
  403e10:	lsl	x0, x0, #4
  403e14:	add	x0, x1, x0
  403e18:	ldrh	w0, [x0]
  403e1c:	strh	w0, [sp, #62]
  403e20:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403e24:	add	x0, x0, #0xd38
  403e28:	ldr	x1, [x0]
  403e2c:	ldr	w0, [sp, #124]
  403e30:	lsl	x0, x0, #4
  403e34:	add	x0, x1, x0
  403e38:	ldrh	w0, [x0, #12]
  403e3c:	cmp	w0, #0x0
  403e40:	b.eq	4043dc <printf@plt+0x2cbc>  // b.none
  403e44:	ldrh	w1, [sp, #62]
  403e48:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403e4c:	add	x0, x0, #0xd44
  403e50:	ldr	w0, [x0]
  403e54:	cmp	w1, w0
  403e58:	b.cs	403eb4 <printf@plt+0x2794>  // b.hs, b.nlast
  403e5c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403e60:	add	x0, x0, #0xd48
  403e64:	ldr	x1, [x0]
  403e68:	ldrh	w0, [sp, #62]
  403e6c:	lsl	x0, x0, #3
  403e70:	add	x0, x1, x0
  403e74:	ldr	x0, [x0]
  403e78:	cmp	x0, #0x0
  403e7c:	b.eq	403eb4 <printf@plt+0x2794>  // b.none
  403e80:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403e84:	add	x0, x0, #0xd48
  403e88:	ldr	x1, [x0]
  403e8c:	ldrh	w0, [sp, #62]
  403e90:	lsl	x0, x0, #3
  403e94:	add	x0, x1, x0
  403e98:	ldr	x0, [x0]
  403e9c:	ldr	x0, [x0]
  403ea0:	mov	x1, x0
  403ea4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403ea8:	add	x0, x0, #0x938
  403eac:	bl	401720 <printf@plt>
  403eb0:	b	403f08 <printf@plt+0x27e8>
  403eb4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403eb8:	add	x0, x0, #0xd74
  403ebc:	ldr	w0, [x0]
  403ec0:	cmp	w0, #0x0
  403ec4:	b.eq	404678 <printf@plt+0x2f58>  // b.none
  403ec8:	ldr	w0, [sp, #44]
  403ecc:	cmp	w0, #0x0
  403ed0:	b.ne	403ef0 <printf@plt+0x27d0>  // b.any
  403ed4:	ldrh	w0, [sp, #62]
  403ed8:	bl	405734 <printf@plt+0x4014>
  403edc:	mov	x1, x0
  403ee0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403ee4:	add	x0, x0, #0x938
  403ee8:	bl	401720 <printf@plt>
  403eec:	b	403f08 <printf@plt+0x27e8>
  403ef0:	ldrh	w0, [sp, #62]
  403ef4:	bl	405858 <printf@plt+0x4138>
  403ef8:	mov	x1, x0
  403efc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403f00:	add	x0, x0, #0x938
  403f04:	bl	401720 <printf@plt>
  403f08:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403f0c:	add	x0, x0, #0xd38
  403f10:	ldr	x1, [x0]
  403f14:	ldr	w0, [sp, #124]
  403f18:	lsl	x0, x0, #4
  403f1c:	add	x0, x1, x0
  403f20:	ldrh	w0, [x0, #2]
  403f24:	bl	40636c <printf@plt+0x4c4c>
  403f28:	mov	w19, w0
  403f2c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403f30:	add	x0, x0, #0xd38
  403f34:	ldr	x1, [x0]
  403f38:	ldr	w0, [sp, #124]
  403f3c:	lsl	x0, x0, #4
  403f40:	add	x0, x1, x0
  403f44:	ldrsh	w0, [x0, #4]
  403f48:	bl	40636c <printf@plt+0x4c4c>
  403f4c:	mov	w2, w0
  403f50:	mov	w1, w19
  403f54:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  403f58:	add	x0, x0, #0x940
  403f5c:	bl	401720 <printf@plt>
  403f60:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403f64:	add	x0, x0, #0xd38
  403f68:	ldr	x1, [x0]
  403f6c:	ldr	w0, [sp, #124]
  403f70:	lsl	x0, x0, #4
  403f74:	add	x0, x1, x0
  403f78:	ldrsh	w0, [x0, #6]
  403f7c:	neg	w0, w0
  403f80:	bl	40636c <printf@plt+0x4c4c>
  403f84:	str	w0, [sp, #120]
  403f88:	ldr	w0, [sp, #120]
  403f8c:	cmp	w0, #0x0
  403f90:	b.ge	403f98 <printf@plt+0x2878>  // b.tcont
  403f94:	str	wzr, [sp, #120]
  403f98:	str	wzr, [sp, #116]
  403f9c:	str	wzr, [sp, #112]
  403fa0:	str	wzr, [sp, #108]
  403fa4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403fa8:	add	x0, x0, #0xd6c
  403fac:	ldr	w0, [x0]
  403fb0:	cmp	w0, #0x0
  403fb4:	b.eq	4040a0 <printf@plt+0x2980>  // b.none
  403fb8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403fbc:	add	x0, x0, #0xd38
  403fc0:	ldr	x1, [x0]
  403fc4:	ldr	w0, [sp, #124]
  403fc8:	lsl	x0, x0, #4
  403fcc:	add	x0, x1, x0
  403fd0:	ldrh	w0, [x0, #10]
  403fd4:	mov	w2, w0
  403fd8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403fdc:	add	x0, x0, #0xd38
  403fe0:	ldr	x1, [x0]
  403fe4:	ldr	w0, [sp, #124]
  403fe8:	lsl	x0, x0, #4
  403fec:	add	x0, x1, x0
  403ff0:	ldrh	w0, [x0, #2]
  403ff4:	sub	w1, w2, w0
  403ff8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  403ffc:	add	x0, x0, #0xd70
  404000:	ldr	w0, [x0]
  404004:	add	w0, w1, w0
  404008:	bl	40636c <printf@plt+0x4c4c>
  40400c:	str	w0, [sp, #116]
  404010:	ldr	w0, [sp, #116]
  404014:	cmp	w0, #0x0
  404018:	b.ge	404020 <printf@plt+0x2900>  // b.tcont
  40401c:	str	wzr, [sp, #116]
  404020:	mov	w0, #0x1a8                 	// #424
  404024:	bl	4063fc <printf@plt+0x4cdc>
  404028:	ldr	w0, [x0, #8]
  40402c:	ucvtf	d1, w0
  404030:	ldr	d0, [sp, #64]
  404034:	fmul	d0, d1, d0
  404038:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  40403c:	ldr	d1, [x0, #608]
  404040:	fmul	d1, d0, d1
  404044:	fmov	d0, #5.000000000000000000e-01
  404048:	fadd	d0, d1, d0
  40404c:	fcvtzs	w0, d0
  404050:	str	w0, [sp, #108]
  404054:	ldr	w1, [sp, #108]
  404058:	ldr	w0, [sp, #116]
  40405c:	cmp	w1, w0
  404060:	b.le	40406c <printf@plt+0x294c>
  404064:	ldr	w0, [sp, #116]
  404068:	str	w0, [sp, #108]
  40406c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404070:	add	x0, x0, #0xd70
  404074:	ldr	w0, [x0]
  404078:	adrp	x1, 434000 <_ZdlPvm@@Base+0x2a704>
  40407c:	add	x1, x1, #0xd38
  404080:	ldr	x2, [x1]
  404084:	ldr	w1, [sp, #124]
  404088:	lsl	x1, x1, #4
  40408c:	add	x1, x2, x1
  404090:	ldrsh	w1, [x1, #8]
  404094:	sub	w0, w0, w1
  404098:	bl	40636c <printf@plt+0x4c4c>
  40409c:	str	w0, [sp, #112]
  4040a0:	ldr	w0, [sp, #108]
  4040a4:	cmp	w0, #0x0
  4040a8:	b.eq	4040cc <printf@plt+0x29ac>  // b.none
  4040ac:	ldr	w4, [sp, #108]
  4040b0:	ldr	w3, [sp, #112]
  4040b4:	ldr	w2, [sp, #116]
  4040b8:	ldr	w1, [sp, #120]
  4040bc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4040c0:	add	x0, x0, #0x948
  4040c4:	bl	401720 <printf@plt>
  4040c8:	b	404134 <printf@plt+0x2a14>
  4040cc:	ldr	w0, [sp, #112]
  4040d0:	cmp	w0, #0x0
  4040d4:	b.eq	4040f4 <printf@plt+0x29d4>  // b.none
  4040d8:	ldr	w3, [sp, #112]
  4040dc:	ldr	w2, [sp, #116]
  4040e0:	ldr	w1, [sp, #120]
  4040e4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4040e8:	add	x0, x0, #0x958
  4040ec:	bl	401720 <printf@plt>
  4040f0:	b	404134 <printf@plt+0x2a14>
  4040f4:	ldr	w0, [sp, #116]
  4040f8:	cmp	w0, #0x0
  4040fc:	b.eq	404118 <printf@plt+0x29f8>  // b.none
  404100:	ldr	w2, [sp, #116]
  404104:	ldr	w1, [sp, #120]
  404108:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40410c:	add	x0, x0, #0x968
  404110:	bl	401720 <printf@plt>
  404114:	b	404134 <printf@plt+0x2a14>
  404118:	ldr	w0, [sp, #120]
  40411c:	cmp	w0, #0x0
  404120:	b.eq	404134 <printf@plt+0x2a14>  // b.none
  404124:	ldr	w1, [sp, #120]
  404128:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40412c:	add	x0, x0, #0x970
  404130:	bl	401720 <printf@plt>
  404134:	str	wzr, [sp, #104]
  404138:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40413c:	add	x0, x0, #0xd38
  404140:	ldr	x1, [x0]
  404144:	ldr	w0, [sp, #124]
  404148:	lsl	x0, x0, #4
  40414c:	add	x0, x1, x0
  404150:	ldrsh	w0, [x0, #4]
  404154:	mov	w19, w0
  404158:	mov	w0, #0x1ab                 	// #427
  40415c:	bl	4063fc <printf@plt+0x4cdc>
  404160:	ldr	w0, [x0, #8]
  404164:	sxth	w0, w0
  404168:	mov	w1, w0
  40416c:	mov	w0, w1
  404170:	lsl	w0, w0, #3
  404174:	add	w0, w0, w1
  404178:	mov	w1, #0x6667                	// #26215
  40417c:	movk	w1, #0x6666, lsl #16
  404180:	smull	x1, w0, w1
  404184:	lsr	x1, x1, #32
  404188:	asr	w1, w1, #2
  40418c:	asr	w0, w0, #31
  404190:	sub	w0, w1, w0
  404194:	cmp	w19, w0
  404198:	cset	w0, gt
  40419c:	and	w0, w0, #0xff
  4041a0:	cmp	w0, #0x0
  4041a4:	b.eq	4041b4 <printf@plt+0x2a94>  // b.none
  4041a8:	ldr	w0, [sp, #104]
  4041ac:	orr	w0, w0, #0x2
  4041b0:	str	w0, [sp, #104]
  4041b4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4041b8:	add	x0, x0, #0xd38
  4041bc:	ldr	x1, [x0]
  4041c0:	ldr	w0, [sp, #124]
  4041c4:	lsl	x0, x0, #4
  4041c8:	add	x0, x1, x0
  4041cc:	ldrsh	w0, [x0, #6]
  4041d0:	mov	w19, w0
  4041d4:	mov	w0, #0x1ac                 	// #428
  4041d8:	bl	4063fc <printf@plt+0x4cdc>
  4041dc:	ldr	w0, [x0, #8]
  4041e0:	sxth	w0, w0
  4041e4:	mov	w1, w0
  4041e8:	mov	w0, w1
  4041ec:	lsl	w0, w0, #3
  4041f0:	add	w0, w0, w1
  4041f4:	mov	w1, #0x6667                	// #26215
  4041f8:	movk	w1, #0x6666, lsl #16
  4041fc:	smull	x1, w0, w1
  404200:	lsr	x1, x1, #32
  404204:	asr	w1, w1, #2
  404208:	asr	w0, w0, #31
  40420c:	sub	w0, w1, w0
  404210:	cmp	w19, w0
  404214:	cset	w0, lt  // lt = tstop
  404218:	and	w0, w0, #0xff
  40421c:	cmp	w0, #0x0
  404220:	b.eq	404230 <printf@plt+0x2b10>  // b.none
  404224:	ldr	w0, [sp, #104]
  404228:	orr	w0, w0, #0x1
  40422c:	str	w0, [sp, #104]
  404230:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404234:	add	x0, x0, #0xd38
  404238:	ldr	x1, [x0]
  40423c:	ldr	w0, [sp, #124]
  404240:	lsl	x0, x0, #4
  404244:	add	x0, x1, x0
  404248:	ldrh	w0, [x0, #12]
  40424c:	lsl	w0, w0, #8
  404250:	adrp	x1, 434000 <_ZdlPvm@@Base+0x2a704>
  404254:	add	x1, x1, #0xd38
  404258:	ldr	x2, [x1]
  40425c:	ldr	w1, [sp, #124]
  404260:	lsl	x1, x1, #4
  404264:	add	x1, x2, x1
  404268:	ldrb	w1, [x1, #14]
  40426c:	add	w0, w0, w1
  404270:	mov	w2, w0
  404274:	ldr	w1, [sp, #104]
  404278:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40427c:	add	x0, x0, #0x978
  404280:	bl	401720 <printf@plt>
  404284:	ldr	w0, [sp, #44]
  404288:	cmp	w0, #0x2
  40428c:	b.ne	4042e0 <printf@plt+0x2bc0>  // b.any
  404290:	ldrh	w1, [sp, #62]
  404294:	mov	w0, #0xdfff                	// #57343
  404298:	cmp	w1, w0
  40429c:	b.ls	4042c8 <printf@plt+0x2ba8>  // b.plast
  4042a0:	ldrh	w1, [sp, #62]
  4042a4:	mov	w0, #0xf8ff                	// #63743
  4042a8:	cmp	w1, w0
  4042ac:	b.hi	4042c8 <printf@plt+0x2ba8>  // b.pmore
  4042b0:	ldrh	w0, [sp, #62]
  4042b4:	mov	w1, w0
  4042b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4042bc:	add	x0, x0, #0x980
  4042c0:	bl	401720 <printf@plt>
  4042c4:	b	4042f4 <printf@plt+0x2bd4>
  4042c8:	ldrh	w0, [sp, #62]
  4042cc:	mov	w1, w0
  4042d0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4042d4:	add	x0, x0, #0x998
  4042d8:	bl	401720 <printf@plt>
  4042dc:	b	4042f4 <printf@plt+0x2bd4>
  4042e0:	ldrh	w0, [sp, #62]
  4042e4:	mov	w1, w0
  4042e8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4042ec:	add	x0, x0, #0x9a8
  4042f0:	bl	401720 <printf@plt>
  4042f4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4042f8:	add	x0, x0, #0xd38
  4042fc:	ldr	x1, [x0]
  404300:	ldr	w0, [sp, #124]
  404304:	lsl	x0, x0, #4
  404308:	add	x0, x1, x0
  40430c:	ldrh	w0, [x0, #12]
  404310:	bl	4056e8 <printf@plt+0x3fc8>
  404314:	mov	x3, x0
  404318:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40431c:	add	x0, x0, #0xd38
  404320:	ldr	x1, [x0]
  404324:	ldr	w0, [sp, #124]
  404328:	lsl	x0, x0, #4
  40432c:	add	x0, x1, x0
  404330:	ldrb	w0, [x0, #14]
  404334:	mov	w2, w0
  404338:	mov	x1, x3
  40433c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404340:	add	x0, x0, #0x9b8
  404344:	bl	401720 <printf@plt>
  404348:	ldrh	w1, [sp, #62]
  40434c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404350:	add	x0, x0, #0xd44
  404354:	ldr	w0, [x0]
  404358:	cmp	w1, w0
  40435c:	b.cs	40467c <printf@plt+0x2f5c>  // b.hs, b.nlast
  404360:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404364:	add	x0, x0, #0xd48
  404368:	ldr	x1, [x0]
  40436c:	ldrh	w0, [sp, #62]
  404370:	lsl	x0, x0, #3
  404374:	add	x0, x1, x0
  404378:	ldr	x0, [x0]
  40437c:	cmp	x0, #0x0
  404380:	b.eq	40467c <printf@plt+0x2f5c>  // b.none
  404384:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404388:	add	x0, x0, #0xd48
  40438c:	ldr	x1, [x0]
  404390:	ldrh	w0, [sp, #62]
  404394:	lsl	x0, x0, #3
  404398:	add	x0, x1, x0
  40439c:	ldr	x0, [x0]
  4043a0:	ldr	x0, [x0, #8]
  4043a4:	str	x0, [sp, #96]
  4043a8:	ldr	x0, [sp, #96]
  4043ac:	cmp	x0, #0x0
  4043b0:	b.eq	40467c <printf@plt+0x2f5c>  // b.none
  4043b4:	ldr	x0, [sp, #96]
  4043b8:	ldr	x0, [x0]
  4043bc:	mov	x1, x0
  4043c0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4043c4:	add	x0, x0, #0x9c8
  4043c8:	bl	401720 <printf@plt>
  4043cc:	ldr	x0, [sp, #96]
  4043d0:	ldr	x0, [x0, #8]
  4043d4:	str	x0, [sp, #96]
  4043d8:	b	4043a8 <printf@plt+0x2c88>
  4043dc:	ldrh	w1, [sp, #62]
  4043e0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4043e4:	add	x0, x0, #0xd44
  4043e8:	ldr	w0, [x0]
  4043ec:	cmp	w1, w0
  4043f0:	b.cs	40467c <printf@plt+0x2f5c>  // b.hs, b.nlast
  4043f4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4043f8:	add	x0, x0, #0xd48
  4043fc:	ldr	x1, [x0]
  404400:	ldrh	w0, [sp, #62]
  404404:	lsl	x0, x0, #3
  404408:	add	x0, x1, x0
  40440c:	ldr	x0, [x0]
  404410:	cmp	x0, #0x0
  404414:	b.eq	40467c <printf@plt+0x2f5c>  // b.none
  404418:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40441c:	add	x0, x0, #0xd48
  404420:	ldr	x1, [x0]
  404424:	ldrh	w0, [sp, #62]
  404428:	lsl	x0, x0, #3
  40442c:	add	x0, x1, x0
  404430:	ldr	x0, [x0]
  404434:	ldr	x0, [x0]
  404438:	str	x0, [sp, #48]
  40443c:	ldr	w0, [sp, #44]
  404440:	cmp	w0, #0x2
  404444:	b.ne	40448c <printf@plt+0x2d6c>  // b.any
  404448:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40444c:	add	x0, x0, #0xd78
  404450:	ldr	w0, [x0]
  404454:	cmp	w0, #0x0
  404458:	b.ne	40448c <printf@plt+0x2d6c>  // b.any
  40445c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404460:	add	x1, x0, #0x918
  404464:	ldr	x0, [sp, #48]
  404468:	bl	401650 <strcmp@plt>
  40446c:	cmp	w0, #0x0
  404470:	b.eq	40448c <printf@plt+0x2d6c>  // b.none
  404474:	ldr	x0, [sp, #48]
  404478:	bl	405948 <printf@plt+0x4228>
  40447c:	cmp	w0, #0x0
  404480:	b.ne	40448c <printf@plt+0x2d6c>  // b.any
  404484:	mov	w0, #0x1                   	// #1
  404488:	b	404490 <printf@plt+0x2d70>
  40448c:	mov	w0, #0x0                   	// #0
  404490:	cmp	w0, #0x0
  404494:	b.eq	404560 <printf@plt+0x2e40>  // b.none
  404498:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40449c:	add	x0, x0, #0xa68
  4044a0:	ldr	x5, [x0]
  4044a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4044a8:	add	x0, x0, #0x940
  4044ac:	ldr	x0, [x0]
  4044b0:	ldrh	w1, [sp, #62]
  4044b4:	ldr	x4, [sp, #48]
  4044b8:	mov	w3, w1
  4044bc:	mov	x2, x0
  4044c0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4044c4:	add	x1, x0, #0x9d0
  4044c8:	mov	x0, x5
  4044cc:	bl	401430 <fprintf@plt>
  4044d0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4044d4:	add	x0, x0, #0xd48
  4044d8:	ldr	x1, [x0]
  4044dc:	ldrh	w0, [sp, #62]
  4044e0:	lsl	x0, x0, #3
  4044e4:	add	x0, x1, x0
  4044e8:	ldr	x0, [x0]
  4044ec:	ldr	x0, [x0, #8]
  4044f0:	str	x0, [sp, #88]
  4044f4:	ldr	x0, [sp, #88]
  4044f8:	cmp	x0, #0x0
  4044fc:	b.eq	404538 <printf@plt+0x2e18>  // b.none
  404500:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404504:	add	x0, x0, #0xa68
  404508:	ldr	x3, [x0]
  40450c:	ldr	x0, [sp, #88]
  404510:	ldr	x0, [x0]
  404514:	mov	x2, x0
  404518:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40451c:	add	x1, x0, #0x9f0
  404520:	mov	x0, x3
  404524:	bl	401430 <fprintf@plt>
  404528:	ldr	x0, [sp, #88]
  40452c:	ldr	x0, [x0, #8]
  404530:	str	x0, [sp, #88]
  404534:	b	4044f4 <printf@plt+0x2dd4>
  404538:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40453c:	add	x0, x0, #0xa68
  404540:	ldr	x0, [x0]
  404544:	mov	x3, x0
  404548:	mov	x2, #0x21                  	// #33
  40454c:	mov	x1, #0x1                   	// #1
  404550:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404554:	add	x0, x0, #0x9f8
  404558:	bl	4016f0 <fwrite@plt>
  40455c:	b	40467c <printf@plt+0x2f5c>
  404560:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404564:	add	x0, x0, #0xd78
  404568:	ldr	w0, [x0]
  40456c:	cmp	w0, #0x0
  404570:	b.ne	4045a4 <printf@plt+0x2e84>  // b.any
  404574:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404578:	add	x1, x0, #0x918
  40457c:	ldr	x0, [sp, #48]
  404580:	bl	401650 <strcmp@plt>
  404584:	cmp	w0, #0x0
  404588:	b.eq	4045a4 <printf@plt+0x2e84>  // b.none
  40458c:	ldr	x0, [sp, #48]
  404590:	bl	405948 <printf@plt+0x4228>
  404594:	cmp	w0, #0x0
  404598:	b.ne	4045a4 <printf@plt+0x2e84>  // b.any
  40459c:	mov	w0, #0x1                   	// #1
  4045a0:	b	4045a8 <printf@plt+0x2e88>
  4045a4:	mov	w0, #0x0                   	// #0
  4045a8:	cmp	w0, #0x0
  4045ac:	b.eq	40467c <printf@plt+0x2f5c>  // b.none
  4045b0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4045b4:	add	x0, x0, #0xa68
  4045b8:	ldr	x5, [x0]
  4045bc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4045c0:	add	x0, x0, #0x940
  4045c4:	ldr	x0, [x0]
  4045c8:	ldrh	w1, [sp, #62]
  4045cc:	ldr	x4, [sp, #48]
  4045d0:	mov	w3, w1
  4045d4:	mov	x2, x0
  4045d8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4045dc:	add	x1, x0, #0xa20
  4045e0:	mov	x0, x5
  4045e4:	bl	401430 <fprintf@plt>
  4045e8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4045ec:	add	x0, x0, #0xd48
  4045f0:	ldr	x1, [x0]
  4045f4:	ldrh	w0, [sp, #62]
  4045f8:	lsl	x0, x0, #3
  4045fc:	add	x0, x1, x0
  404600:	ldr	x0, [x0]
  404604:	ldr	x0, [x0, #8]
  404608:	str	x0, [sp, #80]
  40460c:	ldr	x0, [sp, #80]
  404610:	cmp	x0, #0x0
  404614:	b.eq	404650 <printf@plt+0x2f30>  // b.none
  404618:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40461c:	add	x0, x0, #0xa68
  404620:	ldr	x3, [x0]
  404624:	ldr	x0, [sp, #80]
  404628:	ldr	x0, [x0]
  40462c:	mov	x2, x0
  404630:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404634:	add	x1, x0, #0x9f0
  404638:	mov	x0, x3
  40463c:	bl	401430 <fprintf@plt>
  404640:	ldr	x0, [sp, #80]
  404644:	ldr	x0, [x0, #8]
  404648:	str	x0, [sp, #80]
  40464c:	b	40460c <printf@plt+0x2eec>
  404650:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  404654:	add	x0, x0, #0xa68
  404658:	ldr	x0, [x0]
  40465c:	mov	x3, x0
  404660:	mov	x2, #0x21                  	// #33
  404664:	mov	x1, #0x1                   	// #1
  404668:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40466c:	add	x0, x0, #0x9f8
  404670:	bl	4016f0 <fwrite@plt>
  404674:	b	40467c <printf@plt+0x2f5c>
  404678:	nop
  40467c:	ldr	w0, [sp, #124]
  404680:	add	w0, w0, #0x1
  404684:	str	w0, [sp, #124]
  404688:	b	403de8 <printf@plt+0x26c8>
  40468c:	nop
  404690:	ldr	x19, [sp, #16]
  404694:	ldr	d8, [sp, #24]
  404698:	ldp	x29, x30, [sp], #128
  40469c:	ret
  4046a0:	stp	x29, x30, [sp, #-80]!
  4046a4:	mov	x29, sp
  4046a8:	str	x19, [sp, #16]
  4046ac:	str	x0, [sp, #40]
  4046b0:	fmov	d0, #-1.000000000000000000e+00
  4046b4:	str	d0, [sp, #72]
  4046b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4046bc:	add	x0, x0, #0xa40
  4046c0:	bl	401400 <puts@plt>
  4046c4:	mov	w0, #0x190                 	// #400
  4046c8:	str	w0, [sp, #68]
  4046cc:	ldr	w0, [sp, #68]
  4046d0:	cmp	w0, #0x1bb
  4046d4:	b.gt	4051f8 <printf@plt+0x3ad8>
  4046d8:	ldr	w0, [sp, #68]
  4046dc:	str	w0, [sp, #64]
  4046e0:	ldr	w0, [sp, #64]
  4046e4:	bl	4063fc <printf@plt+0x4cdc>
  4046e8:	ldrb	w0, [x0]
  4046ec:	cmp	w0, #0x0
  4046f0:	cset	w0, ne  // ne = any
  4046f4:	and	w0, w0, #0xff
  4046f8:	cmp	w0, #0x0
  4046fc:	b.eq	4051e8 <printf@plt+0x3ac8>  // b.none
  404700:	ldr	w0, [sp, #64]
  404704:	bl	4063fc <printf@plt+0x4cdc>
  404708:	ldrh	w0, [x0, #2]
  40470c:	mov	w19, w0
  404710:	ldr	w0, [sp, #64]
  404714:	bl	4063fc <printf@plt+0x4cdc>
  404718:	ldr	w0, [x0, #4]
  40471c:	mov	w3, w0
  404720:	mov	w2, w19
  404724:	ldr	w1, [sp, #68]
  404728:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40472c:	add	x0, x0, #0xa78
  404730:	bl	401720 <printf@plt>
  404734:	ldr	w0, [sp, #64]
  404738:	bl	4063fc <printf@plt+0x4cdc>
  40473c:	ldrh	w0, [x0, #2]
  404740:	cmp	w0, #0x11
  404744:	b.eq	404d64 <printf@plt+0x3644>  // b.none
  404748:	cmp	w0, #0x11
  40474c:	b.gt	4051e0 <printf@plt+0x3ac0>
  404750:	cmp	w0, #0x5
  404754:	b.eq	404f80 <printf@plt+0x3860>  // b.none
  404758:	cmp	w0, #0x5
  40475c:	b.gt	4051e0 <printf@plt+0x3ac0>
  404760:	cmp	w0, #0x3
  404764:	b.eq	404784 <printf@plt+0x3064>  // b.none
  404768:	cmp	w0, #0x3
  40476c:	b.gt	4051e0 <printf@plt+0x3ac0>
  404770:	cmp	w0, #0x1
  404774:	b.eq	404784 <printf@plt+0x3064>  // b.none
  404778:	cmp	w0, #0x2
  40477c:	b.eq	4050c8 <printf@plt+0x39a8>  // b.none
  404780:	b	4051e0 <printf@plt+0x3ac0>
  404784:	ldr	w0, [sp, #64]
  404788:	bl	4063fc <printf@plt+0x4cdc>
  40478c:	ldr	w0, [x0, #8]
  404790:	mov	w1, w0
  404794:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404798:	add	x0, x0, #0xa88
  40479c:	bl	401720 <printf@plt>
  4047a0:	ldr	w0, [sp, #68]
  4047a4:	sub	w0, w0, #0x190
  4047a8:	cmp	w0, #0x2b
  4047ac:	b.hi	4051cc <printf@plt+0x3aac>  // b.pmore
  4047b0:	adrp	x1, 40a000 <_ZdlPvm@@Base+0x704>
  4047b4:	add	x1, x1, #0xfa8
  4047b8:	ldr	w0, [x1, w0, uxtw #2]
  4047bc:	adr	x1, 4047c8 <printf@plt+0x30a8>
  4047c0:	add	x0, x1, w0, sxtw #2
  4047c4:	br	x0
  4047c8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4047cc:	add	x0, x0, #0xa90
  4047d0:	bl	401720 <printf@plt>
  4047d4:	ldr	w0, [sp, #64]
  4047d8:	bl	4063fc <printf@plt+0x4cdc>
  4047dc:	ldr	w0, [x0, #8]
  4047e0:	cmp	w0, #0x1
  4047e4:	b.ls	4047f4 <printf@plt+0x30d4>  // b.plast
  4047e8:	cmp	w0, #0x2
  4047ec:	b.eq	404808 <printf@plt+0x30e8>  // b.none
  4047f0:	b	404d60 <printf@plt+0x3640>
  4047f4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4047f8:	add	x0, x0, #0xaa0
  4047fc:	bl	401720 <printf@plt>
  404800:	nop
  404804:	b	404d60 <printf@plt+0x3640>
  404808:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40480c:	add	x0, x0, #0xab0
  404810:	bl	401720 <printf@plt>
  404814:	b	404d60 <printf@plt+0x3640>
  404818:	ldr	w0, [sp, #64]
  40481c:	bl	4063fc <printf@plt+0x4cdc>
  404820:	ldr	w0, [x0, #4]
  404824:	mov	w1, w0
  404828:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40482c:	add	x0, x0, #0xac0
  404830:	bl	401720 <printf@plt>
  404834:	b	404d60 <printf@plt+0x3640>
  404838:	mov	w0, #0x194                 	// #404
  40483c:	bl	4063fc <printf@plt+0x4cdc>
  404840:	ldr	w0, [x0, #4]
  404844:	lsr	w1, w0, #1
  404848:	mov	w0, #0x2493                	// #9363
  40484c:	movk	w0, #0x9249, lsl #16
  404850:	umull	x0, w1, w0
  404854:	lsr	x0, x0, #32
  404858:	lsr	w0, w0, #2
  40485c:	mov	w1, w0
  404860:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404864:	add	x0, x0, #0xad8
  404868:	bl	401720 <printf@plt>
  40486c:	ldr	x0, [sp, #40]
  404870:	bl	4052d8 <printf@plt+0x3bb8>
  404874:	b	404d60 <printf@plt+0x3640>
  404878:	ldr	w0, [sp, #64]
  40487c:	bl	4063fc <printf@plt+0x4cdc>
  404880:	ldr	w0, [x0, #8]
  404884:	mov	w1, w0
  404888:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40488c:	add	x0, x0, #0xaf0
  404890:	bl	401720 <printf@plt>
  404894:	b	404d60 <printf@plt+0x3640>
  404898:	ldr	w0, [sp, #64]
  40489c:	bl	4063fc <printf@plt+0x4cdc>
  4048a0:	ldr	w0, [x0, #8]
  4048a4:	mov	w1, w0
  4048a8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4048ac:	add	x0, x0, #0xb08
  4048b0:	bl	401720 <printf@plt>
  4048b4:	b	404d60 <printf@plt+0x3640>
  4048b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4048bc:	add	x0, x0, #0xb20
  4048c0:	bl	401720 <printf@plt>
  4048c4:	ldr	w0, [sp, #64]
  4048c8:	bl	4063fc <printf@plt+0x4cdc>
  4048cc:	ldr	w0, [x0, #8]
  4048d0:	cmp	w0, #0x0
  4048d4:	b.eq	4048e4 <printf@plt+0x31c4>  // b.none
  4048d8:	cmp	w0, #0x1
  4048dc:	b.eq	4048f4 <printf@plt+0x31d4>  // b.none
  4048e0:	b	404d60 <printf@plt+0x3640>
  4048e4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4048e8:	add	x0, x0, #0xb30
  4048ec:	bl	401720 <printf@plt>
  4048f0:	b	404940 <printf@plt+0x3220>
  4048f4:	ldr	w0, [sp, #64]
  4048f8:	bl	4063fc <printf@plt+0x4cdc>
  4048fc:	ldr	w19, [x0, #8]
  404900:	ldr	d0, [sp, #72]
  404904:	fcmpe	d0, #0.0
  404908:	b.lt	404928 <printf@plt+0x3208>  // b.tstop
  40490c:	ldr	w0, [sp, #64]
  404910:	bl	4063fc <printf@plt+0x4cdc>
  404914:	ldr	w0, [x0, #8]
  404918:	ucvtf	d1, w0
  40491c:	ldr	d0, [sp, #72]
  404920:	fdiv	d0, d1, d0
  404924:	b	40492c <printf@plt+0x320c>
  404928:	movi	d0, #0x0
  40492c:	mov	w1, w19
  404930:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404934:	add	x0, x0, #0xb40
  404938:	bl	401720 <printf@plt>
  40493c:	nop
  404940:	b	404d60 <printf@plt+0x3640>
  404944:	ldr	w0, [sp, #64]
  404948:	bl	4063fc <printf@plt+0x4cdc>
  40494c:	ldr	w0, [x0, #8]
  404950:	mov	w1, w0
  404954:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404958:	add	x0, x0, #0xb60
  40495c:	bl	401720 <printf@plt>
  404960:	b	404d60 <printf@plt+0x3640>
  404964:	ldr	w0, [sp, #64]
  404968:	bl	4063fc <printf@plt+0x4cdc>
  40496c:	ldr	w0, [x0, #8]
  404970:	mov	w1, w0
  404974:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404978:	add	x0, x0, #0xb78
  40497c:	bl	401720 <printf@plt>
  404980:	b	404d60 <printf@plt+0x3640>
  404984:	ldr	w0, [sp, #64]
  404988:	bl	4063fc <printf@plt+0x4cdc>
  40498c:	ldr	w0, [x0, #8]
  404990:	cmp	w0, #0x0
  404994:	b.eq	4049c4 <printf@plt+0x32a4>  // b.none
  404998:	ldr	w0, [sp, #64]
  40499c:	bl	4063fc <printf@plt+0x4cdc>
  4049a0:	ldr	w0, [x0, #8]
  4049a4:	cmp	w0, #0x1
  4049a8:	b.ne	4049b8 <printf@plt+0x3298>  // b.any
  4049ac:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4049b0:	add	x0, x0, #0xb90
  4049b4:	b	4049cc <printf@plt+0x32ac>
  4049b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4049bc:	add	x0, x0, #0xb98
  4049c0:	b	4049cc <printf@plt+0x32ac>
  4049c4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4049c8:	add	x0, x0, #0xbb0
  4049cc:	mov	x1, x0
  4049d0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4049d4:	add	x0, x0, #0xbb8
  4049d8:	bl	401720 <printf@plt>
  4049dc:	b	404d60 <printf@plt+0x3640>
  4049e0:	ldr	w0, [sp, #64]
  4049e4:	bl	4063fc <printf@plt+0x4cdc>
  4049e8:	ldr	w19, [x0, #8]
  4049ec:	ldr	d0, [sp, #72]
  4049f0:	fcmpe	d0, #0.0
  4049f4:	b.lt	404a14 <printf@plt+0x32f4>  // b.tstop
  4049f8:	ldr	w0, [sp, #64]
  4049fc:	bl	4063fc <printf@plt+0x4cdc>
  404a00:	ldr	w0, [x0, #8]
  404a04:	ucvtf	d1, w0
  404a08:	ldr	d0, [sp, #72]
  404a0c:	fdiv	d0, d1, d0
  404a10:	b	404a18 <printf@plt+0x32f8>
  404a14:	movi	d0, #0x0
  404a18:	mov	w1, w19
  404a1c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404a20:	add	x0, x0, #0xbc8
  404a24:	bl	401720 <printf@plt>
  404a28:	b	404d60 <printf@plt+0x3640>
  404a2c:	ldr	w0, [sp, #64]
  404a30:	bl	4063fc <printf@plt+0x4cdc>
  404a34:	ldr	w19, [x0, #8]
  404a38:	ldr	d0, [sp, #72]
  404a3c:	fcmpe	d0, #0.0
  404a40:	b.lt	404a60 <printf@plt+0x3340>  // b.tstop
  404a44:	ldr	w0, [sp, #64]
  404a48:	bl	4063fc <printf@plt+0x4cdc>
  404a4c:	ldr	w0, [x0, #8]
  404a50:	ucvtf	d1, w0
  404a54:	ldr	d0, [sp, #72]
  404a58:	fdiv	d0, d1, d0
  404a5c:	b	404a64 <printf@plt+0x3344>
  404a60:	movi	d0, #0x0
  404a64:	mov	w1, w19
  404a68:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404a6c:	add	x0, x0, #0xbe8
  404a70:	bl	401720 <printf@plt>
  404a74:	b	404d60 <printf@plt+0x3640>
  404a78:	ldr	w0, [sp, #64]
  404a7c:	bl	4063fc <printf@plt+0x4cdc>
  404a80:	ldr	w19, [x0, #8]
  404a84:	ldr	d0, [sp, #72]
  404a88:	fcmpe	d0, #0.0
  404a8c:	b.lt	404aac <printf@plt+0x338c>  // b.tstop
  404a90:	ldr	w0, [sp, #64]
  404a94:	bl	4063fc <printf@plt+0x4cdc>
  404a98:	ldr	w0, [x0, #8]
  404a9c:	ucvtf	d1, w0
  404aa0:	ldr	d0, [sp, #72]
  404aa4:	fdiv	d0, d1, d0
  404aa8:	b	404ab0 <printf@plt+0x3390>
  404aac:	movi	d0, #0x0
  404ab0:	mov	w1, w19
  404ab4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404ab8:	add	x0, x0, #0xc10
  404abc:	bl	401720 <printf@plt>
  404ac0:	b	404d60 <printf@plt+0x3640>
  404ac4:	ldr	w0, [sp, #64]
  404ac8:	bl	4063fc <printf@plt+0x4cdc>
  404acc:	ldr	w19, [x0, #8]
  404ad0:	ldr	d0, [sp, #72]
  404ad4:	fcmpe	d0, #0.0
  404ad8:	b.lt	404af8 <printf@plt+0x33d8>  // b.tstop
  404adc:	ldr	w0, [sp, #64]
  404ae0:	bl	4063fc <printf@plt+0x4cdc>
  404ae4:	ldr	w0, [x0, #8]
  404ae8:	ucvtf	d1, w0
  404aec:	ldr	d0, [sp, #72]
  404af0:	fdiv	d0, d1, d0
  404af4:	b	404afc <printf@plt+0x33dc>
  404af8:	movi	d0, #0x0
  404afc:	mov	w1, w19
  404b00:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404b04:	add	x0, x0, #0xc40
  404b08:	bl	401720 <printf@plt>
  404b0c:	b	404d60 <printf@plt+0x3640>
  404b10:	ldr	w0, [sp, #64]
  404b14:	bl	4063fc <printf@plt+0x4cdc>
  404b18:	ldr	w19, [x0, #8]
  404b1c:	ldr	d0, [sp, #72]
  404b20:	fcmpe	d0, #0.0
  404b24:	b.lt	404b44 <printf@plt+0x3424>  // b.tstop
  404b28:	ldr	w0, [sp, #64]
  404b2c:	bl	4063fc <printf@plt+0x4cdc>
  404b30:	ldr	w0, [x0, #8]
  404b34:	ucvtf	d1, w0
  404b38:	ldr	d0, [sp, #72]
  404b3c:	fdiv	d0, d1, d0
  404b40:	b	404b48 <printf@plt+0x3428>
  404b44:	movi	d0, #0x0
  404b48:	mov	w1, w19
  404b4c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404b50:	add	x0, x0, #0xc60
  404b54:	bl	401720 <printf@plt>
  404b58:	b	404d60 <printf@plt+0x3640>
  404b5c:	ldr	w0, [sp, #64]
  404b60:	bl	4063fc <printf@plt+0x4cdc>
  404b64:	ldr	w19, [x0, #8]
  404b68:	ldr	d0, [sp, #72]
  404b6c:	fcmpe	d0, #0.0
  404b70:	b.lt	404b90 <printf@plt+0x3470>  // b.tstop
  404b74:	ldr	w0, [sp, #64]
  404b78:	bl	4063fc <printf@plt+0x4cdc>
  404b7c:	ldr	w0, [x0, #8]
  404b80:	ucvtf	d1, w0
  404b84:	ldr	d0, [sp, #72]
  404b88:	fdiv	d0, d1, d0
  404b8c:	b	404b94 <printf@plt+0x3474>
  404b90:	movi	d0, #0x0
  404b94:	mov	w1, w19
  404b98:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404b9c:	add	x0, x0, #0xc80
  404ba0:	bl	401720 <printf@plt>
  404ba4:	b	404d60 <printf@plt+0x3640>
  404ba8:	ldr	w0, [sp, #64]
  404bac:	bl	4063fc <printf@plt+0x4cdc>
  404bb0:	ldr	w19, [x0, #8]
  404bb4:	ldr	d0, [sp, #72]
  404bb8:	fcmpe	d0, #0.0
  404bbc:	b.lt	404bdc <printf@plt+0x34bc>  // b.tstop
  404bc0:	ldr	w0, [sp, #64]
  404bc4:	bl	4063fc <printf@plt+0x4cdc>
  404bc8:	ldr	w0, [x0, #8]
  404bcc:	ucvtf	d1, w0
  404bd0:	ldr	d0, [sp, #72]
  404bd4:	fdiv	d0, d1, d0
  404bd8:	b	404be0 <printf@plt+0x34c0>
  404bdc:	movi	d0, #0x0
  404be0:	mov	w1, w19
  404be4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404be8:	add	x0, x0, #0xca8
  404bec:	bl	401720 <printf@plt>
  404bf0:	b	404d60 <printf@plt+0x3640>
  404bf4:	ldr	w0, [sp, #64]
  404bf8:	bl	4063fc <printf@plt+0x4cdc>
  404bfc:	ldr	w19, [x0, #8]
  404c00:	ldr	d0, [sp, #72]
  404c04:	fcmpe	d0, #0.0
  404c08:	b.lt	404c28 <printf@plt+0x3508>  // b.tstop
  404c0c:	ldr	w0, [sp, #64]
  404c10:	bl	4063fc <printf@plt+0x4cdc>
  404c14:	ldr	w0, [x0, #8]
  404c18:	ucvtf	d1, w0
  404c1c:	ldr	d0, [sp, #72]
  404c20:	fdiv	d0, d1, d0
  404c24:	b	404c2c <printf@plt+0x350c>
  404c28:	movi	d0, #0x0
  404c2c:	mov	w1, w19
  404c30:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404c34:	add	x0, x0, #0xcd0
  404c38:	bl	401720 <printf@plt>
  404c3c:	b	404d60 <printf@plt+0x3640>
  404c40:	ldr	w0, [sp, #64]
  404c44:	bl	4063fc <printf@plt+0x4cdc>
  404c48:	ldr	w19, [x0, #8]
  404c4c:	ldr	d0, [sp, #72]
  404c50:	fcmpe	d0, #0.0
  404c54:	b.lt	404c74 <printf@plt+0x3554>  // b.tstop
  404c58:	ldr	w0, [sp, #64]
  404c5c:	bl	4063fc <printf@plt+0x4cdc>
  404c60:	ldr	w0, [x0, #8]
  404c64:	ucvtf	d1, w0
  404c68:	ldr	d0, [sp, #72]
  404c6c:	fdiv	d0, d1, d0
  404c70:	b	404c78 <printf@plt+0x3558>
  404c74:	movi	d0, #0x0
  404c78:	mov	w1, w19
  404c7c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404c80:	add	x0, x0, #0xcf8
  404c84:	bl	401720 <printf@plt>
  404c88:	b	404d60 <printf@plt+0x3640>
  404c8c:	ldr	w0, [sp, #64]
  404c90:	bl	4063fc <printf@plt+0x4cdc>
  404c94:	ldr	w19, [x0, #8]
  404c98:	ldr	d0, [sp, #72]
  404c9c:	fcmpe	d0, #0.0
  404ca0:	b.lt	404cc0 <printf@plt+0x35a0>  // b.tstop
  404ca4:	ldr	w0, [sp, #64]
  404ca8:	bl	4063fc <printf@plt+0x4cdc>
  404cac:	ldr	w0, [x0, #8]
  404cb0:	ucvtf	d1, w0
  404cb4:	ldr	d0, [sp, #72]
  404cb8:	fdiv	d0, d1, d0
  404cbc:	b	404cc4 <printf@plt+0x35a4>
  404cc0:	movi	d0, #0x0
  404cc4:	mov	w1, w19
  404cc8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404ccc:	add	x0, x0, #0xd28
  404cd0:	bl	401720 <printf@plt>
  404cd4:	b	404d60 <printf@plt+0x3640>
  404cd8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404cdc:	add	x0, x0, #0xd58
  404ce0:	bl	401720 <printf@plt>
  404ce4:	b	404d60 <printf@plt+0x3640>
  404ce8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404cec:	add	x0, x0, #0xd78
  404cf0:	bl	401720 <printf@plt>
  404cf4:	b	404d60 <printf@plt+0x3640>
  404cf8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404cfc:	add	x0, x0, #0xd98
  404d00:	bl	401720 <printf@plt>
  404d04:	b	404d60 <printf@plt+0x3640>
  404d08:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404d0c:	add	x0, x0, #0xdb0
  404d10:	bl	401720 <printf@plt>
  404d14:	b	404d60 <printf@plt+0x3640>
  404d18:	ldr	w0, [sp, #64]
  404d1c:	bl	4063fc <printf@plt+0x4cdc>
  404d20:	ldr	w0, [x0, #8]
  404d24:	mov	w1, w0
  404d28:	ldr	x0, [sp, #40]
  404d2c:	bl	402260 <printf@plt+0xb40>
  404d30:	ldr	x0, [sp, #40]
  404d34:	bl	402344 <printf@plt+0xc24>
  404d38:	and	w0, w0, #0xffff
  404d3c:	mov	w1, w0
  404d40:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404d44:	add	x0, x0, #0xdc8
  404d48:	bl	401720 <printf@plt>
  404d4c:	b	404d60 <printf@plt+0x3640>
  404d50:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404d54:	add	x0, x0, #0xde0
  404d58:	bl	401720 <printf@plt>
  404d5c:	nop
  404d60:	b	4051cc <printf@plt+0x3aac>
  404d64:	ldr	w0, [sp, #64]
  404d68:	bl	4063fc <printf@plt+0x4cdc>
  404d6c:	ldr	w0, [x0, #8]
  404d70:	sxth	w0, w0
  404d74:	mov	w1, w0
  404d78:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404d7c:	add	x0, x0, #0xe00
  404d80:	bl	401720 <printf@plt>
  404d84:	ldr	w0, [sp, #68]
  404d88:	cmp	w0, #0x1b6
  404d8c:	b.eq	404f6c <printf@plt+0x384c>  // b.none
  404d90:	ldr	w0, [sp, #68]
  404d94:	cmp	w0, #0x1b6
  404d98:	b.gt	4051d4 <printf@plt+0x3ab4>
  404d9c:	ldr	w0, [sp, #68]
  404da0:	cmp	w0, #0x1b5
  404da4:	b.eq	404f5c <printf@plt+0x383c>  // b.none
  404da8:	ldr	w0, [sp, #68]
  404dac:	cmp	w0, #0x1b5
  404db0:	b.gt	4051d4 <printf@plt+0x3ab4>
  404db4:	ldr	w0, [sp, #68]
  404db8:	cmp	w0, #0x1b3
  404dbc:	b.eq	404f4c <printf@plt+0x382c>  // b.none
  404dc0:	ldr	w0, [sp, #68]
  404dc4:	cmp	w0, #0x1b3
  404dc8:	b.gt	4051d4 <printf@plt+0x3ab4>
  404dcc:	ldr	w0, [sp, #68]
  404dd0:	cmp	w0, #0x1ad
  404dd4:	b.eq	404ef4 <printf@plt+0x37d4>  // b.none
  404dd8:	ldr	w0, [sp, #68]
  404ddc:	cmp	w0, #0x1ad
  404de0:	b.gt	4051d4 <printf@plt+0x3ab4>
  404de4:	ldr	w0, [sp, #68]
  404de8:	cmp	w0, #0x1ac
  404dec:	b.eq	404e9c <printf@plt+0x377c>  // b.none
  404df0:	ldr	w0, [sp, #68]
  404df4:	cmp	w0, #0x1ac
  404df8:	b.gt	4051d4 <printf@plt+0x3ab4>
  404dfc:	ldr	w0, [sp, #68]
  404e00:	cmp	w0, #0x19d
  404e04:	b.eq	404e18 <printf@plt+0x36f8>  // b.none
  404e08:	ldr	w0, [sp, #68]
  404e0c:	cmp	w0, #0x1aa
  404e10:	b.eq	404e44 <printf@plt+0x3724>  // b.none
  404e14:	b	4051d4 <printf@plt+0x3ab4>
  404e18:	ldr	w0, [sp, #64]
  404e1c:	bl	4063fc <printf@plt+0x4cdc>
  404e20:	ldr	w0, [x0, #8]
  404e24:	ucvtf	d0, w0
  404e28:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  404e2c:	fmov	d1, x0
  404e30:	fdiv	d0, d0, d1
  404e34:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404e38:	add	x0, x0, #0xe08
  404e3c:	bl	401720 <printf@plt>
  404e40:	b	404f7c <printf@plt+0x385c>
  404e44:	ldr	w0, [sp, #64]
  404e48:	bl	4063fc <printf@plt+0x4cdc>
  404e4c:	ldr	w0, [x0, #8]
  404e50:	sxth	w0, w0
  404e54:	mov	w19, w0
  404e58:	ldr	d0, [sp, #72]
  404e5c:	fcmpe	d0, #0.0
  404e60:	b.lt	404e84 <printf@plt+0x3764>  // b.tstop
  404e64:	ldr	w0, [sp, #64]
  404e68:	bl	4063fc <printf@plt+0x4cdc>
  404e6c:	ldr	w0, [x0, #8]
  404e70:	sxth	w0, w0
  404e74:	scvtf	d1, w0
  404e78:	ldr	d0, [sp, #72]
  404e7c:	fdiv	d0, d1, d0
  404e80:	b	404e88 <printf@plt+0x3768>
  404e84:	movi	d0, #0x0
  404e88:	mov	w1, w19
  404e8c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404e90:	add	x0, x0, #0xe20
  404e94:	bl	401720 <printf@plt>
  404e98:	b	404f7c <printf@plt+0x385c>
  404e9c:	ldr	w0, [sp, #64]
  404ea0:	bl	4063fc <printf@plt+0x4cdc>
  404ea4:	ldr	w0, [x0, #8]
  404ea8:	sxth	w0, w0
  404eac:	mov	w19, w0
  404eb0:	ldr	d0, [sp, #72]
  404eb4:	fcmpe	d0, #0.0
  404eb8:	b.lt	404edc <printf@plt+0x37bc>  // b.tstop
  404ebc:	ldr	w0, [sp, #64]
  404ec0:	bl	4063fc <printf@plt+0x4cdc>
  404ec4:	ldr	w0, [x0, #8]
  404ec8:	sxth	w0, w0
  404ecc:	scvtf	d1, w0
  404ed0:	ldr	d0, [sp, #72]
  404ed4:	fdiv	d0, d1, d0
  404ed8:	b	404ee0 <printf@plt+0x37c0>
  404edc:	movi	d0, #0x0
  404ee0:	mov	w1, w19
  404ee4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404ee8:	add	x0, x0, #0xe48
  404eec:	bl	401720 <printf@plt>
  404ef0:	b	404f7c <printf@plt+0x385c>
  404ef4:	ldr	w0, [sp, #64]
  404ef8:	bl	4063fc <printf@plt+0x4cdc>
  404efc:	ldr	w0, [x0, #8]
  404f00:	sxth	w0, w0
  404f04:	mov	w19, w0
  404f08:	ldr	d0, [sp, #72]
  404f0c:	fcmpe	d0, #0.0
  404f10:	b.lt	404f34 <printf@plt+0x3814>  // b.tstop
  404f14:	ldr	w0, [sp, #64]
  404f18:	bl	4063fc <printf@plt+0x4cdc>
  404f1c:	ldr	w0, [x0, #8]
  404f20:	sxth	w0, w0
  404f24:	scvtf	d1, w0
  404f28:	ldr	d0, [sp, #72]
  404f2c:	fdiv	d0, d1, d0
  404f30:	b	404f38 <printf@plt+0x3818>
  404f34:	movi	d0, #0x0
  404f38:	mov	w1, w19
  404f3c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404f40:	add	x0, x0, #0xe70
  404f44:	bl	401720 <printf@plt>
  404f48:	b	404f7c <printf@plt+0x385c>
  404f4c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404f50:	add	x0, x0, #0xe98
  404f54:	bl	401720 <printf@plt>
  404f58:	b	404f7c <printf@plt+0x385c>
  404f5c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404f60:	add	x0, x0, #0xdb0
  404f64:	bl	401720 <printf@plt>
  404f68:	b	404f7c <printf@plt+0x385c>
  404f6c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404f70:	add	x0, x0, #0xeb0
  404f74:	bl	401720 <printf@plt>
  404f78:	nop
  404f7c:	b	4051d4 <printf@plt+0x3ab4>
  404f80:	ldr	w0, [sp, #64]
  404f84:	bl	4063fc <printf@plt+0x4cdc>
  404f88:	ldr	w0, [x0, #8]
  404f8c:	mov	w1, w0
  404f90:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404f94:	add	x0, x0, #0xa88
  404f98:	bl	401720 <printf@plt>
  404f9c:	ldr	w0, [sp, #68]
  404fa0:	cmp	w0, #0x1a3
  404fa4:	b.eq	405018 <printf@plt+0x38f8>  // b.none
  404fa8:	ldr	w0, [sp, #68]
  404fac:	cmp	w0, #0x1a3
  404fb0:	b.gt	405028 <printf@plt+0x3908>
  404fb4:	ldr	w0, [sp, #68]
  404fb8:	cmp	w0, #0x198
  404fbc:	b.eq	405008 <printf@plt+0x38e8>  // b.none
  404fc0:	ldr	w0, [sp, #68]
  404fc4:	cmp	w0, #0x198
  404fc8:	b.gt	405028 <printf@plt+0x3908>
  404fcc:	ldr	w0, [sp, #68]
  404fd0:	cmp	w0, #0x196
  404fd4:	b.eq	404fe8 <printf@plt+0x38c8>  // b.none
  404fd8:	ldr	w0, [sp, #68]
  404fdc:	cmp	w0, #0x197
  404fe0:	b.eq	404ff8 <printf@plt+0x38d8>  // b.none
  404fe4:	b	405028 <printf@plt+0x3908>
  404fe8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404fec:	add	x0, x0, #0xed0
  404ff0:	bl	401720 <printf@plt>
  404ff4:	b	405028 <printf@plt+0x3908>
  404ff8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  404ffc:	add	x0, x0, #0xee8
  405000:	bl	401720 <printf@plt>
  405004:	b	405028 <printf@plt+0x3908>
  405008:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40500c:	add	x0, x0, #0xf00
  405010:	bl	401720 <printf@plt>
  405014:	b	405028 <printf@plt+0x3908>
  405018:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  40501c:	add	x0, x0, #0xf18
  405020:	bl	401720 <printf@plt>
  405024:	nop
  405028:	ldr	w0, [sp, #64]
  40502c:	bl	4063fc <printf@plt+0x4cdc>
  405030:	ldr	w0, [x0, #4]
  405034:	cmp	w0, #0x1
  405038:	cset	w0, eq  // eq = none
  40503c:	and	w0, w0, #0xff
  405040:	cmp	w0, #0x0
  405044:	b.eq	4051dc <printf@plt+0x3abc>  // b.none
  405048:	ldr	w0, [sp, #64]
  40504c:	bl	4063fc <printf@plt+0x4cdc>
  405050:	ldr	w0, [x0, #8]
  405054:	mov	w1, w0
  405058:	ldr	x0, [sp, #40]
  40505c:	bl	402260 <printf@plt+0xb40>
  405060:	ldr	x0, [sp, #40]
  405064:	bl	4023e4 <printf@plt+0xcc4>
  405068:	str	w0, [sp, #60]
  40506c:	ldr	x0, [sp, #40]
  405070:	bl	4023e4 <printf@plt+0xcc4>
  405074:	str	w0, [sp, #56]
  405078:	ldr	w0, [sp, #68]
  40507c:	cmp	w0, #0x198
  405080:	b.ne	40509c <printf@plt+0x397c>  // b.any
  405084:	ldr	w0, [sp, #60]
  405088:	ucvtf	d1, w0
  40508c:	ldr	w0, [sp, #56]
  405090:	ucvtf	d0, w0
  405094:	fdiv	d0, d1, d0
  405098:	str	d0, [sp, #72]
  40509c:	ldr	w0, [sp, #60]
  4050a0:	ucvtf	d1, w0
  4050a4:	ldr	w0, [sp, #56]
  4050a8:	ucvtf	d0, w0
  4050ac:	fdiv	d0, d1, d0
  4050b0:	ldr	w2, [sp, #56]
  4050b4:	ldr	w1, [sp, #60]
  4050b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4050bc:	add	x0, x0, #0xf28
  4050c0:	bl	401720 <printf@plt>
  4050c4:	b	4051dc <printf@plt+0x3abc>
  4050c8:	ldr	w0, [sp, #64]
  4050cc:	bl	4063fc <printf@plt+0x4cdc>
  4050d0:	ldr	w0, [x0, #8]
  4050d4:	mov	w1, w0
  4050d8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4050dc:	add	x0, x0, #0xf38
  4050e0:	bl	401720 <printf@plt>
  4050e4:	ldr	w0, [sp, #68]
  4050e8:	cmp	w0, #0x1ba
  4050ec:	b.eq	4051ac <printf@plt+0x3a8c>  // b.none
  4050f0:	ldr	w0, [sp, #68]
  4050f4:	cmp	w0, #0x1ba
  4050f8:	b.gt	4051bc <printf@plt+0x3a9c>
  4050fc:	ldr	w0, [sp, #68]
  405100:	cmp	w0, #0x1a2
  405104:	b.eq	40519c <printf@plt+0x3a7c>  // b.none
  405108:	ldr	w0, [sp, #68]
  40510c:	cmp	w0, #0x1a2
  405110:	b.gt	4051bc <printf@plt+0x3a9c>
  405114:	ldr	w0, [sp, #68]
  405118:	cmp	w0, #0x1a1
  40511c:	b.eq	40518c <printf@plt+0x3a6c>  // b.none
  405120:	ldr	w0, [sp, #68]
  405124:	cmp	w0, #0x1a1
  405128:	b.gt	4051bc <printf@plt+0x3a9c>
  40512c:	ldr	w0, [sp, #68]
  405130:	cmp	w0, #0x195
  405134:	b.eq	40517c <printf@plt+0x3a5c>  // b.none
  405138:	ldr	w0, [sp, #68]
  40513c:	cmp	w0, #0x195
  405140:	b.gt	4051bc <printf@plt+0x3a9c>
  405144:	ldr	w0, [sp, #68]
  405148:	cmp	w0, #0x191
  40514c:	b.eq	40516c <printf@plt+0x3a4c>  // b.none
  405150:	ldr	w0, [sp, #68]
  405154:	cmp	w0, #0x192
  405158:	b.ne	4051bc <printf@plt+0x3a9c>  // b.any
  40515c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405160:	add	x0, x0, #0xf40
  405164:	bl	401720 <printf@plt>
  405168:	b	4051bc <printf@plt+0x3a9c>
  40516c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405170:	add	x0, x0, #0xf50
  405174:	bl	401720 <printf@plt>
  405178:	b	4051bc <printf@plt+0x3a9c>
  40517c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405180:	add	x0, x0, #0xf60
  405184:	bl	401720 <printf@plt>
  405188:	b	4051bc <printf@plt+0x3a9c>
  40518c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405190:	add	x0, x0, #0xf70
  405194:	bl	401720 <printf@plt>
  405198:	b	4051bc <printf@plt+0x3a9c>
  40519c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4051a0:	add	x0, x0, #0xf80
  4051a4:	bl	401720 <printf@plt>
  4051a8:	b	4051bc <printf@plt+0x3a9c>
  4051ac:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4051b0:	add	x0, x0, #0xf98
  4051b4:	bl	401720 <printf@plt>
  4051b8:	nop
  4051bc:	ldr	w1, [sp, #64]
  4051c0:	ldr	x0, [sp, #40]
  4051c4:	bl	405210 <printf@plt+0x3af0>
  4051c8:	b	4051e0 <printf@plt+0x3ac0>
  4051cc:	nop
  4051d0:	b	4051e0 <printf@plt+0x3ac0>
  4051d4:	nop
  4051d8:	b	4051e0 <printf@plt+0x3ac0>
  4051dc:	nop
  4051e0:	mov	w0, #0xa                   	// #10
  4051e4:	bl	401540 <putchar@plt>
  4051e8:	ldr	w0, [sp, #68]
  4051ec:	add	w0, w0, #0x1
  4051f0:	str	w0, [sp, #68]
  4051f4:	b	4046cc <printf@plt+0x2fac>
  4051f8:	mov	w0, #0xa                   	// #10
  4051fc:	bl	401540 <putchar@plt>
  405200:	nop
  405204:	ldr	x19, [sp, #16]
  405208:	ldp	x29, x30, [sp], #80
  40520c:	ret
  405210:	stp	x29, x30, [sp, #-48]!
  405214:	mov	x29, sp
  405218:	str	x0, [sp, #24]
  40521c:	str	w1, [sp, #20]
  405220:	mov	w0, #0x22                  	// #34
  405224:	bl	401540 <putchar@plt>
  405228:	ldr	w0, [sp, #20]
  40522c:	bl	4063fc <printf@plt+0x4cdc>
  405230:	ldr	w0, [x0, #4]
  405234:	cmp	w0, #0x4
  405238:	cset	w0, hi  // hi = pmore
  40523c:	and	w0, w0, #0xff
  405240:	cmp	w0, #0x0
  405244:	b.eq	4052a8 <printf@plt+0x3b88>  // b.none
  405248:	ldr	w0, [sp, #20]
  40524c:	bl	4063fc <printf@plt+0x4cdc>
  405250:	ldr	w0, [x0, #4]
  405254:	str	w0, [sp, #44]
  405258:	ldr	w0, [sp, #20]
  40525c:	bl	4063fc <printf@plt+0x4cdc>
  405260:	ldr	w0, [x0, #8]
  405264:	mov	w1, w0
  405268:	ldr	x0, [sp, #24]
  40526c:	bl	402260 <printf@plt+0xb40>
  405270:	ldr	w0, [sp, #44]
  405274:	sub	w0, w0, #0x1
  405278:	str	w0, [sp, #44]
  40527c:	ldr	w0, [sp, #44]
  405280:	cmp	w0, #0x0
  405284:	cset	w0, ne  // ne = any
  405288:	and	w0, w0, #0xff
  40528c:	cmp	w0, #0x0
  405290:	b.eq	4052c4 <printf@plt+0x3ba4>  // b.none
  405294:	ldr	x0, [sp, #24]
  405298:	bl	4022dc <printf@plt+0xbbc>
  40529c:	and	w0, w0, #0xff
  4052a0:	bl	401540 <putchar@plt>
  4052a4:	b	405270 <printf@plt+0x3b50>
  4052a8:	ldr	w0, [sp, #20]
  4052ac:	bl	4063fc <printf@plt+0x4cdc>
  4052b0:	add	x0, x0, #0xc
  4052b4:	mov	x1, x0
  4052b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4052bc:	add	x0, x0, #0x888
  4052c0:	bl	401720 <printf@plt>
  4052c4:	mov	w0, #0x22                  	// #34
  4052c8:	bl	401540 <putchar@plt>
  4052cc:	nop
  4052d0:	ldp	x29, x30, [sp], #48
  4052d4:	ret
  4052d8:	stp	x29, x30, [sp, #-64]!
  4052dc:	mov	x29, sp
  4052e0:	str	x0, [sp, #24]
  4052e4:	mov	w0, #0x194                 	// #404
  4052e8:	bl	4063fc <printf@plt+0x4cdc>
  4052ec:	ldr	w0, [x0, #4]
  4052f0:	str	w0, [sp, #52]
  4052f4:	ldr	w0, [sp, #52]
  4052f8:	lsr	w1, w0, #1
  4052fc:	mov	w0, #0x2493                	// #9363
  405300:	movk	w0, #0x9249, lsl #16
  405304:	umull	x0, w1, w0
  405308:	lsr	x0, x0, #32
  40530c:	lsr	w0, w0, #2
  405310:	str	w0, [sp, #48]
  405314:	str	wzr, [sp, #60]
  405318:	ldr	w1, [sp, #60]
  40531c:	ldr	w0, [sp, #48]
  405320:	cmp	w1, w0
  405324:	b.cs	40543c <printf@plt+0x3d1c>  // b.hs, b.nlast
  405328:	mov	w0, #0x194                 	// #404
  40532c:	bl	4063fc <printf@plt+0x4cdc>
  405330:	ldr	w2, [x0, #8]
  405334:	ldr	w1, [sp, #60]
  405338:	mov	w0, w1
  40533c:	lsl	w0, w0, #3
  405340:	sub	w0, w0, w1
  405344:	lsl	w0, w0, #1
  405348:	add	w0, w2, w0
  40534c:	mov	w1, w0
  405350:	ldr	x0, [sp, #24]
  405354:	bl	402260 <printf@plt+0xb40>
  405358:	ldr	x0, [sp, #24]
  40535c:	bl	4023e4 <printf@plt+0xcc4>
  405360:	ldr	x0, [sp, #24]
  405364:	bl	4023e4 <printf@plt+0xcc4>
  405368:	str	w0, [sp, #44]
  40536c:	ldr	x0, [sp, #24]
  405370:	bl	4023e4 <printf@plt+0xcc4>
  405374:	str	w0, [sp, #40]
  405378:	ldr	w1, [sp, #44]
  40537c:	ldr	x0, [sp, #24]
  405380:	bl	402260 <printf@plt+0xb40>
  405384:	str	wzr, [sp, #56]
  405388:	ldr	w1, [sp, #40]
  40538c:	ldr	w0, [sp, #44]
  405390:	sub	w0, w1, w0
  405394:	ldr	w1, [sp, #56]
  405398:	cmp	w1, w0
  40539c:	b.cs	40542c <printf@plt+0x3d0c>  // b.hs, b.nlast
  4053a0:	ldr	x0, [sp, #24]
  4053a4:	bl	4022dc <printf@plt+0xbbc>
  4053a8:	and	w0, w0, #0xff
  4053ac:	strb	w0, [sp, #39]
  4053b0:	ldrb	w0, [sp, #39]
  4053b4:	cmp	w0, #0x2f
  4053b8:	b.ls	4053d4 <printf@plt+0x3cb4>  // b.plast
  4053bc:	ldrb	w0, [sp, #39]
  4053c0:	cmp	w0, #0x39
  4053c4:	b.hi	4053d4 <printf@plt+0x3cb4>  // b.pmore
  4053c8:	ldrb	w0, [sp, #39]
  4053cc:	bl	401540 <putchar@plt>
  4053d0:	b	40541c <printf@plt+0x3cfc>
  4053d4:	ldrb	w0, [sp, #39]
  4053d8:	cmp	w0, #0x40
  4053dc:	b.ls	40541c <printf@plt+0x3cfc>  // b.plast
  4053e0:	ldrb	w0, [sp, #39]
  4053e4:	cmp	w0, #0x5a
  4053e8:	b.hi	40541c <printf@plt+0x3cfc>  // b.pmore
  4053ec:	ldr	w0, [sp, #48]
  4053f0:	sub	w0, w0, #0x1
  4053f4:	ldr	w1, [sp, #60]
  4053f8:	cmp	w1, w0
  4053fc:	b.cs	40540c <printf@plt+0x3cec>  // b.hs, b.nlast
  405400:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405404:	add	x0, x0, #0x58
  405408:	b	405414 <printf@plt+0x3cf4>
  40540c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405410:	add	x0, x0, #0x60
  405414:	ldrb	w1, [sp, #39]
  405418:	bl	401720 <printf@plt>
  40541c:	ldr	w0, [sp, #56]
  405420:	add	w0, w0, #0x1
  405424:	str	w0, [sp, #56]
  405428:	b	405388 <printf@plt+0x3c68>
  40542c:	ldr	w0, [sp, #60]
  405430:	add	w0, w0, #0x1
  405434:	str	w0, [sp, #60]
  405438:	b	405318 <printf@plt+0x3bf8>
  40543c:	nop
  405440:	ldp	x29, x30, [sp], #64
  405444:	ret
  405448:	stp	x29, x30, [sp, #-80]!
  40544c:	mov	x29, sp
  405450:	stp	x19, x20, [sp, #16]
  405454:	str	w0, [sp, #44]
  405458:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  40545c:	add	x0, x0, #0x68
  405460:	bl	401400 <puts@plt>
  405464:	str	wzr, [sp, #76]
  405468:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40546c:	add	x0, x0, #0xd40
  405470:	ldr	w0, [x0]
  405474:	ldr	w1, [sp, #76]
  405478:	cmp	w1, w0
  40547c:	b.cs	4056d0 <printf@plt+0x3fb0>  // b.hs, b.nlast
  405480:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405484:	add	x0, x0, #0xd38
  405488:	ldr	x1, [x0]
  40548c:	ldr	w0, [sp, #76]
  405490:	lsl	x0, x0, #4
  405494:	add	x0, x1, x0
  405498:	ldrh	w0, [x0]
  40549c:	strh	w0, [sp, #62]
  4054a0:	ldrh	w1, [sp, #62]
  4054a4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4054a8:	add	x0, x0, #0xd44
  4054ac:	ldr	w0, [x0]
  4054b0:	cmp	w1, w0
  4054b4:	b.cs	405608 <printf@plt+0x3ee8>  // b.hs, b.nlast
  4054b8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4054bc:	add	x0, x0, #0xd48
  4054c0:	ldr	x1, [x0]
  4054c4:	ldrh	w0, [sp, #62]
  4054c8:	lsl	x0, x0, #3
  4054cc:	add	x0, x1, x0
  4054d0:	ldr	x0, [x0]
  4054d4:	cmp	x0, #0x0
  4054d8:	b.eq	405608 <printf@plt+0x3ee8>  // b.none
  4054dc:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4054e0:	add	x0, x0, #0xd38
  4054e4:	ldr	x1, [x0]
  4054e8:	ldr	w0, [sp, #76]
  4054ec:	lsl	x0, x0, #4
  4054f0:	add	x0, x1, x0
  4054f4:	ldrh	w0, [x0, #12]
  4054f8:	cmp	w0, #0x0
  4054fc:	b.eq	4056bc <printf@plt+0x3f9c>  // b.none
  405500:	ldr	w0, [sp, #44]
  405504:	cmp	w0, #0x2
  405508:	b.ne	405518 <printf@plt+0x3df8>  // b.any
  40550c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405510:	add	x19, x0, #0xb8
  405514:	b	405520 <printf@plt+0x3e00>
  405518:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  40551c:	add	x19, x0, #0xd8
  405520:	ldrh	w20, [sp, #62]
  405524:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405528:	add	x0, x0, #0xd38
  40552c:	ldr	x1, [x0]
  405530:	ldr	w0, [sp, #76]
  405534:	lsl	x0, x0, #4
  405538:	add	x0, x1, x0
  40553c:	ldrh	w0, [x0, #12]
  405540:	bl	4056e8 <printf@plt+0x3fc8>
  405544:	mov	x2, x0
  405548:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40554c:	add	x0, x0, #0xd38
  405550:	ldr	x1, [x0]
  405554:	ldr	w0, [sp, #76]
  405558:	lsl	x0, x0, #4
  40555c:	add	x0, x1, x0
  405560:	ldrb	w0, [x0, #14]
  405564:	mov	w3, w0
  405568:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40556c:	add	x0, x0, #0xd48
  405570:	ldr	x1, [x0]
  405574:	ldrh	w0, [sp, #62]
  405578:	lsl	x0, x0, #3
  40557c:	add	x0, x1, x0
  405580:	ldr	x0, [x0]
  405584:	ldr	x0, [x0]
  405588:	mov	x5, x0
  40558c:	mov	w4, w3
  405590:	mov	x3, x2
  405594:	mov	w2, w20
  405598:	ldr	w1, [sp, #76]
  40559c:	mov	x0, x19
  4055a0:	bl	401720 <printf@plt>
  4055a4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4055a8:	add	x0, x0, #0xd48
  4055ac:	ldr	x1, [x0]
  4055b0:	ldrh	w0, [sp, #62]
  4055b4:	lsl	x0, x0, #3
  4055b8:	add	x0, x1, x0
  4055bc:	ldr	x0, [x0]
  4055c0:	ldr	x0, [x0, #8]
  4055c4:	str	x0, [sp, #64]
  4055c8:	ldr	x0, [sp, #64]
  4055cc:	cmp	x0, #0x0
  4055d0:	b.eq	4055fc <printf@plt+0x3edc>  // b.none
  4055d4:	ldr	x0, [sp, #64]
  4055d8:	ldr	x0, [x0]
  4055dc:	mov	x1, x0
  4055e0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4055e4:	add	x0, x0, #0x9f0
  4055e8:	bl	401720 <printf@plt>
  4055ec:	ldr	x0, [sp, #64]
  4055f0:	ldr	x0, [x0, #8]
  4055f4:	str	x0, [sp, #64]
  4055f8:	b	4055c8 <printf@plt+0x3ea8>
  4055fc:	mov	w0, #0xa                   	// #10
  405600:	bl	401540 <putchar@plt>
  405604:	b	4056bc <printf@plt+0x3f9c>
  405608:	ldr	w0, [sp, #44]
  40560c:	cmp	w0, #0x2
  405610:	b.ne	405620 <printf@plt+0x3f00>  // b.any
  405614:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405618:	add	x0, x0, #0xf8
  40561c:	b	405628 <printf@plt+0x3f08>
  405620:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405624:	add	x0, x0, #0x108
  405628:	ldrh	w1, [sp, #62]
  40562c:	mov	w2, w1
  405630:	ldr	w1, [sp, #76]
  405634:	bl	401720 <printf@plt>
  405638:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40563c:	add	x0, x0, #0xd38
  405640:	ldr	x1, [x0]
  405644:	ldr	w0, [sp, #76]
  405648:	lsl	x0, x0, #4
  40564c:	add	x0, x1, x0
  405650:	ldrh	w0, [x0, #12]
  405654:	cmp	w0, #0x0
  405658:	b.eq	4056b0 <printf@plt+0x3f90>  // b.none
  40565c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405660:	add	x0, x0, #0xd38
  405664:	ldr	x1, [x0]
  405668:	ldr	w0, [sp, #76]
  40566c:	lsl	x0, x0, #4
  405670:	add	x0, x1, x0
  405674:	ldrh	w0, [x0, #12]
  405678:	bl	4056e8 <printf@plt+0x3fc8>
  40567c:	mov	x3, x0
  405680:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405684:	add	x0, x0, #0xd38
  405688:	ldr	x1, [x0]
  40568c:	ldr	w0, [sp, #76]
  405690:	lsl	x0, x0, #4
  405694:	add	x0, x1, x0
  405698:	ldrb	w0, [x0, #14]
  40569c:	mov	w2, w0
  4056a0:	mov	x1, x3
  4056a4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  4056a8:	add	x0, x0, #0x118
  4056ac:	bl	401720 <printf@plt>
  4056b0:	mov	w0, #0xa                   	// #10
  4056b4:	bl	401540 <putchar@plt>
  4056b8:	b	4056c0 <printf@plt+0x3fa0>
  4056bc:	nop
  4056c0:	ldr	w0, [sp, #76]
  4056c4:	add	w0, w0, #0x1
  4056c8:	str	w0, [sp, #76]
  4056cc:	b	405468 <printf@plt+0x3d48>
  4056d0:	mov	w0, #0xa                   	// #10
  4056d4:	bl	401540 <putchar@plt>
  4056d8:	nop
  4056dc:	ldp	x19, x20, [sp, #16]
  4056e0:	ldp	x29, x30, [sp], #80
  4056e4:	ret
  4056e8:	stp	x29, x30, [sp, #-32]!
  4056ec:	mov	x29, sp
  4056f0:	str	w0, [sp, #28]
  4056f4:	ldr	w0, [sp, #28]
  4056f8:	lsr	w1, w0, #5
  4056fc:	ldr	w0, [sp, #28]
  405700:	and	w0, w0, #0x1f
  405704:	add	w0, w0, #0x40
  405708:	mov	w3, w0
  40570c:	mov	w2, w1
  405710:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405714:	add	x1, x0, #0x128
  405718:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40571c:	add	x0, x0, #0xd80
  405720:	bl	401520 <sprintf@plt>
  405724:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405728:	add	x0, x0, #0xd80
  40572c:	ldp	x29, x30, [sp], #32
  405730:	ret
  405734:	stp	x29, x30, [sp, #-80]!
  405738:	mov	x29, sp
  40573c:	str	w0, [sp, #28]
  405740:	add	x3, sp, #0x28
  405744:	ldr	w2, [sp, #28]
  405748:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  40574c:	add	x1, x0, #0x130
  405750:	mov	x0, x3
  405754:	bl	401520 <sprintf@plt>
  405758:	add	x0, sp, #0x28
  40575c:	bl	406d50 <printf@plt+0x5630>
  405760:	str	x0, [sp, #72]
  405764:	ldr	x0, [sp, #72]
  405768:	cmp	x0, #0x0
  40576c:	b.ne	405780 <printf@plt+0x4060>  // b.any
  405770:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405774:	add	x0, x0, #0x918
  405778:	str	x0, [sp, #72]
  40577c:	b	4057c4 <printf@plt+0x40a4>
  405780:	add	x0, sp, #0x20
  405784:	mov	w2, #0x10                  	// #16
  405788:	mov	x1, x0
  40578c:	ldr	x0, [sp, #72]
  405790:	bl	401490 <strtol@plt>
  405794:	str	w0, [sp, #68]
  405798:	ldr	w1, [sp, #68]
  40579c:	mov	w0, #0xdfff                	// #57343
  4057a0:	cmp	w1, w0
  4057a4:	b.le	4057c4 <printf@plt+0x40a4>
  4057a8:	ldr	w1, [sp, #68]
  4057ac:	mov	w0, #0xf8ff                	// #63743
  4057b0:	cmp	w1, w0
  4057b4:	b.gt	4057c4 <printf@plt+0x40a4>
  4057b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4057bc:	add	x0, x0, #0x918
  4057c0:	str	x0, [sp, #72]
  4057c4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4057c8:	add	x1, x0, #0x918
  4057cc:	ldr	x0, [sp, #72]
  4057d0:	bl	401650 <strcmp@plt>
  4057d4:	cmp	w0, #0x0
  4057d8:	b.eq	405800 <printf@plt+0x40e0>  // b.none
  4057dc:	ldr	x0, [sp, #72]
  4057e0:	bl	40a3ec <_ZdlPvm@@Base+0xaf0>
  4057e4:	str	x0, [sp, #56]
  4057e8:	ldr	x0, [sp, #56]
  4057ec:	cmp	x0, #0x0
  4057f0:	b.eq	405800 <printf@plt+0x40e0>  // b.none
  4057f4:	ldr	x0, [sp, #56]
  4057f8:	add	x0, x0, #0x1
  4057fc:	str	x0, [sp, #72]
  405800:	ldr	x0, [sp, #72]
  405804:	bl	401420 <strlen@plt>
  405808:	add	x0, x0, #0x1
  40580c:	bl	4013b0 <_Znam@plt>
  405810:	str	x0, [sp, #48]
  405814:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405818:	add	x1, x0, #0x918
  40581c:	ldr	x0, [sp, #72]
  405820:	bl	401650 <strcmp@plt>
  405824:	cmp	w0, #0x0
  405828:	b.ne	405834 <printf@plt+0x4114>  // b.any
  40582c:	ldr	x0, [sp, #72]
  405830:	b	40583c <printf@plt+0x411c>
  405834:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405838:	add	x0, x0, #0x138
  40583c:	ldr	x2, [sp, #72]
  405840:	mov	x1, x0
  405844:	ldr	x0, [sp, #48]
  405848:	bl	401520 <sprintf@plt>
  40584c:	ldr	x0, [sp, #48]
  405850:	ldp	x29, x30, [sp], #80
  405854:	ret
  405858:	stp	x29, x30, [sp, #-64]!
  40585c:	mov	x29, sp
  405860:	str	w0, [sp, #28]
  405864:	ldr	w1, [sp, #28]
  405868:	mov	w0, #0xdfff                	// #57343
  40586c:	cmp	w1, w0
  405870:	b.le	405894 <printf@plt+0x4174>
  405874:	ldr	w1, [sp, #28]
  405878:	mov	w0, #0xf8ff                	// #63743
  40587c:	cmp	w1, w0
  405880:	b.gt	405894 <printf@plt+0x4174>
  405884:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405888:	add	x0, x0, #0x918
  40588c:	str	x0, [sp, #56]
  405890:	b	4058b4 <printf@plt+0x4194>
  405894:	add	x3, sp, #0x20
  405898:	ldr	w2, [sp, #28]
  40589c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  4058a0:	add	x1, x0, #0x140
  4058a4:	mov	x0, x3
  4058a8:	bl	401520 <sprintf@plt>
  4058ac:	add	x0, sp, #0x20
  4058b0:	str	x0, [sp, #56]
  4058b4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  4058b8:	add	x1, x0, #0x918
  4058bc:	ldr	x0, [sp, #56]
  4058c0:	bl	401650 <strcmp@plt>
  4058c4:	cmp	w0, #0x0
  4058c8:	b.eq	4058f0 <printf@plt+0x41d0>  // b.none
  4058cc:	ldr	x0, [sp, #56]
  4058d0:	bl	40a3ec <_ZdlPvm@@Base+0xaf0>
  4058d4:	str	x0, [sp, #48]
  4058d8:	ldr	x0, [sp, #48]
  4058dc:	cmp	x0, #0x0
  4058e0:	b.eq	4058f0 <printf@plt+0x41d0>  // b.none
  4058e4:	ldr	x0, [sp, #48]
  4058e8:	add	x0, x0, #0x1
  4058ec:	str	x0, [sp, #56]
  4058f0:	ldr	x0, [sp, #56]
  4058f4:	bl	401420 <strlen@plt>
  4058f8:	add	x0, x0, #0x1
  4058fc:	bl	4013b0 <_Znam@plt>
  405900:	str	x0, [sp, #40]
  405904:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x704>
  405908:	add	x1, x0, #0x918
  40590c:	ldr	x0, [sp, #56]
  405910:	bl	401650 <strcmp@plt>
  405914:	cmp	w0, #0x0
  405918:	b.ne	405924 <printf@plt+0x4204>  // b.any
  40591c:	ldr	x0, [sp, #56]
  405920:	b	40592c <printf@plt+0x420c>
  405924:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405928:	add	x0, x0, #0x138
  40592c:	ldr	x2, [sp, #56]
  405930:	mov	x1, x0
  405934:	ldr	x0, [sp, #40]
  405938:	bl	401520 <sprintf@plt>
  40593c:	ldr	x0, [sp, #40]
  405940:	ldp	x29, x30, [sp], #64
  405944:	ret
  405948:	stp	x29, x30, [sp, #-48]!
  40594c:	mov	x29, sp
  405950:	str	x0, [sp, #24]
  405954:	ldr	x0, [sp, #24]
  405958:	bl	401420 <strlen@plt>
  40595c:	str	x0, [sp, #32]
  405960:	ldr	x2, [sp, #32]
  405964:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405968:	movk	x0, #0xcccd
  40596c:	umulh	x0, x2, x0
  405970:	lsr	x1, x0, #2
  405974:	mov	x0, x1
  405978:	lsl	x0, x0, #2
  40597c:	add	x0, x0, x1
  405980:	sub	x1, x2, x0
  405984:	cmp	x1, #0x0
  405988:	b.eq	405994 <printf@plt+0x4274>  // b.none
  40598c:	mov	w0, #0x0                   	// #0
  405990:	b	405ac0 <printf@plt+0x43a0>
  405994:	ldr	x0, [sp, #24]
  405998:	ldrb	w0, [x0]
  40599c:	cmp	w0, #0x75
  4059a0:	b.eq	4059ac <printf@plt+0x428c>  // b.none
  4059a4:	mov	w0, #0x0                   	// #0
  4059a8:	b	405ac0 <printf@plt+0x43a0>
  4059ac:	mov	x0, #0x1                   	// #1
  4059b0:	str	x0, [sp, #40]
  4059b4:	ldr	x0, [sp, #40]
  4059b8:	cmp	x0, #0x3
  4059bc:	b.hi	405a0c <printf@plt+0x42ec>  // b.pmore
  4059c0:	ldr	x1, [sp, #24]
  4059c4:	ldr	x0, [sp, #40]
  4059c8:	add	x0, x1, x0
  4059cc:	ldrb	w0, [x0]
  4059d0:	mov	w1, w0
  4059d4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4059d8:	add	x0, x0, #0x1a0
  4059dc:	bl	406348 <printf@plt+0x4c28>
  4059e0:	cmp	w0, #0x0
  4059e4:	cset	w0, eq  // eq = none
  4059e8:	and	w0, w0, #0xff
  4059ec:	cmp	w0, #0x0
  4059f0:	b.eq	4059fc <printf@plt+0x42dc>  // b.none
  4059f4:	mov	w0, #0x0                   	// #0
  4059f8:	b	405ac0 <printf@plt+0x43a0>
  4059fc:	ldr	x0, [sp, #40]
  405a00:	add	x0, x0, #0x1
  405a04:	str	x0, [sp, #40]
  405a08:	b	4059b4 <printf@plt+0x4294>
  405a0c:	mov	x0, #0x5                   	// #5
  405a10:	str	x0, [sp, #40]
  405a14:	ldr	x1, [sp, #40]
  405a18:	ldr	x0, [sp, #32]
  405a1c:	cmp	x1, x0
  405a20:	b.cs	405abc <printf@plt+0x439c>  // b.hs, b.nlast
  405a24:	ldr	x2, [sp, #40]
  405a28:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405a2c:	movk	x0, #0xcccd
  405a30:	umulh	x0, x2, x0
  405a34:	lsr	x1, x0, #2
  405a38:	mov	x0, x1
  405a3c:	lsl	x0, x0, #2
  405a40:	add	x0, x0, x1
  405a44:	sub	x1, x2, x0
  405a48:	cmp	x1, #0x0
  405a4c:	b.eq	405a80 <printf@plt+0x4360>  // b.none
  405a50:	ldr	x1, [sp, #24]
  405a54:	ldr	x0, [sp, #40]
  405a58:	add	x0, x1, x0
  405a5c:	ldrb	w0, [x0]
  405a60:	mov	w1, w0
  405a64:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405a68:	add	x0, x0, #0x1a0
  405a6c:	bl	406348 <printf@plt+0x4c28>
  405a70:	cmp	w0, #0x0
  405a74:	cset	w0, eq  // eq = none
  405a78:	and	w0, w0, #0xff
  405a7c:	b	405a9c <printf@plt+0x437c>
  405a80:	ldr	x1, [sp, #24]
  405a84:	ldr	x0, [sp, #40]
  405a88:	add	x0, x1, x0
  405a8c:	ldrb	w0, [x0]
  405a90:	cmp	w0, #0x5f
  405a94:	cset	w0, ne  // ne = any
  405a98:	and	w0, w0, #0xff
  405a9c:	cmp	w0, #0x0
  405aa0:	b.eq	405aac <printf@plt+0x438c>  // b.none
  405aa4:	mov	w0, #0x0                   	// #0
  405aa8:	b	405ac0 <printf@plt+0x43a0>
  405aac:	ldr	x0, [sp, #40]
  405ab0:	add	x0, x0, #0x1
  405ab4:	str	x0, [sp, #40]
  405ab8:	b	405a14 <printf@plt+0x42f4>
  405abc:	mov	w0, #0x1                   	// #1
  405ac0:	ldp	x29, x30, [sp], #48
  405ac4:	ret
  405ac8:	sub	sp, sp, #0x300
  405acc:	stp	x29, x30, [sp]
  405ad0:	mov	x29, sp
  405ad4:	stp	x19, x20, [sp, #16]
  405ad8:	str	x0, [sp, #40]
  405adc:	str	w1, [sp, #36]
  405ae0:	bl	401610 <__errno_location@plt>
  405ae4:	str	wzr, [x0]
  405ae8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405aec:	add	x1, x0, #0x148
  405af0:	ldr	x0, [sp, #40]
  405af4:	bl	401630 <fopen@plt>
  405af8:	str	x0, [sp, #736]
  405afc:	ldr	x0, [sp, #736]
  405b00:	cmp	x0, #0x0
  405b04:	b.ne	405b50 <printf@plt+0x4430>  // b.any
  405b08:	add	x0, sp, #0x240
  405b0c:	ldr	x1, [sp, #40]
  405b10:	bl	40746c <printf@plt+0x5d4c>
  405b14:	bl	401610 <__errno_location@plt>
  405b18:	ldr	w0, [x0]
  405b1c:	bl	4014f0 <strerror@plt>
  405b20:	mov	x1, x0
  405b24:	add	x0, sp, #0x250
  405b28:	bl	40746c <printf@plt+0x5d4c>
  405b2c:	add	x2, sp, #0x250
  405b30:	add	x1, sp, #0x240
  405b34:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405b38:	add	x3, x0, #0x8b0
  405b3c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405b40:	add	x0, x0, #0x150
  405b44:	bl	407bfc <printf@plt+0x64dc>
  405b48:	mov	w0, #0x0                   	// #0
  405b4c:	b	4061b4 <printf@plt+0x4a94>
  405b50:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405b54:	add	x0, x0, #0x8c0
  405b58:	ldr	x1, [sp, #40]
  405b5c:	str	x1, [x0]
  405b60:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405b64:	add	x0, x0, #0x938
  405b68:	str	wzr, [x0]
  405b6c:	add	x0, sp, #0x40
  405b70:	ldr	x2, [sp, #736]
  405b74:	mov	w1, #0x200                 	// #512
  405b78:	bl	401660 <fgets@plt>
  405b7c:	cmp	x0, #0x0
  405b80:	cset	w0, ne  // ne = any
  405b84:	and	w0, w0, #0xff
  405b88:	cmp	w0, #0x0
  405b8c:	b.eq	40618c <printf@plt+0x4a6c>  // b.none
  405b90:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405b94:	add	x0, x0, #0x938
  405b98:	ldr	w0, [x0]
  405b9c:	add	w1, w0, #0x1
  405ba0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405ba4:	add	x0, x0, #0x938
  405ba8:	str	w1, [x0]
  405bac:	add	x0, sp, #0x40
  405bb0:	str	x0, [sp, #760]
  405bb4:	ldr	x0, [sp, #760]
  405bb8:	ldrb	w0, [x0]
  405bbc:	mov	w1, w0
  405bc0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405bc4:	add	x0, x0, #0x2a0
  405bc8:	bl	406348 <printf@plt+0x4c28>
  405bcc:	cmp	w0, #0x0
  405bd0:	cset	w0, ne  // ne = any
  405bd4:	and	w0, w0, #0xff
  405bd8:	cmp	w0, #0x0
  405bdc:	b.eq	405bf0 <printf@plt+0x44d0>  // b.none
  405be0:	ldr	x0, [sp, #760]
  405be4:	add	x0, x0, #0x1
  405be8:	str	x0, [sp, #760]
  405bec:	b	405bb4 <printf@plt+0x4494>
  405bf0:	ldr	x0, [sp, #760]
  405bf4:	ldrb	w0, [x0]
  405bf8:	cmp	w0, #0x0
  405bfc:	b.eq	40616c <printf@plt+0x4a4c>  // b.none
  405c00:	ldr	x0, [sp, #760]
  405c04:	ldrb	w0, [x0]
  405c08:	cmp	w0, #0x23
  405c0c:	b.eq	40616c <printf@plt+0x4a4c>  // b.none
  405c10:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405c14:	add	x1, x0, #0x168
  405c18:	ldr	x0, [sp, #760]
  405c1c:	bl	401510 <strtok@plt>
  405c20:	str	x0, [sp, #760]
  405c24:	ldr	x0, [sp, #760]
  405c28:	cmp	x0, #0x0
  405c2c:	b.eq	406174 <printf@plt+0x4a54>  // b.none
  405c30:	add	x0, sp, #0x38
  405c34:	mov	w2, #0xa                   	// #10
  405c38:	mov	x1, x0
  405c3c:	ldr	x0, [sp, #760]
  405c40:	bl	401490 <strtol@plt>
  405c44:	str	w0, [sp, #732]
  405c48:	ldr	x0, [sp, #56]
  405c4c:	ldrb	w0, [x0]
  405c50:	cmp	w0, #0x0
  405c54:	b.eq	405d28 <printf@plt+0x4608>  // b.none
  405c58:	ldr	x0, [sp, #56]
  405c5c:	ldrb	w0, [x0]
  405c60:	mov	w1, w0
  405c64:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405c68:	add	x0, x0, #0x1a0
  405c6c:	bl	406348 <printf@plt+0x4c28>
  405c70:	cmp	w0, #0x0
  405c74:	cset	w0, ne  // ne = any
  405c78:	and	w0, w0, #0xff
  405c7c:	cmp	w0, #0x0
  405c80:	b.eq	405cb4 <printf@plt+0x4594>  // b.none
  405c84:	add	x0, sp, #0x260
  405c88:	ldr	x1, [sp, #760]
  405c8c:	bl	40746c <printf@plt+0x5d4c>
  405c90:	add	x1, sp, #0x260
  405c94:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405c98:	add	x3, x0, #0x8b0
  405c9c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405ca0:	add	x2, x0, #0x8b0
  405ca4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405ca8:	add	x0, x0, #0x170
  405cac:	bl	407bfc <printf@plt+0x64dc>
  405cb0:	b	405d18 <printf@plt+0x45f8>
  405cb4:	ldr	x0, [sp, #56]
  405cb8:	ldr	x1, [sp, #760]
  405cbc:	cmp	x1, x0
  405cc0:	b.ne	405cf4 <printf@plt+0x45d4>  // b.any
  405cc4:	add	x0, sp, #0x270
  405cc8:	ldr	x1, [sp, #760]
  405ccc:	bl	40746c <printf@plt+0x5d4c>
  405cd0:	add	x1, sp, #0x270
  405cd4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405cd8:	add	x3, x0, #0x8b0
  405cdc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405ce0:	add	x2, x0, #0x8b0
  405ce4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405ce8:	add	x0, x0, #0x190
  405cec:	bl	407bfc <printf@plt+0x64dc>
  405cf0:	b	405d18 <printf@plt+0x45f8>
  405cf4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405cf8:	add	x3, x0, #0x8b0
  405cfc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405d00:	add	x2, x0, #0x8b0
  405d04:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405d08:	add	x1, x0, #0x8b0
  405d0c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405d10:	add	x0, x0, #0x1b0
  405d14:	bl	407bfc <printf@plt+0x64dc>
  405d18:	ldr	x0, [sp, #736]
  405d1c:	bl	401470 <fclose@plt>
  405d20:	mov	w0, #0x0                   	// #0
  405d24:	b	4061b4 <printf@plt+0x4a94>
  405d28:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405d2c:	add	x1, x0, #0x168
  405d30:	mov	x0, #0x0                   	// #0
  405d34:	bl	401510 <strtok@plt>
  405d38:	str	x0, [sp, #760]
  405d3c:	ldr	x0, [sp, #760]
  405d40:	cmp	x0, #0x0
  405d44:	b.eq	40617c <printf@plt+0x4a5c>  // b.none
  405d48:	add	x0, sp, #0x38
  405d4c:	mov	w2, #0x10                  	// #16
  405d50:	mov	x1, x0
  405d54:	ldr	x0, [sp, #760]
  405d58:	bl	401490 <strtol@plt>
  405d5c:	str	w0, [sp, #728]
  405d60:	ldr	x0, [sp, #56]
  405d64:	ldrb	w0, [x0]
  405d68:	cmp	w0, #0x0
  405d6c:	b.eq	405de4 <printf@plt+0x46c4>  // b.none
  405d70:	ldr	x0, [sp, #56]
  405d74:	ldr	x1, [sp, #760]
  405d78:	cmp	x1, x0
  405d7c:	b.ne	405db0 <printf@plt+0x4690>  // b.any
  405d80:	add	x0, sp, #0x280
  405d84:	ldr	x1, [sp, #760]
  405d88:	bl	40746c <printf@plt+0x5d4c>
  405d8c:	add	x1, sp, #0x280
  405d90:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405d94:	add	x3, x0, #0x8b0
  405d98:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405d9c:	add	x2, x0, #0x8b0
  405da0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405da4:	add	x0, x0, #0x1c0
  405da8:	bl	407bfc <printf@plt+0x64dc>
  405dac:	b	405dd4 <printf@plt+0x46b4>
  405db0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405db4:	add	x3, x0, #0x8b0
  405db8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405dbc:	add	x2, x0, #0x8b0
  405dc0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405dc4:	add	x1, x0, #0x8b0
  405dc8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405dcc:	add	x0, x0, #0x1d8
  405dd0:	bl	407bfc <printf@plt+0x64dc>
  405dd4:	ldr	x0, [sp, #736]
  405dd8:	bl	401470 <fclose@plt>
  405ddc:	mov	w0, #0x0                   	// #0
  405de0:	b	4061b4 <printf@plt+0x4a94>
  405de4:	ldr	x0, [sp, #760]
  405de8:	bl	401420 <strlen@plt>
  405dec:	cmp	x0, #0x4
  405df0:	b.eq	405e28 <printf@plt+0x4708>  // b.none
  405df4:	add	x0, sp, #0x290
  405df8:	ldr	x1, [sp, #760]
  405dfc:	bl	40746c <printf@plt+0x5d4c>
  405e00:	add	x1, sp, #0x290
  405e04:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405e08:	add	x3, x0, #0x8b0
  405e0c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405e10:	add	x2, x0, #0x8b0
  405e14:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405e18:	add	x0, x0, #0x1c0
  405e1c:	bl	407bfc <printf@plt+0x64dc>
  405e20:	mov	w0, #0x0                   	// #0
  405e24:	b	4061b4 <printf@plt+0x4a94>
  405e28:	ldr	w0, [sp, #36]
  405e2c:	cmp	w0, #0x0
  405e30:	b.ne	405e3c <printf@plt+0x471c>  // b.any
  405e34:	ldr	w0, [sp, #732]
  405e38:	b	405e40 <printf@plt+0x4720>
  405e3c:	ldr	w0, [sp, #728]
  405e40:	str	w0, [sp, #724]
  405e44:	ldr	w0, [sp, #36]
  405e48:	cmp	w0, #0x2
  405e4c:	b.ne	405e9c <printf@plt+0x477c>  // b.any
  405e50:	ldr	w1, [sp, #724]
  405e54:	mov	w0, #0xffff                	// #65535
  405e58:	cmp	w1, w0
  405e5c:	b.le	405e9c <printf@plt+0x477c>
  405e60:	add	x0, sp, #0x2a0
  405e64:	ldr	x1, [sp, #760]
  405e68:	bl	40746c <printf@plt+0x5d4c>
  405e6c:	add	x1, sp, #0x2a0
  405e70:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405e74:	add	x3, x0, #0x8b0
  405e78:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405e7c:	add	x2, x0, #0x8b0
  405e80:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405e84:	add	x0, x0, #0x1e8
  405e88:	bl	407bfc <printf@plt+0x64dc>
  405e8c:	ldr	x0, [sp, #736]
  405e90:	bl	401470 <fclose@plt>
  405e94:	mov	w0, #0x0                   	// #0
  405e98:	b	4061b4 <printf@plt+0x4a94>
  405e9c:	ldr	w0, [sp, #724]
  405ea0:	cmp	w0, #0x0
  405ea4:	b.ge	405ee4 <printf@plt+0x47c4>  // b.tcont
  405ea8:	add	x0, sp, #0x2b0
  405eac:	ldr	x1, [sp, #760]
  405eb0:	bl	40746c <printf@plt+0x5d4c>
  405eb4:	add	x1, sp, #0x2b0
  405eb8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405ebc:	add	x3, x0, #0x8b0
  405ec0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405ec4:	add	x2, x0, #0x8b0
  405ec8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405ecc:	add	x0, x0, #0x220
  405ed0:	bl	407bfc <printf@plt+0x64dc>
  405ed4:	ldr	x0, [sp, #736]
  405ed8:	bl	401470 <fclose@plt>
  405edc:	mov	w0, #0x0                   	// #0
  405ee0:	b	4061b4 <printf@plt+0x4a94>
  405ee4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405ee8:	add	x1, x0, #0x168
  405eec:	mov	x0, #0x0                   	// #0
  405ef0:	bl	401510 <strtok@plt>
  405ef4:	str	x0, [sp, #760]
  405ef8:	ldr	x0, [sp, #760]
  405efc:	cmp	x0, #0x0
  405f00:	b.ne	405f38 <printf@plt+0x4818>  // b.any
  405f04:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405f08:	add	x3, x0, #0x8b0
  405f0c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405f10:	add	x2, x0, #0x8b0
  405f14:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  405f18:	add	x1, x0, #0x8b0
  405f1c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  405f20:	add	x0, x0, #0x240
  405f24:	bl	407bfc <printf@plt+0x64dc>
  405f28:	ldr	x0, [sp, #736]
  405f2c:	bl	401470 <fclose@plt>
  405f30:	mov	w0, #0x0                   	// #0
  405f34:	b	4061b4 <printf@plt+0x4a94>
  405f38:	ldr	x0, [sp, #760]
  405f3c:	bl	405948 <printf@plt+0x4228>
  405f40:	cmp	w0, #0x0
  405f44:	b.eq	405f64 <printf@plt+0x4844>  // b.none
  405f48:	mov	w1, #0x5f                  	// #95
  405f4c:	ldr	x0, [sp, #760]
  405f50:	bl	4014b0 <strchr@plt>
  405f54:	cmp	x0, #0x0
  405f58:	b.ne	405f64 <printf@plt+0x4844>  // b.any
  405f5c:	mov	w0, #0x1                   	// #1
  405f60:	b	405f68 <printf@plt+0x4848>
  405f64:	mov	w0, #0x0                   	// #0
  405f68:	cmp	w0, #0x0
  405f6c:	b.eq	405f8c <printf@plt+0x486c>  // b.none
  405f70:	ldr	x0, [sp, #760]
  405f74:	add	x0, x0, #0x1
  405f78:	add	x1, sp, #0x38
  405f7c:	mov	w2, #0x10                  	// #16
  405f80:	bl	401490 <strtol@plt>
  405f84:	bl	405858 <printf@plt+0x4138>
  405f88:	str	x0, [sp, #760]
  405f8c:	ldrsw	x1, [sp, #724]
  405f90:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405f94:	add	x0, x0, #0xd44
  405f98:	ldr	w0, [x0]
  405f9c:	mov	w0, w0
  405fa0:	cmp	x1, x0
  405fa4:	b.cc	4060b4 <printf@plt+0x4994>  // b.lo, b.ul, b.last
  405fa8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405fac:	add	x0, x0, #0xd44
  405fb0:	ldr	w0, [x0]
  405fb4:	mov	w0, w0
  405fb8:	str	x0, [sp, #712]
  405fbc:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405fc0:	add	x0, x0, #0xd48
  405fc4:	ldr	x0, [x0]
  405fc8:	str	x0, [sp, #704]
  405fcc:	ldr	w0, [sp, #724]
  405fd0:	add	w0, w0, #0x100
  405fd4:	mov	w1, w0
  405fd8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405fdc:	add	x0, x0, #0xd44
  405fe0:	str	w1, [x0]
  405fe4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  405fe8:	add	x0, x0, #0xd44
  405fec:	ldr	w0, [x0]
  405ff0:	mov	w0, w0
  405ff4:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  405ff8:	cmp	x0, x1
  405ffc:	b.hi	406028 <printf@plt+0x4908>  // b.pmore
  406000:	lsl	x0, x0, #3
  406004:	bl	4013b0 <_Znam@plt>
  406008:	mov	x1, x0
  40600c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406010:	add	x0, x0, #0xd48
  406014:	str	x1, [x0]
  406018:	ldr	x0, [sp, #704]
  40601c:	cmp	x0, #0x0
  406020:	b.eq	406064 <printf@plt+0x4944>  // b.none
  406024:	b	40602c <printf@plt+0x490c>
  406028:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  40602c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406030:	add	x0, x0, #0xd48
  406034:	ldr	x3, [x0]
  406038:	ldr	x0, [sp, #712]
  40603c:	lsl	x0, x0, #3
  406040:	mov	x2, x0
  406044:	ldr	x1, [sp, #704]
  406048:	mov	x0, x3
  40604c:	bl	4013e0 <memcpy@plt>
  406050:	ldr	x0, [sp, #704]
  406054:	cmp	x0, #0x0
  406058:	b.eq	406064 <printf@plt+0x4944>  // b.none
  40605c:	ldr	x0, [sp, #704]
  406060:	bl	401600 <_ZdaPv@plt>
  406064:	ldr	x0, [sp, #712]
  406068:	str	x0, [sp, #752]
  40606c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406070:	add	x0, x0, #0xd44
  406074:	ldr	w0, [x0]
  406078:	mov	w0, w0
  40607c:	ldr	x1, [sp, #752]
  406080:	cmp	x1, x0
  406084:	b.cs	4060b4 <printf@plt+0x4994>  // b.hs, b.nlast
  406088:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40608c:	add	x0, x0, #0xd48
  406090:	ldr	x1, [x0]
  406094:	ldr	x0, [sp, #752]
  406098:	lsl	x0, x0, #3
  40609c:	add	x0, x1, x0
  4060a0:	str	xzr, [x0]
  4060a4:	ldr	x0, [sp, #752]
  4060a8:	add	x0, x0, #0x1
  4060ac:	str	x0, [sp, #752]
  4060b0:	b	40606c <printf@plt+0x494c>
  4060b4:	mov	w0, #0x1                   	// #1
  4060b8:	str	w0, [sp, #748]
  4060bc:	ldr	x0, [sp, #760]
  4060c0:	cmp	x0, #0x0
  4060c4:	b.eq	405b6c <printf@plt+0x444c>  // b.none
  4060c8:	ldr	w0, [sp, #748]
  4060cc:	add	w1, w0, #0x1
  4060d0:	str	w1, [sp, #748]
  4060d4:	cmp	w0, #0x1
  4060d8:	b.le	4060f4 <printf@plt+0x49d4>
  4060dc:	ldr	x0, [sp, #760]
  4060e0:	ldrb	w0, [x0]
  4060e4:	cmp	w0, #0x23
  4060e8:	b.ne	4060f4 <printf@plt+0x49d4>  // b.any
  4060ec:	mov	w0, #0x1                   	// #1
  4060f0:	b	4060f8 <printf@plt+0x49d8>
  4060f4:	mov	w0, #0x0                   	// #0
  4060f8:	cmp	w0, #0x0
  4060fc:	b.ne	406184 <printf@plt+0x4a64>  // b.any
  406100:	mov	x0, #0x10                  	// #16
  406104:	bl	409840 <_Znwm@@Base>
  406108:	mov	x19, x0
  40610c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406110:	add	x0, x0, #0xd48
  406114:	ldr	x1, [x0]
  406118:	ldrsw	x0, [sp, #724]
  40611c:	lsl	x0, x0, #3
  406120:	add	x0, x1, x0
  406124:	ldr	x0, [x0]
  406128:	mov	x2, x0
  40612c:	ldr	x1, [sp, #760]
  406130:	mov	x0, x19
  406134:	bl	4063bc <printf@plt+0x4c9c>
  406138:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40613c:	add	x0, x0, #0xd48
  406140:	ldr	x1, [x0]
  406144:	ldrsw	x0, [sp, #724]
  406148:	lsl	x0, x0, #3
  40614c:	add	x0, x1, x0
  406150:	str	x19, [x0]
  406154:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  406158:	add	x1, x0, #0x168
  40615c:	mov	x0, #0x0                   	// #0
  406160:	bl	401510 <strtok@plt>
  406164:	str	x0, [sp, #760]
  406168:	b	4060bc <printf@plt+0x499c>
  40616c:	nop
  406170:	b	405b6c <printf@plt+0x444c>
  406174:	nop
  406178:	b	405b6c <printf@plt+0x444c>
  40617c:	nop
  406180:	b	405b6c <printf@plt+0x444c>
  406184:	nop
  406188:	b	405b6c <printf@plt+0x444c>
  40618c:	ldr	x0, [sp, #736]
  406190:	bl	401470 <fclose@plt>
  406194:	mov	w0, #0x1                   	// #1
  406198:	b	4061b4 <printf@plt+0x4a94>
  40619c:	mov	x20, x0
  4061a0:	mov	x1, #0x10                  	// #16
  4061a4:	mov	x0, x19
  4061a8:	bl	4098fc <_ZdlPvm@@Base>
  4061ac:	mov	x0, x20
  4061b0:	bl	401700 <_Unwind_Resume@plt>
  4061b4:	ldp	x19, x20, [sp, #16]
  4061b8:	ldp	x29, x30, [sp]
  4061bc:	add	sp, sp, #0x300
  4061c0:	ret
  4061c4:	stp	x29, x30, [sp, #-64]!
  4061c8:	mov	x29, sp
  4061cc:	str	x0, [sp, #24]
  4061d0:	mov	w0, #0x2f                  	// #47
  4061d4:	mov	w1, w0
  4061d8:	ldr	x0, [sp, #24]
  4061dc:	bl	4015f0 <strrchr@plt>
  4061e0:	str	x0, [sp, #56]
  4061e4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  4061e8:	add	x0, x0, #0x251
  4061ec:	str	x0, [sp, #48]
  4061f0:	ldr	x0, [sp, #48]
  4061f4:	ldrb	w0, [x0]
  4061f8:	cmp	w0, #0x0
  4061fc:	b.eq	406258 <printf@plt+0x4b38>  // b.none
  406200:	ldr	x0, [sp, #48]
  406204:	ldrb	w0, [x0]
  406208:	mov	w1, w0
  40620c:	ldr	x0, [sp, #24]
  406210:	bl	4015f0 <strrchr@plt>
  406214:	str	x0, [sp, #40]
  406218:	ldr	x0, [sp, #40]
  40621c:	cmp	x0, #0x0
  406220:	b.eq	406248 <printf@plt+0x4b28>  // b.none
  406224:	ldr	x0, [sp, #56]
  406228:	cmp	x0, #0x0
  40622c:	b.eq	406240 <printf@plt+0x4b20>  // b.none
  406230:	ldr	x1, [sp, #40]
  406234:	ldr	x0, [sp, #56]
  406238:	cmp	x1, x0
  40623c:	b.ls	406248 <printf@plt+0x4b28>  // b.plast
  406240:	ldr	x0, [sp, #40]
  406244:	str	x0, [sp, #56]
  406248:	ldr	x0, [sp, #48]
  40624c:	add	x0, x0, #0x1
  406250:	str	x0, [sp, #48]
  406254:	b	4061f0 <printf@plt+0x4ad0>
  406258:	ldr	x0, [sp, #56]
  40625c:	cmp	x0, #0x0
  406260:	b.eq	406270 <printf@plt+0x4b50>  // b.none
  406264:	ldr	x0, [sp, #56]
  406268:	add	x0, x0, #0x1
  40626c:	b	406274 <printf@plt+0x4b54>
  406270:	ldr	x0, [sp, #24]
  406274:	ldp	x29, x30, [sp], #64
  406278:	ret
  40627c:	stp	x29, x30, [sp, #-48]!
  406280:	mov	x29, sp
  406284:	stp	x19, x20, [sp, #16]
  406288:	str	w0, [sp, #44]
  40628c:	str	w1, [sp, #40]
  406290:	ldr	w0, [sp, #44]
  406294:	cmp	w0, #0x1
  406298:	b.ne	4062e4 <printf@plt+0x4bc4>  // b.any
  40629c:	ldr	w1, [sp, #40]
  4062a0:	mov	w0, #0xffff                	// #65535
  4062a4:	cmp	w1, w0
  4062a8:	b.ne	4062e4 <printf@plt+0x4bc4>  // b.any
  4062ac:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4062b0:	add	x0, x0, #0xd60
  4062b4:	bl	407034 <printf@plt+0x5914>
  4062b8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4062bc:	add	x0, x0, #0xa78
  4062c0:	mov	x19, #0x2b                  	// #43
  4062c4:	mov	x20, x0
  4062c8:	cmp	x19, #0x0
  4062cc:	b.lt	4062e4 <printf@plt+0x4bc4>  // b.tstop
  4062d0:	mov	x0, x20
  4062d4:	bl	4063a0 <printf@plt+0x4c80>
  4062d8:	add	x20, x20, #0x10
  4062dc:	sub	x19, x19, #0x1
  4062e0:	b	4062c8 <printf@plt+0x4ba8>
  4062e4:	nop
  4062e8:	ldp	x19, x20, [sp, #16]
  4062ec:	ldp	x29, x30, [sp], #48
  4062f0:	ret
  4062f4:	stp	x29, x30, [sp, #-16]!
  4062f8:	mov	x29, sp
  4062fc:	mov	w1, #0xffff                	// #65535
  406300:	mov	w0, #0x1                   	// #1
  406304:	bl	40627c <printf@plt+0x4b5c>
  406308:	ldp	x29, x30, [sp], #16
  40630c:	ret
  406310:	stp	x29, x30, [sp, #-32]!
  406314:	mov	x29, sp
  406318:	str	w0, [sp, #28]
  40631c:	str	w1, [sp, #24]
  406320:	str	x2, [sp, #16]
  406324:	ldr	w0, [sp, #28]
  406328:	cmp	w0, #0x0
  40632c:	b.ne	40633c <printf@plt+0x4c1c>  // b.any
  406330:	ldr	x1, [sp, #16]
  406334:	ldr	w0, [sp, #24]
  406338:	bl	406e1c <printf@plt+0x56fc>
  40633c:	nop
  406340:	ldp	x29, x30, [sp], #32
  406344:	ret
  406348:	sub	sp, sp, #0x10
  40634c:	str	x0, [sp, #8]
  406350:	strb	w1, [sp, #7]
  406354:	ldrb	w0, [sp, #7]
  406358:	ldr	x1, [sp, #8]
  40635c:	sxtw	x0, w0
  406360:	ldrb	w0, [x1, x0]
  406364:	add	sp, sp, #0x10
  406368:	ret
  40636c:	sub	sp, sp, #0x10
  406370:	str	w0, [sp, #12]
  406374:	ldr	w0, [sp, #12]
  406378:	scvtf	d1, w0
  40637c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  406380:	add	x0, x0, #0x1d0
  406384:	ldr	d0, [x0]
  406388:	fmul	d1, d1, d0
  40638c:	fmov	d0, #5.000000000000000000e-01
  406390:	fadd	d0, d1, d0
  406394:	fcvtzs	w0, d0
  406398:	add	sp, sp, #0x10
  40639c:	ret
  4063a0:	sub	sp, sp, #0x10
  4063a4:	str	x0, [sp, #8]
  4063a8:	ldr	x0, [sp, #8]
  4063ac:	strb	wzr, [x0]
  4063b0:	nop
  4063b4:	add	sp, sp, #0x10
  4063b8:	ret
  4063bc:	stp	x29, x30, [sp, #-48]!
  4063c0:	mov	x29, sp
  4063c4:	str	x0, [sp, #40]
  4063c8:	str	x1, [sp, #32]
  4063cc:	str	x2, [sp, #24]
  4063d0:	ldr	x0, [sp, #32]
  4063d4:	bl	409a78 <_ZdlPvm@@Base+0x17c>
  4063d8:	mov	x1, x0
  4063dc:	ldr	x0, [sp, #40]
  4063e0:	str	x1, [x0]
  4063e4:	ldr	x0, [sp, #40]
  4063e8:	ldr	x1, [sp, #24]
  4063ec:	str	x1, [x0, #8]
  4063f0:	nop
  4063f4:	ldp	x29, x30, [sp], #48
  4063f8:	ret
  4063fc:	sub	sp, sp, #0x10
  406400:	str	w0, [sp, #12]
  406404:	ldr	w0, [sp, #12]
  406408:	sub	w0, w0, #0x190
  40640c:	sxtw	x0, w0
  406410:	lsl	x1, x0, #4
  406414:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406418:	add	x0, x0, #0xa78
  40641c:	add	x0, x1, x0
  406420:	add	sp, sp, #0x10
  406424:	ret
  406428:	sub	sp, sp, #0x10
  40642c:	str	x0, [sp, #8]
  406430:	ldr	x0, [sp, #8]
  406434:	str	xzr, [x0]
  406438:	ldr	x0, [sp, #8]
  40643c:	str	xzr, [x0, #8]
  406440:	nop
  406444:	add	sp, sp, #0x10
  406448:	ret
  40644c:	stp	x29, x30, [sp, #-64]!
  406450:	mov	x29, sp
  406454:	stp	x19, x20, [sp, #16]
  406458:	str	x21, [sp, #32]
  40645c:	str	x0, [sp, #56]
  406460:	ldr	x0, [sp, #56]
  406464:	mov	w1, #0x11                  	// #17
  406468:	str	w1, [x0, #8]
  40646c:	mov	x19, #0x11                  	// #17
  406470:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  406474:	cmp	x19, x0
  406478:	b.hi	406498 <printf@plt+0x4d78>  // b.pmore
  40647c:	lsl	x0, x19, #4
  406480:	bl	4013b0 <_Znam@plt>
  406484:	mov	x21, x0
  406488:	mov	x20, x21
  40648c:	sub	x0, x19, #0x1
  406490:	mov	x19, x0
  406494:	b	40649c <printf@plt+0x4d7c>
  406498:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  40649c:	cmp	x19, #0x0
  4064a0:	b.lt	4064b8 <printf@plt+0x4d98>  // b.tstop
  4064a4:	mov	x0, x20
  4064a8:	bl	406428 <printf@plt+0x4d08>
  4064ac:	add	x20, x20, #0x10
  4064b0:	sub	x19, x19, #0x1
  4064b4:	b	40649c <printf@plt+0x4d7c>
  4064b8:	ldr	x0, [sp, #56]
  4064bc:	str	x21, [x0]
  4064c0:	ldr	x0, [sp, #56]
  4064c4:	str	wzr, [x0, #12]
  4064c8:	nop
  4064cc:	ldp	x19, x20, [sp, #16]
  4064d0:	ldr	x21, [sp, #32]
  4064d4:	ldp	x29, x30, [sp], #64
  4064d8:	ret
  4064dc:	stp	x29, x30, [sp, #-48]!
  4064e0:	mov	x29, sp
  4064e4:	str	x0, [sp, #24]
  4064e8:	str	wzr, [sp, #44]
  4064ec:	ldr	x0, [sp, #24]
  4064f0:	ldr	w0, [x0, #8]
  4064f4:	ldr	w1, [sp, #44]
  4064f8:	cmp	w1, w0
  4064fc:	b.cs	40652c <printf@plt+0x4e0c>  // b.hs, b.nlast
  406500:	ldr	x0, [sp, #24]
  406504:	ldr	x1, [x0]
  406508:	ldr	w0, [sp, #44]
  40650c:	lsl	x0, x0, #4
  406510:	add	x0, x1, x0
  406514:	ldr	x0, [x0]
  406518:	bl	4014a0 <free@plt>
  40651c:	ldr	w0, [sp, #44]
  406520:	add	w0, w0, #0x1
  406524:	str	w0, [sp, #44]
  406528:	b	4064ec <printf@plt+0x4dcc>
  40652c:	ldr	x0, [sp, #24]
  406530:	ldr	x0, [x0]
  406534:	cmp	x0, #0x0
  406538:	b.eq	406548 <printf@plt+0x4e28>  // b.none
  40653c:	ldr	x0, [sp, #24]
  406540:	ldr	x0, [x0]
  406544:	bl	401600 <_ZdaPv@plt>
  406548:	nop
  40654c:	ldp	x29, x30, [sp], #48
  406550:	ret
  406554:	stp	x29, x30, [sp, #-128]!
  406558:	mov	x29, sp
  40655c:	stp	x19, x20, [sp, #16]
  406560:	str	x21, [sp, #32]
  406564:	str	x0, [sp, #72]
  406568:	str	x1, [sp, #64]
  40656c:	str	x2, [sp, #56]
  406570:	ldr	x0, [sp, #64]
  406574:	cmp	x0, #0x0
  406578:	cset	w0, ne  // ne = any
  40657c:	and	w0, w0, #0xff
  406580:	mov	w3, w0
  406584:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  406588:	add	x2, x0, #0x270
  40658c:	mov	w1, #0x1f                  	// #31
  406590:	mov	w0, w3
  406594:	bl	406310 <printf@plt+0x4bf0>
  406598:	ldr	x0, [sp, #64]
  40659c:	bl	40992c <_ZdlPvm@@Base+0x30>
  4065a0:	str	x0, [sp, #104]
  4065a4:	ldr	x0, [sp, #72]
  4065a8:	ldr	w0, [x0, #8]
  4065ac:	mov	w1, w0
  4065b0:	ldr	x0, [sp, #104]
  4065b4:	udiv	x2, x0, x1
  4065b8:	mul	x1, x2, x1
  4065bc:	sub	x0, x0, x1
  4065c0:	str	w0, [sp, #124]
  4065c4:	ldr	x0, [sp, #72]
  4065c8:	ldr	x1, [x0]
  4065cc:	ldr	w0, [sp, #124]
  4065d0:	lsl	x0, x0, #4
  4065d4:	add	x0, x1, x0
  4065d8:	ldr	x0, [x0]
  4065dc:	cmp	x0, #0x0
  4065e0:	b.eq	406670 <printf@plt+0x4f50>  // b.none
  4065e4:	ldr	x0, [sp, #72]
  4065e8:	ldr	x1, [x0]
  4065ec:	ldr	w0, [sp, #124]
  4065f0:	lsl	x0, x0, #4
  4065f4:	add	x0, x1, x0
  4065f8:	ldr	x0, [x0]
  4065fc:	ldr	x1, [sp, #64]
  406600:	bl	401650 <strcmp@plt>
  406604:	cmp	w0, #0x0
  406608:	b.ne	406644 <printf@plt+0x4f24>  // b.any
  40660c:	ldr	x0, [sp, #72]
  406610:	ldr	x1, [x0]
  406614:	ldr	w0, [sp, #124]
  406618:	lsl	x0, x0, #4
  40661c:	add	x0, x1, x0
  406620:	ldr	x1, [sp, #56]
  406624:	str	x1, [x0, #8]
  406628:	ldr	x0, [sp, #72]
  40662c:	ldr	x1, [x0]
  406630:	ldr	w0, [sp, #124]
  406634:	lsl	x0, x0, #4
  406638:	add	x0, x1, x0
  40663c:	ldr	x0, [x0]
  406640:	b	406970 <printf@plt+0x5250>
  406644:	ldr	w0, [sp, #124]
  406648:	cmp	w0, #0x0
  40664c:	b.ne	406660 <printf@plt+0x4f40>  // b.any
  406650:	ldr	x0, [sp, #72]
  406654:	ldr	w0, [x0, #8]
  406658:	sub	w0, w0, #0x1
  40665c:	b	406668 <printf@plt+0x4f48>
  406660:	ldr	w0, [sp, #124]
  406664:	sub	w0, w0, #0x1
  406668:	str	w0, [sp, #124]
  40666c:	b	4065c4 <printf@plt+0x4ea4>
  406670:	ldr	x0, [sp, #56]
  406674:	cmp	x0, #0x0
  406678:	b.ne	406684 <printf@plt+0x4f64>  // b.any
  40667c:	mov	x0, #0x0                   	// #0
  406680:	b	406970 <printf@plt+0x5250>
  406684:	ldr	x0, [sp, #72]
  406688:	ldr	w0, [x0, #12]
  40668c:	lsl	w1, w0, #2
  406690:	ldr	x0, [sp, #72]
  406694:	ldr	w0, [x0, #8]
  406698:	cmp	w1, w0
  40669c:	b.cc	406900 <printf@plt+0x51e0>  // b.lo, b.ul, b.last
  4066a0:	ldr	x0, [sp, #72]
  4066a4:	ldr	x0, [x0]
  4066a8:	str	x0, [sp, #96]
  4066ac:	ldr	x0, [sp, #72]
  4066b0:	ldr	w0, [x0, #8]
  4066b4:	str	w0, [sp, #92]
  4066b8:	ldr	x0, [sp, #72]
  4066bc:	ldr	w0, [x0, #8]
  4066c0:	bl	4099f8 <_ZdlPvm@@Base+0xfc>
  4066c4:	mov	w1, w0
  4066c8:	ldr	x0, [sp, #72]
  4066cc:	str	w1, [x0, #8]
  4066d0:	ldr	x0, [sp, #72]
  4066d4:	ldr	w0, [x0, #8]
  4066d8:	mov	w19, w0
  4066dc:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4066e0:	cmp	x19, x0
  4066e4:	b.hi	406704 <printf@plt+0x4fe4>  // b.pmore
  4066e8:	lsl	x0, x19, #4
  4066ec:	bl	4013b0 <_Znam@plt>
  4066f0:	mov	x21, x0
  4066f4:	mov	x20, x21
  4066f8:	sub	x0, x19, #0x1
  4066fc:	mov	x19, x0
  406700:	b	406708 <printf@plt+0x4fe8>
  406704:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  406708:	cmp	x19, #0x0
  40670c:	b.lt	406724 <printf@plt+0x5004>  // b.tstop
  406710:	mov	x0, x20
  406714:	bl	406428 <printf@plt+0x4d08>
  406718:	add	x20, x20, #0x10
  40671c:	sub	x19, x19, #0x1
  406720:	b	406708 <printf@plt+0x4fe8>
  406724:	ldr	x0, [sp, #72]
  406728:	str	x21, [x0]
  40672c:	str	wzr, [sp, #120]
  406730:	ldr	w1, [sp, #120]
  406734:	ldr	w0, [sp, #92]
  406738:	cmp	w1, w0
  40673c:	b.cs	406880 <printf@plt+0x5160>  // b.hs, b.nlast
  406740:	ldr	w0, [sp, #120]
  406744:	lsl	x0, x0, #4
  406748:	ldr	x1, [sp, #96]
  40674c:	add	x0, x1, x0
  406750:	ldr	x0, [x0]
  406754:	cmp	x0, #0x0
  406758:	b.eq	406870 <printf@plt+0x5150>  // b.none
  40675c:	ldr	w0, [sp, #120]
  406760:	lsl	x0, x0, #4
  406764:	ldr	x1, [sp, #96]
  406768:	add	x0, x1, x0
  40676c:	ldr	x0, [x0, #8]
  406770:	cmp	x0, #0x0
  406774:	b.ne	406794 <printf@plt+0x5074>  // b.any
  406778:	ldr	w0, [sp, #120]
  40677c:	lsl	x0, x0, #4
  406780:	ldr	x1, [sp, #96]
  406784:	add	x0, x1, x0
  406788:	ldr	x0, [x0]
  40678c:	bl	4014a0 <free@plt>
  406790:	b	406870 <printf@plt+0x5150>
  406794:	ldr	w0, [sp, #120]
  406798:	lsl	x0, x0, #4
  40679c:	ldr	x1, [sp, #96]
  4067a0:	add	x0, x1, x0
  4067a4:	ldr	x0, [x0]
  4067a8:	bl	40992c <_ZdlPvm@@Base+0x30>
  4067ac:	mov	x1, x0
  4067b0:	ldr	x0, [sp, #72]
  4067b4:	ldr	w0, [x0, #8]
  4067b8:	mov	w0, w0
  4067bc:	udiv	x2, x1, x0
  4067c0:	mul	x0, x2, x0
  4067c4:	sub	x0, x1, x0
  4067c8:	str	w0, [sp, #116]
  4067cc:	ldr	x0, [sp, #72]
  4067d0:	ldr	x1, [x0]
  4067d4:	ldr	w0, [sp, #116]
  4067d8:	lsl	x0, x0, #4
  4067dc:	add	x0, x1, x0
  4067e0:	ldr	x0, [x0]
  4067e4:	cmp	x0, #0x0
  4067e8:	b.eq	406818 <printf@plt+0x50f8>  // b.none
  4067ec:	ldr	w0, [sp, #116]
  4067f0:	cmp	w0, #0x0
  4067f4:	b.ne	406808 <printf@plt+0x50e8>  // b.any
  4067f8:	ldr	x0, [sp, #72]
  4067fc:	ldr	w0, [x0, #8]
  406800:	sub	w0, w0, #0x1
  406804:	b	406810 <printf@plt+0x50f0>
  406808:	ldr	w0, [sp, #116]
  40680c:	sub	w0, w0, #0x1
  406810:	str	w0, [sp, #116]
  406814:	b	4067cc <printf@plt+0x50ac>
  406818:	ldr	w0, [sp, #120]
  40681c:	lsl	x0, x0, #4
  406820:	ldr	x1, [sp, #96]
  406824:	add	x1, x1, x0
  406828:	ldr	x0, [sp, #72]
  40682c:	ldr	x2, [x0]
  406830:	ldr	w0, [sp, #116]
  406834:	lsl	x0, x0, #4
  406838:	add	x0, x2, x0
  40683c:	ldr	x1, [x1]
  406840:	str	x1, [x0]
  406844:	ldr	w0, [sp, #120]
  406848:	lsl	x0, x0, #4
  40684c:	ldr	x1, [sp, #96]
  406850:	add	x1, x1, x0
  406854:	ldr	x0, [sp, #72]
  406858:	ldr	x2, [x0]
  40685c:	ldr	w0, [sp, #116]
  406860:	lsl	x0, x0, #4
  406864:	add	x0, x2, x0
  406868:	ldr	x1, [x1, #8]
  40686c:	str	x1, [x0, #8]
  406870:	ldr	w0, [sp, #120]
  406874:	add	w0, w0, #0x1
  406878:	str	w0, [sp, #120]
  40687c:	b	406730 <printf@plt+0x5010>
  406880:	ldr	x0, [sp, #72]
  406884:	ldr	w0, [x0, #8]
  406888:	mov	w1, w0
  40688c:	ldr	x0, [sp, #104]
  406890:	udiv	x2, x0, x1
  406894:	mul	x1, x2, x1
  406898:	sub	x0, x0, x1
  40689c:	str	w0, [sp, #124]
  4068a0:	ldr	x0, [sp, #72]
  4068a4:	ldr	x1, [x0]
  4068a8:	ldr	w0, [sp, #124]
  4068ac:	lsl	x0, x0, #4
  4068b0:	add	x0, x1, x0
  4068b4:	ldr	x0, [x0]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.eq	4068ec <printf@plt+0x51cc>  // b.none
  4068c0:	ldr	w0, [sp, #124]
  4068c4:	cmp	w0, #0x0
  4068c8:	b.ne	4068dc <printf@plt+0x51bc>  // b.any
  4068cc:	ldr	x0, [sp, #72]
  4068d0:	ldr	w0, [x0, #8]
  4068d4:	sub	w0, w0, #0x1
  4068d8:	b	4068e4 <printf@plt+0x51c4>
  4068dc:	ldr	w0, [sp, #124]
  4068e0:	sub	w0, w0, #0x1
  4068e4:	str	w0, [sp, #124]
  4068e8:	b	4068a0 <printf@plt+0x5180>
  4068ec:	ldr	x0, [sp, #96]
  4068f0:	cmp	x0, #0x0
  4068f4:	b.eq	406900 <printf@plt+0x51e0>  // b.none
  4068f8:	ldr	x0, [sp, #96]
  4068fc:	bl	401600 <_ZdaPv@plt>
  406900:	ldr	x0, [sp, #64]
  406904:	bl	401420 <strlen@plt>
  406908:	add	x0, x0, #0x1
  40690c:	bl	401680 <malloc@plt>
  406910:	str	x0, [sp, #80]
  406914:	ldr	x1, [sp, #64]
  406918:	ldr	x0, [sp, #80]
  40691c:	bl	401500 <strcpy@plt>
  406920:	ldr	x0, [sp, #72]
  406924:	ldr	x1, [x0]
  406928:	ldr	w0, [sp, #124]
  40692c:	lsl	x0, x0, #4
  406930:	add	x0, x1, x0
  406934:	ldr	x1, [sp, #80]
  406938:	str	x1, [x0]
  40693c:	ldr	x0, [sp, #72]
  406940:	ldr	x1, [x0]
  406944:	ldr	w0, [sp, #124]
  406948:	lsl	x0, x0, #4
  40694c:	add	x0, x1, x0
  406950:	ldr	x1, [sp, #56]
  406954:	str	x1, [x0, #8]
  406958:	ldr	x0, [sp, #72]
  40695c:	ldr	w0, [x0, #12]
  406960:	add	w1, w0, #0x1
  406964:	ldr	x0, [sp, #72]
  406968:	str	w1, [x0, #12]
  40696c:	ldr	x0, [sp, #80]
  406970:	ldp	x19, x20, [sp, #16]
  406974:	ldr	x21, [sp, #32]
  406978:	ldp	x29, x30, [sp], #128
  40697c:	ret
  406980:	stp	x29, x30, [sp, #-48]!
  406984:	mov	x29, sp
  406988:	str	x0, [sp, #24]
  40698c:	str	x1, [sp, #16]
  406990:	ldr	x0, [sp, #16]
  406994:	cmp	x0, #0x0
  406998:	cset	w0, ne  // ne = any
  40699c:	and	w0, w0, #0xff
  4069a0:	mov	w3, w0
  4069a4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  4069a8:	add	x2, x0, #0x270
  4069ac:	mov	w1, #0x1f                  	// #31
  4069b0:	mov	w0, w3
  4069b4:	bl	406310 <printf@plt+0x4bf0>
  4069b8:	ldr	x0, [sp, #16]
  4069bc:	bl	40992c <_ZdlPvm@@Base+0x30>
  4069c0:	mov	x1, x0
  4069c4:	ldr	x0, [sp, #24]
  4069c8:	ldr	w0, [x0, #8]
  4069cc:	mov	w0, w0
  4069d0:	udiv	x2, x1, x0
  4069d4:	mul	x0, x2, x0
  4069d8:	sub	x0, x1, x0
  4069dc:	str	w0, [sp, #44]
  4069e0:	ldr	x0, [sp, #24]
  4069e4:	ldr	x1, [x0]
  4069e8:	ldr	w0, [sp, #44]
  4069ec:	lsl	x0, x0, #4
  4069f0:	add	x0, x1, x0
  4069f4:	ldr	x0, [x0]
  4069f8:	cmp	x0, #0x0
  4069fc:	b.eq	406a70 <printf@plt+0x5350>  // b.none
  406a00:	ldr	x0, [sp, #24]
  406a04:	ldr	x1, [x0]
  406a08:	ldr	w0, [sp, #44]
  406a0c:	lsl	x0, x0, #4
  406a10:	add	x0, x1, x0
  406a14:	ldr	x0, [x0]
  406a18:	ldr	x1, [sp, #16]
  406a1c:	bl	401650 <strcmp@plt>
  406a20:	cmp	w0, #0x0
  406a24:	b.ne	406a44 <printf@plt+0x5324>  // b.any
  406a28:	ldr	x0, [sp, #24]
  406a2c:	ldr	x1, [x0]
  406a30:	ldr	w0, [sp, #44]
  406a34:	lsl	x0, x0, #4
  406a38:	add	x0, x1, x0
  406a3c:	ldr	x0, [x0, #8]
  406a40:	b	406a74 <printf@plt+0x5354>
  406a44:	ldr	w0, [sp, #44]
  406a48:	cmp	w0, #0x0
  406a4c:	b.ne	406a60 <printf@plt+0x5340>  // b.any
  406a50:	ldr	x0, [sp, #24]
  406a54:	ldr	w0, [x0, #8]
  406a58:	sub	w0, w0, #0x1
  406a5c:	b	406a68 <printf@plt+0x5348>
  406a60:	ldr	w0, [sp, #44]
  406a64:	sub	w0, w0, #0x1
  406a68:	str	w0, [sp, #44]
  406a6c:	b	4069e0 <printf@plt+0x52c0>
  406a70:	mov	x0, #0x0                   	// #0
  406a74:	ldp	x29, x30, [sp], #48
  406a78:	ret
  406a7c:	stp	x29, x30, [sp, #-48]!
  406a80:	mov	x29, sp
  406a84:	str	x0, [sp, #24]
  406a88:	str	x1, [sp, #16]
  406a8c:	ldr	x0, [sp, #16]
  406a90:	ldr	x0, [x0]
  406a94:	str	x0, [sp, #32]
  406a98:	ldr	x0, [sp, #32]
  406a9c:	cmp	x0, #0x0
  406aa0:	cset	w0, ne  // ne = any
  406aa4:	and	w0, w0, #0xff
  406aa8:	mov	w3, w0
  406aac:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1704>
  406ab0:	add	x2, x0, #0x270
  406ab4:	mov	w1, #0x1f                  	// #31
  406ab8:	mov	w0, w3
  406abc:	bl	406310 <printf@plt+0x4bf0>
  406ac0:	ldr	x0, [sp, #32]
  406ac4:	bl	40992c <_ZdlPvm@@Base+0x30>
  406ac8:	mov	x1, x0
  406acc:	ldr	x0, [sp, #24]
  406ad0:	ldr	w0, [x0, #8]
  406ad4:	mov	w0, w0
  406ad8:	udiv	x2, x1, x0
  406adc:	mul	x0, x2, x0
  406ae0:	sub	x0, x1, x0
  406ae4:	str	w0, [sp, #44]
  406ae8:	ldr	x0, [sp, #24]
  406aec:	ldr	x1, [x0]
  406af0:	ldr	w0, [sp, #44]
  406af4:	lsl	x0, x0, #4
  406af8:	add	x0, x1, x0
  406afc:	ldr	x0, [x0]
  406b00:	cmp	x0, #0x0
  406b04:	b.eq	406b98 <printf@plt+0x5478>  // b.none
  406b08:	ldr	x0, [sp, #24]
  406b0c:	ldr	x1, [x0]
  406b10:	ldr	w0, [sp, #44]
  406b14:	lsl	x0, x0, #4
  406b18:	add	x0, x1, x0
  406b1c:	ldr	x0, [x0]
  406b20:	ldr	x1, [sp, #32]
  406b24:	bl	401650 <strcmp@plt>
  406b28:	cmp	w0, #0x0
  406b2c:	b.ne	406b6c <printf@plt+0x544c>  // b.any
  406b30:	ldr	x0, [sp, #24]
  406b34:	ldr	x1, [x0]
  406b38:	ldr	w0, [sp, #44]
  406b3c:	lsl	x0, x0, #4
  406b40:	add	x0, x1, x0
  406b44:	ldr	x1, [x0]
  406b48:	ldr	x0, [sp, #16]
  406b4c:	str	x1, [x0]
  406b50:	ldr	x0, [sp, #24]
  406b54:	ldr	x1, [x0]
  406b58:	ldr	w0, [sp, #44]
  406b5c:	lsl	x0, x0, #4
  406b60:	add	x0, x1, x0
  406b64:	ldr	x0, [x0, #8]
  406b68:	b	406b9c <printf@plt+0x547c>
  406b6c:	ldr	w0, [sp, #44]
  406b70:	cmp	w0, #0x0
  406b74:	b.ne	406b88 <printf@plt+0x5468>  // b.any
  406b78:	ldr	x0, [sp, #24]
  406b7c:	ldr	w0, [x0, #8]
  406b80:	sub	w0, w0, #0x1
  406b84:	b	406b90 <printf@plt+0x5470>
  406b88:	ldr	w0, [sp, #44]
  406b8c:	sub	w0, w0, #0x1
  406b90:	str	w0, [sp, #44]
  406b94:	b	406ae8 <printf@plt+0x53c8>
  406b98:	mov	x0, #0x0                   	// #0
  406b9c:	ldp	x29, x30, [sp], #48
  406ba0:	ret
  406ba4:	sub	sp, sp, #0x10
  406ba8:	str	x0, [sp, #8]
  406bac:	str	x1, [sp]
  406bb0:	ldr	x0, [sp, #8]
  406bb4:	ldr	x1, [sp]
  406bb8:	str	x1, [x0]
  406bbc:	ldr	x0, [sp, #8]
  406bc0:	str	wzr, [x0, #8]
  406bc4:	nop
  406bc8:	add	sp, sp, #0x10
  406bcc:	ret
  406bd0:	sub	sp, sp, #0x30
  406bd4:	str	x0, [sp, #24]
  406bd8:	str	x1, [sp, #16]
  406bdc:	str	x2, [sp, #8]
  406be0:	ldr	x0, [sp, #24]
  406be4:	ldr	x0, [x0]
  406be8:	ldr	w0, [x0, #8]
  406bec:	str	w0, [sp, #44]
  406bf0:	ldr	x0, [sp, #24]
  406bf4:	ldr	x0, [x0]
  406bf8:	ldr	x0, [x0]
  406bfc:	str	x0, [sp, #32]
  406c00:	ldr	x0, [sp, #24]
  406c04:	ldr	w0, [x0, #8]
  406c08:	ldr	w1, [sp, #44]
  406c0c:	cmp	w1, w0
  406c10:	b.ls	406cb4 <printf@plt+0x5594>  // b.plast
  406c14:	ldr	x0, [sp, #24]
  406c18:	ldr	w0, [x0, #8]
  406c1c:	mov	w0, w0
  406c20:	lsl	x0, x0, #4
  406c24:	ldr	x1, [sp, #32]
  406c28:	add	x0, x1, x0
  406c2c:	ldr	x0, [x0]
  406c30:	cmp	x0, #0x0
  406c34:	b.eq	406c9c <printf@plt+0x557c>  // b.none
  406c38:	ldr	x0, [sp, #24]
  406c3c:	ldr	w0, [x0, #8]
  406c40:	mov	w0, w0
  406c44:	lsl	x0, x0, #4
  406c48:	ldr	x1, [sp, #32]
  406c4c:	add	x0, x1, x0
  406c50:	ldr	x1, [x0]
  406c54:	ldr	x0, [sp, #16]
  406c58:	str	x1, [x0]
  406c5c:	ldr	x0, [sp, #24]
  406c60:	ldr	w0, [x0, #8]
  406c64:	mov	w0, w0
  406c68:	lsl	x0, x0, #4
  406c6c:	ldr	x1, [sp, #32]
  406c70:	add	x0, x1, x0
  406c74:	ldr	x1, [x0, #8]
  406c78:	ldr	x0, [sp, #8]
  406c7c:	str	x1, [x0]
  406c80:	ldr	x0, [sp, #24]
  406c84:	ldr	w0, [x0, #8]
  406c88:	add	w1, w0, #0x1
  406c8c:	ldr	x0, [sp, #24]
  406c90:	str	w1, [x0, #8]
  406c94:	mov	w0, #0x1                   	// #1
  406c98:	b	406cb8 <printf@plt+0x5598>
  406c9c:	ldr	x0, [sp, #24]
  406ca0:	ldr	w0, [x0, #8]
  406ca4:	add	w1, w0, #0x1
  406ca8:	ldr	x0, [sp, #24]
  406cac:	str	w1, [x0, #8]
  406cb0:	b	406c00 <printf@plt+0x54e0>
  406cb4:	mov	w0, #0x0                   	// #0
  406cb8:	add	sp, sp, #0x30
  406cbc:	ret
  406cc0:	stp	x29, x30, [sp, #-48]!
  406cc4:	mov	x29, sp
  406cc8:	str	x0, [sp, #24]
  406ccc:	str	wzr, [sp, #44]
  406cd0:	ldr	w0, [sp, #44]
  406cd4:	cmp	w0, #0x26f
  406cd8:	b.hi	406d44 <printf@plt+0x5624>  // b.pmore
  406cdc:	mov	x0, #0x8                   	// #8
  406ce0:	bl	4013b0 <_Znam@plt>
  406ce4:	str	x0, [sp, #32]
  406ce8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  406cec:	add	x1, x0, #0x278
  406cf0:	ldr	w0, [sp, #44]
  406cf4:	lsl	x0, x0, #4
  406cf8:	add	x0, x1, x0
  406cfc:	ldr	x1, [x0, #8]
  406d00:	ldr	x0, [sp, #32]
  406d04:	str	x1, [x0]
  406d08:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  406d0c:	add	x1, x0, #0x278
  406d10:	ldr	w0, [sp, #44]
  406d14:	lsl	x0, x0, #4
  406d18:	add	x0, x1, x0
  406d1c:	ldr	x0, [x0]
  406d20:	ldr	x2, [sp, #32]
  406d24:	mov	x1, x0
  406d28:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406d2c:	add	x0, x0, #0xd88
  406d30:	bl	406554 <printf@plt+0x4e34>
  406d34:	ldr	w0, [sp, #44]
  406d38:	add	w0, w0, #0x1
  406d3c:	str	w0, [sp, #44]
  406d40:	b	406cd0 <printf@plt+0x55b0>
  406d44:	nop
  406d48:	ldp	x29, x30, [sp], #48
  406d4c:	ret
  406d50:	stp	x29, x30, [sp, #-48]!
  406d54:	mov	x29, sp
  406d58:	str	x0, [sp, #24]
  406d5c:	ldr	x1, [sp, #24]
  406d60:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406d64:	add	x0, x0, #0xd88
  406d68:	bl	406980 <printf@plt+0x5260>
  406d6c:	str	x0, [sp, #40]
  406d70:	ldr	x0, [sp, #40]
  406d74:	cmp	x0, #0x0
  406d78:	b.eq	406d88 <printf@plt+0x5668>  // b.none
  406d7c:	ldr	x0, [sp, #40]
  406d80:	ldr	x0, [x0]
  406d84:	b	406d8c <printf@plt+0x566c>
  406d88:	mov	x0, #0x0                   	// #0
  406d8c:	ldp	x29, x30, [sp], #48
  406d90:	ret
  406d94:	stp	x29, x30, [sp, #-32]!
  406d98:	mov	x29, sp
  406d9c:	str	w0, [sp, #28]
  406da0:	str	w1, [sp, #24]
  406da4:	ldr	w0, [sp, #28]
  406da8:	cmp	w0, #0x1
  406dac:	b.ne	406df4 <printf@plt+0x56d4>  // b.any
  406db0:	ldr	w1, [sp, #24]
  406db4:	mov	w0, #0xffff                	// #65535
  406db8:	cmp	w1, w0
  406dbc:	b.ne	406df4 <printf@plt+0x56d4>  // b.any
  406dc0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406dc4:	add	x0, x0, #0xd88
  406dc8:	bl	40644c <printf@plt+0x4d2c>
  406dcc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  406dd0:	add	x2, x0, #0x1c8
  406dd4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406dd8:	add	x1, x0, #0xd88
  406ddc:	adrp	x0, 406000 <printf@plt+0x48e0>
  406de0:	add	x0, x0, #0x4dc
  406de4:	bl	4015c0 <__cxa_atexit@plt>
  406de8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406dec:	add	x0, x0, #0xd98
  406df0:	bl	406cc0 <printf@plt+0x55a0>
  406df4:	nop
  406df8:	ldp	x29, x30, [sp], #32
  406dfc:	ret
  406e00:	stp	x29, x30, [sp, #-16]!
  406e04:	mov	x29, sp
  406e08:	mov	w1, #0xffff                	// #65535
  406e0c:	mov	w0, #0x1                   	// #1
  406e10:	bl	406d94 <printf@plt+0x5674>
  406e14:	ldp	x29, x30, [sp], #16
  406e18:	ret
  406e1c:	stp	x29, x30, [sp, #-32]!
  406e20:	mov	x29, sp
  406e24:	str	w0, [sp, #28]
  406e28:	str	x1, [sp, #16]
  406e2c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  406e30:	add	x0, x0, #0x940
  406e34:	ldr	x0, [x0]
  406e38:	cmp	x0, #0x0
  406e3c:	b.eq	406e6c <printf@plt+0x574c>  // b.none
  406e40:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406e44:	add	x0, x0, #0xa68
  406e48:	ldr	x3, [x0]
  406e4c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  406e50:	add	x0, x0, #0x940
  406e54:	ldr	x0, [x0]
  406e58:	mov	x2, x0
  406e5c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  406e60:	add	x1, x0, #0x990
  406e64:	mov	x0, x3
  406e68:	bl	401430 <fprintf@plt>
  406e6c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406e70:	add	x0, x0, #0xa68
  406e74:	ldr	x4, [x0]
  406e78:	ldr	x3, [sp, #16]
  406e7c:	ldr	w2, [sp, #28]
  406e80:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  406e84:	add	x1, x0, #0x998
  406e88:	mov	x0, x4
  406e8c:	bl	401430 <fprintf@plt>
  406e90:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  406e94:	add	x0, x0, #0xa68
  406e98:	ldr	x0, [x0]
  406e9c:	bl	4015d0 <fflush@plt>
  406ea0:	bl	4016b0 <abort@plt>
  406ea4:	sub	sp, sp, #0x20
  406ea8:	str	x0, [sp, #8]
  406eac:	ldr	x0, [sp, #8]
  406eb0:	str	x0, [sp, #16]
  406eb4:	str	wzr, [sp, #28]
  406eb8:	ldr	w0, [sp, #28]
  406ebc:	cmp	w0, #0xff
  406ec0:	b.gt	406ee4 <printf@plt+0x57c4>
  406ec4:	ldrsw	x0, [sp, #28]
  406ec8:	ldr	x1, [sp, #16]
  406ecc:	add	x0, x1, x0
  406ed0:	strb	wzr, [x0]
  406ed4:	ldr	w0, [sp, #28]
  406ed8:	add	w0, w0, #0x1
  406edc:	str	w0, [sp, #28]
  406ee0:	b	406eb8 <printf@plt+0x5798>
  406ee4:	nop
  406ee8:	add	sp, sp, #0x20
  406eec:	ret
  406ef0:	stp	x29, x30, [sp, #-32]!
  406ef4:	mov	x29, sp
  406ef8:	str	x0, [sp, #24]
  406efc:	ldr	x0, [sp, #24]
  406f00:	bl	406ea4 <printf@plt+0x5784>
  406f04:	nop
  406f08:	ldp	x29, x30, [sp], #32
  406f0c:	ret
  406f10:	stp	x29, x30, [sp, #-32]!
  406f14:	mov	x29, sp
  406f18:	str	x0, [sp, #24]
  406f1c:	str	x1, [sp, #16]
  406f20:	ldr	x0, [sp, #24]
  406f24:	bl	406ea4 <printf@plt+0x5784>
  406f28:	ldr	x0, [sp, #16]
  406f2c:	ldrb	w0, [x0]
  406f30:	cmp	w0, #0x0
  406f34:	b.eq	406f5c <printf@plt+0x583c>  // b.none
  406f38:	ldr	x0, [sp, #16]
  406f3c:	add	x1, x0, #0x1
  406f40:	str	x1, [sp, #16]
  406f44:	ldrb	w0, [x0]
  406f48:	ldr	x1, [sp, #24]
  406f4c:	sxtw	x0, w0
  406f50:	mov	w2, #0x1                   	// #1
  406f54:	strb	w2, [x1, x0]
  406f58:	b	406f28 <printf@plt+0x5808>
  406f5c:	nop
  406f60:	ldp	x29, x30, [sp], #32
  406f64:	ret
  406f68:	stp	x29, x30, [sp, #-32]!
  406f6c:	mov	x29, sp
  406f70:	str	x0, [sp, #24]
  406f74:	str	x1, [sp, #16]
  406f78:	ldr	x0, [sp, #24]
  406f7c:	bl	406ea4 <printf@plt+0x5784>
  406f80:	ldr	x0, [sp, #16]
  406f84:	ldrb	w0, [x0]
  406f88:	cmp	w0, #0x0
  406f8c:	b.eq	406fb4 <printf@plt+0x5894>  // b.none
  406f90:	ldr	x0, [sp, #16]
  406f94:	add	x1, x0, #0x1
  406f98:	str	x1, [sp, #16]
  406f9c:	ldrb	w0, [x0]
  406fa0:	ldr	x1, [sp, #24]
  406fa4:	sxtw	x0, w0
  406fa8:	mov	w2, #0x1                   	// #1
  406fac:	strb	w2, [x1, x0]
  406fb0:	b	406f80 <printf@plt+0x5860>
  406fb4:	nop
  406fb8:	ldp	x29, x30, [sp], #32
  406fbc:	ret
  406fc0:	sub	sp, sp, #0x10
  406fc4:	str	x0, [sp, #8]
  406fc8:	str	w1, [sp, #4]
  406fcc:	nop
  406fd0:	add	sp, sp, #0x10
  406fd4:	ret
  406fd8:	sub	sp, sp, #0x20
  406fdc:	str	x0, [sp, #8]
  406fe0:	str	x1, [sp]
  406fe4:	str	wzr, [sp, #28]
  406fe8:	ldr	w0, [sp, #28]
  406fec:	cmp	w0, #0xff
  406ff0:	b.gt	407028 <printf@plt+0x5908>
  406ff4:	ldr	x1, [sp]
  406ff8:	ldrsw	x0, [sp, #28]
  406ffc:	ldrb	w0, [x1, x0]
  407000:	cmp	w0, #0x0
  407004:	b.eq	407018 <printf@plt+0x58f8>  // b.none
  407008:	ldr	x1, [sp, #8]
  40700c:	ldrsw	x0, [sp, #28]
  407010:	mov	w2, #0x1                   	// #1
  407014:	strb	w2, [x1, x0]
  407018:	ldr	w0, [sp, #28]
  40701c:	add	w0, w0, #0x1
  407020:	str	w0, [sp, #28]
  407024:	b	406fe8 <printf@plt+0x58c8>
  407028:	ldr	x0, [sp, #8]
  40702c:	add	sp, sp, #0x20
  407030:	ret
  407034:	stp	x29, x30, [sp, #-48]!
  407038:	mov	x29, sp
  40703c:	str	x0, [sp, #24]
  407040:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407044:	add	x0, x0, #0x8a0
  407048:	ldr	w0, [x0]
  40704c:	cmp	w0, #0x0
  407050:	b.ne	407350 <printf@plt+0x5c30>  // b.any
  407054:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407058:	add	x0, x0, #0x8a0
  40705c:	mov	w1, #0x1                   	// #1
  407060:	str	w1, [x0]
  407064:	str	wzr, [sp, #44]
  407068:	ldr	w0, [sp, #44]
  40706c:	cmp	w0, #0xff
  407070:	b.gt	407354 <printf@plt+0x5c34>
  407074:	ldr	w0, [sp, #44]
  407078:	and	w0, w0, #0xffffff80
  40707c:	cmp	w0, #0x0
  407080:	b.ne	40709c <printf@plt+0x597c>  // b.any
  407084:	ldr	w0, [sp, #44]
  407088:	bl	4015e0 <isalpha@plt>
  40708c:	cmp	w0, #0x0
  407090:	b.eq	40709c <printf@plt+0x597c>  // b.none
  407094:	mov	w0, #0x1                   	// #1
  407098:	b	4070a0 <printf@plt+0x5980>
  40709c:	mov	w0, #0x0                   	// #0
  4070a0:	mov	w2, w0
  4070a4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4070a8:	add	x1, x0, #0xda0
  4070ac:	ldrsw	x0, [sp, #44]
  4070b0:	strb	w2, [x1, x0]
  4070b4:	ldr	w0, [sp, #44]
  4070b8:	and	w0, w0, #0xffffff80
  4070bc:	cmp	w0, #0x0
  4070c0:	b.ne	4070dc <printf@plt+0x59bc>  // b.any
  4070c4:	ldr	w0, [sp, #44]
  4070c8:	bl	4015a0 <isupper@plt>
  4070cc:	cmp	w0, #0x0
  4070d0:	b.eq	4070dc <printf@plt+0x59bc>  // b.none
  4070d4:	mov	w0, #0x1                   	// #1
  4070d8:	b	4070e0 <printf@plt+0x59c0>
  4070dc:	mov	w0, #0x0                   	// #0
  4070e0:	mov	w2, w0
  4070e4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4070e8:	add	x1, x0, #0xea0
  4070ec:	ldrsw	x0, [sp, #44]
  4070f0:	strb	w2, [x1, x0]
  4070f4:	ldr	w0, [sp, #44]
  4070f8:	and	w0, w0, #0xffffff80
  4070fc:	cmp	w0, #0x0
  407100:	b.ne	40711c <printf@plt+0x59fc>  // b.any
  407104:	ldr	w0, [sp, #44]
  407108:	bl	401460 <islower@plt>
  40710c:	cmp	w0, #0x0
  407110:	b.eq	40711c <printf@plt+0x59fc>  // b.none
  407114:	mov	w0, #0x1                   	// #1
  407118:	b	407120 <printf@plt+0x5a00>
  40711c:	mov	w0, #0x0                   	// #0
  407120:	mov	w2, w0
  407124:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407128:	add	x1, x0, #0xfa0
  40712c:	ldrsw	x0, [sp, #44]
  407130:	strb	w2, [x1, x0]
  407134:	ldr	w0, [sp, #44]
  407138:	and	w0, w0, #0xffffff80
  40713c:	cmp	w0, #0x0
  407140:	b.ne	407168 <printf@plt+0x5a48>  // b.any
  407144:	ldr	w0, [sp, #44]
  407148:	sub	w0, w0, #0x30
  40714c:	cmp	w0, #0x9
  407150:	cset	w0, ls  // ls = plast
  407154:	and	w0, w0, #0xff
  407158:	cmp	w0, #0x0
  40715c:	b.eq	407168 <printf@plt+0x5a48>  // b.none
  407160:	mov	w0, #0x1                   	// #1
  407164:	b	40716c <printf@plt+0x5a4c>
  407168:	mov	w0, #0x0                   	// #0
  40716c:	mov	w2, w0
  407170:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407174:	add	x1, x0, #0xa0
  407178:	ldrsw	x0, [sp, #44]
  40717c:	strb	w2, [x1, x0]
  407180:	ldr	w0, [sp, #44]
  407184:	and	w0, w0, #0xffffff80
  407188:	cmp	w0, #0x0
  40718c:	b.ne	4071a8 <printf@plt+0x5a88>  // b.any
  407190:	ldr	w0, [sp, #44]
  407194:	bl	401530 <isxdigit@plt>
  407198:	cmp	w0, #0x0
  40719c:	b.eq	4071a8 <printf@plt+0x5a88>  // b.none
  4071a0:	mov	w0, #0x1                   	// #1
  4071a4:	b	4071ac <printf@plt+0x5a8c>
  4071a8:	mov	w0, #0x0                   	// #0
  4071ac:	mov	w2, w0
  4071b0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4071b4:	add	x1, x0, #0x1a0
  4071b8:	ldrsw	x0, [sp, #44]
  4071bc:	strb	w2, [x1, x0]
  4071c0:	ldr	w0, [sp, #44]
  4071c4:	and	w0, w0, #0xffffff80
  4071c8:	cmp	w0, #0x0
  4071cc:	b.ne	4071e8 <printf@plt+0x5ac8>  // b.any
  4071d0:	ldr	w0, [sp, #44]
  4071d4:	bl	401480 <isspace@plt>
  4071d8:	cmp	w0, #0x0
  4071dc:	b.eq	4071e8 <printf@plt+0x5ac8>  // b.none
  4071e0:	mov	w0, #0x1                   	// #1
  4071e4:	b	4071ec <printf@plt+0x5acc>
  4071e8:	mov	w0, #0x0                   	// #0
  4071ec:	mov	w2, w0
  4071f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4071f4:	add	x1, x0, #0x2a0
  4071f8:	ldrsw	x0, [sp, #44]
  4071fc:	strb	w2, [x1, x0]
  407200:	ldr	w0, [sp, #44]
  407204:	and	w0, w0, #0xffffff80
  407208:	cmp	w0, #0x0
  40720c:	b.ne	407228 <printf@plt+0x5b08>  // b.any
  407210:	ldr	w0, [sp, #44]
  407214:	bl	401690 <ispunct@plt>
  407218:	cmp	w0, #0x0
  40721c:	b.eq	407228 <printf@plt+0x5b08>  // b.none
  407220:	mov	w0, #0x1                   	// #1
  407224:	b	40722c <printf@plt+0x5b0c>
  407228:	mov	w0, #0x0                   	// #0
  40722c:	mov	w2, w0
  407230:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407234:	add	x1, x0, #0x3a0
  407238:	ldrsw	x0, [sp, #44]
  40723c:	strb	w2, [x1, x0]
  407240:	ldr	w0, [sp, #44]
  407244:	and	w0, w0, #0xffffff80
  407248:	cmp	w0, #0x0
  40724c:	b.ne	407268 <printf@plt+0x5b48>  // b.any
  407250:	ldr	w0, [sp, #44]
  407254:	bl	401410 <isalnum@plt>
  407258:	cmp	w0, #0x0
  40725c:	b.eq	407268 <printf@plt+0x5b48>  // b.none
  407260:	mov	w0, #0x1                   	// #1
  407264:	b	40726c <printf@plt+0x5b4c>
  407268:	mov	w0, #0x0                   	// #0
  40726c:	mov	w2, w0
  407270:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407274:	add	x1, x0, #0x4a0
  407278:	ldrsw	x0, [sp, #44]
  40727c:	strb	w2, [x1, x0]
  407280:	ldr	w0, [sp, #44]
  407284:	and	w0, w0, #0xffffff80
  407288:	cmp	w0, #0x0
  40728c:	b.ne	4072a8 <printf@plt+0x5b88>  // b.any
  407290:	ldr	w0, [sp, #44]
  407294:	bl	401590 <isprint@plt>
  407298:	cmp	w0, #0x0
  40729c:	b.eq	4072a8 <printf@plt+0x5b88>  // b.none
  4072a0:	mov	w0, #0x1                   	// #1
  4072a4:	b	4072ac <printf@plt+0x5b8c>
  4072a8:	mov	w0, #0x0                   	// #0
  4072ac:	mov	w2, w0
  4072b0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4072b4:	add	x1, x0, #0x5a0
  4072b8:	ldrsw	x0, [sp, #44]
  4072bc:	strb	w2, [x1, x0]
  4072c0:	ldr	w0, [sp, #44]
  4072c4:	and	w0, w0, #0xffffff80
  4072c8:	cmp	w0, #0x0
  4072cc:	b.ne	4072e8 <printf@plt+0x5bc8>  // b.any
  4072d0:	ldr	w0, [sp, #44]
  4072d4:	bl	401570 <isgraph@plt>
  4072d8:	cmp	w0, #0x0
  4072dc:	b.eq	4072e8 <printf@plt+0x5bc8>  // b.none
  4072e0:	mov	w0, #0x1                   	// #1
  4072e4:	b	4072ec <printf@plt+0x5bcc>
  4072e8:	mov	w0, #0x0                   	// #0
  4072ec:	mov	w2, w0
  4072f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4072f4:	add	x1, x0, #0x6a0
  4072f8:	ldrsw	x0, [sp, #44]
  4072fc:	strb	w2, [x1, x0]
  407300:	ldr	w0, [sp, #44]
  407304:	and	w0, w0, #0xffffff80
  407308:	cmp	w0, #0x0
  40730c:	b.ne	407328 <printf@plt+0x5c08>  // b.any
  407310:	ldr	w0, [sp, #44]
  407314:	bl	4016a0 <iscntrl@plt>
  407318:	cmp	w0, #0x0
  40731c:	b.eq	407328 <printf@plt+0x5c08>  // b.none
  407320:	mov	w0, #0x1                   	// #1
  407324:	b	40732c <printf@plt+0x5c0c>
  407328:	mov	w0, #0x0                   	// #0
  40732c:	mov	w2, w0
  407330:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407334:	add	x1, x0, #0x7a0
  407338:	ldrsw	x0, [sp, #44]
  40733c:	strb	w2, [x1, x0]
  407340:	ldr	w0, [sp, #44]
  407344:	add	w0, w0, #0x1
  407348:	str	w0, [sp, #44]
  40734c:	b	407068 <printf@plt+0x5948>
  407350:	nop
  407354:	ldp	x29, x30, [sp], #48
  407358:	ret
  40735c:	stp	x29, x30, [sp, #-32]!
  407360:	mov	x29, sp
  407364:	str	w0, [sp, #28]
  407368:	str	w1, [sp, #24]
  40736c:	ldr	w0, [sp, #28]
  407370:	cmp	w0, #0x1
  407374:	b.ne	407444 <printf@plt+0x5d24>  // b.any
  407378:	ldr	w1, [sp, #24]
  40737c:	mov	w0, #0xffff                	// #65535
  407380:	cmp	w1, w0
  407384:	b.ne	407444 <printf@plt+0x5d24>  // b.any
  407388:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40738c:	add	x0, x0, #0x8a8
  407390:	bl	407034 <printf@plt+0x5914>
  407394:	mov	w1, #0x0                   	// #0
  407398:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40739c:	add	x0, x0, #0xda0
  4073a0:	bl	406fc0 <printf@plt+0x58a0>
  4073a4:	mov	w1, #0x0                   	// #0
  4073a8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4073ac:	add	x0, x0, #0xea0
  4073b0:	bl	406fc0 <printf@plt+0x58a0>
  4073b4:	mov	w1, #0x0                   	// #0
  4073b8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4073bc:	add	x0, x0, #0xfa0
  4073c0:	bl	406fc0 <printf@plt+0x58a0>
  4073c4:	mov	w1, #0x0                   	// #0
  4073c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4073cc:	add	x0, x0, #0xa0
  4073d0:	bl	406fc0 <printf@plt+0x58a0>
  4073d4:	mov	w1, #0x0                   	// #0
  4073d8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4073dc:	add	x0, x0, #0x1a0
  4073e0:	bl	406fc0 <printf@plt+0x58a0>
  4073e4:	mov	w1, #0x0                   	// #0
  4073e8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4073ec:	add	x0, x0, #0x2a0
  4073f0:	bl	406fc0 <printf@plt+0x58a0>
  4073f4:	mov	w1, #0x0                   	// #0
  4073f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4073fc:	add	x0, x0, #0x3a0
  407400:	bl	406fc0 <printf@plt+0x58a0>
  407404:	mov	w1, #0x0                   	// #0
  407408:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40740c:	add	x0, x0, #0x4a0
  407410:	bl	406fc0 <printf@plt+0x58a0>
  407414:	mov	w1, #0x0                   	// #0
  407418:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40741c:	add	x0, x0, #0x5a0
  407420:	bl	406fc0 <printf@plt+0x58a0>
  407424:	mov	w1, #0x0                   	// #0
  407428:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40742c:	add	x0, x0, #0x6a0
  407430:	bl	406fc0 <printf@plt+0x58a0>
  407434:	mov	w1, #0x0                   	// #0
  407438:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40743c:	add	x0, x0, #0x7a0
  407440:	bl	406fc0 <printf@plt+0x58a0>
  407444:	nop
  407448:	ldp	x29, x30, [sp], #32
  40744c:	ret
  407450:	stp	x29, x30, [sp, #-16]!
  407454:	mov	x29, sp
  407458:	mov	w1, #0xffff                	// #65535
  40745c:	mov	w0, #0x1                   	// #1
  407460:	bl	40735c <printf@plt+0x5c3c>
  407464:	ldp	x29, x30, [sp], #16
  407468:	ret
  40746c:	sub	sp, sp, #0x10
  407470:	str	x0, [sp, #8]
  407474:	str	x1, [sp]
  407478:	ldr	x0, [sp, #8]
  40747c:	mov	w1, #0x1                   	// #1
  407480:	str	w1, [x0]
  407484:	ldr	x0, [sp]
  407488:	cmp	x0, #0x0
  40748c:	b.eq	407498 <printf@plt+0x5d78>  // b.none
  407490:	ldr	x0, [sp]
  407494:	b	4074a0 <printf@plt+0x5d80>
  407498:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  40749c:	add	x0, x0, #0x9d0
  4074a0:	ldr	x1, [sp, #8]
  4074a4:	str	x0, [x1, #8]
  4074a8:	nop
  4074ac:	add	sp, sp, #0x10
  4074b0:	ret
  4074b4:	sub	sp, sp, #0x10
  4074b8:	str	x0, [sp, #8]
  4074bc:	ldr	x0, [sp, #8]
  4074c0:	str	wzr, [x0]
  4074c4:	nop
  4074c8:	add	sp, sp, #0x10
  4074cc:	ret
  4074d0:	sub	sp, sp, #0x10
  4074d4:	str	x0, [sp, #8]
  4074d8:	str	w1, [sp, #4]
  4074dc:	ldr	x0, [sp, #8]
  4074e0:	mov	w1, #0x3                   	// #3
  4074e4:	str	w1, [x0]
  4074e8:	ldr	x0, [sp, #8]
  4074ec:	ldr	w1, [sp, #4]
  4074f0:	str	w1, [x0, #8]
  4074f4:	nop
  4074f8:	add	sp, sp, #0x10
  4074fc:	ret
  407500:	sub	sp, sp, #0x10
  407504:	str	x0, [sp, #8]
  407508:	str	w1, [sp, #4]
  40750c:	ldr	x0, [sp, #8]
  407510:	mov	w1, #0x4                   	// #4
  407514:	str	w1, [x0]
  407518:	ldr	x0, [sp, #8]
  40751c:	ldr	w1, [sp, #4]
  407520:	str	w1, [x0, #8]
  407524:	nop
  407528:	add	sp, sp, #0x10
  40752c:	ret
  407530:	sub	sp, sp, #0x10
  407534:	str	x0, [sp, #8]
  407538:	strb	w1, [sp, #7]
  40753c:	ldr	x0, [sp, #8]
  407540:	mov	w1, #0x2                   	// #2
  407544:	str	w1, [x0]
  407548:	ldr	x0, [sp, #8]
  40754c:	ldrb	w1, [sp, #7]
  407550:	strb	w1, [x0, #8]
  407554:	nop
  407558:	add	sp, sp, #0x10
  40755c:	ret
  407560:	sub	sp, sp, #0x10
  407564:	str	x0, [sp, #8]
  407568:	strb	w1, [sp, #7]
  40756c:	ldr	x0, [sp, #8]
  407570:	mov	w1, #0x2                   	// #2
  407574:	str	w1, [x0]
  407578:	ldr	x0, [sp, #8]
  40757c:	ldrb	w1, [sp, #7]
  407580:	strb	w1, [x0, #8]
  407584:	nop
  407588:	add	sp, sp, #0x10
  40758c:	ret
  407590:	sub	sp, sp, #0x10
  407594:	str	x0, [sp, #8]
  407598:	str	d0, [sp]
  40759c:	ldr	x0, [sp, #8]
  4075a0:	mov	w1, #0x5                   	// #5
  4075a4:	str	w1, [x0]
  4075a8:	ldr	x0, [sp, #8]
  4075ac:	ldr	d0, [sp]
  4075b0:	str	d0, [x0, #8]
  4075b4:	nop
  4075b8:	add	sp, sp, #0x10
  4075bc:	ret
  4075c0:	sub	sp, sp, #0x10
  4075c4:	str	x0, [sp, #8]
  4075c8:	ldr	x0, [sp, #8]
  4075cc:	ldr	w0, [x0]
  4075d0:	cmp	w0, #0x0
  4075d4:	cset	w0, eq  // eq = none
  4075d8:	and	w0, w0, #0xff
  4075dc:	add	sp, sp, #0x10
  4075e0:	ret
  4075e4:	stp	x29, x30, [sp, #-32]!
  4075e8:	mov	x29, sp
  4075ec:	str	x0, [sp, #24]
  4075f0:	ldr	x0, [sp, #24]
  4075f4:	ldr	w0, [x0]
  4075f8:	cmp	w0, #0x5
  4075fc:	b.eq	4076f0 <printf@plt+0x5fd0>  // b.none
  407600:	cmp	w0, #0x5
  407604:	b.gt	40771c <printf@plt+0x5ffc>
  407608:	cmp	w0, #0x4
  40760c:	b.eq	407678 <printf@plt+0x5f58>  // b.none
  407610:	cmp	w0, #0x4
  407614:	b.gt	40771c <printf@plt+0x5ffc>
  407618:	cmp	w0, #0x3
  40761c:	b.eq	40764c <printf@plt+0x5f2c>  // b.none
  407620:	cmp	w0, #0x3
  407624:	b.gt	40771c <printf@plt+0x5ffc>
  407628:	cmp	w0, #0x2
  40762c:	b.eq	4076a4 <printf@plt+0x5f84>  // b.none
  407630:	cmp	w0, #0x2
  407634:	b.gt	40771c <printf@plt+0x5ffc>
  407638:	cmp	w0, #0x0
  40763c:	b.eq	407718 <printf@plt+0x5ff8>  // b.none
  407640:	cmp	w0, #0x1
  407644:	b.eq	4076cc <printf@plt+0x5fac>  // b.none
  407648:	b	40771c <printf@plt+0x5ffc>
  40764c:	ldr	x0, [sp, #24]
  407650:	ldr	w0, [x0, #8]
  407654:	bl	409624 <printf@plt+0x7f04>
  407658:	mov	x2, x0
  40765c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407660:	add	x0, x0, #0xa68
  407664:	ldr	x0, [x0]
  407668:	mov	x1, x0
  40766c:	mov	x0, x2
  407670:	bl	4013d0 <fputs@plt>
  407674:	b	40771c <printf@plt+0x5ffc>
  407678:	ldr	x0, [sp, #24]
  40767c:	ldr	w0, [x0, #8]
  407680:	bl	40977c <printf@plt+0x805c>
  407684:	mov	x2, x0
  407688:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40768c:	add	x0, x0, #0xa68
  407690:	ldr	x0, [x0]
  407694:	mov	x1, x0
  407698:	mov	x0, x2
  40769c:	bl	4013d0 <fputs@plt>
  4076a0:	b	40771c <printf@plt+0x5ffc>
  4076a4:	ldr	x0, [sp, #24]
  4076a8:	ldrb	w0, [x0, #8]
  4076ac:	mov	w2, w0
  4076b0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4076b4:	add	x0, x0, #0xa68
  4076b8:	ldr	x0, [x0]
  4076bc:	mov	x1, x0
  4076c0:	mov	w0, w2
  4076c4:	bl	401440 <putc@plt>
  4076c8:	b	40771c <printf@plt+0x5ffc>
  4076cc:	ldr	x0, [sp, #24]
  4076d0:	ldr	x2, [x0, #8]
  4076d4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4076d8:	add	x0, x0, #0xa68
  4076dc:	ldr	x0, [x0]
  4076e0:	mov	x1, x0
  4076e4:	mov	x0, x2
  4076e8:	bl	4013d0 <fputs@plt>
  4076ec:	b	40771c <printf@plt+0x5ffc>
  4076f0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4076f4:	add	x0, x0, #0xa68
  4076f8:	ldr	x2, [x0]
  4076fc:	ldr	x0, [sp, #24]
  407700:	ldr	d0, [x0, #8]
  407704:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407708:	add	x1, x0, #0x9d8
  40770c:	mov	x0, x2
  407710:	bl	401430 <fprintf@plt>
  407714:	b	40771c <printf@plt+0x5ffc>
  407718:	nop
  40771c:	nop
  407720:	ldp	x29, x30, [sp], #32
  407724:	ret
  407728:	stp	x29, x30, [sp, #-64]!
  40772c:	mov	x29, sp
  407730:	str	x0, [sp, #40]
  407734:	str	x1, [sp, #32]
  407738:	str	x2, [sp, #24]
  40773c:	str	x3, [sp, #16]
  407740:	ldr	x0, [sp, #40]
  407744:	cmp	x0, #0x0
  407748:	cset	w0, ne  // ne = any
  40774c:	and	w0, w0, #0xff
  407750:	mov	w3, w0
  407754:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407758:	add	x2, x0, #0x9e0
  40775c:	mov	w1, #0x62                  	// #98
  407760:	mov	w0, w3
  407764:	bl	406310 <printf@plt+0x4bf0>
  407768:	ldr	x0, [sp, #40]
  40776c:	add	x1, x0, #0x1
  407770:	str	x1, [sp, #40]
  407774:	ldrb	w0, [x0]
  407778:	strb	w0, [sp, #63]
  40777c:	ldrb	w0, [sp, #63]
  407780:	cmp	w0, #0x0
  407784:	cset	w0, ne  // ne = any
  407788:	and	w0, w0, #0xff
  40778c:	cmp	w0, #0x0
  407790:	b.eq	4078e8 <printf@plt+0x61c8>  // b.none
  407794:	ldrb	w0, [sp, #63]
  407798:	cmp	w0, #0x25
  40779c:	b.ne	4078c8 <printf@plt+0x61a8>  // b.any
  4077a0:	ldr	x0, [sp, #40]
  4077a4:	add	x1, x0, #0x1
  4077a8:	str	x1, [sp, #40]
  4077ac:	ldrb	w0, [x0]
  4077b0:	strb	w0, [sp, #63]
  4077b4:	ldrb	w0, [sp, #63]
  4077b8:	cmp	w0, #0x33
  4077bc:	b.eq	407878 <printf@plt+0x6158>  // b.none
  4077c0:	cmp	w0, #0x33
  4077c4:	b.gt	4078b0 <printf@plt+0x6190>
  4077c8:	cmp	w0, #0x32
  4077cc:	b.eq	407840 <printf@plt+0x6120>  // b.none
  4077d0:	cmp	w0, #0x32
  4077d4:	b.gt	4078b0 <printf@plt+0x6190>
  4077d8:	cmp	w0, #0x25
  4077dc:	b.eq	4077ec <printf@plt+0x60cc>  // b.none
  4077e0:	cmp	w0, #0x31
  4077e4:	b.eq	407808 <printf@plt+0x60e8>  // b.none
  4077e8:	b	4078b0 <printf@plt+0x6190>
  4077ec:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4077f0:	add	x0, x0, #0xa68
  4077f4:	ldr	x0, [x0]
  4077f8:	mov	x1, x0
  4077fc:	mov	w0, #0x25                  	// #37
  407800:	bl	4015b0 <fputc@plt>
  407804:	b	4078e4 <printf@plt+0x61c4>
  407808:	ldr	x0, [sp, #32]
  40780c:	bl	4075c0 <printf@plt+0x5ea0>
  407810:	cmp	w0, #0x0
  407814:	cset	w0, eq  // eq = none
  407818:	and	w0, w0, #0xff
  40781c:	mov	w3, w0
  407820:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407824:	add	x2, x0, #0x9e0
  407828:	mov	w1, #0x6c                  	// #108
  40782c:	mov	w0, w3
  407830:	bl	406310 <printf@plt+0x4bf0>
  407834:	ldr	x0, [sp, #32]
  407838:	bl	4075e4 <printf@plt+0x5ec4>
  40783c:	b	4078e4 <printf@plt+0x61c4>
  407840:	ldr	x0, [sp, #24]
  407844:	bl	4075c0 <printf@plt+0x5ea0>
  407848:	cmp	w0, #0x0
  40784c:	cset	w0, eq  // eq = none
  407850:	and	w0, w0, #0xff
  407854:	mov	w3, w0
  407858:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  40785c:	add	x2, x0, #0x9e0
  407860:	mov	w1, #0x70                  	// #112
  407864:	mov	w0, w3
  407868:	bl	406310 <printf@plt+0x4bf0>
  40786c:	ldr	x0, [sp, #24]
  407870:	bl	4075e4 <printf@plt+0x5ec4>
  407874:	b	4078e4 <printf@plt+0x61c4>
  407878:	ldr	x0, [sp, #16]
  40787c:	bl	4075c0 <printf@plt+0x5ea0>
  407880:	cmp	w0, #0x0
  407884:	cset	w0, eq  // eq = none
  407888:	and	w0, w0, #0xff
  40788c:	mov	w3, w0
  407890:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407894:	add	x2, x0, #0x9e0
  407898:	mov	w1, #0x74                  	// #116
  40789c:	mov	w0, w3
  4078a0:	bl	406310 <printf@plt+0x4bf0>
  4078a4:	ldr	x0, [sp, #16]
  4078a8:	bl	4075e4 <printf@plt+0x5ec4>
  4078ac:	b	4078e4 <printf@plt+0x61c4>
  4078b0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4078b4:	add	x2, x0, #0x9e0
  4078b8:	mov	w1, #0x78                  	// #120
  4078bc:	mov	w0, #0x0                   	// #0
  4078c0:	bl	406310 <printf@plt+0x4bf0>
  4078c4:	b	407768 <printf@plt+0x6048>
  4078c8:	ldrb	w2, [sp, #63]
  4078cc:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4078d0:	add	x0, x0, #0xa68
  4078d4:	ldr	x0, [x0]
  4078d8:	mov	x1, x0
  4078dc:	mov	w0, w2
  4078e0:	bl	401440 <putc@plt>
  4078e4:	b	407768 <printf@plt+0x6048>
  4078e8:	nop
  4078ec:	ldp	x29, x30, [sp], #64
  4078f0:	ret
  4078f4:	stp	x29, x30, [sp, #-32]!
  4078f8:	mov	x29, sp
  4078fc:	str	w0, [sp, #28]
  407900:	str	w1, [sp, #24]
  407904:	ldr	w0, [sp, #28]
  407908:	cmp	w0, #0x1
  40790c:	b.ne	40792c <printf@plt+0x620c>  // b.any
  407910:	ldr	w1, [sp, #24]
  407914:	mov	w0, #0xffff                	// #65535
  407918:	cmp	w1, w0
  40791c:	b.ne	40792c <printf@plt+0x620c>  // b.any
  407920:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407924:	add	x0, x0, #0x8b0
  407928:	bl	4074b4 <printf@plt+0x5d94>
  40792c:	nop
  407930:	ldp	x29, x30, [sp], #32
  407934:	ret
  407938:	stp	x29, x30, [sp, #-16]!
  40793c:	mov	x29, sp
  407940:	mov	w1, #0xffff                	// #65535
  407944:	mov	w0, #0x1                   	// #1
  407948:	bl	4078f4 <printf@plt+0x61d4>
  40794c:	ldp	x29, x30, [sp], #16
  407950:	ret
  407954:	stp	x29, x30, [sp, #-96]!
  407958:	mov	x29, sp
  40795c:	str	x0, [sp, #72]
  407960:	str	x1, [sp, #64]
  407964:	str	w2, [sp, #60]
  407968:	str	w3, [sp, #56]
  40796c:	str	x4, [sp, #48]
  407970:	str	x5, [sp, #40]
  407974:	str	x6, [sp, #32]
  407978:	str	x7, [sp, #24]
  40797c:	str	wzr, [sp, #92]
  407980:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407984:	add	x0, x0, #0x940
  407988:	ldr	x0, [x0]
  40798c:	cmp	x0, #0x0
  407990:	b.eq	4079c8 <printf@plt+0x62a8>  // b.none
  407994:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407998:	add	x0, x0, #0xa68
  40799c:	ldr	x3, [x0]
  4079a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4079a4:	add	x0, x0, #0x940
  4079a8:	ldr	x0, [x0]
  4079ac:	mov	x2, x0
  4079b0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4079b4:	add	x1, x0, #0xa00
  4079b8:	mov	x0, x3
  4079bc:	bl	401430 <fprintf@plt>
  4079c0:	mov	w0, #0x1                   	// #1
  4079c4:	str	w0, [sp, #92]
  4079c8:	ldr	w0, [sp, #60]
  4079cc:	cmp	w0, #0x0
  4079d0:	b.lt	407a68 <printf@plt+0x6348>  // b.tstop
  4079d4:	ldr	x0, [sp, #72]
  4079d8:	cmp	x0, #0x0
  4079dc:	b.eq	407a68 <printf@plt+0x6348>  // b.none
  4079e0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4079e4:	add	x1, x0, #0xa08
  4079e8:	ldr	x0, [sp, #72]
  4079ec:	bl	401650 <strcmp@plt>
  4079f0:	cmp	w0, #0x0
  4079f4:	b.ne	407a04 <printf@plt+0x62e4>  // b.any
  4079f8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4079fc:	add	x0, x0, #0xa10
  407a00:	str	x0, [sp, #72]
  407a04:	ldr	x0, [sp, #64]
  407a08:	cmp	x0, #0x0
  407a0c:	b.eq	407a3c <printf@plt+0x631c>  // b.none
  407a10:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407a14:	add	x0, x0, #0xa68
  407a18:	ldr	x5, [x0]
  407a1c:	ldr	w4, [sp, #60]
  407a20:	ldr	x3, [sp, #64]
  407a24:	ldr	x2, [sp, #72]
  407a28:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407a2c:	add	x1, x0, #0xa28
  407a30:	mov	x0, x5
  407a34:	bl	401430 <fprintf@plt>
  407a38:	b	407a60 <printf@plt+0x6340>
  407a3c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407a40:	add	x0, x0, #0xa68
  407a44:	ldr	x4, [x0]
  407a48:	ldr	w3, [sp, #60]
  407a4c:	ldr	x2, [sp, #72]
  407a50:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407a54:	add	x1, x0, #0xa38
  407a58:	mov	x0, x4
  407a5c:	bl	401430 <fprintf@plt>
  407a60:	mov	w0, #0x1                   	// #1
  407a64:	str	w0, [sp, #92]
  407a68:	ldr	w0, [sp, #92]
  407a6c:	cmp	w0, #0x0
  407a70:	b.eq	407a90 <printf@plt+0x6370>  // b.none
  407a74:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407a78:	add	x0, x0, #0xa68
  407a7c:	ldr	x0, [x0]
  407a80:	mov	x1, x0
  407a84:	mov	w0, #0x20                  	// #32
  407a88:	bl	4015b0 <fputc@plt>
  407a8c:	str	wzr, [sp, #92]
  407a90:	ldr	w0, [sp, #56]
  407a94:	cmp	w0, #0x2
  407a98:	b.eq	407ab4 <printf@plt+0x6394>  // b.none
  407a9c:	cmp	w0, #0x2
  407aa0:	b.gt	407b14 <printf@plt+0x63f4>
  407aa4:	cmp	w0, #0x0
  407aa8:	b.eq	407ae4 <printf@plt+0x63c4>  // b.none
  407aac:	cmp	w0, #0x1
  407ab0:	b	407b14 <printf@plt+0x63f4>
  407ab4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407ab8:	add	x0, x0, #0xa68
  407abc:	ldr	x0, [x0]
  407ac0:	mov	x3, x0
  407ac4:	mov	x2, #0xc                   	// #12
  407ac8:	mov	x1, #0x1                   	// #1
  407acc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407ad0:	add	x0, x0, #0xa40
  407ad4:	bl	4016f0 <fwrite@plt>
  407ad8:	mov	w0, #0x1                   	// #1
  407adc:	str	w0, [sp, #92]
  407ae0:	b	407b14 <printf@plt+0x63f4>
  407ae4:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407ae8:	add	x0, x0, #0xa68
  407aec:	ldr	x0, [x0]
  407af0:	mov	x3, x0
  407af4:	mov	x2, #0x8                   	// #8
  407af8:	mov	x1, #0x1                   	// #1
  407afc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  407b00:	add	x0, x0, #0xa50
  407b04:	bl	4016f0 <fwrite@plt>
  407b08:	mov	w0, #0x1                   	// #1
  407b0c:	str	w0, [sp, #92]
  407b10:	nop
  407b14:	ldr	w0, [sp, #92]
  407b18:	cmp	w0, #0x0
  407b1c:	b.eq	407b38 <printf@plt+0x6418>  // b.none
  407b20:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407b24:	add	x0, x0, #0xa68
  407b28:	ldr	x0, [x0]
  407b2c:	mov	x1, x0
  407b30:	mov	w0, #0x20                  	// #32
  407b34:	bl	4015b0 <fputc@plt>
  407b38:	ldr	x3, [sp, #24]
  407b3c:	ldr	x2, [sp, #32]
  407b40:	ldr	x1, [sp, #40]
  407b44:	ldr	x0, [sp, #48]
  407b48:	bl	407728 <printf@plt+0x6008>
  407b4c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407b50:	add	x0, x0, #0xa68
  407b54:	ldr	x0, [x0]
  407b58:	mov	x1, x0
  407b5c:	mov	w0, #0xa                   	// #10
  407b60:	bl	4015b0 <fputc@plt>
  407b64:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  407b68:	add	x0, x0, #0xa68
  407b6c:	ldr	x0, [x0]
  407b70:	bl	4015d0 <fflush@plt>
  407b74:	ldr	w0, [sp, #56]
  407b78:	cmp	w0, #0x2
  407b7c:	b.ne	407b84 <printf@plt+0x6464>  // b.any
  407b80:	bl	407da0 <printf@plt+0x6680>
  407b84:	nop
  407b88:	ldp	x29, x30, [sp], #96
  407b8c:	ret
  407b90:	stp	x29, x30, [sp, #-64]!
  407b94:	mov	x29, sp
  407b98:	str	w0, [sp, #60]
  407b9c:	str	x1, [sp, #48]
  407ba0:	str	x2, [sp, #40]
  407ba4:	str	x3, [sp, #32]
  407ba8:	str	x4, [sp, #24]
  407bac:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407bb0:	add	x0, x0, #0x8c0
  407bb4:	ldr	x8, [x0]
  407bb8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407bbc:	add	x0, x0, #0x8c8
  407bc0:	ldr	x1, [x0]
  407bc4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  407bc8:	add	x0, x0, #0x938
  407bcc:	ldr	w0, [x0]
  407bd0:	ldr	x7, [sp, #24]
  407bd4:	ldr	x6, [sp, #32]
  407bd8:	ldr	x5, [sp, #40]
  407bdc:	ldr	x4, [sp, #48]
  407be0:	ldr	w3, [sp, #60]
  407be4:	mov	w2, w0
  407be8:	mov	x0, x8
  407bec:	bl	407954 <printf@plt+0x6234>
  407bf0:	nop
  407bf4:	ldp	x29, x30, [sp], #64
  407bf8:	ret
  407bfc:	stp	x29, x30, [sp, #-48]!
  407c00:	mov	x29, sp
  407c04:	str	x0, [sp, #40]
  407c08:	str	x1, [sp, #32]
  407c0c:	str	x2, [sp, #24]
  407c10:	str	x3, [sp, #16]
  407c14:	ldr	x4, [sp, #16]
  407c18:	ldr	x3, [sp, #24]
  407c1c:	ldr	x2, [sp, #32]
  407c20:	ldr	x1, [sp, #40]
  407c24:	mov	w0, #0x1                   	// #1
  407c28:	bl	407b90 <printf@plt+0x6470>
  407c2c:	nop
  407c30:	ldp	x29, x30, [sp], #48
  407c34:	ret
  407c38:	stp	x29, x30, [sp, #-48]!
  407c3c:	mov	x29, sp
  407c40:	str	x0, [sp, #40]
  407c44:	str	x1, [sp, #32]
  407c48:	str	x2, [sp, #24]
  407c4c:	str	x3, [sp, #16]
  407c50:	ldr	x4, [sp, #16]
  407c54:	ldr	x3, [sp, #24]
  407c58:	ldr	x2, [sp, #32]
  407c5c:	ldr	x1, [sp, #40]
  407c60:	mov	w0, #0x0                   	// #0
  407c64:	bl	407b90 <printf@plt+0x6470>
  407c68:	nop
  407c6c:	ldp	x29, x30, [sp], #48
  407c70:	ret
  407c74:	stp	x29, x30, [sp, #-48]!
  407c78:	mov	x29, sp
  407c7c:	str	x0, [sp, #40]
  407c80:	str	x1, [sp, #32]
  407c84:	str	x2, [sp, #24]
  407c88:	str	x3, [sp, #16]
  407c8c:	ldr	x4, [sp, #16]
  407c90:	ldr	x3, [sp, #24]
  407c94:	ldr	x2, [sp, #32]
  407c98:	ldr	x1, [sp, #40]
  407c9c:	mov	w0, #0x2                   	// #2
  407ca0:	bl	407b90 <printf@plt+0x6470>
  407ca4:	nop
  407ca8:	ldp	x29, x30, [sp], #48
  407cac:	ret
  407cb0:	stp	x29, x30, [sp, #-64]!
  407cb4:	mov	x29, sp
  407cb8:	str	x0, [sp, #56]
  407cbc:	str	w1, [sp, #52]
  407cc0:	str	x2, [sp, #40]
  407cc4:	str	x3, [sp, #32]
  407cc8:	str	x4, [sp, #24]
  407ccc:	str	x5, [sp, #16]
  407cd0:	ldr	x7, [sp, #16]
  407cd4:	ldr	x6, [sp, #24]
  407cd8:	ldr	x5, [sp, #32]
  407cdc:	ldr	x4, [sp, #40]
  407ce0:	mov	w3, #0x1                   	// #1
  407ce4:	ldr	w2, [sp, #52]
  407ce8:	mov	x1, #0x0                   	// #0
  407cec:	ldr	x0, [sp, #56]
  407cf0:	bl	407954 <printf@plt+0x6234>
  407cf4:	nop
  407cf8:	ldp	x29, x30, [sp], #64
  407cfc:	ret
  407d00:	stp	x29, x30, [sp, #-64]!
  407d04:	mov	x29, sp
  407d08:	str	x0, [sp, #56]
  407d0c:	str	w1, [sp, #52]
  407d10:	str	x2, [sp, #40]
  407d14:	str	x3, [sp, #32]
  407d18:	str	x4, [sp, #24]
  407d1c:	str	x5, [sp, #16]
  407d20:	ldr	x7, [sp, #16]
  407d24:	ldr	x6, [sp, #24]
  407d28:	ldr	x5, [sp, #32]
  407d2c:	ldr	x4, [sp, #40]
  407d30:	mov	w3, #0x0                   	// #0
  407d34:	ldr	w2, [sp, #52]
  407d38:	mov	x1, #0x0                   	// #0
  407d3c:	ldr	x0, [sp, #56]
  407d40:	bl	407954 <printf@plt+0x6234>
  407d44:	nop
  407d48:	ldp	x29, x30, [sp], #64
  407d4c:	ret
  407d50:	stp	x29, x30, [sp, #-64]!
  407d54:	mov	x29, sp
  407d58:	str	x0, [sp, #56]
  407d5c:	str	w1, [sp, #52]
  407d60:	str	x2, [sp, #40]
  407d64:	str	x3, [sp, #32]
  407d68:	str	x4, [sp, #24]
  407d6c:	str	x5, [sp, #16]
  407d70:	ldr	x7, [sp, #16]
  407d74:	ldr	x6, [sp, #24]
  407d78:	ldr	x5, [sp, #32]
  407d7c:	ldr	x4, [sp, #40]
  407d80:	mov	w3, #0x2                   	// #2
  407d84:	ldr	w2, [sp, #52]
  407d88:	mov	x1, #0x0                   	// #0
  407d8c:	ldr	x0, [sp, #56]
  407d90:	bl	407954 <printf@plt+0x6234>
  407d94:	nop
  407d98:	ldp	x29, x30, [sp], #64
  407d9c:	ret
  407da0:	stp	x29, x30, [sp, #-16]!
  407da4:	mov	x29, sp
  407da8:	mov	w0, #0x3                   	// #3
  407dac:	bl	4016e0 <exit@plt>
  407db0:	str	x19, [sp, #-64]!
  407db4:	str	x0, [sp, #24]
  407db8:	str	x1, [sp, #16]
  407dbc:	ldr	x0, [sp, #16]
  407dc0:	ldr	w0, [x0, #48]
  407dc4:	str	w0, [sp, #60]
  407dc8:	ldr	x0, [sp, #16]
  407dcc:	ldr	w0, [x0, #52]
  407dd0:	str	w0, [sp, #52]
  407dd4:	ldr	x0, [sp, #16]
  407dd8:	ldr	w0, [x0]
  407ddc:	str	w0, [sp, #56]
  407de0:	b	407f88 <printf@plt+0x6868>
  407de4:	ldr	w1, [sp, #56]
  407de8:	ldr	w0, [sp, #52]
  407dec:	sub	w1, w1, w0
  407df0:	ldr	w2, [sp, #52]
  407df4:	ldr	w0, [sp, #60]
  407df8:	sub	w0, w2, w0
  407dfc:	cmp	w1, w0
  407e00:	b.le	407ed8 <printf@plt+0x67b8>
  407e04:	ldr	w1, [sp, #52]
  407e08:	ldr	w0, [sp, #60]
  407e0c:	sub	w0, w1, w0
  407e10:	str	w0, [sp, #36]
  407e14:	mov	w19, #0x0                   	// #0
  407e18:	b	407eb8 <printf@plt+0x6798>
  407e1c:	ldr	w0, [sp, #60]
  407e20:	add	w0, w19, w0
  407e24:	sxtw	x0, w0
  407e28:	lsl	x0, x0, #3
  407e2c:	ldr	x1, [sp, #24]
  407e30:	add	x0, x1, x0
  407e34:	ldr	x0, [x0]
  407e38:	str	x0, [sp, #40]
  407e3c:	ldr	w1, [sp, #52]
  407e40:	ldr	w0, [sp, #60]
  407e44:	sub	w0, w1, w0
  407e48:	ldr	w1, [sp, #56]
  407e4c:	sub	w0, w1, w0
  407e50:	add	w0, w19, w0
  407e54:	sxtw	x0, w0
  407e58:	lsl	x0, x0, #3
  407e5c:	ldr	x1, [sp, #24]
  407e60:	add	x1, x1, x0
  407e64:	ldr	w0, [sp, #60]
  407e68:	add	w0, w19, w0
  407e6c:	sxtw	x0, w0
  407e70:	lsl	x0, x0, #3
  407e74:	ldr	x2, [sp, #24]
  407e78:	add	x0, x2, x0
  407e7c:	ldr	x1, [x1]
  407e80:	str	x1, [x0]
  407e84:	ldr	w1, [sp, #52]
  407e88:	ldr	w0, [sp, #60]
  407e8c:	sub	w0, w1, w0
  407e90:	ldr	w1, [sp, #56]
  407e94:	sub	w0, w1, w0
  407e98:	add	w0, w19, w0
  407e9c:	sxtw	x0, w0
  407ea0:	lsl	x0, x0, #3
  407ea4:	ldr	x1, [sp, #24]
  407ea8:	add	x0, x1, x0
  407eac:	ldr	x1, [sp, #40]
  407eb0:	str	x1, [x0]
  407eb4:	add	w19, w19, #0x1
  407eb8:	ldr	w0, [sp, #36]
  407ebc:	cmp	w19, w0
  407ec0:	b.lt	407e1c <printf@plt+0x66fc>  // b.tstop
  407ec4:	ldr	w1, [sp, #56]
  407ec8:	ldr	w0, [sp, #36]
  407ecc:	sub	w0, w1, w0
  407ed0:	str	w0, [sp, #56]
  407ed4:	b	407f88 <printf@plt+0x6868>
  407ed8:	ldr	w1, [sp, #56]
  407edc:	ldr	w0, [sp, #52]
  407ee0:	sub	w0, w1, w0
  407ee4:	str	w0, [sp, #48]
  407ee8:	mov	w19, #0x0                   	// #0
  407eec:	b	407f6c <printf@plt+0x684c>
  407ef0:	ldr	w0, [sp, #60]
  407ef4:	add	w0, w19, w0
  407ef8:	sxtw	x0, w0
  407efc:	lsl	x0, x0, #3
  407f00:	ldr	x1, [sp, #24]
  407f04:	add	x0, x1, x0
  407f08:	ldr	x0, [x0]
  407f0c:	str	x0, [sp, #40]
  407f10:	ldr	w0, [sp, #52]
  407f14:	add	w0, w19, w0
  407f18:	sxtw	x0, w0
  407f1c:	lsl	x0, x0, #3
  407f20:	ldr	x1, [sp, #24]
  407f24:	add	x1, x1, x0
  407f28:	ldr	w0, [sp, #60]
  407f2c:	add	w0, w19, w0
  407f30:	sxtw	x0, w0
  407f34:	lsl	x0, x0, #3
  407f38:	ldr	x2, [sp, #24]
  407f3c:	add	x0, x2, x0
  407f40:	ldr	x1, [x1]
  407f44:	str	x1, [x0]
  407f48:	ldr	w0, [sp, #52]
  407f4c:	add	w0, w19, w0
  407f50:	sxtw	x0, w0
  407f54:	lsl	x0, x0, #3
  407f58:	ldr	x1, [sp, #24]
  407f5c:	add	x0, x1, x0
  407f60:	ldr	x1, [sp, #40]
  407f64:	str	x1, [x0]
  407f68:	add	w19, w19, #0x1
  407f6c:	ldr	w0, [sp, #48]
  407f70:	cmp	w19, w0
  407f74:	b.lt	407ef0 <printf@plt+0x67d0>  // b.tstop
  407f78:	ldr	w1, [sp, #60]
  407f7c:	ldr	w0, [sp, #48]
  407f80:	add	w0, w1, w0
  407f84:	str	w0, [sp, #60]
  407f88:	ldr	w1, [sp, #56]
  407f8c:	ldr	w0, [sp, #52]
  407f90:	cmp	w1, w0
  407f94:	b.le	407fa8 <printf@plt+0x6888>
  407f98:	ldr	w1, [sp, #52]
  407f9c:	ldr	w0, [sp, #60]
  407fa0:	cmp	w1, w0
  407fa4:	b.gt	407de4 <printf@plt+0x66c4>
  407fa8:	ldr	x0, [sp, #16]
  407fac:	ldr	w1, [x0, #48]
  407fb0:	ldr	x0, [sp, #16]
  407fb4:	ldr	w2, [x0]
  407fb8:	ldr	x0, [sp, #16]
  407fbc:	ldr	w0, [x0, #52]
  407fc0:	sub	w0, w2, w0
  407fc4:	add	w1, w1, w0
  407fc8:	ldr	x0, [sp, #16]
  407fcc:	str	w1, [x0, #48]
  407fd0:	ldr	x0, [sp, #16]
  407fd4:	ldr	w1, [x0]
  407fd8:	ldr	x0, [sp, #16]
  407fdc:	str	w1, [x0, #52]
  407fe0:	nop
  407fe4:	ldr	x19, [sp], #64
  407fe8:	ret
  407fec:	stp	x29, x30, [sp, #-48]!
  407ff0:	mov	x29, sp
  407ff4:	str	w0, [sp, #44]
  407ff8:	str	x1, [sp, #32]
  407ffc:	str	x2, [sp, #24]
  408000:	str	w3, [sp, #40]
  408004:	str	x4, [sp, #16]
  408008:	ldr	x0, [sp, #16]
  40800c:	ldr	w1, [x0]
  408010:	ldr	x0, [sp, #16]
  408014:	str	w1, [x0, #52]
  408018:	ldr	x0, [sp, #16]
  40801c:	ldr	w1, [x0, #52]
  408020:	ldr	x0, [sp, #16]
  408024:	str	w1, [x0, #48]
  408028:	ldr	x0, [sp, #16]
  40802c:	str	xzr, [x0, #32]
  408030:	ldr	w0, [sp, #40]
  408034:	cmp	w0, #0x0
  408038:	b.ne	408050 <printf@plt+0x6930>  // b.any
  40803c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408040:	add	x0, x0, #0xa60
  408044:	bl	4016c0 <getenv@plt>
  408048:	cmp	x0, #0x0
  40804c:	b.eq	408058 <printf@plt+0x6938>  // b.none
  408050:	mov	w0, #0x1                   	// #1
  408054:	b	40805c <printf@plt+0x693c>
  408058:	mov	w0, #0x0                   	// #0
  40805c:	ldr	x1, [sp, #16]
  408060:	str	w0, [x1, #44]
  408064:	ldr	x0, [sp, #24]
  408068:	ldrb	w0, [x0]
  40806c:	cmp	w0, #0x2d
  408070:	b.ne	408090 <printf@plt+0x6970>  // b.any
  408074:	ldr	x0, [sp, #16]
  408078:	mov	w1, #0x2                   	// #2
  40807c:	str	w1, [x0, #40]
  408080:	ldr	x0, [sp, #24]
  408084:	add	x0, x0, #0x1
  408088:	str	x0, [sp, #24]
  40808c:	b	4080e0 <printf@plt+0x69c0>
  408090:	ldr	x0, [sp, #24]
  408094:	ldrb	w0, [x0]
  408098:	cmp	w0, #0x2b
  40809c:	b.ne	4080b8 <printf@plt+0x6998>  // b.any
  4080a0:	ldr	x0, [sp, #16]
  4080a4:	str	wzr, [x0, #40]
  4080a8:	ldr	x0, [sp, #24]
  4080ac:	add	x0, x0, #0x1
  4080b0:	str	x0, [sp, #24]
  4080b4:	b	4080e0 <printf@plt+0x69c0>
  4080b8:	ldr	x0, [sp, #16]
  4080bc:	ldr	w0, [x0, #44]
  4080c0:	cmp	w0, #0x0
  4080c4:	b.eq	4080d4 <printf@plt+0x69b4>  // b.none
  4080c8:	ldr	x0, [sp, #16]
  4080cc:	str	wzr, [x0, #40]
  4080d0:	b	4080e0 <printf@plt+0x69c0>
  4080d4:	ldr	x0, [sp, #16]
  4080d8:	mov	w1, #0x1                   	// #1
  4080dc:	str	w1, [x0, #40]
  4080e0:	ldr	x0, [sp, #24]
  4080e4:	ldp	x29, x30, [sp], #48
  4080e8:	ret
  4080ec:	stp	x29, x30, [sp, #-208]!
  4080f0:	mov	x29, sp
  4080f4:	str	x19, [sp, #16]
  4080f8:	str	w0, [sp, #92]
  4080fc:	str	x1, [sp, #80]
  408100:	str	x2, [sp, #72]
  408104:	str	x3, [sp, #64]
  408108:	str	x4, [sp, #56]
  40810c:	str	w5, [sp, #88]
  408110:	str	w6, [sp, #52]
  408114:	str	x7, [sp, #40]
  408118:	ldr	x0, [sp, #40]
  40811c:	ldr	w0, [x0, #4]
  408120:	str	w0, [sp, #204]
  408124:	ldr	x0, [sp, #72]
  408128:	ldrb	w0, [x0]
  40812c:	cmp	w0, #0x3a
  408130:	b.ne	408138 <printf@plt+0x6a18>  // b.any
  408134:	str	wzr, [sp, #204]
  408138:	ldr	w0, [sp, #92]
  40813c:	cmp	w0, #0x0
  408140:	b.gt	40814c <printf@plt+0x6a2c>
  408144:	mov	w0, #0xffffffff            	// #-1
  408148:	b	4093e8 <printf@plt+0x7cc8>
  40814c:	ldr	x0, [sp, #40]
  408150:	str	xzr, [x0, #16]
  408154:	ldr	x0, [sp, #40]
  408158:	ldr	w0, [x0]
  40815c:	cmp	w0, #0x0
  408160:	b.eq	408174 <printf@plt+0x6a54>  // b.none
  408164:	ldr	x0, [sp, #40]
  408168:	ldr	w0, [x0, #24]
  40816c:	cmp	w0, #0x0
  408170:	b.ne	4081b8 <printf@plt+0x6a98>  // b.any
  408174:	ldr	x0, [sp, #40]
  408178:	ldr	w0, [x0]
  40817c:	cmp	w0, #0x0
  408180:	b.ne	408190 <printf@plt+0x6a70>  // b.any
  408184:	ldr	x0, [sp, #40]
  408188:	mov	w1, #0x1                   	// #1
  40818c:	str	w1, [x0]
  408190:	ldr	x4, [sp, #40]
  408194:	ldr	w3, [sp, #52]
  408198:	ldr	x2, [sp, #72]
  40819c:	ldr	x1, [sp, #80]
  4081a0:	ldr	w0, [sp, #92]
  4081a4:	bl	407fec <printf@plt+0x68cc>
  4081a8:	str	x0, [sp, #72]
  4081ac:	ldr	x0, [sp, #40]
  4081b0:	mov	w1, #0x1                   	// #1
  4081b4:	str	w1, [x0, #24]
  4081b8:	ldr	x0, [sp, #40]
  4081bc:	ldr	x0, [x0, #32]
  4081c0:	cmp	x0, #0x0
  4081c4:	b.eq	4081dc <printf@plt+0x6abc>  // b.none
  4081c8:	ldr	x0, [sp, #40]
  4081cc:	ldr	x0, [x0, #32]
  4081d0:	ldrb	w0, [x0]
  4081d4:	cmp	w0, #0x0
  4081d8:	b.ne	40856c <printf@plt+0x6e4c>  // b.any
  4081dc:	ldr	x0, [sp, #40]
  4081e0:	ldr	w1, [x0, #52]
  4081e4:	ldr	x0, [sp, #40]
  4081e8:	ldr	w0, [x0]
  4081ec:	cmp	w1, w0
  4081f0:	b.le	408204 <printf@plt+0x6ae4>
  4081f4:	ldr	x0, [sp, #40]
  4081f8:	ldr	w1, [x0]
  4081fc:	ldr	x0, [sp, #40]
  408200:	str	w1, [x0, #52]
  408204:	ldr	x0, [sp, #40]
  408208:	ldr	w1, [x0, #48]
  40820c:	ldr	x0, [sp, #40]
  408210:	ldr	w0, [x0]
  408214:	cmp	w1, w0
  408218:	b.le	40822c <printf@plt+0x6b0c>
  40821c:	ldr	x0, [sp, #40]
  408220:	ldr	w1, [x0]
  408224:	ldr	x0, [sp, #40]
  408228:	str	w1, [x0, #48]
  40822c:	ldr	x0, [sp, #40]
  408230:	ldr	w0, [x0, #40]
  408234:	cmp	w0, #0x1
  408238:	b.ne	408334 <printf@plt+0x6c14>  // b.any
  40823c:	ldr	x0, [sp, #40]
  408240:	ldr	w1, [x0, #48]
  408244:	ldr	x0, [sp, #40]
  408248:	ldr	w0, [x0, #52]
  40824c:	cmp	w1, w0
  408250:	b.eq	40827c <printf@plt+0x6b5c>  // b.none
  408254:	ldr	x0, [sp, #40]
  408258:	ldr	w1, [x0, #52]
  40825c:	ldr	x0, [sp, #40]
  408260:	ldr	w0, [x0]
  408264:	cmp	w1, w0
  408268:	b.eq	40827c <printf@plt+0x6b5c>  // b.none
  40826c:	ldr	x1, [sp, #40]
  408270:	ldr	x0, [sp, #80]
  408274:	bl	407db0 <printf@plt+0x6690>
  408278:	b	4082a4 <printf@plt+0x6b84>
  40827c:	ldr	x0, [sp, #40]
  408280:	ldr	w1, [x0, #52]
  408284:	ldr	x0, [sp, #40]
  408288:	ldr	w0, [x0]
  40828c:	cmp	w1, w0
  408290:	b.eq	4082bc <printf@plt+0x6b9c>  // b.none
  408294:	ldr	x0, [sp, #40]
  408298:	ldr	w1, [x0]
  40829c:	ldr	x0, [sp, #40]
  4082a0:	str	w1, [x0, #48]
  4082a4:	b	4082bc <printf@plt+0x6b9c>
  4082a8:	ldr	x0, [sp, #40]
  4082ac:	ldr	w0, [x0]
  4082b0:	add	w1, w0, #0x1
  4082b4:	ldr	x0, [sp, #40]
  4082b8:	str	w1, [x0]
  4082bc:	ldr	x0, [sp, #40]
  4082c0:	ldr	w0, [x0]
  4082c4:	ldr	w1, [sp, #92]
  4082c8:	cmp	w1, w0
  4082cc:	b.le	408324 <printf@plt+0x6c04>
  4082d0:	ldr	x0, [sp, #40]
  4082d4:	ldr	w0, [x0]
  4082d8:	sxtw	x0, w0
  4082dc:	lsl	x0, x0, #3
  4082e0:	ldr	x1, [sp, #80]
  4082e4:	add	x0, x1, x0
  4082e8:	ldr	x0, [x0]
  4082ec:	ldrb	w0, [x0]
  4082f0:	cmp	w0, #0x2d
  4082f4:	b.ne	4082a8 <printf@plt+0x6b88>  // b.any
  4082f8:	ldr	x0, [sp, #40]
  4082fc:	ldr	w0, [x0]
  408300:	sxtw	x0, w0
  408304:	lsl	x0, x0, #3
  408308:	ldr	x1, [sp, #80]
  40830c:	add	x0, x1, x0
  408310:	ldr	x0, [x0]
  408314:	add	x0, x0, #0x1
  408318:	ldrb	w0, [x0]
  40831c:	cmp	w0, #0x0
  408320:	b.eq	4082a8 <printf@plt+0x6b88>  // b.none
  408324:	ldr	x0, [sp, #40]
  408328:	ldr	w1, [x0]
  40832c:	ldr	x0, [sp, #40]
  408330:	str	w1, [x0, #52]
  408334:	ldr	x0, [sp, #40]
  408338:	ldr	w0, [x0]
  40833c:	ldr	w1, [sp, #92]
  408340:	cmp	w1, w0
  408344:	b.eq	408410 <printf@plt+0x6cf0>  // b.none
  408348:	ldr	x0, [sp, #40]
  40834c:	ldr	w0, [x0]
  408350:	sxtw	x0, w0
  408354:	lsl	x0, x0, #3
  408358:	ldr	x1, [sp, #80]
  40835c:	add	x0, x1, x0
  408360:	ldr	x2, [x0]
  408364:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408368:	add	x1, x0, #0xa70
  40836c:	mov	x0, x2
  408370:	bl	401650 <strcmp@plt>
  408374:	cmp	w0, #0x0
  408378:	b.ne	408410 <printf@plt+0x6cf0>  // b.any
  40837c:	ldr	x0, [sp, #40]
  408380:	ldr	w0, [x0]
  408384:	add	w1, w0, #0x1
  408388:	ldr	x0, [sp, #40]
  40838c:	str	w1, [x0]
  408390:	ldr	x0, [sp, #40]
  408394:	ldr	w1, [x0, #48]
  408398:	ldr	x0, [sp, #40]
  40839c:	ldr	w0, [x0, #52]
  4083a0:	cmp	w1, w0
  4083a4:	b.eq	4083d0 <printf@plt+0x6cb0>  // b.none
  4083a8:	ldr	x0, [sp, #40]
  4083ac:	ldr	w1, [x0, #52]
  4083b0:	ldr	x0, [sp, #40]
  4083b4:	ldr	w0, [x0]
  4083b8:	cmp	w1, w0
  4083bc:	b.eq	4083d0 <printf@plt+0x6cb0>  // b.none
  4083c0:	ldr	x1, [sp, #40]
  4083c4:	ldr	x0, [sp, #80]
  4083c8:	bl	407db0 <printf@plt+0x6690>
  4083cc:	b	4083f8 <printf@plt+0x6cd8>
  4083d0:	ldr	x0, [sp, #40]
  4083d4:	ldr	w1, [x0, #48]
  4083d8:	ldr	x0, [sp, #40]
  4083dc:	ldr	w0, [x0, #52]
  4083e0:	cmp	w1, w0
  4083e4:	b.ne	4083f8 <printf@plt+0x6cd8>  // b.any
  4083e8:	ldr	x0, [sp, #40]
  4083ec:	ldr	w1, [x0]
  4083f0:	ldr	x0, [sp, #40]
  4083f4:	str	w1, [x0, #48]
  4083f8:	ldr	x0, [sp, #40]
  4083fc:	ldr	w1, [sp, #92]
  408400:	str	w1, [x0, #52]
  408404:	ldr	x0, [sp, #40]
  408408:	ldr	w1, [sp, #92]
  40840c:	str	w1, [x0]
  408410:	ldr	x0, [sp, #40]
  408414:	ldr	w0, [x0]
  408418:	ldr	w1, [sp, #92]
  40841c:	cmp	w1, w0
  408420:	b.ne	408454 <printf@plt+0x6d34>  // b.any
  408424:	ldr	x0, [sp, #40]
  408428:	ldr	w1, [x0, #48]
  40842c:	ldr	x0, [sp, #40]
  408430:	ldr	w0, [x0, #52]
  408434:	cmp	w1, w0
  408438:	b.eq	40844c <printf@plt+0x6d2c>  // b.none
  40843c:	ldr	x0, [sp, #40]
  408440:	ldr	w1, [x0, #48]
  408444:	ldr	x0, [sp, #40]
  408448:	str	w1, [x0]
  40844c:	mov	w0, #0xffffffff            	// #-1
  408450:	b	4093e8 <printf@plt+0x7cc8>
  408454:	ldr	x0, [sp, #40]
  408458:	ldr	w0, [x0]
  40845c:	sxtw	x0, w0
  408460:	lsl	x0, x0, #3
  408464:	ldr	x1, [sp, #80]
  408468:	add	x0, x1, x0
  40846c:	ldr	x0, [x0]
  408470:	ldrb	w0, [x0]
  408474:	cmp	w0, #0x2d
  408478:	b.ne	4084a8 <printf@plt+0x6d88>  // b.any
  40847c:	ldr	x0, [sp, #40]
  408480:	ldr	w0, [x0]
  408484:	sxtw	x0, w0
  408488:	lsl	x0, x0, #3
  40848c:	ldr	x1, [sp, #80]
  408490:	add	x0, x1, x0
  408494:	ldr	x0, [x0]
  408498:	add	x0, x0, #0x1
  40849c:	ldrb	w0, [x0]
  4084a0:	cmp	w0, #0x0
  4084a4:	b.ne	4084f8 <printf@plt+0x6dd8>  // b.any
  4084a8:	ldr	x0, [sp, #40]
  4084ac:	ldr	w0, [x0, #40]
  4084b0:	cmp	w0, #0x0
  4084b4:	b.ne	4084c0 <printf@plt+0x6da0>  // b.any
  4084b8:	mov	w0, #0xffffffff            	// #-1
  4084bc:	b	4093e8 <printf@plt+0x7cc8>
  4084c0:	ldr	x0, [sp, #40]
  4084c4:	ldr	w0, [x0]
  4084c8:	add	w2, w0, #0x1
  4084cc:	ldr	x1, [sp, #40]
  4084d0:	str	w2, [x1]
  4084d4:	sxtw	x0, w0
  4084d8:	lsl	x0, x0, #3
  4084dc:	ldr	x1, [sp, #80]
  4084e0:	add	x0, x1, x0
  4084e4:	ldr	x1, [x0]
  4084e8:	ldr	x0, [sp, #40]
  4084ec:	str	x1, [x0, #16]
  4084f0:	mov	w0, #0x1                   	// #1
  4084f4:	b	4093e8 <printf@plt+0x7cc8>
  4084f8:	ldr	x0, [sp, #40]
  4084fc:	ldr	w0, [x0]
  408500:	sxtw	x0, w0
  408504:	lsl	x0, x0, #3
  408508:	ldr	x1, [sp, #80]
  40850c:	add	x0, x1, x0
  408510:	ldr	x1, [x0]
  408514:	ldr	x0, [sp, #64]
  408518:	cmp	x0, #0x0
  40851c:	b.eq	408554 <printf@plt+0x6e34>  // b.none
  408520:	ldr	x0, [sp, #40]
  408524:	ldr	w0, [x0]
  408528:	sxtw	x0, w0
  40852c:	lsl	x0, x0, #3
  408530:	ldr	x2, [sp, #80]
  408534:	add	x0, x2, x0
  408538:	ldr	x0, [x0]
  40853c:	add	x0, x0, #0x1
  408540:	ldrb	w0, [x0]
  408544:	cmp	w0, #0x2d
  408548:	b.ne	408554 <printf@plt+0x6e34>  // b.any
  40854c:	mov	w0, #0x1                   	// #1
  408550:	b	408558 <printf@plt+0x6e38>
  408554:	mov	w0, #0x0                   	// #0
  408558:	sxtw	x0, w0
  40855c:	add	x0, x0, #0x1
  408560:	add	x1, x1, x0
  408564:	ldr	x0, [sp, #40]
  408568:	str	x1, [x0, #32]
  40856c:	ldr	x0, [sp, #64]
  408570:	cmp	x0, #0x0
  408574:	b.eq	408c64 <printf@plt+0x7544>  // b.none
  408578:	ldr	x0, [sp, #40]
  40857c:	ldr	w0, [x0]
  408580:	sxtw	x0, w0
  408584:	lsl	x0, x0, #3
  408588:	ldr	x1, [sp, #80]
  40858c:	add	x0, x1, x0
  408590:	ldr	x0, [x0]
  408594:	add	x0, x0, #0x1
  408598:	ldrb	w0, [x0]
  40859c:	cmp	w0, #0x2d
  4085a0:	b.eq	408614 <printf@plt+0x6ef4>  // b.none
  4085a4:	ldr	w0, [sp, #88]
  4085a8:	cmp	w0, #0x0
  4085ac:	b.eq	408c64 <printf@plt+0x7544>  // b.none
  4085b0:	ldr	x0, [sp, #40]
  4085b4:	ldr	w0, [x0]
  4085b8:	sxtw	x0, w0
  4085bc:	lsl	x0, x0, #3
  4085c0:	ldr	x1, [sp, #80]
  4085c4:	add	x0, x1, x0
  4085c8:	ldr	x0, [x0]
  4085cc:	add	x0, x0, #0x2
  4085d0:	ldrb	w0, [x0]
  4085d4:	cmp	w0, #0x0
  4085d8:	b.ne	408614 <printf@plt+0x6ef4>  // b.any
  4085dc:	ldr	x0, [sp, #40]
  4085e0:	ldr	w0, [x0]
  4085e4:	sxtw	x0, w0
  4085e8:	lsl	x0, x0, #3
  4085ec:	ldr	x1, [sp, #80]
  4085f0:	add	x0, x1, x0
  4085f4:	ldr	x0, [x0]
  4085f8:	add	x0, x0, #0x1
  4085fc:	ldrb	w0, [x0]
  408600:	mov	w1, w0
  408604:	ldr	x0, [sp, #72]
  408608:	bl	4014b0 <strchr@plt>
  40860c:	cmp	x0, #0x0
  408610:	b.ne	408c64 <printf@plt+0x7544>  // b.any
  408614:	str	xzr, [sp, #176]
  408618:	str	wzr, [sp, #172]
  40861c:	str	wzr, [sp, #168]
  408620:	mov	w0, #0xffffffff            	// #-1
  408624:	str	w0, [sp, #164]
  408628:	ldr	x0, [sp, #40]
  40862c:	ldr	x0, [x0, #32]
  408630:	str	x0, [sp, #192]
  408634:	b	408644 <printf@plt+0x6f24>
  408638:	ldr	x0, [sp, #192]
  40863c:	add	x0, x0, #0x1
  408640:	str	x0, [sp, #192]
  408644:	ldr	x0, [sp, #192]
  408648:	ldrb	w0, [x0]
  40864c:	cmp	w0, #0x0
  408650:	b.eq	408664 <printf@plt+0x6f44>  // b.none
  408654:	ldr	x0, [sp, #192]
  408658:	ldrb	w0, [x0]
  40865c:	cmp	w0, #0x3d
  408660:	b.ne	408638 <printf@plt+0x6f18>  // b.any
  408664:	ldr	x0, [sp, #64]
  408668:	str	x0, [sp, #184]
  40866c:	str	wzr, [sp, #160]
  408670:	b	408784 <printf@plt+0x7064>
  408674:	ldr	x0, [sp, #184]
  408678:	ldr	x3, [x0]
  40867c:	ldr	x0, [sp, #40]
  408680:	ldr	x4, [x0, #32]
  408684:	ldr	x0, [sp, #40]
  408688:	ldr	x0, [x0, #32]
  40868c:	ldr	x1, [sp, #192]
  408690:	sub	x0, x1, x0
  408694:	mov	x2, x0
  408698:	mov	x1, x4
  40869c:	mov	x0, x3
  4086a0:	bl	401580 <strncmp@plt>
  4086a4:	cmp	w0, #0x0
  4086a8:	b.ne	40876c <printf@plt+0x704c>  // b.any
  4086ac:	ldr	x0, [sp, #40]
  4086b0:	ldr	x0, [x0, #32]
  4086b4:	ldr	x1, [sp, #192]
  4086b8:	sub	x0, x1, x0
  4086bc:	mov	w19, w0
  4086c0:	ldr	x0, [sp, #184]
  4086c4:	ldr	x0, [x0]
  4086c8:	bl	401420 <strlen@plt>
  4086cc:	cmp	w19, w0
  4086d0:	b.ne	4086f0 <printf@plt+0x6fd0>  // b.any
  4086d4:	ldr	x0, [sp, #184]
  4086d8:	str	x0, [sp, #176]
  4086dc:	ldr	w0, [sp, #160]
  4086e0:	str	w0, [sp, #164]
  4086e4:	mov	w0, #0x1                   	// #1
  4086e8:	str	w0, [sp, #172]
  4086ec:	b	408794 <printf@plt+0x7074>
  4086f0:	ldr	x0, [sp, #176]
  4086f4:	cmp	x0, #0x0
  4086f8:	b.ne	408710 <printf@plt+0x6ff0>  // b.any
  4086fc:	ldr	x0, [sp, #184]
  408700:	str	x0, [sp, #176]
  408704:	ldr	w0, [sp, #160]
  408708:	str	w0, [sp, #164]
  40870c:	b	40876c <printf@plt+0x704c>
  408710:	ldr	w0, [sp, #88]
  408714:	cmp	w0, #0x0
  408718:	b.ne	408764 <printf@plt+0x7044>  // b.any
  40871c:	ldr	x0, [sp, #176]
  408720:	ldr	w1, [x0, #8]
  408724:	ldr	x0, [sp, #184]
  408728:	ldr	w0, [x0, #8]
  40872c:	cmp	w1, w0
  408730:	b.ne	408764 <printf@plt+0x7044>  // b.any
  408734:	ldr	x0, [sp, #176]
  408738:	ldr	x1, [x0, #16]
  40873c:	ldr	x0, [sp, #184]
  408740:	ldr	x0, [x0, #16]
  408744:	cmp	x1, x0
  408748:	b.ne	408764 <printf@plt+0x7044>  // b.any
  40874c:	ldr	x0, [sp, #176]
  408750:	ldr	w1, [x0, #24]
  408754:	ldr	x0, [sp, #184]
  408758:	ldr	w0, [x0, #24]
  40875c:	cmp	w1, w0
  408760:	b.eq	40876c <printf@plt+0x704c>  // b.none
  408764:	mov	w0, #0x1                   	// #1
  408768:	str	w0, [sp, #168]
  40876c:	ldr	x0, [sp, #184]
  408770:	add	x0, x0, #0x20
  408774:	str	x0, [sp, #184]
  408778:	ldr	w0, [sp, #160]
  40877c:	add	w0, w0, #0x1
  408780:	str	w0, [sp, #160]
  408784:	ldr	x0, [sp, #184]
  408788:	ldr	x0, [x0]
  40878c:	cmp	x0, #0x0
  408790:	b.ne	408674 <printf@plt+0x6f54>  // b.any
  408794:	ldr	w0, [sp, #168]
  408798:	cmp	w0, #0x0
  40879c:	b.eq	408840 <printf@plt+0x7120>  // b.none
  4087a0:	ldr	w0, [sp, #172]
  4087a4:	cmp	w0, #0x0
  4087a8:	b.ne	408840 <printf@plt+0x7120>  // b.any
  4087ac:	ldr	w0, [sp, #204]
  4087b0:	cmp	w0, #0x0
  4087b4:	b.eq	4087fc <printf@plt+0x70dc>  // b.none
  4087b8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4087bc:	add	x0, x0, #0xa68
  4087c0:	ldr	x4, [x0]
  4087c4:	ldr	x0, [sp, #80]
  4087c8:	ldr	x2, [x0]
  4087cc:	ldr	x0, [sp, #40]
  4087d0:	ldr	w0, [x0]
  4087d4:	sxtw	x0, w0
  4087d8:	lsl	x0, x0, #3
  4087dc:	ldr	x1, [sp, #80]
  4087e0:	add	x0, x1, x0
  4087e4:	ldr	x0, [x0]
  4087e8:	mov	x3, x0
  4087ec:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4087f0:	add	x1, x0, #0xa78
  4087f4:	mov	x0, x4
  4087f8:	bl	401430 <fprintf@plt>
  4087fc:	ldr	x0, [sp, #40]
  408800:	ldr	x19, [x0, #32]
  408804:	ldr	x0, [sp, #40]
  408808:	ldr	x0, [x0, #32]
  40880c:	bl	401420 <strlen@plt>
  408810:	add	x1, x19, x0
  408814:	ldr	x0, [sp, #40]
  408818:	str	x1, [x0, #32]
  40881c:	ldr	x0, [sp, #40]
  408820:	ldr	w0, [x0]
  408824:	add	w1, w0, #0x1
  408828:	ldr	x0, [sp, #40]
  40882c:	str	w1, [x0]
  408830:	ldr	x0, [sp, #40]
  408834:	str	wzr, [x0, #8]
  408838:	mov	w0, #0x3f                  	// #63
  40883c:	b	4093e8 <printf@plt+0x7cc8>
  408840:	ldr	x0, [sp, #176]
  408844:	cmp	x0, #0x0
  408848:	b.eq	408b10 <printf@plt+0x73f0>  // b.none
  40884c:	ldr	w0, [sp, #164]
  408850:	str	w0, [sp, #160]
  408854:	ldr	x0, [sp, #40]
  408858:	ldr	w0, [x0]
  40885c:	add	w1, w0, #0x1
  408860:	ldr	x0, [sp, #40]
  408864:	str	w1, [x0]
  408868:	ldr	x0, [sp, #192]
  40886c:	ldrb	w0, [x0]
  408870:	cmp	w0, #0x0
  408874:	b.eq	4089a4 <printf@plt+0x7284>  // b.none
  408878:	ldr	x0, [sp, #176]
  40887c:	ldr	w0, [x0, #8]
  408880:	cmp	w0, #0x0
  408884:	b.eq	40889c <printf@plt+0x717c>  // b.none
  408888:	ldr	x0, [sp, #192]
  40888c:	add	x1, x0, #0x1
  408890:	ldr	x0, [sp, #40]
  408894:	str	x1, [x0, #16]
  408898:	b	408aa0 <printf@plt+0x7380>
  40889c:	ldr	w0, [sp, #204]
  4088a0:	cmp	w0, #0x0
  4088a4:	b.eq	40896c <printf@plt+0x724c>  // b.none
  4088a8:	ldr	x0, [sp, #40]
  4088ac:	ldr	w0, [x0]
  4088b0:	sxtw	x0, w0
  4088b4:	lsl	x0, x0, #3
  4088b8:	sub	x0, x0, #0x8
  4088bc:	ldr	x1, [sp, #80]
  4088c0:	add	x0, x1, x0
  4088c4:	ldr	x0, [x0]
  4088c8:	add	x0, x0, #0x1
  4088cc:	ldrb	w0, [x0]
  4088d0:	cmp	w0, #0x2d
  4088d4:	b.ne	408910 <printf@plt+0x71f0>  // b.any
  4088d8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4088dc:	add	x0, x0, #0xa68
  4088e0:	ldr	x4, [x0]
  4088e4:	ldr	x0, [sp, #80]
  4088e8:	ldr	x1, [x0]
  4088ec:	ldr	x0, [sp, #176]
  4088f0:	ldr	x0, [x0]
  4088f4:	mov	x3, x0
  4088f8:	mov	x2, x1
  4088fc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408900:	add	x1, x0, #0xa98
  408904:	mov	x0, x4
  408908:	bl	401430 <fprintf@plt>
  40890c:	b	40896c <printf@plt+0x724c>
  408910:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408914:	add	x0, x0, #0xa68
  408918:	ldr	x5, [x0]
  40891c:	ldr	x0, [sp, #80]
  408920:	ldr	x2, [x0]
  408924:	ldr	x0, [sp, #40]
  408928:	ldr	w0, [x0]
  40892c:	sxtw	x0, w0
  408930:	lsl	x0, x0, #3
  408934:	sub	x0, x0, #0x8
  408938:	ldr	x1, [sp, #80]
  40893c:	add	x0, x1, x0
  408940:	ldr	x0, [x0]
  408944:	ldrb	w0, [x0]
  408948:	mov	w1, w0
  40894c:	ldr	x0, [sp, #176]
  408950:	ldr	x0, [x0]
  408954:	mov	x4, x0
  408958:	mov	w3, w1
  40895c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408960:	add	x1, x0, #0xac8
  408964:	mov	x0, x5
  408968:	bl	401430 <fprintf@plt>
  40896c:	ldr	x0, [sp, #40]
  408970:	ldr	x19, [x0, #32]
  408974:	ldr	x0, [sp, #40]
  408978:	ldr	x0, [x0, #32]
  40897c:	bl	401420 <strlen@plt>
  408980:	add	x1, x19, x0
  408984:	ldr	x0, [sp, #40]
  408988:	str	x1, [x0, #32]
  40898c:	ldr	x0, [sp, #176]
  408990:	ldr	w1, [x0, #24]
  408994:	ldr	x0, [sp, #40]
  408998:	str	w1, [x0, #8]
  40899c:	mov	w0, #0x3f                  	// #63
  4089a0:	b	4093e8 <printf@plt+0x7cc8>
  4089a4:	ldr	x0, [sp, #176]
  4089a8:	ldr	w0, [x0, #8]
  4089ac:	cmp	w0, #0x1
  4089b0:	b.ne	408aa0 <printf@plt+0x7380>  // b.any
  4089b4:	ldr	x0, [sp, #40]
  4089b8:	ldr	w0, [x0]
  4089bc:	ldr	w1, [sp, #92]
  4089c0:	cmp	w1, w0
  4089c4:	b.le	4089fc <printf@plt+0x72dc>
  4089c8:	ldr	x0, [sp, #40]
  4089cc:	ldr	w0, [x0]
  4089d0:	add	w2, w0, #0x1
  4089d4:	ldr	x1, [sp, #40]
  4089d8:	str	w2, [x1]
  4089dc:	sxtw	x0, w0
  4089e0:	lsl	x0, x0, #3
  4089e4:	ldr	x1, [sp, #80]
  4089e8:	add	x0, x1, x0
  4089ec:	ldr	x1, [x0]
  4089f0:	ldr	x0, [sp, #40]
  4089f4:	str	x1, [x0, #16]
  4089f8:	b	408aa0 <printf@plt+0x7380>
  4089fc:	ldr	w0, [sp, #204]
  408a00:	cmp	w0, #0x0
  408a04:	b.eq	408a50 <printf@plt+0x7330>  // b.none
  408a08:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408a0c:	add	x0, x0, #0xa68
  408a10:	ldr	x4, [x0]
  408a14:	ldr	x0, [sp, #80]
  408a18:	ldr	x2, [x0]
  408a1c:	ldr	x0, [sp, #40]
  408a20:	ldr	w0, [x0]
  408a24:	sxtw	x0, w0
  408a28:	lsl	x0, x0, #3
  408a2c:	sub	x0, x0, #0x8
  408a30:	ldr	x1, [sp, #80]
  408a34:	add	x0, x1, x0
  408a38:	ldr	x0, [x0]
  408a3c:	mov	x3, x0
  408a40:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408a44:	add	x1, x0, #0xaf8
  408a48:	mov	x0, x4
  408a4c:	bl	401430 <fprintf@plt>
  408a50:	ldr	x0, [sp, #40]
  408a54:	ldr	x19, [x0, #32]
  408a58:	ldr	x0, [sp, #40]
  408a5c:	ldr	x0, [x0, #32]
  408a60:	bl	401420 <strlen@plt>
  408a64:	add	x1, x19, x0
  408a68:	ldr	x0, [sp, #40]
  408a6c:	str	x1, [x0, #32]
  408a70:	ldr	x0, [sp, #176]
  408a74:	ldr	w1, [x0, #24]
  408a78:	ldr	x0, [sp, #40]
  408a7c:	str	w1, [x0, #8]
  408a80:	ldr	x0, [sp, #72]
  408a84:	ldrb	w0, [x0]
  408a88:	cmp	w0, #0x3a
  408a8c:	b.ne	408a98 <printf@plt+0x7378>  // b.any
  408a90:	mov	w0, #0x3a                  	// #58
  408a94:	b	4093e8 <printf@plt+0x7cc8>
  408a98:	mov	w0, #0x3f                  	// #63
  408a9c:	b	4093e8 <printf@plt+0x7cc8>
  408aa0:	ldr	x0, [sp, #40]
  408aa4:	ldr	x19, [x0, #32]
  408aa8:	ldr	x0, [sp, #40]
  408aac:	ldr	x0, [x0, #32]
  408ab0:	bl	401420 <strlen@plt>
  408ab4:	add	x1, x19, x0
  408ab8:	ldr	x0, [sp, #40]
  408abc:	str	x1, [x0, #32]
  408ac0:	ldr	x0, [sp, #56]
  408ac4:	cmp	x0, #0x0
  408ac8:	b.eq	408ad8 <printf@plt+0x73b8>  // b.none
  408acc:	ldr	x0, [sp, #56]
  408ad0:	ldr	w1, [sp, #160]
  408ad4:	str	w1, [x0]
  408ad8:	ldr	x0, [sp, #176]
  408adc:	ldr	x0, [x0, #16]
  408ae0:	cmp	x0, #0x0
  408ae4:	b.eq	408b04 <printf@plt+0x73e4>  // b.none
  408ae8:	ldr	x0, [sp, #176]
  408aec:	ldr	x0, [x0, #16]
  408af0:	ldr	x1, [sp, #176]
  408af4:	ldr	w1, [x1, #24]
  408af8:	str	w1, [x0]
  408afc:	mov	w0, #0x0                   	// #0
  408b00:	b	4093e8 <printf@plt+0x7cc8>
  408b04:	ldr	x0, [sp, #176]
  408b08:	ldr	w0, [x0, #24]
  408b0c:	b	4093e8 <printf@plt+0x7cc8>
  408b10:	ldr	w0, [sp, #88]
  408b14:	cmp	w0, #0x0
  408b18:	b.eq	408b68 <printf@plt+0x7448>  // b.none
  408b1c:	ldr	x0, [sp, #40]
  408b20:	ldr	w0, [x0]
  408b24:	sxtw	x0, w0
  408b28:	lsl	x0, x0, #3
  408b2c:	ldr	x1, [sp, #80]
  408b30:	add	x0, x1, x0
  408b34:	ldr	x0, [x0]
  408b38:	add	x0, x0, #0x1
  408b3c:	ldrb	w0, [x0]
  408b40:	cmp	w0, #0x2d
  408b44:	b.eq	408b68 <printf@plt+0x7448>  // b.none
  408b48:	ldr	x0, [sp, #40]
  408b4c:	ldr	x0, [x0, #32]
  408b50:	ldrb	w0, [x0]
  408b54:	mov	w1, w0
  408b58:	ldr	x0, [sp, #72]
  408b5c:	bl	4014b0 <strchr@plt>
  408b60:	cmp	x0, #0x0
  408b64:	b.ne	408c64 <printf@plt+0x7544>  // b.any
  408b68:	ldr	w0, [sp, #204]
  408b6c:	cmp	w0, #0x0
  408b70:	b.eq	408c30 <printf@plt+0x7510>  // b.none
  408b74:	ldr	x0, [sp, #40]
  408b78:	ldr	w0, [x0]
  408b7c:	sxtw	x0, w0
  408b80:	lsl	x0, x0, #3
  408b84:	ldr	x1, [sp, #80]
  408b88:	add	x0, x1, x0
  408b8c:	ldr	x0, [x0]
  408b90:	add	x0, x0, #0x1
  408b94:	ldrb	w0, [x0]
  408b98:	cmp	w0, #0x2d
  408b9c:	b.ne	408bd8 <printf@plt+0x74b8>  // b.any
  408ba0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408ba4:	add	x0, x0, #0xa68
  408ba8:	ldr	x4, [x0]
  408bac:	ldr	x0, [sp, #80]
  408bb0:	ldr	x1, [x0]
  408bb4:	ldr	x0, [sp, #40]
  408bb8:	ldr	x0, [x0, #32]
  408bbc:	mov	x3, x0
  408bc0:	mov	x2, x1
  408bc4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408bc8:	add	x1, x0, #0xb20
  408bcc:	mov	x0, x4
  408bd0:	bl	401430 <fprintf@plt>
  408bd4:	b	408c30 <printf@plt+0x7510>
  408bd8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408bdc:	add	x0, x0, #0xa68
  408be0:	ldr	x5, [x0]
  408be4:	ldr	x0, [sp, #80]
  408be8:	ldr	x2, [x0]
  408bec:	ldr	x0, [sp, #40]
  408bf0:	ldr	w0, [x0]
  408bf4:	sxtw	x0, w0
  408bf8:	lsl	x0, x0, #3
  408bfc:	ldr	x1, [sp, #80]
  408c00:	add	x0, x1, x0
  408c04:	ldr	x0, [x0]
  408c08:	ldrb	w0, [x0]
  408c0c:	mov	w1, w0
  408c10:	ldr	x0, [sp, #40]
  408c14:	ldr	x0, [x0, #32]
  408c18:	mov	x4, x0
  408c1c:	mov	w3, w1
  408c20:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408c24:	add	x1, x0, #0xb40
  408c28:	mov	x0, x5
  408c2c:	bl	401430 <fprintf@plt>
  408c30:	ldr	x0, [sp, #40]
  408c34:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3704>
  408c38:	add	x1, x1, #0xb60
  408c3c:	str	x1, [x0, #32]
  408c40:	ldr	x0, [sp, #40]
  408c44:	ldr	w0, [x0]
  408c48:	add	w1, w0, #0x1
  408c4c:	ldr	x0, [sp, #40]
  408c50:	str	w1, [x0]
  408c54:	ldr	x0, [sp, #40]
  408c58:	str	wzr, [x0, #8]
  408c5c:	mov	w0, #0x3f                  	// #63
  408c60:	b	4093e8 <printf@plt+0x7cc8>
  408c64:	ldr	x0, [sp, #40]
  408c68:	ldr	x0, [x0, #32]
  408c6c:	add	x2, x0, #0x1
  408c70:	ldr	x1, [sp, #40]
  408c74:	str	x2, [x1, #32]
  408c78:	ldrb	w0, [x0]
  408c7c:	strb	w0, [sp, #159]
  408c80:	ldrb	w0, [sp, #159]
  408c84:	mov	w1, w0
  408c88:	ldr	x0, [sp, #72]
  408c8c:	bl	4014b0 <strchr@plt>
  408c90:	str	x0, [sp, #104]
  408c94:	ldr	x0, [sp, #40]
  408c98:	ldr	x0, [x0, #32]
  408c9c:	ldrb	w0, [x0]
  408ca0:	cmp	w0, #0x0
  408ca4:	b.ne	408cbc <printf@plt+0x759c>  // b.any
  408ca8:	ldr	x0, [sp, #40]
  408cac:	ldr	w0, [x0]
  408cb0:	add	w1, w0, #0x1
  408cb4:	ldr	x0, [sp, #40]
  408cb8:	str	w1, [x0]
  408cbc:	ldr	x0, [sp, #104]
  408cc0:	cmp	x0, #0x0
  408cc4:	b.eq	408cd4 <printf@plt+0x75b4>  // b.none
  408cc8:	ldrb	w0, [sp, #159]
  408ccc:	cmp	w0, #0x3a
  408cd0:	b.ne	408d68 <printf@plt+0x7648>  // b.any
  408cd4:	ldr	w0, [sp, #204]
  408cd8:	cmp	w0, #0x0
  408cdc:	b.eq	408d54 <printf@plt+0x7634>  // b.none
  408ce0:	ldr	x0, [sp, #40]
  408ce4:	ldr	w0, [x0, #44]
  408ce8:	cmp	w0, #0x0
  408cec:	b.eq	408d24 <printf@plt+0x7604>  // b.none
  408cf0:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408cf4:	add	x0, x0, #0xa68
  408cf8:	ldr	x4, [x0]
  408cfc:	ldr	x0, [sp, #80]
  408d00:	ldr	x0, [x0]
  408d04:	ldrb	w1, [sp, #159]
  408d08:	mov	w3, w1
  408d0c:	mov	x2, x0
  408d10:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408d14:	add	x1, x0, #0xb68
  408d18:	mov	x0, x4
  408d1c:	bl	401430 <fprintf@plt>
  408d20:	b	408d54 <printf@plt+0x7634>
  408d24:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408d28:	add	x0, x0, #0xa68
  408d2c:	ldr	x4, [x0]
  408d30:	ldr	x0, [sp, #80]
  408d34:	ldr	x0, [x0]
  408d38:	ldrb	w1, [sp, #159]
  408d3c:	mov	w3, w1
  408d40:	mov	x2, x0
  408d44:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408d48:	add	x1, x0, #0xb88
  408d4c:	mov	x0, x4
  408d50:	bl	401430 <fprintf@plt>
  408d54:	ldrb	w1, [sp, #159]
  408d58:	ldr	x0, [sp, #40]
  408d5c:	str	w1, [x0, #8]
  408d60:	mov	w0, #0x3f                  	// #63
  408d64:	b	4093e8 <printf@plt+0x7cc8>
  408d68:	ldr	x0, [sp, #104]
  408d6c:	ldrb	w0, [x0]
  408d70:	cmp	w0, #0x57
  408d74:	b.ne	409274 <printf@plt+0x7b54>  // b.any
  408d78:	ldr	x0, [sp, #104]
  408d7c:	add	x0, x0, #0x1
  408d80:	ldrb	w0, [x0]
  408d84:	cmp	w0, #0x3b
  408d88:	b.ne	409274 <printf@plt+0x7b54>  // b.any
  408d8c:	str	xzr, [sp, #128]
  408d90:	str	wzr, [sp, #124]
  408d94:	str	wzr, [sp, #120]
  408d98:	str	wzr, [sp, #116]
  408d9c:	ldr	x0, [sp, #40]
  408da0:	ldr	x0, [x0, #32]
  408da4:	ldrb	w0, [x0]
  408da8:	cmp	w0, #0x0
  408dac:	b.eq	408dd8 <printf@plt+0x76b8>  // b.none
  408db0:	ldr	x0, [sp, #40]
  408db4:	ldr	x1, [x0, #32]
  408db8:	ldr	x0, [sp, #40]
  408dbc:	str	x1, [x0, #16]
  408dc0:	ldr	x0, [sp, #40]
  408dc4:	ldr	w0, [x0]
  408dc8:	add	w1, w0, #0x1
  408dcc:	ldr	x0, [sp, #40]
  408dd0:	str	w1, [x0]
  408dd4:	b	408e90 <printf@plt+0x7770>
  408dd8:	ldr	x0, [sp, #40]
  408ddc:	ldr	w0, [x0]
  408de0:	ldr	w1, [sp, #92]
  408de4:	cmp	w1, w0
  408de8:	b.ne	408e60 <printf@plt+0x7740>  // b.any
  408dec:	ldr	w0, [sp, #204]
  408df0:	cmp	w0, #0x0
  408df4:	b.eq	408e28 <printf@plt+0x7708>  // b.none
  408df8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408dfc:	add	x0, x0, #0xa68
  408e00:	ldr	x4, [x0]
  408e04:	ldr	x0, [sp, #80]
  408e08:	ldr	x0, [x0]
  408e0c:	ldrb	w1, [sp, #159]
  408e10:	mov	w3, w1
  408e14:	mov	x2, x0
  408e18:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  408e1c:	add	x1, x0, #0xba8
  408e20:	mov	x0, x4
  408e24:	bl	401430 <fprintf@plt>
  408e28:	ldrb	w1, [sp, #159]
  408e2c:	ldr	x0, [sp, #40]
  408e30:	str	w1, [x0, #8]
  408e34:	ldr	x0, [sp, #72]
  408e38:	ldrb	w0, [x0]
  408e3c:	cmp	w0, #0x3a
  408e40:	b.ne	408e50 <printf@plt+0x7730>  // b.any
  408e44:	mov	w0, #0x3a                  	// #58
  408e48:	strb	w0, [sp, #159]
  408e4c:	b	408e58 <printf@plt+0x7738>
  408e50:	mov	w0, #0x3f                  	// #63
  408e54:	strb	w0, [sp, #159]
  408e58:	ldrb	w0, [sp, #159]
  408e5c:	b	4093e8 <printf@plt+0x7cc8>
  408e60:	ldr	x0, [sp, #40]
  408e64:	ldr	w0, [x0]
  408e68:	add	w2, w0, #0x1
  408e6c:	ldr	x1, [sp, #40]
  408e70:	str	w2, [x1]
  408e74:	sxtw	x0, w0
  408e78:	lsl	x0, x0, #3
  408e7c:	ldr	x1, [sp, #80]
  408e80:	add	x0, x1, x0
  408e84:	ldr	x1, [x0]
  408e88:	ldr	x0, [sp, #40]
  408e8c:	str	x1, [x0, #16]
  408e90:	ldr	x0, [sp, #40]
  408e94:	ldr	x0, [x0, #16]
  408e98:	str	x0, [sp, #144]
  408e9c:	ldr	x0, [sp, #40]
  408ea0:	ldr	x1, [sp, #144]
  408ea4:	str	x1, [x0, #32]
  408ea8:	b	408eb8 <printf@plt+0x7798>
  408eac:	ldr	x0, [sp, #144]
  408eb0:	add	x0, x0, #0x1
  408eb4:	str	x0, [sp, #144]
  408eb8:	ldr	x0, [sp, #144]
  408ebc:	ldrb	w0, [x0]
  408ec0:	cmp	w0, #0x0
  408ec4:	b.eq	408ed8 <printf@plt+0x77b8>  // b.none
  408ec8:	ldr	x0, [sp, #144]
  408ecc:	ldrb	w0, [x0]
  408ed0:	cmp	w0, #0x3d
  408ed4:	b.ne	408eac <printf@plt+0x778c>  // b.any
  408ed8:	ldr	x0, [sp, #64]
  408edc:	str	x0, [sp, #136]
  408ee0:	str	wzr, [sp, #112]
  408ee4:	b	408fa4 <printf@plt+0x7884>
  408ee8:	ldr	x0, [sp, #136]
  408eec:	ldr	x3, [x0]
  408ef0:	ldr	x0, [sp, #40]
  408ef4:	ldr	x4, [x0, #32]
  408ef8:	ldr	x0, [sp, #40]
  408efc:	ldr	x0, [x0, #32]
  408f00:	ldr	x1, [sp, #144]
  408f04:	sub	x0, x1, x0
  408f08:	mov	x2, x0
  408f0c:	mov	x1, x4
  408f10:	mov	x0, x3
  408f14:	bl	401580 <strncmp@plt>
  408f18:	cmp	w0, #0x0
  408f1c:	b.ne	408f8c <printf@plt+0x786c>  // b.any
  408f20:	ldr	x0, [sp, #40]
  408f24:	ldr	x0, [x0, #32]
  408f28:	ldr	x1, [sp, #144]
  408f2c:	sub	x0, x1, x0
  408f30:	mov	w19, w0
  408f34:	ldr	x0, [sp, #136]
  408f38:	ldr	x0, [x0]
  408f3c:	bl	401420 <strlen@plt>
  408f40:	cmp	x19, x0
  408f44:	b.ne	408f64 <printf@plt+0x7844>  // b.any
  408f48:	ldr	x0, [sp, #136]
  408f4c:	str	x0, [sp, #128]
  408f50:	ldr	w0, [sp, #112]
  408f54:	str	w0, [sp, #116]
  408f58:	mov	w0, #0x1                   	// #1
  408f5c:	str	w0, [sp, #124]
  408f60:	b	408fb4 <printf@plt+0x7894>
  408f64:	ldr	x0, [sp, #128]
  408f68:	cmp	x0, #0x0
  408f6c:	b.ne	408f84 <printf@plt+0x7864>  // b.any
  408f70:	ldr	x0, [sp, #136]
  408f74:	str	x0, [sp, #128]
  408f78:	ldr	w0, [sp, #112]
  408f7c:	str	w0, [sp, #116]
  408f80:	b	408f8c <printf@plt+0x786c>
  408f84:	mov	w0, #0x1                   	// #1
  408f88:	str	w0, [sp, #120]
  408f8c:	ldr	x0, [sp, #136]
  408f90:	add	x0, x0, #0x20
  408f94:	str	x0, [sp, #136]
  408f98:	ldr	w0, [sp, #112]
  408f9c:	add	w0, w0, #0x1
  408fa0:	str	w0, [sp, #112]
  408fa4:	ldr	x0, [sp, #136]
  408fa8:	ldr	x0, [x0]
  408fac:	cmp	x0, #0x0
  408fb0:	b.ne	408ee8 <printf@plt+0x77c8>  // b.any
  408fb4:	ldr	w0, [sp, #120]
  408fb8:	cmp	w0, #0x0
  408fbc:	b.eq	409058 <printf@plt+0x7938>  // b.none
  408fc0:	ldr	w0, [sp, #124]
  408fc4:	cmp	w0, #0x0
  408fc8:	b.ne	409058 <printf@plt+0x7938>  // b.any
  408fcc:	ldr	w0, [sp, #204]
  408fd0:	cmp	w0, #0x0
  408fd4:	b.eq	40901c <printf@plt+0x78fc>  // b.none
  408fd8:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  408fdc:	add	x0, x0, #0xa68
  408fe0:	ldr	x4, [x0]
  408fe4:	ldr	x0, [sp, #80]
  408fe8:	ldr	x2, [x0]
  408fec:	ldr	x0, [sp, #40]
  408ff0:	ldr	w0, [x0]
  408ff4:	sxtw	x0, w0
  408ff8:	lsl	x0, x0, #3
  408ffc:	ldr	x1, [sp, #80]
  409000:	add	x0, x1, x0
  409004:	ldr	x0, [x0]
  409008:	mov	x3, x0
  40900c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  409010:	add	x1, x0, #0xbd0
  409014:	mov	x0, x4
  409018:	bl	401430 <fprintf@plt>
  40901c:	ldr	x0, [sp, #40]
  409020:	ldr	x19, [x0, #32]
  409024:	ldr	x0, [sp, #40]
  409028:	ldr	x0, [x0, #32]
  40902c:	bl	401420 <strlen@plt>
  409030:	add	x1, x19, x0
  409034:	ldr	x0, [sp, #40]
  409038:	str	x1, [x0, #32]
  40903c:	ldr	x0, [sp, #40]
  409040:	ldr	w0, [x0]
  409044:	add	w1, w0, #0x1
  409048:	ldr	x0, [sp, #40]
  40904c:	str	w1, [x0]
  409050:	mov	w0, #0x3f                  	// #63
  409054:	b	4093e8 <printf@plt+0x7cc8>
  409058:	ldr	x0, [sp, #128]
  40905c:	cmp	x0, #0x0
  409060:	b.eq	409264 <printf@plt+0x7b44>  // b.none
  409064:	ldr	w0, [sp, #116]
  409068:	str	w0, [sp, #112]
  40906c:	ldr	x0, [sp, #144]
  409070:	ldrb	w0, [x0]
  409074:	cmp	w0, #0x0
  409078:	b.eq	409108 <printf@plt+0x79e8>  // b.none
  40907c:	ldr	x0, [sp, #128]
  409080:	ldr	w0, [x0, #8]
  409084:	cmp	w0, #0x0
  409088:	b.eq	4090a0 <printf@plt+0x7980>  // b.none
  40908c:	ldr	x0, [sp, #144]
  409090:	add	x1, x0, #0x1
  409094:	ldr	x0, [sp, #40]
  409098:	str	x1, [x0, #16]
  40909c:	b	4091f4 <printf@plt+0x7ad4>
  4090a0:	ldr	w0, [sp, #204]
  4090a4:	cmp	w0, #0x0
  4090a8:	b.eq	4090e0 <printf@plt+0x79c0>  // b.none
  4090ac:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  4090b0:	add	x0, x0, #0xa68
  4090b4:	ldr	x4, [x0]
  4090b8:	ldr	x0, [sp, #80]
  4090bc:	ldr	x1, [x0]
  4090c0:	ldr	x0, [sp, #128]
  4090c4:	ldr	x0, [x0]
  4090c8:	mov	x3, x0
  4090cc:	mov	x2, x1
  4090d0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4090d4:	add	x1, x0, #0xbf8
  4090d8:	mov	x0, x4
  4090dc:	bl	401430 <fprintf@plt>
  4090e0:	ldr	x0, [sp, #40]
  4090e4:	ldr	x19, [x0, #32]
  4090e8:	ldr	x0, [sp, #40]
  4090ec:	ldr	x0, [x0, #32]
  4090f0:	bl	401420 <strlen@plt>
  4090f4:	add	x1, x19, x0
  4090f8:	ldr	x0, [sp, #40]
  4090fc:	str	x1, [x0, #32]
  409100:	mov	w0, #0x3f                  	// #63
  409104:	b	4093e8 <printf@plt+0x7cc8>
  409108:	ldr	x0, [sp, #128]
  40910c:	ldr	w0, [x0, #8]
  409110:	cmp	w0, #0x1
  409114:	b.ne	4091f4 <printf@plt+0x7ad4>  // b.any
  409118:	ldr	x0, [sp, #40]
  40911c:	ldr	w0, [x0]
  409120:	ldr	w1, [sp, #92]
  409124:	cmp	w1, w0
  409128:	b.le	409160 <printf@plt+0x7a40>
  40912c:	ldr	x0, [sp, #40]
  409130:	ldr	w0, [x0]
  409134:	add	w2, w0, #0x1
  409138:	ldr	x1, [sp, #40]
  40913c:	str	w2, [x1]
  409140:	sxtw	x0, w0
  409144:	lsl	x0, x0, #3
  409148:	ldr	x1, [sp, #80]
  40914c:	add	x0, x1, x0
  409150:	ldr	x1, [x0]
  409154:	ldr	x0, [sp, #40]
  409158:	str	x1, [x0, #16]
  40915c:	b	4091f4 <printf@plt+0x7ad4>
  409160:	ldr	w0, [sp, #204]
  409164:	cmp	w0, #0x0
  409168:	b.eq	4091b4 <printf@plt+0x7a94>  // b.none
  40916c:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  409170:	add	x0, x0, #0xa68
  409174:	ldr	x4, [x0]
  409178:	ldr	x0, [sp, #80]
  40917c:	ldr	x2, [x0]
  409180:	ldr	x0, [sp, #40]
  409184:	ldr	w0, [x0]
  409188:	sxtw	x0, w0
  40918c:	lsl	x0, x0, #3
  409190:	sub	x0, x0, #0x8
  409194:	ldr	x1, [sp, #80]
  409198:	add	x0, x1, x0
  40919c:	ldr	x0, [x0]
  4091a0:	mov	x3, x0
  4091a4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4091a8:	add	x1, x0, #0xaf8
  4091ac:	mov	x0, x4
  4091b0:	bl	401430 <fprintf@plt>
  4091b4:	ldr	x0, [sp, #40]
  4091b8:	ldr	x19, [x0, #32]
  4091bc:	ldr	x0, [sp, #40]
  4091c0:	ldr	x0, [x0, #32]
  4091c4:	bl	401420 <strlen@plt>
  4091c8:	add	x1, x19, x0
  4091cc:	ldr	x0, [sp, #40]
  4091d0:	str	x1, [x0, #32]
  4091d4:	ldr	x0, [sp, #72]
  4091d8:	ldrb	w0, [x0]
  4091dc:	cmp	w0, #0x3a
  4091e0:	b.ne	4091ec <printf@plt+0x7acc>  // b.any
  4091e4:	mov	w0, #0x3a                  	// #58
  4091e8:	b	4093e8 <printf@plt+0x7cc8>
  4091ec:	mov	w0, #0x3f                  	// #63
  4091f0:	b	4093e8 <printf@plt+0x7cc8>
  4091f4:	ldr	x0, [sp, #40]
  4091f8:	ldr	x19, [x0, #32]
  4091fc:	ldr	x0, [sp, #40]
  409200:	ldr	x0, [x0, #32]
  409204:	bl	401420 <strlen@plt>
  409208:	add	x1, x19, x0
  40920c:	ldr	x0, [sp, #40]
  409210:	str	x1, [x0, #32]
  409214:	ldr	x0, [sp, #56]
  409218:	cmp	x0, #0x0
  40921c:	b.eq	40922c <printf@plt+0x7b0c>  // b.none
  409220:	ldr	x0, [sp, #56]
  409224:	ldr	w1, [sp, #112]
  409228:	str	w1, [x0]
  40922c:	ldr	x0, [sp, #128]
  409230:	ldr	x0, [x0, #16]
  409234:	cmp	x0, #0x0
  409238:	b.eq	409258 <printf@plt+0x7b38>  // b.none
  40923c:	ldr	x0, [sp, #128]
  409240:	ldr	x0, [x0, #16]
  409244:	ldr	x1, [sp, #128]
  409248:	ldr	w1, [x1, #24]
  40924c:	str	w1, [x0]
  409250:	mov	w0, #0x0                   	// #0
  409254:	b	4093e8 <printf@plt+0x7cc8>
  409258:	ldr	x0, [sp, #128]
  40925c:	ldr	w0, [x0, #24]
  409260:	b	4093e8 <printf@plt+0x7cc8>
  409264:	ldr	x0, [sp, #40]
  409268:	str	xzr, [x0, #32]
  40926c:	mov	w0, #0x57                  	// #87
  409270:	b	4093e8 <printf@plt+0x7cc8>
  409274:	ldr	x0, [sp, #104]
  409278:	add	x0, x0, #0x1
  40927c:	ldrb	w0, [x0]
  409280:	cmp	w0, #0x3a
  409284:	b.ne	4093e4 <printf@plt+0x7cc4>  // b.any
  409288:	ldr	x0, [sp, #104]
  40928c:	add	x0, x0, #0x2
  409290:	ldrb	w0, [x0]
  409294:	cmp	w0, #0x3a
  409298:	b.ne	4092ec <printf@plt+0x7bcc>  // b.any
  40929c:	ldr	x0, [sp, #40]
  4092a0:	ldr	x0, [x0, #32]
  4092a4:	ldrb	w0, [x0]
  4092a8:	cmp	w0, #0x0
  4092ac:	b.eq	4092d8 <printf@plt+0x7bb8>  // b.none
  4092b0:	ldr	x0, [sp, #40]
  4092b4:	ldr	x1, [x0, #32]
  4092b8:	ldr	x0, [sp, #40]
  4092bc:	str	x1, [x0, #16]
  4092c0:	ldr	x0, [sp, #40]
  4092c4:	ldr	w0, [x0]
  4092c8:	add	w1, w0, #0x1
  4092cc:	ldr	x0, [sp, #40]
  4092d0:	str	w1, [x0]
  4092d4:	b	4092e0 <printf@plt+0x7bc0>
  4092d8:	ldr	x0, [sp, #40]
  4092dc:	str	xzr, [x0, #16]
  4092e0:	ldr	x0, [sp, #40]
  4092e4:	str	xzr, [x0, #32]
  4092e8:	b	4093e4 <printf@plt+0x7cc4>
  4092ec:	ldr	x0, [sp, #40]
  4092f0:	ldr	x0, [x0, #32]
  4092f4:	ldrb	w0, [x0]
  4092f8:	cmp	w0, #0x0
  4092fc:	b.eq	409328 <printf@plt+0x7c08>  // b.none
  409300:	ldr	x0, [sp, #40]
  409304:	ldr	x1, [x0, #32]
  409308:	ldr	x0, [sp, #40]
  40930c:	str	x1, [x0, #16]
  409310:	ldr	x0, [sp, #40]
  409314:	ldr	w0, [x0]
  409318:	add	w1, w0, #0x1
  40931c:	ldr	x0, [sp, #40]
  409320:	str	w1, [x0]
  409324:	b	4093dc <printf@plt+0x7cbc>
  409328:	ldr	x0, [sp, #40]
  40932c:	ldr	w0, [x0]
  409330:	ldr	w1, [sp, #92]
  409334:	cmp	w1, w0
  409338:	b.ne	4093ac <printf@plt+0x7c8c>  // b.any
  40933c:	ldr	w0, [sp, #204]
  409340:	cmp	w0, #0x0
  409344:	b.eq	409378 <printf@plt+0x7c58>  // b.none
  409348:	adrp	x0, 434000 <_ZdlPvm@@Base+0x2a704>
  40934c:	add	x0, x0, #0xa68
  409350:	ldr	x4, [x0]
  409354:	ldr	x0, [sp, #80]
  409358:	ldr	x0, [x0]
  40935c:	ldrb	w1, [sp, #159]
  409360:	mov	w3, w1
  409364:	mov	x2, x0
  409368:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  40936c:	add	x1, x0, #0xba8
  409370:	mov	x0, x4
  409374:	bl	401430 <fprintf@plt>
  409378:	ldrb	w1, [sp, #159]
  40937c:	ldr	x0, [sp, #40]
  409380:	str	w1, [x0, #8]
  409384:	ldr	x0, [sp, #72]
  409388:	ldrb	w0, [x0]
  40938c:	cmp	w0, #0x3a
  409390:	b.ne	4093a0 <printf@plt+0x7c80>  // b.any
  409394:	mov	w0, #0x3a                  	// #58
  409398:	strb	w0, [sp, #159]
  40939c:	b	4093dc <printf@plt+0x7cbc>
  4093a0:	mov	w0, #0x3f                  	// #63
  4093a4:	strb	w0, [sp, #159]
  4093a8:	b	4093dc <printf@plt+0x7cbc>
  4093ac:	ldr	x0, [sp, #40]
  4093b0:	ldr	w0, [x0]
  4093b4:	add	w2, w0, #0x1
  4093b8:	ldr	x1, [sp, #40]
  4093bc:	str	w2, [x1]
  4093c0:	sxtw	x0, w0
  4093c4:	lsl	x0, x0, #3
  4093c8:	ldr	x1, [sp, #80]
  4093cc:	add	x0, x1, x0
  4093d0:	ldr	x1, [x0]
  4093d4:	ldr	x0, [sp, #40]
  4093d8:	str	x1, [x0, #16]
  4093dc:	ldr	x0, [sp, #40]
  4093e0:	str	xzr, [x0, #32]
  4093e4:	ldrb	w0, [sp, #159]
  4093e8:	ldr	x19, [sp, #16]
  4093ec:	ldp	x29, x30, [sp], #208
  4093f0:	ret
  4093f4:	stp	x29, x30, [sp, #-80]!
  4093f8:	mov	x29, sp
  4093fc:	str	w0, [sp, #60]
  409400:	str	x1, [sp, #48]
  409404:	str	x2, [sp, #40]
  409408:	str	x3, [sp, #32]
  40940c:	str	x4, [sp, #24]
  409410:	str	w5, [sp, #56]
  409414:	str	w6, [sp, #20]
  409418:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  40941c:	add	x0, x0, #0x978
  409420:	ldr	w1, [x0]
  409424:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409428:	add	x0, x0, #0x8d0
  40942c:	str	w1, [x0]
  409430:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  409434:	add	x0, x0, #0x97c
  409438:	ldr	w1, [x0]
  40943c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409440:	add	x0, x0, #0x8d0
  409444:	str	w1, [x0, #4]
  409448:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40944c:	add	x7, x0, #0x8d0
  409450:	ldr	w6, [sp, #20]
  409454:	ldr	w5, [sp, #56]
  409458:	ldr	x4, [sp, #24]
  40945c:	ldr	x3, [sp, #32]
  409460:	ldr	x2, [sp, #40]
  409464:	ldr	x1, [sp, #48]
  409468:	ldr	w0, [sp, #60]
  40946c:	bl	4080ec <printf@plt+0x69cc>
  409470:	str	w0, [sp, #76]
  409474:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409478:	add	x0, x0, #0x8d0
  40947c:	ldr	w1, [x0]
  409480:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  409484:	add	x0, x0, #0x978
  409488:	str	w1, [x0]
  40948c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409490:	add	x0, x0, #0x8d0
  409494:	ldr	x1, [x0, #16]
  409498:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40949c:	add	x0, x0, #0x960
  4094a0:	str	x1, [x0]
  4094a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  4094a8:	add	x0, x0, #0x8d0
  4094ac:	ldr	w1, [x0, #8]
  4094b0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  4094b4:	add	x0, x0, #0x980
  4094b8:	str	w1, [x0]
  4094bc:	ldr	w0, [sp, #76]
  4094c0:	ldp	x29, x30, [sp], #80
  4094c4:	ret
  4094c8:	stp	x29, x30, [sp, #-48]!
  4094cc:	mov	x29, sp
  4094d0:	str	w0, [sp, #44]
  4094d4:	str	x1, [sp, #32]
  4094d8:	str	x2, [sp, #24]
  4094dc:	mov	w6, #0x1                   	// #1
  4094e0:	mov	w5, #0x0                   	// #0
  4094e4:	mov	x4, #0x0                   	// #0
  4094e8:	mov	x3, #0x0                   	// #0
  4094ec:	ldr	x2, [sp, #24]
  4094f0:	ldr	x1, [sp, #32]
  4094f4:	ldr	w0, [sp, #44]
  4094f8:	bl	4093f4 <printf@plt+0x7cd4>
  4094fc:	ldp	x29, x30, [sp], #48
  409500:	ret
  409504:	stp	x29, x30, [sp, #-64]!
  409508:	mov	x29, sp
  40950c:	str	w0, [sp, #60]
  409510:	str	x1, [sp, #48]
  409514:	str	x2, [sp, #40]
  409518:	str	x3, [sp, #32]
  40951c:	str	x4, [sp, #24]
  409520:	mov	w6, #0x0                   	// #0
  409524:	mov	w5, #0x0                   	// #0
  409528:	ldr	x4, [sp, #24]
  40952c:	ldr	x3, [sp, #32]
  409530:	ldr	x2, [sp, #40]
  409534:	ldr	x1, [sp, #48]
  409538:	ldr	w0, [sp, #60]
  40953c:	bl	4093f4 <printf@plt+0x7cd4>
  409540:	ldp	x29, x30, [sp], #64
  409544:	ret
  409548:	stp	x29, x30, [sp, #-64]!
  40954c:	mov	x29, sp
  409550:	str	w0, [sp, #60]
  409554:	str	x1, [sp, #48]
  409558:	str	x2, [sp, #40]
  40955c:	str	x3, [sp, #32]
  409560:	str	x4, [sp, #24]
  409564:	str	x5, [sp, #16]
  409568:	ldr	x7, [sp, #16]
  40956c:	mov	w6, #0x0                   	// #0
  409570:	mov	w5, #0x0                   	// #0
  409574:	ldr	x4, [sp, #24]
  409578:	ldr	x3, [sp, #32]
  40957c:	ldr	x2, [sp, #40]
  409580:	ldr	x1, [sp, #48]
  409584:	ldr	w0, [sp, #60]
  409588:	bl	4080ec <printf@plt+0x69cc>
  40958c:	ldp	x29, x30, [sp], #64
  409590:	ret
  409594:	stp	x29, x30, [sp, #-64]!
  409598:	mov	x29, sp
  40959c:	str	w0, [sp, #60]
  4095a0:	str	x1, [sp, #48]
  4095a4:	str	x2, [sp, #40]
  4095a8:	str	x3, [sp, #32]
  4095ac:	str	x4, [sp, #24]
  4095b0:	mov	w6, #0x0                   	// #0
  4095b4:	mov	w5, #0x1                   	// #1
  4095b8:	ldr	x4, [sp, #24]
  4095bc:	ldr	x3, [sp, #32]
  4095c0:	ldr	x2, [sp, #40]
  4095c4:	ldr	x1, [sp, #48]
  4095c8:	ldr	w0, [sp, #60]
  4095cc:	bl	4093f4 <printf@plt+0x7cd4>
  4095d0:	ldp	x29, x30, [sp], #64
  4095d4:	ret
  4095d8:	stp	x29, x30, [sp, #-64]!
  4095dc:	mov	x29, sp
  4095e0:	str	w0, [sp, #60]
  4095e4:	str	x1, [sp, #48]
  4095e8:	str	x2, [sp, #40]
  4095ec:	str	x3, [sp, #32]
  4095f0:	str	x4, [sp, #24]
  4095f4:	str	x5, [sp, #16]
  4095f8:	ldr	x7, [sp, #16]
  4095fc:	mov	w6, #0x0                   	// #0
  409600:	mov	w5, #0x1                   	// #1
  409604:	ldr	x4, [sp, #24]
  409608:	ldr	x3, [sp, #32]
  40960c:	ldr	x2, [sp, #40]
  409610:	ldr	x1, [sp, #48]
  409614:	ldr	w0, [sp, #60]
  409618:	bl	4080ec <printf@plt+0x69cc>
  40961c:	ldp	x29, x30, [sp], #64
  409620:	ret
  409624:	sub	sp, sp, #0x20
  409628:	str	w0, [sp, #12]
  40962c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409630:	add	x0, x0, #0x91c
  409634:	str	x0, [sp, #24]
  409638:	ldr	w0, [sp, #12]
  40963c:	cmp	w0, #0x0
  409640:	b.lt	4096d0 <printf@plt+0x7fb0>  // b.tstop
  409644:	ldr	w1, [sp, #12]
  409648:	mov	w0, #0x6667                	// #26215
  40964c:	movk	w0, #0x6666, lsl #16
  409650:	smull	x0, w1, w0
  409654:	lsr	x0, x0, #32
  409658:	asr	w2, w0, #2
  40965c:	asr	w0, w1, #31
  409660:	sub	w2, w2, w0
  409664:	mov	w0, w2
  409668:	lsl	w0, w0, #2
  40966c:	add	w0, w0, w2
  409670:	lsl	w0, w0, #1
  409674:	sub	w2, w1, w0
  409678:	and	w0, w2, #0xff
  40967c:	ldr	x1, [sp, #24]
  409680:	sub	x1, x1, #0x1
  409684:	str	x1, [sp, #24]
  409688:	add	w0, w0, #0x30
  40968c:	and	w1, w0, #0xff
  409690:	ldr	x0, [sp, #24]
  409694:	strb	w1, [x0]
  409698:	ldr	w0, [sp, #12]
  40969c:	mov	w1, #0x6667                	// #26215
  4096a0:	movk	w1, #0x6666, lsl #16
  4096a4:	smull	x1, w0, w1
  4096a8:	lsr	x1, x1, #32
  4096ac:	asr	w1, w1, #2
  4096b0:	asr	w0, w0, #31
  4096b4:	sub	w0, w1, w0
  4096b8:	str	w0, [sp, #12]
  4096bc:	ldr	w0, [sp, #12]
  4096c0:	cmp	w0, #0x0
  4096c4:	b.ne	409644 <printf@plt+0x7f24>  // b.any
  4096c8:	ldr	x0, [sp, #24]
  4096cc:	b	409774 <printf@plt+0x8054>
  4096d0:	ldr	w1, [sp, #12]
  4096d4:	mov	w0, #0x6667                	// #26215
  4096d8:	movk	w0, #0x6666, lsl #16
  4096dc:	smull	x0, w1, w0
  4096e0:	lsr	x0, x0, #32
  4096e4:	asr	w2, w0, #2
  4096e8:	asr	w0, w1, #31
  4096ec:	sub	w2, w2, w0
  4096f0:	mov	w0, w2
  4096f4:	lsl	w0, w0, #2
  4096f8:	add	w0, w0, w2
  4096fc:	lsl	w0, w0, #1
  409700:	sub	w2, w1, w0
  409704:	and	w0, w2, #0xff
  409708:	ldr	x1, [sp, #24]
  40970c:	sub	x1, x1, #0x1
  409710:	str	x1, [sp, #24]
  409714:	mov	w1, #0x30                  	// #48
  409718:	sub	w0, w1, w0
  40971c:	and	w1, w0, #0xff
  409720:	ldr	x0, [sp, #24]
  409724:	strb	w1, [x0]
  409728:	ldr	w0, [sp, #12]
  40972c:	mov	w1, #0x6667                	// #26215
  409730:	movk	w1, #0x6666, lsl #16
  409734:	smull	x1, w0, w1
  409738:	lsr	x1, x1, #32
  40973c:	asr	w1, w1, #2
  409740:	asr	w0, w0, #31
  409744:	sub	w0, w1, w0
  409748:	str	w0, [sp, #12]
  40974c:	ldr	w0, [sp, #12]
  409750:	cmp	w0, #0x0
  409754:	b.ne	4096d0 <printf@plt+0x7fb0>  // b.any
  409758:	ldr	x0, [sp, #24]
  40975c:	sub	x0, x0, #0x1
  409760:	str	x0, [sp, #24]
  409764:	ldr	x0, [sp, #24]
  409768:	mov	w1, #0x2d                  	// #45
  40976c:	strb	w1, [x0]
  409770:	ldr	x0, [sp, #24]
  409774:	add	sp, sp, #0x20
  409778:	ret
  40977c:	sub	sp, sp, #0x20
  409780:	str	w0, [sp, #12]
  409784:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409788:	add	x0, x0, #0x934
  40978c:	str	x0, [sp, #24]
  409790:	ldr	w2, [sp, #12]
  409794:	mov	w0, #0xcccd                	// #52429
  409798:	movk	w0, #0xcccc, lsl #16
  40979c:	umull	x0, w2, w0
  4097a0:	lsr	x0, x0, #32
  4097a4:	lsr	w1, w0, #3
  4097a8:	mov	w0, w1
  4097ac:	lsl	w0, w0, #2
  4097b0:	add	w0, w0, w1
  4097b4:	lsl	w0, w0, #1
  4097b8:	sub	w1, w2, w0
  4097bc:	and	w0, w1, #0xff
  4097c0:	ldr	x1, [sp, #24]
  4097c4:	sub	x1, x1, #0x1
  4097c8:	str	x1, [sp, #24]
  4097cc:	add	w0, w0, #0x30
  4097d0:	and	w1, w0, #0xff
  4097d4:	ldr	x0, [sp, #24]
  4097d8:	strb	w1, [x0]
  4097dc:	ldr	w1, [sp, #12]
  4097e0:	mov	w0, #0xcccd                	// #52429
  4097e4:	movk	w0, #0xcccc, lsl #16
  4097e8:	umull	x0, w1, w0
  4097ec:	lsr	x0, x0, #32
  4097f0:	lsr	w0, w0, #3
  4097f4:	str	w0, [sp, #12]
  4097f8:	ldr	w0, [sp, #12]
  4097fc:	cmp	w0, #0x0
  409800:	b.ne	409790 <printf@plt+0x8070>  // b.any
  409804:	ldr	x0, [sp, #24]
  409808:	add	sp, sp, #0x20
  40980c:	ret
  409810:	stp	x29, x30, [sp, #-32]!
  409814:	mov	x29, sp
  409818:	str	x0, [sp, #24]
  40981c:	ldr	x0, [sp, #24]
  409820:	bl	401420 <strlen@plt>
  409824:	mov	x2, x0
  409828:	ldr	x1, [sp, #24]
  40982c:	mov	w0, #0x2                   	// #2
  409830:	bl	401670 <write@plt>
  409834:	nop
  409838:	ldp	x29, x30, [sp], #32
  40983c:	ret

0000000000409840 <_Znwm@@Base>:
  409840:	stp	x29, x30, [sp, #-48]!
  409844:	mov	x29, sp
  409848:	str	x0, [sp, #24]
  40984c:	ldr	x0, [sp, #24]
  409850:	cmp	x0, #0x0
  409854:	b.ne	409864 <_Znwm@@Base+0x24>  // b.any
  409858:	ldr	x0, [sp, #24]
  40985c:	add	x0, x0, #0x1
  409860:	str	x0, [sp, #24]
  409864:	ldr	x0, [sp, #24]
  409868:	mov	w0, w0
  40986c:	bl	401680 <malloc@plt>
  409870:	str	x0, [sp, #40]
  409874:	ldr	x0, [sp, #40]
  409878:	cmp	x0, #0x0
  40987c:	b.ne	4098c4 <_Znwm@@Base+0x84>  // b.any
  409880:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409884:	add	x0, x0, #0x940
  409888:	ldr	x0, [x0]
  40988c:	cmp	x0, #0x0
  409890:	b.eq	4098b0 <_Znwm@@Base+0x70>  // b.none
  409894:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409898:	add	x0, x0, #0x940
  40989c:	ldr	x0, [x0]
  4098a0:	bl	409810 <printf@plt+0x80f0>
  4098a4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4098a8:	add	x0, x0, #0xc30
  4098ac:	bl	409810 <printf@plt+0x80f0>
  4098b0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  4098b4:	add	x0, x0, #0xc38
  4098b8:	bl	409810 <printf@plt+0x80f0>
  4098bc:	mov	w0, #0xffffffff            	// #-1
  4098c0:	bl	4014c0 <_exit@plt>
  4098c4:	ldr	x0, [sp, #40]
  4098c8:	ldp	x29, x30, [sp], #48
  4098cc:	ret

00000000004098d0 <_ZdlPv@@Base>:
  4098d0:	stp	x29, x30, [sp, #-32]!
  4098d4:	mov	x29, sp
  4098d8:	str	x0, [sp, #24]
  4098dc:	ldr	x0, [sp, #24]
  4098e0:	cmp	x0, #0x0
  4098e4:	b.eq	4098f0 <_ZdlPv@@Base+0x20>  // b.none
  4098e8:	ldr	x0, [sp, #24]
  4098ec:	bl	4014a0 <free@plt>
  4098f0:	nop
  4098f4:	ldp	x29, x30, [sp], #32
  4098f8:	ret

00000000004098fc <_ZdlPvm@@Base>:
  4098fc:	stp	x29, x30, [sp, #-32]!
  409900:	mov	x29, sp
  409904:	str	x0, [sp, #24]
  409908:	str	x1, [sp, #16]
  40990c:	ldr	x0, [sp, #24]
  409910:	cmp	x0, #0x0
  409914:	b.eq	409920 <_ZdlPvm@@Base+0x24>  // b.none
  409918:	ldr	x0, [sp, #24]
  40991c:	bl	4014a0 <free@plt>
  409920:	nop
  409924:	ldp	x29, x30, [sp], #32
  409928:	ret
  40992c:	stp	x29, x30, [sp, #-48]!
  409930:	mov	x29, sp
  409934:	str	x0, [sp, #24]
  409938:	ldr	x0, [sp, #24]
  40993c:	cmp	x0, #0x0
  409940:	cset	w0, ne  // ne = any
  409944:	and	w0, w0, #0xff
  409948:	mov	w3, w0
  40994c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  409950:	add	x2, x0, #0xc48
  409954:	mov	w1, #0x1b                  	// #27
  409958:	mov	w0, w3
  40995c:	bl	406310 <printf@plt+0x4bf0>
  409960:	str	xzr, [sp, #40]
  409964:	ldr	x0, [sp, #24]
  409968:	ldrb	w0, [x0]
  40996c:	cmp	w0, #0x0
  409970:	b.eq	4099ec <_ZdlPvm@@Base+0xf0>  // b.none
  409974:	ldr	x0, [sp, #40]
  409978:	lsl	x0, x0, #4
  40997c:	str	x0, [sp, #40]
  409980:	ldr	x0, [sp, #24]
  409984:	add	x1, x0, #0x1
  409988:	str	x1, [sp, #24]
  40998c:	ldrb	w0, [x0]
  409990:	and	x0, x0, #0xff
  409994:	ldr	x1, [sp, #40]
  409998:	add	x0, x1, x0
  40999c:	str	x0, [sp, #40]
  4099a0:	ldr	x0, [sp, #40]
  4099a4:	and	x0, x0, #0xf0000000
  4099a8:	str	x0, [sp, #32]
  4099ac:	ldr	x0, [sp, #32]
  4099b0:	cmp	x0, #0x0
  4099b4:	cset	w0, ne  // ne = any
  4099b8:	and	w0, w0, #0xff
  4099bc:	cmp	w0, #0x0
  4099c0:	b.eq	409964 <_ZdlPvm@@Base+0x68>  // b.none
  4099c4:	ldr	x0, [sp, #32]
  4099c8:	lsr	x0, x0, #24
  4099cc:	ldr	x1, [sp, #40]
  4099d0:	eor	x0, x1, x0
  4099d4:	str	x0, [sp, #40]
  4099d8:	ldr	x1, [sp, #40]
  4099dc:	ldr	x0, [sp, #32]
  4099e0:	eor	x0, x1, x0
  4099e4:	str	x0, [sp, #40]
  4099e8:	b	409964 <_ZdlPvm@@Base+0x68>
  4099ec:	ldr	x0, [sp, #40]
  4099f0:	ldp	x29, x30, [sp], #48
  4099f4:	ret
  4099f8:	stp	x29, x30, [sp, #-48]!
  4099fc:	mov	x29, sp
  409a00:	str	w0, [sp, #28]
  409a04:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  409a08:	add	x0, x0, #0xc68
  409a0c:	str	x0, [sp, #40]
  409a10:	ldr	x0, [sp, #40]
  409a14:	ldr	w0, [x0]
  409a18:	ldr	w1, [sp, #28]
  409a1c:	cmp	w1, w0
  409a20:	b.cc	409a68 <_ZdlPvm@@Base+0x16c>  // b.lo, b.ul, b.last
  409a24:	ldr	x0, [sp, #40]
  409a28:	ldr	w0, [x0]
  409a2c:	cmp	w0, #0x0
  409a30:	b.ne	409a58 <_ZdlPvm@@Base+0x15c>  // b.any
  409a34:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409a38:	add	x3, x0, #0x8b0
  409a3c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409a40:	add	x2, x0, #0x8b0
  409a44:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  409a48:	add	x1, x0, #0x8b0
  409a4c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  409a50:	add	x0, x0, #0xcc0
  409a54:	bl	407c74 <printf@plt+0x6554>
  409a58:	ldr	x0, [sp, #40]
  409a5c:	add	x0, x0, #0x4
  409a60:	str	x0, [sp, #40]
  409a64:	b	409a10 <_ZdlPvm@@Base+0x114>
  409a68:	ldr	x0, [sp, #40]
  409a6c:	ldr	w0, [x0]
  409a70:	ldp	x29, x30, [sp], #48
  409a74:	ret
  409a78:	stp	x29, x30, [sp, #-48]!
  409a7c:	mov	x29, sp
  409a80:	str	x0, [sp, #24]
  409a84:	ldr	x0, [sp, #24]
  409a88:	cmp	x0, #0x0
  409a8c:	b.ne	409a98 <_ZdlPvm@@Base+0x19c>  // b.any
  409a90:	mov	x0, #0x0                   	// #0
  409a94:	b	409abc <_ZdlPvm@@Base+0x1c0>
  409a98:	ldr	x0, [sp, #24]
  409a9c:	bl	401420 <strlen@plt>
  409aa0:	add	x0, x0, #0x1
  409aa4:	bl	401680 <malloc@plt>
  409aa8:	str	x0, [sp, #40]
  409aac:	ldr	x1, [sp, #24]
  409ab0:	ldr	x0, [sp, #40]
  409ab4:	bl	401500 <strcpy@plt>
  409ab8:	ldr	x0, [sp, #40]
  409abc:	ldp	x29, x30, [sp], #48
  409ac0:	ret
  409ac4:	sub	sp, sp, #0x10
  409ac8:	str	x0, [sp, #8]
  409acc:	ldr	x0, [sp, #8]
  409ad0:	str	xzr, [x0]
  409ad4:	ldr	x0, [sp, #8]
  409ad8:	str	xzr, [x0, #8]
  409adc:	nop
  409ae0:	add	sp, sp, #0x10
  409ae4:	ret
  409ae8:	stp	x29, x30, [sp, #-64]!
  409aec:	mov	x29, sp
  409af0:	stp	x19, x20, [sp, #16]
  409af4:	str	x21, [sp, #32]
  409af8:	str	x0, [sp, #56]
  409afc:	ldr	x0, [sp, #56]
  409b00:	mov	w1, #0x11                  	// #17
  409b04:	str	w1, [x0, #8]
  409b08:	mov	x19, #0x11                  	// #17
  409b0c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  409b10:	cmp	x19, x0
  409b14:	b.hi	409b34 <_ZdlPvm@@Base+0x238>  // b.pmore
  409b18:	lsl	x0, x19, #4
  409b1c:	bl	4013b0 <_Znam@plt>
  409b20:	mov	x21, x0
  409b24:	mov	x20, x21
  409b28:	sub	x0, x19, #0x1
  409b2c:	mov	x19, x0
  409b30:	b	409b38 <_ZdlPvm@@Base+0x23c>
  409b34:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  409b38:	cmp	x19, #0x0
  409b3c:	b.lt	409b54 <_ZdlPvm@@Base+0x258>  // b.tstop
  409b40:	mov	x0, x20
  409b44:	bl	409ac4 <_ZdlPvm@@Base+0x1c8>
  409b48:	add	x20, x20, #0x10
  409b4c:	sub	x19, x19, #0x1
  409b50:	b	409b38 <_ZdlPvm@@Base+0x23c>
  409b54:	ldr	x0, [sp, #56]
  409b58:	str	x21, [x0]
  409b5c:	ldr	x0, [sp, #56]
  409b60:	str	wzr, [x0, #12]
  409b64:	nop
  409b68:	ldp	x19, x20, [sp, #16]
  409b6c:	ldr	x21, [sp, #32]
  409b70:	ldp	x29, x30, [sp], #64
  409b74:	ret
  409b78:	stp	x29, x30, [sp, #-48]!
  409b7c:	mov	x29, sp
  409b80:	str	x0, [sp, #24]
  409b84:	str	wzr, [sp, #44]
  409b88:	ldr	x0, [sp, #24]
  409b8c:	ldr	w0, [x0, #8]
  409b90:	ldr	w1, [sp, #44]
  409b94:	cmp	w1, w0
  409b98:	b.cs	409bc8 <_ZdlPvm@@Base+0x2cc>  // b.hs, b.nlast
  409b9c:	ldr	x0, [sp, #24]
  409ba0:	ldr	x1, [x0]
  409ba4:	ldr	w0, [sp, #44]
  409ba8:	lsl	x0, x0, #4
  409bac:	add	x0, x1, x0
  409bb0:	ldr	x0, [x0]
  409bb4:	bl	4014a0 <free@plt>
  409bb8:	ldr	w0, [sp, #44]
  409bbc:	add	w0, w0, #0x1
  409bc0:	str	w0, [sp, #44]
  409bc4:	b	409b88 <_ZdlPvm@@Base+0x28c>
  409bc8:	ldr	x0, [sp, #24]
  409bcc:	ldr	x0, [x0]
  409bd0:	cmp	x0, #0x0
  409bd4:	b.eq	409be4 <_ZdlPvm@@Base+0x2e8>  // b.none
  409bd8:	ldr	x0, [sp, #24]
  409bdc:	ldr	x0, [x0]
  409be0:	bl	401600 <_ZdaPv@plt>
  409be4:	nop
  409be8:	ldp	x29, x30, [sp], #48
  409bec:	ret
  409bf0:	stp	x29, x30, [sp, #-128]!
  409bf4:	mov	x29, sp
  409bf8:	stp	x19, x20, [sp, #16]
  409bfc:	str	x21, [sp, #32]
  409c00:	str	x0, [sp, #72]
  409c04:	str	x1, [sp, #64]
  409c08:	str	x2, [sp, #56]
  409c0c:	ldr	x0, [sp, #64]
  409c10:	cmp	x0, #0x0
  409c14:	cset	w0, ne  // ne = any
  409c18:	and	w0, w0, #0xff
  409c1c:	mov	w3, w0
  409c20:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  409c24:	add	x2, x0, #0xce0
  409c28:	mov	w1, #0x23                  	// #35
  409c2c:	mov	w0, w3
  409c30:	bl	406310 <printf@plt+0x4bf0>
  409c34:	ldr	x0, [sp, #64]
  409c38:	bl	40992c <_ZdlPvm@@Base+0x30>
  409c3c:	str	x0, [sp, #104]
  409c40:	ldr	x0, [sp, #72]
  409c44:	ldr	w0, [x0, #8]
  409c48:	mov	w1, w0
  409c4c:	ldr	x0, [sp, #104]
  409c50:	udiv	x2, x0, x1
  409c54:	mul	x1, x2, x1
  409c58:	sub	x0, x0, x1
  409c5c:	str	w0, [sp, #124]
  409c60:	ldr	x0, [sp, #72]
  409c64:	ldr	x1, [x0]
  409c68:	ldr	w0, [sp, #124]
  409c6c:	lsl	x0, x0, #4
  409c70:	add	x0, x1, x0
  409c74:	ldr	x0, [x0]
  409c78:	cmp	x0, #0x0
  409c7c:	b.eq	409d0c <_ZdlPvm@@Base+0x410>  // b.none
  409c80:	ldr	x0, [sp, #72]
  409c84:	ldr	x1, [x0]
  409c88:	ldr	w0, [sp, #124]
  409c8c:	lsl	x0, x0, #4
  409c90:	add	x0, x1, x0
  409c94:	ldr	x0, [x0]
  409c98:	ldr	x1, [sp, #64]
  409c9c:	bl	401650 <strcmp@plt>
  409ca0:	cmp	w0, #0x0
  409ca4:	b.ne	409ce0 <_ZdlPvm@@Base+0x3e4>  // b.any
  409ca8:	ldr	x0, [sp, #72]
  409cac:	ldr	x1, [x0]
  409cb0:	ldr	w0, [sp, #124]
  409cb4:	lsl	x0, x0, #4
  409cb8:	add	x0, x1, x0
  409cbc:	ldr	x1, [sp, #56]
  409cc0:	str	x1, [x0, #8]
  409cc4:	ldr	x0, [sp, #72]
  409cc8:	ldr	x1, [x0]
  409ccc:	ldr	w0, [sp, #124]
  409cd0:	lsl	x0, x0, #4
  409cd4:	add	x0, x1, x0
  409cd8:	ldr	x0, [x0]
  409cdc:	b	40a00c <_ZdlPvm@@Base+0x710>
  409ce0:	ldr	w0, [sp, #124]
  409ce4:	cmp	w0, #0x0
  409ce8:	b.ne	409cfc <_ZdlPvm@@Base+0x400>  // b.any
  409cec:	ldr	x0, [sp, #72]
  409cf0:	ldr	w0, [x0, #8]
  409cf4:	sub	w0, w0, #0x1
  409cf8:	b	409d04 <_ZdlPvm@@Base+0x408>
  409cfc:	ldr	w0, [sp, #124]
  409d00:	sub	w0, w0, #0x1
  409d04:	str	w0, [sp, #124]
  409d08:	b	409c60 <_ZdlPvm@@Base+0x364>
  409d0c:	ldr	x0, [sp, #56]
  409d10:	cmp	x0, #0x0
  409d14:	b.ne	409d20 <_ZdlPvm@@Base+0x424>  // b.any
  409d18:	mov	x0, #0x0                   	// #0
  409d1c:	b	40a00c <_ZdlPvm@@Base+0x710>
  409d20:	ldr	x0, [sp, #72]
  409d24:	ldr	w0, [x0, #12]
  409d28:	lsl	w1, w0, #2
  409d2c:	ldr	x0, [sp, #72]
  409d30:	ldr	w0, [x0, #8]
  409d34:	cmp	w1, w0
  409d38:	b.cc	409f9c <_ZdlPvm@@Base+0x6a0>  // b.lo, b.ul, b.last
  409d3c:	ldr	x0, [sp, #72]
  409d40:	ldr	x0, [x0]
  409d44:	str	x0, [sp, #96]
  409d48:	ldr	x0, [sp, #72]
  409d4c:	ldr	w0, [x0, #8]
  409d50:	str	w0, [sp, #92]
  409d54:	ldr	x0, [sp, #72]
  409d58:	ldr	w0, [x0, #8]
  409d5c:	bl	4099f8 <_ZdlPvm@@Base+0xfc>
  409d60:	mov	w1, w0
  409d64:	ldr	x0, [sp, #72]
  409d68:	str	w1, [x0, #8]
  409d6c:	ldr	x0, [sp, #72]
  409d70:	ldr	w0, [x0, #8]
  409d74:	mov	w19, w0
  409d78:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  409d7c:	cmp	x19, x0
  409d80:	b.hi	409da0 <_ZdlPvm@@Base+0x4a4>  // b.pmore
  409d84:	lsl	x0, x19, #4
  409d88:	bl	4013b0 <_Znam@plt>
  409d8c:	mov	x21, x0
  409d90:	mov	x20, x21
  409d94:	sub	x0, x19, #0x1
  409d98:	mov	x19, x0
  409d9c:	b	409da4 <_ZdlPvm@@Base+0x4a8>
  409da0:	bl	401640 <__cxa_throw_bad_array_new_length@plt>
  409da4:	cmp	x19, #0x0
  409da8:	b.lt	409dc0 <_ZdlPvm@@Base+0x4c4>  // b.tstop
  409dac:	mov	x0, x20
  409db0:	bl	409ac4 <_ZdlPvm@@Base+0x1c8>
  409db4:	add	x20, x20, #0x10
  409db8:	sub	x19, x19, #0x1
  409dbc:	b	409da4 <_ZdlPvm@@Base+0x4a8>
  409dc0:	ldr	x0, [sp, #72]
  409dc4:	str	x21, [x0]
  409dc8:	str	wzr, [sp, #120]
  409dcc:	ldr	w1, [sp, #120]
  409dd0:	ldr	w0, [sp, #92]
  409dd4:	cmp	w1, w0
  409dd8:	b.cs	409f1c <_ZdlPvm@@Base+0x620>  // b.hs, b.nlast
  409ddc:	ldr	w0, [sp, #120]
  409de0:	lsl	x0, x0, #4
  409de4:	ldr	x1, [sp, #96]
  409de8:	add	x0, x1, x0
  409dec:	ldr	x0, [x0]
  409df0:	cmp	x0, #0x0
  409df4:	b.eq	409f0c <_ZdlPvm@@Base+0x610>  // b.none
  409df8:	ldr	w0, [sp, #120]
  409dfc:	lsl	x0, x0, #4
  409e00:	ldr	x1, [sp, #96]
  409e04:	add	x0, x1, x0
  409e08:	ldr	x0, [x0, #8]
  409e0c:	cmp	x0, #0x0
  409e10:	b.ne	409e30 <_ZdlPvm@@Base+0x534>  // b.any
  409e14:	ldr	w0, [sp, #120]
  409e18:	lsl	x0, x0, #4
  409e1c:	ldr	x1, [sp, #96]
  409e20:	add	x0, x1, x0
  409e24:	ldr	x0, [x0]
  409e28:	bl	4014a0 <free@plt>
  409e2c:	b	409f0c <_ZdlPvm@@Base+0x610>
  409e30:	ldr	w0, [sp, #120]
  409e34:	lsl	x0, x0, #4
  409e38:	ldr	x1, [sp, #96]
  409e3c:	add	x0, x1, x0
  409e40:	ldr	x0, [x0]
  409e44:	bl	40992c <_ZdlPvm@@Base+0x30>
  409e48:	mov	x1, x0
  409e4c:	ldr	x0, [sp, #72]
  409e50:	ldr	w0, [x0, #8]
  409e54:	mov	w0, w0
  409e58:	udiv	x2, x1, x0
  409e5c:	mul	x0, x2, x0
  409e60:	sub	x0, x1, x0
  409e64:	str	w0, [sp, #116]
  409e68:	ldr	x0, [sp, #72]
  409e6c:	ldr	x1, [x0]
  409e70:	ldr	w0, [sp, #116]
  409e74:	lsl	x0, x0, #4
  409e78:	add	x0, x1, x0
  409e7c:	ldr	x0, [x0]
  409e80:	cmp	x0, #0x0
  409e84:	b.eq	409eb4 <_ZdlPvm@@Base+0x5b8>  // b.none
  409e88:	ldr	w0, [sp, #116]
  409e8c:	cmp	w0, #0x0
  409e90:	b.ne	409ea4 <_ZdlPvm@@Base+0x5a8>  // b.any
  409e94:	ldr	x0, [sp, #72]
  409e98:	ldr	w0, [x0, #8]
  409e9c:	sub	w0, w0, #0x1
  409ea0:	b	409eac <_ZdlPvm@@Base+0x5b0>
  409ea4:	ldr	w0, [sp, #116]
  409ea8:	sub	w0, w0, #0x1
  409eac:	str	w0, [sp, #116]
  409eb0:	b	409e68 <_ZdlPvm@@Base+0x56c>
  409eb4:	ldr	w0, [sp, #120]
  409eb8:	lsl	x0, x0, #4
  409ebc:	ldr	x1, [sp, #96]
  409ec0:	add	x1, x1, x0
  409ec4:	ldr	x0, [sp, #72]
  409ec8:	ldr	x2, [x0]
  409ecc:	ldr	w0, [sp, #116]
  409ed0:	lsl	x0, x0, #4
  409ed4:	add	x0, x2, x0
  409ed8:	ldr	x1, [x1]
  409edc:	str	x1, [x0]
  409ee0:	ldr	w0, [sp, #120]
  409ee4:	lsl	x0, x0, #4
  409ee8:	ldr	x1, [sp, #96]
  409eec:	add	x1, x1, x0
  409ef0:	ldr	x0, [sp, #72]
  409ef4:	ldr	x2, [x0]
  409ef8:	ldr	w0, [sp, #116]
  409efc:	lsl	x0, x0, #4
  409f00:	add	x0, x2, x0
  409f04:	ldr	x1, [x1, #8]
  409f08:	str	x1, [x0, #8]
  409f0c:	ldr	w0, [sp, #120]
  409f10:	add	w0, w0, #0x1
  409f14:	str	w0, [sp, #120]
  409f18:	b	409dcc <_ZdlPvm@@Base+0x4d0>
  409f1c:	ldr	x0, [sp, #72]
  409f20:	ldr	w0, [x0, #8]
  409f24:	mov	w1, w0
  409f28:	ldr	x0, [sp, #104]
  409f2c:	udiv	x2, x0, x1
  409f30:	mul	x1, x2, x1
  409f34:	sub	x0, x0, x1
  409f38:	str	w0, [sp, #124]
  409f3c:	ldr	x0, [sp, #72]
  409f40:	ldr	x1, [x0]
  409f44:	ldr	w0, [sp, #124]
  409f48:	lsl	x0, x0, #4
  409f4c:	add	x0, x1, x0
  409f50:	ldr	x0, [x0]
  409f54:	cmp	x0, #0x0
  409f58:	b.eq	409f88 <_ZdlPvm@@Base+0x68c>  // b.none
  409f5c:	ldr	w0, [sp, #124]
  409f60:	cmp	w0, #0x0
  409f64:	b.ne	409f78 <_ZdlPvm@@Base+0x67c>  // b.any
  409f68:	ldr	x0, [sp, #72]
  409f6c:	ldr	w0, [x0, #8]
  409f70:	sub	w0, w0, #0x1
  409f74:	b	409f80 <_ZdlPvm@@Base+0x684>
  409f78:	ldr	w0, [sp, #124]
  409f7c:	sub	w0, w0, #0x1
  409f80:	str	w0, [sp, #124]
  409f84:	b	409f3c <_ZdlPvm@@Base+0x640>
  409f88:	ldr	x0, [sp, #96]
  409f8c:	cmp	x0, #0x0
  409f90:	b.eq	409f9c <_ZdlPvm@@Base+0x6a0>  // b.none
  409f94:	ldr	x0, [sp, #96]
  409f98:	bl	401600 <_ZdaPv@plt>
  409f9c:	ldr	x0, [sp, #64]
  409fa0:	bl	401420 <strlen@plt>
  409fa4:	add	x0, x0, #0x1
  409fa8:	bl	401680 <malloc@plt>
  409fac:	str	x0, [sp, #80]
  409fb0:	ldr	x1, [sp, #64]
  409fb4:	ldr	x0, [sp, #80]
  409fb8:	bl	401500 <strcpy@plt>
  409fbc:	ldr	x0, [sp, #72]
  409fc0:	ldr	x1, [x0]
  409fc4:	ldr	w0, [sp, #124]
  409fc8:	lsl	x0, x0, #4
  409fcc:	add	x0, x1, x0
  409fd0:	ldr	x1, [sp, #80]
  409fd4:	str	x1, [x0]
  409fd8:	ldr	x0, [sp, #72]
  409fdc:	ldr	x1, [x0]
  409fe0:	ldr	w0, [sp, #124]
  409fe4:	lsl	x0, x0, #4
  409fe8:	add	x0, x1, x0
  409fec:	ldr	x1, [sp, #56]
  409ff0:	str	x1, [x0, #8]
  409ff4:	ldr	x0, [sp, #72]
  409ff8:	ldr	w0, [x0, #12]
  409ffc:	add	w1, w0, #0x1
  40a000:	ldr	x0, [sp, #72]
  40a004:	str	w1, [x0, #12]
  40a008:	ldr	x0, [sp, #80]
  40a00c:	ldp	x19, x20, [sp, #16]
  40a010:	ldr	x21, [sp, #32]
  40a014:	ldp	x29, x30, [sp], #128
  40a018:	ret
  40a01c:	stp	x29, x30, [sp, #-48]!
  40a020:	mov	x29, sp
  40a024:	str	x0, [sp, #24]
  40a028:	str	x1, [sp, #16]
  40a02c:	ldr	x0, [sp, #16]
  40a030:	cmp	x0, #0x0
  40a034:	cset	w0, ne  // ne = any
  40a038:	and	w0, w0, #0xff
  40a03c:	mov	w3, w0
  40a040:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  40a044:	add	x2, x0, #0xce0
  40a048:	mov	w1, #0x23                  	// #35
  40a04c:	mov	w0, w3
  40a050:	bl	406310 <printf@plt+0x4bf0>
  40a054:	ldr	x0, [sp, #16]
  40a058:	bl	40992c <_ZdlPvm@@Base+0x30>
  40a05c:	mov	x1, x0
  40a060:	ldr	x0, [sp, #24]
  40a064:	ldr	w0, [x0, #8]
  40a068:	mov	w0, w0
  40a06c:	udiv	x2, x1, x0
  40a070:	mul	x0, x2, x0
  40a074:	sub	x0, x1, x0
  40a078:	str	w0, [sp, #44]
  40a07c:	ldr	x0, [sp, #24]
  40a080:	ldr	x1, [x0]
  40a084:	ldr	w0, [sp, #44]
  40a088:	lsl	x0, x0, #4
  40a08c:	add	x0, x1, x0
  40a090:	ldr	x0, [x0]
  40a094:	cmp	x0, #0x0
  40a098:	b.eq	40a10c <_ZdlPvm@@Base+0x810>  // b.none
  40a09c:	ldr	x0, [sp, #24]
  40a0a0:	ldr	x1, [x0]
  40a0a4:	ldr	w0, [sp, #44]
  40a0a8:	lsl	x0, x0, #4
  40a0ac:	add	x0, x1, x0
  40a0b0:	ldr	x0, [x0]
  40a0b4:	ldr	x1, [sp, #16]
  40a0b8:	bl	401650 <strcmp@plt>
  40a0bc:	cmp	w0, #0x0
  40a0c0:	b.ne	40a0e0 <_ZdlPvm@@Base+0x7e4>  // b.any
  40a0c4:	ldr	x0, [sp, #24]
  40a0c8:	ldr	x1, [x0]
  40a0cc:	ldr	w0, [sp, #44]
  40a0d0:	lsl	x0, x0, #4
  40a0d4:	add	x0, x1, x0
  40a0d8:	ldr	x0, [x0, #8]
  40a0dc:	b	40a110 <_ZdlPvm@@Base+0x814>
  40a0e0:	ldr	w0, [sp, #44]
  40a0e4:	cmp	w0, #0x0
  40a0e8:	b.ne	40a0fc <_ZdlPvm@@Base+0x800>  // b.any
  40a0ec:	ldr	x0, [sp, #24]
  40a0f0:	ldr	w0, [x0, #8]
  40a0f4:	sub	w0, w0, #0x1
  40a0f8:	b	40a104 <_ZdlPvm@@Base+0x808>
  40a0fc:	ldr	w0, [sp, #44]
  40a100:	sub	w0, w0, #0x1
  40a104:	str	w0, [sp, #44]
  40a108:	b	40a07c <_ZdlPvm@@Base+0x780>
  40a10c:	mov	x0, #0x0                   	// #0
  40a110:	ldp	x29, x30, [sp], #48
  40a114:	ret
  40a118:	stp	x29, x30, [sp, #-48]!
  40a11c:	mov	x29, sp
  40a120:	str	x0, [sp, #24]
  40a124:	str	x1, [sp, #16]
  40a128:	ldr	x0, [sp, #16]
  40a12c:	ldr	x0, [x0]
  40a130:	str	x0, [sp, #32]
  40a134:	ldr	x0, [sp, #32]
  40a138:	cmp	x0, #0x0
  40a13c:	cset	w0, ne  // ne = any
  40a140:	and	w0, w0, #0xff
  40a144:	mov	w3, w0
  40a148:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3704>
  40a14c:	add	x2, x0, #0xce0
  40a150:	mov	w1, #0x23                  	// #35
  40a154:	mov	w0, w3
  40a158:	bl	406310 <printf@plt+0x4bf0>
  40a15c:	ldr	x0, [sp, #32]
  40a160:	bl	40992c <_ZdlPvm@@Base+0x30>
  40a164:	mov	x1, x0
  40a168:	ldr	x0, [sp, #24]
  40a16c:	ldr	w0, [x0, #8]
  40a170:	mov	w0, w0
  40a174:	udiv	x2, x1, x0
  40a178:	mul	x0, x2, x0
  40a17c:	sub	x0, x1, x0
  40a180:	str	w0, [sp, #44]
  40a184:	ldr	x0, [sp, #24]
  40a188:	ldr	x1, [x0]
  40a18c:	ldr	w0, [sp, #44]
  40a190:	lsl	x0, x0, #4
  40a194:	add	x0, x1, x0
  40a198:	ldr	x0, [x0]
  40a19c:	cmp	x0, #0x0
  40a1a0:	b.eq	40a234 <_ZdlPvm@@Base+0x938>  // b.none
  40a1a4:	ldr	x0, [sp, #24]
  40a1a8:	ldr	x1, [x0]
  40a1ac:	ldr	w0, [sp, #44]
  40a1b0:	lsl	x0, x0, #4
  40a1b4:	add	x0, x1, x0
  40a1b8:	ldr	x0, [x0]
  40a1bc:	ldr	x1, [sp, #32]
  40a1c0:	bl	401650 <strcmp@plt>
  40a1c4:	cmp	w0, #0x0
  40a1c8:	b.ne	40a208 <_ZdlPvm@@Base+0x90c>  // b.any
  40a1cc:	ldr	x0, [sp, #24]
  40a1d0:	ldr	x1, [x0]
  40a1d4:	ldr	w0, [sp, #44]
  40a1d8:	lsl	x0, x0, #4
  40a1dc:	add	x0, x1, x0
  40a1e0:	ldr	x1, [x0]
  40a1e4:	ldr	x0, [sp, #16]
  40a1e8:	str	x1, [x0]
  40a1ec:	ldr	x0, [sp, #24]
  40a1f0:	ldr	x1, [x0]
  40a1f4:	ldr	w0, [sp, #44]
  40a1f8:	lsl	x0, x0, #4
  40a1fc:	add	x0, x1, x0
  40a200:	ldr	x0, [x0, #8]
  40a204:	b	40a238 <_ZdlPvm@@Base+0x93c>
  40a208:	ldr	w0, [sp, #44]
  40a20c:	cmp	w0, #0x0
  40a210:	b.ne	40a224 <_ZdlPvm@@Base+0x928>  // b.any
  40a214:	ldr	x0, [sp, #24]
  40a218:	ldr	w0, [x0, #8]
  40a21c:	sub	w0, w0, #0x1
  40a220:	b	40a22c <_ZdlPvm@@Base+0x930>
  40a224:	ldr	w0, [sp, #44]
  40a228:	sub	w0, w0, #0x1
  40a22c:	str	w0, [sp, #44]
  40a230:	b	40a184 <_ZdlPvm@@Base+0x888>
  40a234:	mov	x0, #0x0                   	// #0
  40a238:	ldp	x29, x30, [sp], #48
  40a23c:	ret
  40a240:	sub	sp, sp, #0x10
  40a244:	str	x0, [sp, #8]
  40a248:	str	x1, [sp]
  40a24c:	ldr	x0, [sp, #8]
  40a250:	ldr	x1, [sp]
  40a254:	str	x1, [x0]
  40a258:	ldr	x0, [sp, #8]
  40a25c:	str	wzr, [x0, #8]
  40a260:	nop
  40a264:	add	sp, sp, #0x10
  40a268:	ret
  40a26c:	sub	sp, sp, #0x30
  40a270:	str	x0, [sp, #24]
  40a274:	str	x1, [sp, #16]
  40a278:	str	x2, [sp, #8]
  40a27c:	ldr	x0, [sp, #24]
  40a280:	ldr	x0, [x0]
  40a284:	ldr	w0, [x0, #8]
  40a288:	str	w0, [sp, #44]
  40a28c:	ldr	x0, [sp, #24]
  40a290:	ldr	x0, [x0]
  40a294:	ldr	x0, [x0]
  40a298:	str	x0, [sp, #32]
  40a29c:	ldr	x0, [sp, #24]
  40a2a0:	ldr	w0, [x0, #8]
  40a2a4:	ldr	w1, [sp, #44]
  40a2a8:	cmp	w1, w0
  40a2ac:	b.ls	40a350 <_ZdlPvm@@Base+0xa54>  // b.plast
  40a2b0:	ldr	x0, [sp, #24]
  40a2b4:	ldr	w0, [x0, #8]
  40a2b8:	mov	w0, w0
  40a2bc:	lsl	x0, x0, #4
  40a2c0:	ldr	x1, [sp, #32]
  40a2c4:	add	x0, x1, x0
  40a2c8:	ldr	x0, [x0]
  40a2cc:	cmp	x0, #0x0
  40a2d0:	b.eq	40a338 <_ZdlPvm@@Base+0xa3c>  // b.none
  40a2d4:	ldr	x0, [sp, #24]
  40a2d8:	ldr	w0, [x0, #8]
  40a2dc:	mov	w0, w0
  40a2e0:	lsl	x0, x0, #4
  40a2e4:	ldr	x1, [sp, #32]
  40a2e8:	add	x0, x1, x0
  40a2ec:	ldr	x1, [x0]
  40a2f0:	ldr	x0, [sp, #16]
  40a2f4:	str	x1, [x0]
  40a2f8:	ldr	x0, [sp, #24]
  40a2fc:	ldr	w0, [x0, #8]
  40a300:	mov	w0, w0
  40a304:	lsl	x0, x0, #4
  40a308:	ldr	x1, [sp, #32]
  40a30c:	add	x0, x1, x0
  40a310:	ldr	x1, [x0, #8]
  40a314:	ldr	x0, [sp, #8]
  40a318:	str	x1, [x0]
  40a31c:	ldr	x0, [sp, #24]
  40a320:	ldr	w0, [x0, #8]
  40a324:	add	w1, w0, #0x1
  40a328:	ldr	x0, [sp, #24]
  40a32c:	str	w1, [x0, #8]
  40a330:	mov	w0, #0x1                   	// #1
  40a334:	b	40a354 <_ZdlPvm@@Base+0xa58>
  40a338:	ldr	x0, [sp, #24]
  40a33c:	ldr	w0, [x0, #8]
  40a340:	add	w1, w0, #0x1
  40a344:	ldr	x0, [sp, #24]
  40a348:	str	w1, [x0, #8]
  40a34c:	b	40a29c <_ZdlPvm@@Base+0x9a0>
  40a350:	mov	w0, #0x0                   	// #0
  40a354:	add	sp, sp, #0x30
  40a358:	ret
  40a35c:	stp	x29, x30, [sp, #-48]!
  40a360:	mov	x29, sp
  40a364:	str	x0, [sp, #24]
  40a368:	str	wzr, [sp, #44]
  40a36c:	ldr	w0, [sp, #44]
  40a370:	cmp	w0, #0x80b
  40a374:	b.hi	40a3e0 <_ZdlPvm@@Base+0xae4>  // b.pmore
  40a378:	mov	x0, #0x8                   	// #8
  40a37c:	bl	4013b0 <_Znam@plt>
  40a380:	str	x0, [sp, #32]
  40a384:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  40a388:	add	x1, x0, #0x988
  40a38c:	ldr	w0, [sp, #44]
  40a390:	lsl	x0, x0, #4
  40a394:	add	x0, x1, x0
  40a398:	ldr	x1, [x0, #8]
  40a39c:	ldr	x0, [sp, #32]
  40a3a0:	str	x1, [x0]
  40a3a4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x22704>
  40a3a8:	add	x1, x0, #0x988
  40a3ac:	ldr	w0, [sp, #44]
  40a3b0:	lsl	x0, x0, #4
  40a3b4:	add	x0, x1, x0
  40a3b8:	ldr	x0, [x0]
  40a3bc:	ldr	x2, [sp, #32]
  40a3c0:	mov	x1, x0
  40a3c4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40a3c8:	add	x0, x0, #0x948
  40a3cc:	bl	409bf0 <_ZdlPvm@@Base+0x2f4>
  40a3d0:	ldr	w0, [sp, #44]
  40a3d4:	add	w0, w0, #0x1
  40a3d8:	str	w0, [sp, #44]
  40a3dc:	b	40a36c <_ZdlPvm@@Base+0xa70>
  40a3e0:	nop
  40a3e4:	ldp	x29, x30, [sp], #48
  40a3e8:	ret
  40a3ec:	stp	x29, x30, [sp, #-48]!
  40a3f0:	mov	x29, sp
  40a3f4:	str	x0, [sp, #24]
  40a3f8:	ldr	x1, [sp, #24]
  40a3fc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40a400:	add	x0, x0, #0x948
  40a404:	bl	40a01c <_ZdlPvm@@Base+0x720>
  40a408:	str	x0, [sp, #40]
  40a40c:	ldr	x0, [sp, #40]
  40a410:	cmp	x0, #0x0
  40a414:	b.eq	40a424 <_ZdlPvm@@Base+0xb28>  // b.none
  40a418:	ldr	x0, [sp, #40]
  40a41c:	ldr	x0, [x0]
  40a420:	b	40a428 <_ZdlPvm@@Base+0xb2c>
  40a424:	mov	x0, #0x0                   	// #0
  40a428:	ldp	x29, x30, [sp], #48
  40a42c:	ret
  40a430:	stp	x29, x30, [sp, #-32]!
  40a434:	mov	x29, sp
  40a438:	str	w0, [sp, #28]
  40a43c:	str	w1, [sp, #24]
  40a440:	ldr	w0, [sp, #28]
  40a444:	cmp	w0, #0x1
  40a448:	b.ne	40a490 <_ZdlPvm@@Base+0xb94>  // b.any
  40a44c:	ldr	w1, [sp, #24]
  40a450:	mov	w0, #0xffff                	// #65535
  40a454:	cmp	w1, w0
  40a458:	b.ne	40a490 <_ZdlPvm@@Base+0xb94>  // b.any
  40a45c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40a460:	add	x0, x0, #0x948
  40a464:	bl	409ae8 <_ZdlPvm@@Base+0x1ec>
  40a468:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x20704>
  40a46c:	add	x2, x0, #0x1c8
  40a470:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40a474:	add	x1, x0, #0x948
  40a478:	adrp	x0, 409000 <printf@plt+0x78e0>
  40a47c:	add	x0, x0, #0xb78
  40a480:	bl	4015c0 <__cxa_atexit@plt>
  40a484:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x598>
  40a488:	add	x0, x0, #0x958
  40a48c:	bl	40a35c <_ZdlPvm@@Base+0xa60>
  40a490:	nop
  40a494:	ldp	x29, x30, [sp], #32
  40a498:	ret
  40a49c:	stp	x29, x30, [sp, #-16]!
  40a4a0:	mov	x29, sp
  40a4a4:	mov	w1, #0xffff                	// #65535
  40a4a8:	mov	w0, #0x1                   	// #1
  40a4ac:	bl	40a430 <_ZdlPvm@@Base+0xb34>
  40a4b0:	ldp	x29, x30, [sp], #16
  40a4b4:	ret
  40a4b8:	stp	x29, x30, [sp, #-64]!
  40a4bc:	mov	x29, sp
  40a4c0:	stp	x19, x20, [sp, #16]
  40a4c4:	adrp	x20, 429000 <_ZdlPvm@@Base+0x1f704>
  40a4c8:	add	x20, x20, #0xdc0
  40a4cc:	stp	x21, x22, [sp, #32]
  40a4d0:	adrp	x21, 429000 <_ZdlPvm@@Base+0x1f704>
  40a4d4:	add	x21, x21, #0xd90
  40a4d8:	sub	x20, x20, x21
  40a4dc:	mov	w22, w0
  40a4e0:	stp	x23, x24, [sp, #48]
  40a4e4:	mov	x23, x1
  40a4e8:	mov	x24, x2
  40a4ec:	bl	401378 <_Znam@plt-0x38>
  40a4f0:	cmp	xzr, x20, asr #3
  40a4f4:	b.eq	40a520 <_ZdlPvm@@Base+0xc24>  // b.none
  40a4f8:	asr	x20, x20, #3
  40a4fc:	mov	x19, #0x0                   	// #0
  40a500:	ldr	x3, [x21, x19, lsl #3]
  40a504:	mov	x2, x24
  40a508:	add	x19, x19, #0x1
  40a50c:	mov	x1, x23
  40a510:	mov	w0, w22
  40a514:	blr	x3
  40a518:	cmp	x20, x19
  40a51c:	b.ne	40a500 <_ZdlPvm@@Base+0xc04>  // b.any
  40a520:	ldp	x19, x20, [sp, #16]
  40a524:	ldp	x21, x22, [sp, #32]
  40a528:	ldp	x23, x24, [sp, #48]
  40a52c:	ldp	x29, x30, [sp], #64
  40a530:	ret
  40a534:	nop
  40a538:	ret
  40a53c:	nop
  40a540:	mov	x2, x1
  40a544:	mov	w1, w0
  40a548:	mov	w0, #0x0                   	// #0
  40a54c:	b	4013c0 <__fxstat@plt>

Disassembly of section .fini:

000000000040a550 <.fini>:
  40a550:	stp	x29, x30, [sp, #-16]!
  40a554:	mov	x29, sp
  40a558:	ldp	x29, x30, [sp], #16
  40a55c:	ret
