# ğŸ§  Processing-In-Memory (PIM) Architecture with Embedded SRAM

This project explores a **Processing-In-Memory (PIM)** architecture integrated with **SRAM**, designed and implemented using **Cadence Virtuoso**. The goal is to minimize data movement between memory and processing units, significantly improving performance and energy efficiency for data-intensive applications.

---

## ğŸ“ Block Diagram of the PIM Architecture

<img src="https://github.com/user-attachments/assets/f95a754e-d750-416a-a7aa-e865b010f369" width="450"/>

The system integrates compute units directly within or near the memory arrays to reduce latency and energy cost associated with memory access.

---

## ğŸ”§ SRAM-Based Compute Units

### ğŸ“¦ SRAM Cell Integration
<img src="https://github.com/user-attachments/assets/35605a97-dcb3-4b2a-a237-a8f9ddab4b95" width="400"/>

- Embedded SRAM cells serve as both storage and computational logic elements.
- Logic operations such as AND, OR, and XOR are supported directly within memory.

---

### ğŸ§² Peripheral Logic + Wordline Driver
<img src="https://github.com/user-attachments/assets/ebf2d3e3-6f28-41f6-b5c4-01e24ea814a8" width="400"/>

- Peripheral circuits (e.g., wordline drivers, sense amplifiers, decoders) are enhanced to support in-memory computing.
- Bit-line manipulation enables data-parallel operations.

---

## ğŸ’¡ Key Features

- âœ… **In-Memory Logic Operations**
- âœ… **Reduced Data Movement**
- âœ… **Low Latency Memory Access**
- âœ… **Custom Peripheral Circuitry**
- âœ… **Scalable to Larger SRAM Arrays**

---

## ğŸ§ª Tools & Technology

- **Design Environment**: Cadence Virtuoso
- **Simulation**: Spectre (transistor-level)
- **Technology Node**: [e.g., 65nm / 45nm / 28nm â€” *(update accordingly)*]
- **Memory Type**: 6T SRAM Cell with modified bit-line access

---

## ğŸ“‚ Project Structure

```bash
.
â”œâ”€â”€ layout/               # Virtuoso layout files (.gds, .oa)
â”œâ”€â”€ schematic/            # Schematic cells (in Cadence)
â”œâ”€â”€ sim/                  # Spectre simulation setup and results
â”œâ”€â”€ docs/                 # Block diagrams, papers, and documentation
â””â”€â”€ README.md             # Project overview

