# åŸºäº Nexy4 DDR å¼€å‘æ¿çš„ FPGA æ•°å­—é’Ÿé¡¹ç›®
è¯¾ç¨‹ï¼šæ•°ç”µå®éªŒ/ç”µå­çº¿è·¯è®¾è®¡ã€æµ‹è¯•åŠå®éªŒï¼ˆäºŒï¼‰  
æˆè¯¾ï¼šé’Ÿ--  
---
æ‰€æœ‰ä»£ç å‡ä¸ºæœ¬äººç‹¬ç«‹å®Œæˆï¼Œæœªå‚è€ƒ LLM ~~æˆ–åœ£é—ç‰©~~ã€‚  

## ç®€è¦ä»‹ç»
**å®éªŒç›®çš„**ï¼š æŒæ¡ä½¿ç”¨ VerilogHDL è®¾è®¡æ•°å­—ç³»ç»Ÿçš„æ–¹æ³•  
**å®éªŒç›®æ ‡**ï¼š ç”¨ Verilog HDL å®ç° P250 è®¾è®¡ä»»åŠ¡ 7.4.4 è®¾è®¡è¯¾é¢˜ 1  

æ•°å­—é’Ÿé¡¹ç›®æœ‰ä»¥ä¸‹å‡ ç‚¹éªŒæ”¶ä»»åŠ¡ï¼š  

**å¿…åš**:  

- [x] åŸºç¡€è®¡æ—¶åŠŸèƒ½
- [x] æ ¡æ—¶åŠŸèƒ½
- [x] ï¼ˆæ‰‹ç»˜æ¨¡å—è¿æ¥å›¾ï¼‰

**é€‰åšï¼š**

- [x] ä»»æ„é—¹é’Ÿ
- [x] 12/24å°æ—¶åˆ¶å¯åˆ‡æ¢
- [x] æŠ¥æ•´ç‚¹æ•°ï¼ˆå‡ ç‚¹é’Ÿ LED é—ªçƒå‡ ä¸‹ï¼‰  

## å®éªŒç¯å¢ƒ
- Xilinx Vivado 2024.1
- Diligent Nexy4 DDR (Artix-7 series)

## è¿è¡Œ
å°†æœ¬é¡¹ç›®å¯¼å…¥ä½ çš„ Vivado ä¸­ï¼š  
1. æ‰“å¼€ Vivadoï¼Œç¡®ä¿å®‰è£…äº† Artix-7 ç³»åˆ—ç¯å¢ƒ
2. èœå•æ  `File` -> `Project` -> `Open...`
3. æ–‡ä»¶é€‰æ‹©å™¨ä¸­ï¼Œæ‰¾åˆ°æœ¬åœ°ä»“åº“çš„è·¯å¾„ï¼ˆæ‰¾ä¸åˆ°ï¼Ÿ[å¯ä»¥ä¸‹è½½ zip æ–‡ä»¶è§£å‹](https://github.com/vietnh1009/ASCII-generator/issues/23)ğŸ¤“ï¼‰
4. æ‰“å¼€ `project_clock.xpr`  
å¦‚æœæŠ¥é”™ï¼Œå¯èƒ½æ˜¯è·¯å¾„å¯¹ä¸ä¸Šã€‚å°† `project_clock.xpr` ç¬¬ 7 è¡Œçš„ Path æ”¹ä¸ºä½ æœ¬åœ°ä»“åº“çš„è·¯å¾„ã€‚  
  
è‡ªè¡Œç¼–è¯‘ï¼š  
1. Run Synthesis
2. Run Implementation
3. Generate Bitstream
4. Open Hardware Manager - Auto Connect
5. Program Device

## åŠŸèƒ½/æ¨¡å—è¯¦è§£
è§ [module_zh.md] å’•å’•å’•ï½  

## License
UNLICENSE
