# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project digital_down_converter
# Compile of testbench.vhd was successful.
# Compile of dds.vhd was successful.
# Compile of dpROM12.vhd was successful.
# Compile of fir_filter.vhd was successful.
# Compile of hf_generator.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of testbench.vhd was successful.
# Compile of dds.vhd was successful.
# Compile of dpROM12.vhd was successful.
# Compile of fir_filter.vhd was successful.
# Compile of hf_generator.vhd was successful.
# 5 compiles, 0 failed with no errors.
# vsim -gui 
# Start time: 11:23:21 on Apr 28,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(rtl)
# Loading work.hf_generator(rtl)
# Loading work.dprom12(arch_dprom)
# Loading work.dds(rtl)
# Loading work.fir_filter(rtl)
# 1
add wave -position end  sim:/testbench/tbOutFilterI
