.include "macros.inc"


.section .text0, "ax"  # 0x10000000 - 0x105B9458

.global "ThreadAsynchronousResume__7LThreadFP7LThread"
"ThreadAsynchronousResume__7LThreadFP7LThread":
/* 10032C80 00032C80  93 E1 FF FC */	stw r31, -4(r1)
/* 10032C84 00032C84  7C 08 02 A6 */	mflr r0
/* 10032C88 00032C88  83 E2 8A C4 */	lwz r31, lbl_105B9F24-_R2_BASE_(r2)
/* 10032C8C 00032C8C  93 C1 FF F8 */	stw r30, -8(r1)
/* 10032C90 00032C90  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 10032C94 00032C94  7C 7D 1B 78 */	mr r29, r3
/* 10032C98 00032C98  90 01 00 08 */	stw r0, 8(r1)
/* 10032C9C 00032C9C  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 10032CA0 00032CA0  83 C3 00 0C */	lwz r30, 0xc(r3)
/* 10032CA4 00032CA4  38 A1 00 40 */	addi r5, r1, 0x40
/* 10032CA8 00032CA8  80 7F 00 00 */	lwz r3, 0(r31)
/* 10032CAC 00032CAC  7F C4 F3 78 */	mr r4, r30
/* 10032CB0 00032CB0  48 56 6D D1 */	bl func_10599A80
/* 10032CB4 00032CB4  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032CB8 00032CB8  7C 60 07 35 */	extsh. r0, r3
/* 10032CBC 00032CBC  40 82 00 90 */	bne lbl_10032D4C
/* 10032CC0 00032CC0  38 7D 00 44 */	addi r3, r29, 0x44
/* 10032CC4 00032CC4  38 9D 00 3A */	addi r4, r29, 0x3a
/* 10032CC8 00032CC8  48 56 63 51 */	bl func_10599018
/* 10032CCC 00032CCC  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032CD0 00032CD0  7C 60 07 35 */	extsh. r0, r3
/* 10032CD4 00032CD4  40 82 00 10 */	bne lbl_10032CE4
/* 10032CD8 00032CD8  38 7D 00 24 */	addi r3, r29, 0x24
/* 10032CDC 00032CDC  48 56 63 85 */	bl func_10599060
/* 10032CE0 00032CE0  80 41 00 14 */	lwz r2, 0x14(r1)
lbl_10032CE4:
/* 10032CE4 00032CE4  A0 01 00 40 */	lhz r0, 0x40(r1)
/* 10032CE8 00032CE8  28 00 00 01 */	cmplwi r0, 1
/* 10032CEC 00032CEC  40 82 00 2C */	bne lbl_10032D18
/* 10032CF0 00032CF0  80 7F 00 00 */	lwz r3, 0(r31)
/* 10032CF4 00032CF4  7F C4 F3 78 */	mr r4, r30
/* 10032CF8 00032CF8  48 56 6D A1 */	bl func_10599A98
/* 10032CFC 00032CFC  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032D00 00032D00  38 00 00 00 */	li r0, 0
/* 10032D04 00032D04  80 62 8A B8 */	lwz r3, lbl_105B9F18-_R2_BASE_(r2)
/* 10032D08 00032D08  98 1D 00 57 */	stb r0, 0x57(r29)
/* 10032D0C 00032D0C  48 56 6D A5 */	bl func_10599AB0
/* 10032D10 00032D10  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032D14 00032D14  48 00 00 38 */	b lbl_10032D4C
lbl_10032D18:
/* 10032D18 00032D18  38 00 00 01 */	li r0, 1
/* 10032D1C 00032D1C  38 7D 00 44 */	addi r3, r29, 0x44
/* 10032D20 00032D20  98 1D 00 57 */	stb r0, 0x57(r29)
/* 10032D24 00032D24  38 9D 00 3A */	addi r4, r29, 0x3a
/* 10032D28 00032D28  48 56 63 99 */	bl func_105990C0
/* 10032D2C 00032D2C  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032D30 00032D30  38 7D 00 24 */	addi r3, r29, 0x24
/* 10032D34 00032D34  48 56 63 A5 */	bl func_105990D8
/* 10032D38 00032D38  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032D3C 00032D3C  38 7D 00 24 */	addi r3, r29, 0x24
/* 10032D40 00032D40  38 80 00 0A */	li r4, 0xa
/* 10032D44 00032D44  48 56 63 AD */	bl func_105990F0
/* 10032D48 00032D48  80 41 00 14 */	lwz r2, 0x14(r1)
lbl_10032D4C:
/* 10032D4C 00032D4C  80 01 00 68 */	lwz r0, 0x68(r1)
/* 10032D50 00032D50  38 21 00 60 */	addi r1, r1, 0x60
/* 10032D54 00032D54  83 E1 FF FC */	lwz r31, -4(r1)
/* 10032D58 00032D58  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10032D5C 00032D5C  7C 08 03 A6 */	mtlr r0
/* 10032D60 00032D60  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 10032D64 00032D64  4E 80 00 20 */	blr 

.global "SuspendUntilAsyncResume__7LThreadFP15SThreadParamBlk"
"SuspendUntilAsyncResume__7LThreadFP15SThreadParamBlk":
/* 10032DB0 00032DB0  93 E1 FF FC */	stw r31, -4(r1)
/* 10032DB4 00032DB4  7C 08 02 A6 */	mflr r0
/* 10032DB8 00032DB8  93 C1 FF F8 */	stw r30, -8(r1)
/* 10032DBC 00032DBC  7C 9E 23 78 */	mr r30, r4
/* 10032DC0 00032DC0  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 10032DC4 00032DC4  3B A3 00 00 */	addi r29, r3, 0
/* 10032DC8 00032DC8  90 01 00 08 */	stw r0, 8(r1)
/* 10032DCC 00032DCC  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10032DD0 00032DD0  AB E4 00 18 */	lha r31, 0x18(r4)
/* 10032DD4 00032DD4  2C 1F 00 01 */	cmpwi r31, 1
/* 10032DD8 00032DD8  40 82 00 1C */	bne lbl_10032DF4
/* 10032DDC 00032DDC  81 83 00 00 */	lwz r12, 0(r3)
/* 10032DE0 00032DE0  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 10032DE4 00032DE4  48 56 6D 6D */	bl func_10599B50
/* 10032DE8 00032DE8  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032DEC 00032DEC  AB FE 00 18 */	lha r31, 0x18(r30)
/* 10032DF0 00032DF0  48 00 00 30 */	b lbl_10032E20
lbl_10032DF4:
/* 10032DF4 00032DF4  38 7D 00 44 */	addi r3, r29, 0x44
/* 10032DF8 00032DF8  38 9D 00 3A */	addi r4, r29, 0x3a
/* 10032DFC 00032DFC  48 56 62 1D */	bl func_10599018
/* 10032E00 00032E00  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032E04 00032E04  7C 60 07 35 */	extsh. r0, r3
/* 10032E08 00032E08  40 82 00 10 */	bne lbl_10032E18
/* 10032E0C 00032E0C  38 7D 00 24 */	addi r3, r29, 0x24
/* 10032E10 00032E10  48 56 62 51 */	bl func_10599060
/* 10032E14 00032E14  80 41 00 14 */	lwz r2, 0x14(r1)
lbl_10032E18:
/* 10032E18 00032E18  38 00 00 00 */	li r0, 0
/* 10032E1C 00032E1C  98 1D 00 57 */	stb r0, 0x57(r29)
lbl_10032E20:
/* 10032E20 00032E20  7F E3 FB 78 */	mr r3, r31
/* 10032E24 00032E24  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10032E28 00032E28  38 21 00 50 */	addi r1, r1, 0x50
/* 10032E2C 00032E2C  7C 08 03 A6 */	mtlr r0
/* 10032E30 00032E30  83 E1 FF FC */	lwz r31, -4(r1)
/* 10032E34 00032E34  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10032E38 00032E38  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 10032E3C 00032E3C  4E 80 00 20 */	blr 

.global "SuspendUntilAsyncResume__7LThreadFP15SThreadParamBlks"
"SuspendUntilAsyncResume__7LThreadFP15SThreadParamBlks":
/* 10032E90 00032E90  93 E1 FF FC */	stw r31, -4(r1)
/* 10032E94 00032E94  7C 08 02 A6 */	mflr r0
/* 10032E98 00032E98  3B E4 00 00 */	addi r31, r4, 0
/* 10032E9C 00032E9C  90 01 00 08 */	stw r0, 8(r1)
/* 10032EA0 00032EA0  7C A0 07 35 */	extsh. r0, r5
/* 10032EA4 00032EA4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10032EA8 00032EA8  40 82 00 18 */	bne lbl_10032EC0
/* 10032EAC 00032EAC  81 83 00 00 */	lwz r12, 0(r3)
/* 10032EB0 00032EB0  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 10032EB4 00032EB4  48 56 6C 9D */	bl func_10599B50
/* 10032EB8 00032EB8  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10032EBC 00032EBC  A8 BF 00 18 */	lha r5, 0x18(r31)
lbl_10032EC0:
/* 10032EC0 00032EC0  7C A3 2B 78 */	mr r3, r5
/* 10032EC4 00032EC4  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10032EC8 00032EC8  38 21 00 50 */	addi r1, r1, 0x50
/* 10032ECC 00032ECC  7C 08 03 A6 */	mtlr r0
/* 10032ED0 00032ED0  83 E1 FF FC */	lwz r31, -4(r1)
/* 10032ED4 00032ED4  4E 80 00 20 */	blr 

.global "SetupAsynchronousResume__7LThreadFP15SThreadParamBlkP25OpaqueIOCompletionProcPtr"
"SetupAsynchronousResume__7LThreadFP15SThreadParamBlkP25OpaqueIOCompletionProcPtr":
/* 10032F20 00032F20  28 05 00 00 */	cmplwi r5, 0
/* 10032F24 00032F24  40 82 00 0C */	bne lbl_10032F30
/* 10032F28 00032F28  80 A2 8A A8 */	lwz r5, lbl_105B9F08-_R2_BASE_(r2)
/* 10032F2C 00032F2C  80 A5 00 00 */	lwz r5, 0(r5)
lbl_10032F30:
/* 10032F30 00032F30  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 10032F34 00032F34  90 04 00 00 */	stw r0, 0(r4)
/* 10032F38 00032F38  90 A4 00 14 */	stw r5, 0x14(r4)
/* 10032F3C 00032F3C  4E 80 00 20 */	blr 

.global "SwapContext__7LThreadFUc"
"SwapContext__7LThreadFUc":
/* 10032FB0 00032FB0  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 10032FB4 00032FB4  80 A2 8A 70 */	lwz r5, lbl_105B9ED0-_R2_BASE_(r2)
/* 10032FB8 00032FB8  41 82 00 30 */	beq lbl_10032FE8
/* 10032FBC 00032FBC  80 82 8A 74 */	lwz r4, lbl_105B9ED4-_R2_BASE_(r2)
/* 10032FC0 00032FC0  90 64 00 00 */	stw r3, 0(r4)
/* 10032FC4 00032FC4  80 03 00 50 */	lwz r0, 0x50(r3)
/* 10032FC8 00032FC8  2C 00 00 01 */	cmpwi r0, 1
/* 10032FCC 00032FCC  40 82 00 10 */	bne lbl_10032FDC
/* 10032FD0 00032FD0  A8 85 00 00 */	lha r4, 0(r5)
/* 10032FD4 00032FD4  38 04 FF FF */	addi r0, r4, -1
/* 10032FD8 00032FD8  B0 05 00 00 */	sth r0, 0(r5)
lbl_10032FDC:
/* 10032FDC 00032FDC  38 00 00 00 */	li r0, 0
/* 10032FE0 00032FE0  90 03 00 50 */	stw r0, 0x50(r3)
/* 10032FE4 00032FE4  4E 80 00 20 */	blr 
lbl_10032FE8:
/* 10032FE8 00032FE8  80 03 00 50 */	lwz r0, 0x50(r3)
/* 10032FEC 00032FEC  2C 00 00 00 */	cmpwi r0, 0
/* 10032FF0 00032FF0  4C 82 00 20 */	bnelr 
/* 10032FF4 00032FF4  38 00 00 01 */	li r0, 1
/* 10032FF8 00032FF8  90 03 00 50 */	stw r0, 0x50(r3)
/* 10032FFC 00032FFC  A8 65 00 00 */	lha r3, 0(r5)
/* 10033000 00033000  38 03 00 01 */	addi r0, r3, 1
/* 10033004 00033004  B0 05 00 00 */	sth r0, 0(r5)
/* 10033008 00033008  4E 80 00 20 */	blr 

.global "ThreadTimerProc__7LThreadFP6TMTask"
"ThreadTimerProc__7LThreadFP6TMTask":
/* 10033040 00033040  7C 08 02 A6 */	mflr r0
/* 10033044 00033044  90 01 00 08 */	stw r0, 8(r1)
/* 10033048 00033048  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 1003304C 0003304C  80 63 FF F8 */	lwz r3, -8(r3)
/* 10033050 00033050  4B FF FC 31 */	bl "ThreadAsynchronousResume__7LThreadFP7LThread"
/* 10033054 00033054  80 01 00 48 */	lwz r0, 0x48(r1)
/* 10033058 00033058  38 21 00 40 */	addi r1, r1, 0x40
/* 1003305C 0003305C  7C 08 03 A6 */	mtlr r0
/* 10033060 00033060  4E 80 00 20 */	blr 

.global "ThreadComplProc__7LThreadFP13ParamBlockRec"
"ThreadComplProc__7LThreadFP13ParamBlockRec":
/* 100330A0 000330A0  7C 08 02 A6 */	mflr r0
/* 100330A4 000330A4  90 01 00 08 */	stw r0, 8(r1)
/* 100330A8 000330A8  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 100330AC 000330AC  80 63 FF F8 */	lwz r3, -8(r3)
/* 100330B0 000330B0  4B FF FB D1 */	bl "ThreadAsynchronousResume__7LThreadFP7LThread"
/* 100330B4 000330B4  80 01 00 48 */	lwz r0, 0x48(r1)
/* 100330B8 000330B8  38 21 00 40 */	addi r1, r1, 0x40
/* 100330BC 000330BC  7C 08 03 A6 */	mtlr r0
/* 100330C0 000330C0  4E 80 00 20 */	blr 

.global "DoSwapOut__7LThreadFUlPv"
"DoSwapOut__7LThreadFUlPv":
/* 10033110 00033110  93 E1 FF FC */	stw r31, -4(r1)
/* 10033114 00033114  7C 08 02 A6 */	mflr r0
/* 10033118 00033118  7C 83 23 78 */	mr r3, r4
/* 1003311C 0003311C  90 01 00 08 */	stw r0, 8(r1)
/* 10033120 00033120  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 10033124 00033124  90 21 00 54 */	stw r1, 0x54(r1)
/* 10033128 00033128  7C 3F 0B 78 */	mr r31, r1
/* 1003312C 0003312C  81 84 00 00 */	lwz r12, 0(r4)
/* 10033130 00033130  38 80 00 00 */	li r4, 0
/* 10033134 00033134  81 8C 00 30 */	lwz r12, 0x30(r12)
/* 10033138 00033138  48 56 6A 19 */	bl func_10599B50
/* 1003313C 0003313C  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10033140 00033140  48 00 00 18 */	b lbl_10033158
/* 10033144 00033144  38 7F 00 40 */	addi r3, r31, 0x40
/* 10033148 00033148  48 55 49 F9 */	bl func_10587B40
/* 1003314C 0003314C  80 01 00 00 */	lwz r0, 0(r1)
/* 10033150 00033150  80 3F 00 54 */	lwz r1, 0x54(r31)
/* 10033154 00033154  90 01 00 00 */	stw r0, 0(r1)
lbl_10033158:
/* 10033158 00033158  80 1F 00 78 */	lwz r0, 0x78(r31)
/* 1003315C 0003315C  80 21 00 00 */	lwz r1, 0(r1)
/* 10033160 00033160  7C 08 03 A6 */	mtlr r0
/* 10033164 00033164  83 E1 FF FC */	lwz r31, -4(r1)
/* 10033168 00033168  4E 80 00 20 */	blr 

.global "DoSwapIn__7LThreadFUlPv"
"DoSwapIn__7LThreadFUlPv":
/* 100331A0 000331A0  93 E1 FF FC */	stw r31, -4(r1)
/* 100331A4 000331A4  7C 08 02 A6 */	mflr r0
/* 100331A8 000331A8  7C 83 23 78 */	mr r3, r4
/* 100331AC 000331AC  90 01 00 08 */	stw r0, 8(r1)
/* 100331B0 000331B0  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 100331B4 000331B4  90 21 00 54 */	stw r1, 0x54(r1)
/* 100331B8 000331B8  7C 3F 0B 78 */	mr r31, r1
/* 100331BC 000331BC  81 84 00 00 */	lwz r12, 0(r4)
/* 100331C0 000331C0  38 80 00 01 */	li r4, 1
/* 100331C4 000331C4  81 8C 00 30 */	lwz r12, 0x30(r12)
/* 100331C8 000331C8  48 56 69 89 */	bl func_10599B50
/* 100331CC 000331CC  80 41 00 14 */	lwz r2, 0x14(r1)
/* 100331D0 000331D0  48 00 00 18 */	b lbl_100331E8
/* 100331D4 000331D4  38 7F 00 40 */	addi r3, r31, 0x40
/* 100331D8 000331D8  48 55 49 69 */	bl func_10587B40
/* 100331DC 000331DC  80 01 00 00 */	lwz r0, 0(r1)
/* 100331E0 000331E0  80 3F 00 54 */	lwz r1, 0x54(r31)
/* 100331E4 000331E4  90 01 00 00 */	stw r0, 0(r1)
lbl_100331E8:
/* 100331E8 000331E8  80 1F 00 78 */	lwz r0, 0x78(r31)
/* 100331EC 000331EC  80 21 00 00 */	lwz r1, 0(r1)
/* 100331F0 000331F0  7C 08 03 A6 */	mtlr r0
/* 100331F4 000331F4  83 E1 FF FC */	lwz r31, -4(r1)
/* 100331F8 000331F8  4E 80 00 20 */	blr 

.global "DoEntry__7LThreadFPv"
"DoEntry__7LThreadFPv":
/* 10033230 00033230  93 E1 FF FC */	stw r31, -4(r1)
/* 10033234 00033234  7C 08 02 A6 */	mflr r0
/* 10033238 00033238  90 01 00 08 */	stw r0, 8(r1)
/* 1003323C 0003323C  38 00 00 00 */	li r0, 0
/* 10033240 00033240  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 10033244 00033244  90 61 00 40 */	stw r3, 0x40(r1)
/* 10033248 00033248  7C 3F 0B 78 */	mr r31, r1
/* 1003324C 0003324C  90 01 00 44 */	stw r0, 0x44(r1)
/* 10033250 00033250  80 61 00 40 */	lwz r3, 0x40(r1)
/* 10033254 00033254  90 21 00 5C */	stw r1, 0x5c(r1)
/* 10033258 00033258  81 83 00 00 */	lwz r12, 0(r3)
/* 1003325C 0003325C  81 8C 00 34 */	lwz r12, 0x34(r12)
/* 10033260 00033260  48 56 68 F1 */	bl func_10599B50
/* 10033264 00033264  80 41 00 14 */	lwz r2, 0x14(r1)
/* 10033268 00033268  90 7F 00 44 */	stw r3, 0x44(r31)
/* 1003326C 0003326C  48 00 00 18 */	b lbl_10033284
/* 10033270 00033270  38 7F 00 48 */	addi r3, r31, 0x48
/* 10033274 00033274  48 55 48 CD */	bl func_10587B40
/* 10033278 00033278  80 01 00 00 */	lwz r0, 0(r1)
/* 1003327C 0003327C  80 3F 00 5C */	lwz r1, 0x5c(r31)
/* 10033280 00033280  90 01 00 00 */	stw r0, 0(r1)
lbl_10033284:
/* 10033284 00033284  80 7F 00 40 */	lwz r3, 0x40(r31)
/* 10033288 00033288  80 9F 00 44 */	lwz r4, 0x44(r31)
/* 1003328C 0003328C  81 83 00 00 */	lwz r12, 0(r3)
/* 10033290 00033290  81 8C 00 08 */	lwz r12, 8(r12)
/* 10033294 00033294  48 56 68 BD */	bl func_10599B50
/* 10033298 00033298  80 41 00 14 */	lwz r2, 0x14(r1)
/* 1003329C 0003329C  80 7F 00 44 */	lwz r3, 0x44(r31)
/* 100332A0 000332A0  80 1F 00 78 */	lwz r0, 0x78(r31)
/* 100332A4 000332A4  80 21 00 00 */	lwz r1, 0(r1)
/* 100332A8 000332A8  7C 08 03 A6 */	mtlr r0
/* 100332AC 000332AC  83 E1 FF FC */	lwz r31, -4(r1)
/* 100332B0 000332B0  4E 80 00 20 */	blr 

.global "__sinit_:LThreadLow_cp"
"__sinit_:LThreadLow_cp":
/* 100332E0 000332E0  80 82 88 58 */	lwz r4, lbl_105B9CB8-_R2_BASE_(r2)
/* 100332E4 000332E4  80 62 88 60 */	lwz r3, lbl_105B9CC0-_R2_BASE_(r2)
/* 100332E8 000332E8  C8 44 00 00 */	lfd f2, 0(r4)
/* 100332EC 000332EC  C0 A3 00 00 */	lfs f5, 0(r3)
/* 100332F0 000332F0  80 82 88 5C */	lwz r4, lbl_105B9CBC-_R2_BASE_(r2)
/* 100332F4 000332F4  FC 20 10 50 */	fneg f1, f2
/* 100332F8 000332F8  80 62 88 54 */	lwz r3, lbl_105B9CB4-_R2_BASE_(r2)
/* 100332FC 000332FC  FC 80 28 50 */	fneg f4, f5
/* 10033300 00033300  C0 64 00 00 */	lfs f3, 0(r4)
/* 10033304 00033304  C8 03 00 00 */	lfd f0, 0(r3)
/* 10033308 00033308  D0 82 C7 C8 */	stfs f4, lbl_105BDC28-_R2_BASE_(r2)
/* 1003330C 0003330C  D0 A2 C7 CC */	stfs f5, lbl_105BDC2C-_R2_BASE_(r2)
/* 10033310 00033310  D0 62 C7 D0 */	stfs f3, lbl_105BDC30-_R2_BASE_(r2)
/* 10033314 00033314  D0 A2 C7 D4 */	stfs f5, lbl_105BDC34-_R2_BASE_(r2)
/* 10033318 00033318  D8 22 C7 D8 */	stfd f1, lbl_105BDC38-_R2_BASE_(r2)
/* 1003331C 0003331C  D8 42 C7 E0 */	stfd f2, lbl_105BDC40-_R2_BASE_(r2)
/* 10033320 00033320  D8 02 C7 E8 */	stfd f0, lbl_105BDC48-_R2_BASE_(r2)
/* 10033324 00033324  D8 42 C7 F0 */	stfd f2, lbl_105BDC50-_R2_BASE_(r2)
/* 10033328 00033328  4E 80 00 20 */	blr 
