{"context": "\u30d1\u30e9\u30ec\u30ebIF\u306fBIG ENDIAN,\u30b7\u30ea\u30a2\u30ebIF\u3067\u306fLSB FIRST\u306a\u3069\u30d3\u30c3\u30c8\u9806\u3092\u3072\u3063\u304f\u308a\u8fd4\u3057\u305f\u3044\u6642\u304c\u3042\u308a\u307e\u3059\u3002\n\u30d3\u30c3\u30c8\u5e45\u3054\u3068\u306b\u30cf\u30fc\u30c9\u30b3\u30fc\u30c7\u30a3\u30f3\u30b0\u3057\u305f\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u4f7f\u3046\u306e\u3082\u624b\u3067\u3059\u304c\u3001generate\u6587\u3092\u4f7f\u3048\u3070\u3001\u30d3\u30c3\u30c8\u5e45\u306b\u67d4\u8edf\u6027\u304c\u3042\u308a\u3001\u8a18\u8ff0\u91cf\u3082\u5c11\u306a\u304f\u304a\u52e7\u3081\u3002\n\nbit_reverse\n    -- \u5ba3\u8a00\u90e8\n    signal X: std_logic_vector(NBITS-1 downto 0);\n    signal Y: std_logic_vector(NBITS-1 downto 0);\n\n    -- \u5b9f\u88c5\u90e8\n    gen_rev: for i in Y'range generate\n        Y(i) <= X(NBITS - i);\n    end generate;\n\n\n\n\u30d1\u30e9\u30ec\u30ebIF\u306fBIG ENDIAN,\u30b7\u30ea\u30a2\u30ebIF\u3067\u306fLSB FIRST\u306a\u3069\u30d3\u30c3\u30c8\u9806\u3092\u3072\u3063\u304f\u308a\u8fd4\u3057\u305f\u3044\u6642\u304c\u3042\u308a\u307e\u3059\u3002\n\n\u30d3\u30c3\u30c8\u5e45\u3054\u3068\u306b\u30cf\u30fc\u30c9\u30b3\u30fc\u30c7\u30a3\u30f3\u30b0\u3057\u305f\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u4f7f\u3046\u306e\u3082\u624b\u3067\u3059\u304c\u3001generate\u6587\u3092\u4f7f\u3048\u3070\u3001\u30d3\u30c3\u30c8\u5e45\u306b\u67d4\u8edf\u6027\u304c\u3042\u308a\u3001\u8a18\u8ff0\u91cf\u3082\u5c11\u306a\u304f\u304a\u52e7\u3081\u3002\n\n```VHDL:bit_reverse\n    -- \u5ba3\u8a00\u90e8\n\tsignal X: std_logic_vector(NBITS-1 downto 0);\n\tsignal Y: std_logic_vector(NBITS-1 downto 0);\n\n\t-- \u5b9f\u88c5\u90e8\n\tgen_rev: for i in Y'range generate\n\t\tY(i) <= X(NBITS - i);\n\tend generate;\n```\n", "tags": ["VHDL"]}