

================================================================
== Vivado HLS Report for 'get'
================================================================
* Date:           Tue Feb 02 21:35:28 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        get
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.50|      7.44|        1.06|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: key_read [1/1] 0.00ns
:0  %key_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key)

ST_1: data_read [1/1] 0.00ns
:1  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data)

ST_1: tmp [1/1] 0.00ns
:2  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_read, i32 2, i32 31)

ST_1: tmp_1_cast [1/1] 0.00ns
:3  %tmp_1_cast = zext i30 %tmp to i33

ST_1: tmp_cast [1/1] 0.00ns
:11  %tmp_cast = zext i32 %key_read to i33

ST_1: data2_sum [1/1] 2.44ns
:12  %data2_sum = add i33 %tmp_cast, %tmp_1_cast

ST_1: data2_sum_cast [1/1] 0.00ns
:13  %data2_sum_cast = zext i33 %data2_sum to i64

ST_1: gmem_addr [1/1] 0.00ns
:14  %gmem_addr = getelementptr inbounds i32* %gmem, i64 %data2_sum_cast


 <State 2>: 7.44ns
ST_2: gmem_load_req [7/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 3>: 7.44ns
ST_3: gmem_load_req [6/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 4>: 7.44ns
ST_4: gmem_load_req [5/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 5>: 7.44ns
ST_5: gmem_load_req [4/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 6>: 7.44ns
ST_6: gmem_load_req [3/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 7>: 7.44ns
ST_7: gmem_load_req [2/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 8>: 7.44ns
ST_8: gmem_load_req [1/7] 7.44ns
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 9>: 7.44ns
ST_9: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

ST_9: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %key) nounwind, !map !7

ST_9: stg_27 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %val_r) nounwind, !map !13

ST_9: stg_28 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

ST_9: stg_29 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @get_str) nounwind

ST_9: stg_30 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

ST_9: stg_31 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_9: gmem_addr_read [1/1] 7.44ns
:16  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

ST_9: stg_33 [1/1] 0.00ns
:17  call void @_ssdm_op_Write.ap_auto.i32P(i32* %val_r, i32 %gmem_addr_read)

ST_9: stg_34 [1/1] 0.00ns
:18  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
