{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 17:41:58 2007 " "Info: Processing started: Thu Nov 29 17:41:58 2007" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off view -c view " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off view -c view" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../choose/choose.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../choose/choose.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 choose " "Info: Found entity 1: choose" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file view.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 view " "Info: Found entity 1: view" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file num.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 num " "Info: Found entity 1: num" {  } { { "num.bdf" "" { Schematic "D:/061300423/view/num.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file view.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 view1 " "Info: Found entity 1: view1" {  } { { "view.tdf" "" { Text "D:/061300423/view/view.tdf" 1 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viewnew.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file viewnew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 viewnew " "Info: Found entity 1: viewnew" {  } { { "viewnew.bdf" "" { Schematic "D:/061300423/view/viewnew.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viewnew1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file viewnew1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 viewnew1 " "Info: Found entity 1: viewnew1" {  } { { "viewnew1.bdf" "" { Schematic "D:/061300423/view/viewnew1.bdf" { } } }  } 0}  } {  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "GN 74153M inst " "Warning: Port \"GN\" of type 74153M and instance \"inst\" is missing source signal" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { -56 184 288 88 "inst" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "GN 74153M inst2 " "Warning: Port \"GN\" of type 74153M and instance \"inst2\" is missing source signal" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 96 184 288 240 "inst2" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "GN 74153M inst3 " "Warning: Port \"GN\" of type 74153M and instance \"inst3\" is missing source signal" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 248 184 288 392 "inst3" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "GN 74153M inst4 " "Warning: Port \"GN\" of type 74153M and instance \"inst4\" is missing source signal" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 400 184 288 544 "inst4" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "GN 74153M inst6 " "Warning: Port \"GN\" of type 74153M and instance \"inst6\" is missing source signal" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 176 520 624 320 "inst6" "" } } } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74153M " "Info: Found entity 1: 74153M" {  } { { "74153M.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf" { } } }  } 0}  } {  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst " "Warning: Port \"SET9A\" of type 7490 and instance \"inst\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 96 168 272 224 "inst" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst " "Warning: Port \"CLRA\" of type 7490 and instance \"inst\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 96 168 272 224 "inst" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst " "Warning: Port \"SET9B\" of type 7490 and instance \"inst\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 96 168 272 224 "inst" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst " "Warning: Port \"CLRB\" of type 7490 and instance \"inst\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 96 168 272 224 "inst" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst1 " "Warning: Port \"SET9A\" of type 7490 and instance \"inst1\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 152 296 400 280 "inst1" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst1 " "Warning: Port \"CLRA\" of type 7490 and instance \"inst1\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 152 296 400 280 "inst1" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst1 " "Warning: Port \"SET9B\" of type 7490 and instance \"inst1\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 152 296 400 280 "inst1" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst1 " "Warning: Port \"CLRB\" of type 7490 and instance \"inst1\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 152 296 400 280 "inst1" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst2 " "Warning: Port \"SET9A\" of type 7490 and instance \"inst2\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 208 424 528 336 "inst2" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst2 " "Warning: Port \"CLRA\" of type 7490 and instance \"inst2\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 208 424 528 336 "inst2" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst2 " "Warning: Port \"SET9B\" of type 7490 and instance \"inst2\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 208 424 528 336 "inst2" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst2 " "Warning: Port \"CLRB\" of type 7490 and instance \"inst2\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 208 424 528 336 "inst2" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst3 " "Warning: Port \"SET9A\" of type 7490 and instance \"inst3\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 264 552 656 392 "inst3" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst3 " "Warning: Port \"CLRA\" of type 7490 and instance \"inst3\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 264 552 656 392 "inst3" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst3 " "Warning: Port \"SET9B\" of type 7490 and instance \"inst3\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 264 552 656 392 "inst3" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst3 " "Warning: Port \"CLRB\" of type 7490 and instance \"inst3\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 264 552 656 392 "inst3" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst4 " "Warning: Port \"SET9A\" of type 7490 and instance \"inst4\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 320 680 784 448 "inst4" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst4 " "Warning: Port \"CLRA\" of type 7490 and instance \"inst4\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 320 680 784 448 "inst4" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst4 " "Warning: Port \"SET9B\" of type 7490 and instance \"inst4\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 320 680 784 448 "inst4" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst4 " "Warning: Port \"CLRB\" of type 7490 and instance \"inst4\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 320 680 784 448 "inst4" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst5 " "Warning: Port \"SET9A\" of type 7490 and instance \"inst5\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 376 808 912 504 "inst5" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst5 " "Warning: Port \"CLRA\" of type 7490 and instance \"inst5\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 376 808 912 504 "inst5" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst5 " "Warning: Port \"SET9B\" of type 7490 and instance \"inst5\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 376 808 912 504 "inst5" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst5 " "Warning: Port \"CLRB\" of type 7490 and instance \"inst5\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 376 808 912 504 "inst5" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9A 7490 inst6 " "Warning: Port \"SET9A\" of type 7490 and instance \"inst6\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 432 936 1040 560 "inst6" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRA 7490 inst6 " "Warning: Port \"CLRA\" of type 7490 and instance \"inst6\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 432 936 1040 560 "inst6" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "SET9B 7490 inst6 " "Warning: Port \"SET9B\" of type 7490 and instance \"inst6\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 432 936 1040 560 "inst6" "" } } } }  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLRB 7490 inst6 " "Warning: Port \"CLRB\" of type 7490 and instance \"inst6\" is missing source signal" {  } { { "../choose/choose.bdf" "" { Schematic "D:/061300423/choose/choose.bdf" { { 432 936 1040 560 "inst6" "" } } } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7490 " "Info: Found entity 1: 7490" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "ROM1.v 1 1 " "Info: Using design file ROM1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Info: Found entity 1: ROM1" {  } { { "ROM1.v" "" { Text "D:/061300423/view/ROM1.v" 42 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 46 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/altrom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "altrom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/altrom.tdf" 81 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[15\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[15\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[11\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[11\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[7\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[7\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[3\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[3\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[14\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[14\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[10\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[10\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[6\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[6\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[2\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[2\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[13\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[13\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[9\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[9\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[5\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[5\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[1\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[1\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[12\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[12\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[8\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[8\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[4\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[4\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[0\] " "Warning: Converting TRI node \"ROM1:inst8\|lpm_rom:lpm_rom_component\|otri\[0\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_rom.tdf" 70 6 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DE3 GND " "Warning: Pin \"DE3\" stuck at GND" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 584 552 728 600 "DE3" "" } } } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "35 " "Info: Implemented 35 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 17:42:00 2007 " "Info: Processing ended: Thu Nov 29 17:42:00 2007" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
