{
    "code": "module TopModule (\n    input logic a,  // 1-bit input\n    input logic b,  // 1-bit input\n    input logic c,  // 1-bit input\n    input logic d,  // 1-bit input\n    output logic out // 1-bit output\n);\n\n    assign out = (c & ~d & ~a & b) | (c & ~d & a & ~b) | (~c & d & ~a & b) | (~c & d & a & ~b);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    }
}