// Seed: 1049030765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_3;
endmodule
module module_1 (
    output wor id_0
);
  assign id_0 = 1;
  assign id_0 = id_2;
  wire id_3;
  wire id_4;
  reg  id_5;
  module_0(
      id_4, id_4, id_3, id_4, id_4, id_3
  ); id_6 :
  assert property (@(posedge id_4) 1 - 1)
  else id_5 <= 1 & 1;
endmodule
