# Day 2 - Other Timing Checks, Design Rule Checks, Latch Timing, STA Text Report

## Liberty File
The .lib file is an ASCII representation of the timing and power parameters associated with any cell in a particular semiconductor technology

The .lib file contains timing models
- I/O delay paths
- Timing check values
- Interconnect delays

![pic1](https://user-images.githubusercontent.com/48850794/220633824-c2ceadac-fae6-444f-8e60-b77804425938.png)

![pic1](https://user-images.githubusercontent.com/48850794/220634072-461a5035-1458-4d1d-9679-9d2536003e5e.png)

![pic1](https://user-images.githubusercontent.com/48850794/220634189-05cbf920-cd2d-440f-9523-48cbe8f5481e.png)

## Lab2

![pic1](https://user-images.githubusercontent.com/48850794/220634597-1db260cc-d376-4598-a005-b16adc6dd6e2.png)

![pic1](https://user-images.githubusercontent.com/48850794/220634675-e102391e-5f87-40e4-8ee2-dd6f9296f85e.png)

![pic1](https://user-images.githubusercontent.com/48850794/220634757-359e3fb5-5d96-41e2-899f-8129d5527957.png)

## SPEF File

A SPEF (Standard Parasitic Exchange Format) file describes parasitic information of the design

It is mainly used to pass parasitic information from one tool to another

Understanding SPEF parsing :

![pic1](https://user-images.githubusercontent.com/48850794/220637405-b29c9448-f98b-4434-bcb4-216e18a65d20.png)

Understanding Timing Reports :

![pic1](https://user-images.githubusercontent.com/48850794/220637629-5f2454d3-58e2-4a61-949c-d9f1b700e3cb.png)


