
../repos/sgerbino-table-2fdd8d0/bin/table_version_test:     file format elf32-littlearm


Disassembly of section .init:

00011e70 <.init>:
   11e70:	push	{r3, lr}
   11e74:	bl	11f5c <_start@@Base+0x3c>
   11e78:	pop	{r3, pc}

Disassembly of section .plt:

00011e7c <strcmp@plt-0x14>:
   11e7c:	push	{lr}		; (str lr, [sp, #-4]!)
   11e80:	ldr	lr, [pc, #4]	; 11e8c <strcmp@plt-0x4>
   11e84:	add	lr, pc, lr
   11e88:	ldr	pc, [lr, #8]!
   11e8c:	andeq	r7, r1, r4, ror r1

00011e90 <strcmp@plt>:
   11e90:	add	ip, pc, #0, 12
   11e94:	add	ip, ip, #94208	; 0x17000
   11e98:	ldr	pc, [ip, #372]!	; 0x174

00011e9c <printf@plt>:
   11e9c:	add	ip, pc, #0, 12
   11ea0:	add	ip, ip, #94208	; 0x17000
   11ea4:	ldr	pc, [ip, #364]!	; 0x16c

00011ea8 <free@plt>:
   11ea8:	add	ip, pc, #0, 12
   11eac:	add	ip, ip, #94208	; 0x17000
   11eb0:	ldr	pc, [ip, #356]!	; 0x164

00011eb4 <realloc@plt>:
   11eb4:	add	ip, pc, #0, 12
   11eb8:	add	ip, ip, #94208	; 0x17000
   11ebc:	ldr	pc, [ip, #348]!	; 0x15c

00011ec0 <strcpy@plt>:
   11ec0:	add	ip, pc, #0, 12
   11ec4:	add	ip, ip, #94208	; 0x17000
   11ec8:	ldr	pc, [ip, #340]!	; 0x154

00011ecc <malloc@plt>:
   11ecc:	add	ip, pc, #0, 12
   11ed0:	add	ip, ip, #94208	; 0x17000
   11ed4:	ldr	pc, [ip, #332]!	; 0x14c

00011ed8 <__libc_start_main@plt>:
   11ed8:	add	ip, pc, #0, 12
   11edc:	add	ip, ip, #94208	; 0x17000
   11ee0:	ldr	pc, [ip, #324]!	; 0x144

00011ee4 <__gmon_start__@plt>:
   11ee4:	add	ip, pc, #0, 12
   11ee8:	add	ip, ip, #94208	; 0x17000
   11eec:	ldr	pc, [ip, #316]!	; 0x13c

00011ef0 <strlen@plt>:
   11ef0:	add	ip, pc, #0, 12
   11ef4:	add	ip, ip, #94208	; 0x17000
   11ef8:	ldr	pc, [ip, #308]!	; 0x134

00011efc <snprintf@plt>:
   11efc:	add	ip, pc, #0, 12
   11f00:	add	ip, ip, #94208	; 0x17000
   11f04:	ldr	pc, [ip, #300]!	; 0x12c

00011f08 <__isoc99_sscanf@plt>:
   11f08:	add	ip, pc, #0, 12
   11f0c:	add	ip, ip, #94208	; 0x17000
   11f10:	ldr	pc, [ip, #292]!	; 0x124

00011f14 <abort@plt>:
   11f14:	add	ip, pc, #0, 12
   11f18:	add	ip, ip, #94208	; 0x17000
   11f1c:	ldr	pc, [ip, #284]!	; 0x11c

Disassembly of section .text:

00011f20 <_start@@Base>:
   11f20:	mov	fp, #0
   11f24:	mov	lr, #0
   11f28:	pop	{r1}		; (ldr r1, [sp], #4)
   11f2c:	mov	r2, sp
   11f30:	push	{r2}		; (str r2, [sp, #-4]!)
   11f34:	push	{r0}		; (str r0, [sp, #-4]!)
   11f38:	ldr	ip, [pc, #16]	; 11f50 <_start@@Base+0x30>
   11f3c:	push	{ip}		; (str ip, [sp, #-4]!)
   11f40:	ldr	r0, [pc, #12]	; 11f54 <_start@@Base+0x34>
   11f44:	ldr	r3, [pc, #12]	; 11f58 <_start@@Base+0x38>
   11f48:	bl	11ed8 <__libc_start_main@plt>
   11f4c:	bl	11f14 <abort@plt>
   11f50:	andeq	r8, r1, r4, lsl #1
   11f54:	andeq	r2, r1, r0, lsl r0
   11f58:	andeq	r8, r1, r4, lsr #32
   11f5c:	ldr	r3, [pc, #20]	; 11f78 <_start@@Base+0x58>
   11f60:	ldr	r2, [pc, #20]	; 11f7c <_start@@Base+0x5c>
   11f64:	add	r3, pc, r3
   11f68:	ldr	r2, [r3, r2]
   11f6c:	cmp	r2, #0
   11f70:	bxeq	lr
   11f74:	b	11ee4 <__gmon_start__@plt>
   11f78:	muleq	r1, r4, r0
   11f7c:	andeq	r0, r0, r0, rrx
   11f80:	ldr	r0, [pc, #24]	; 11fa0 <_start@@Base+0x80>
   11f84:	ldr	r3, [pc, #24]	; 11fa4 <_start@@Base+0x84>
   11f88:	cmp	r3, r0
   11f8c:	bxeq	lr
   11f90:	ldr	r3, [pc, #16]	; 11fa8 <_start@@Base+0x88>
   11f94:	cmp	r3, #0
   11f98:	bxeq	lr
   11f9c:	bx	r3
   11fa0:	andeq	r9, r2, r8, lsr #1
   11fa4:	andeq	r9, r2, r8, lsr #1
   11fa8:	andeq	r0, r0, r0
   11fac:	ldr	r0, [pc, #36]	; 11fd8 <_start@@Base+0xb8>
   11fb0:	ldr	r1, [pc, #36]	; 11fdc <_start@@Base+0xbc>
   11fb4:	sub	r1, r1, r0
   11fb8:	asr	r1, r1, #2
   11fbc:	add	r1, r1, r1, lsr #31
   11fc0:	asrs	r1, r1, #1
   11fc4:	bxeq	lr
   11fc8:	ldr	r3, [pc, #16]	; 11fe0 <_start@@Base+0xc0>
   11fcc:	cmp	r3, #0
   11fd0:	bxeq	lr
   11fd4:	bx	r3
   11fd8:	andeq	r9, r2, r8, lsr #1
   11fdc:	andeq	r9, r2, r8, lsr #1
   11fe0:	andeq	r0, r0, r0
   11fe4:	push	{r4, lr}
   11fe8:	ldr	r4, [pc, #24]	; 12008 <_start@@Base+0xe8>
   11fec:	ldrb	r3, [r4]
   11ff0:	cmp	r3, #0
   11ff4:	popne	{r4, pc}
   11ff8:	bl	11f80 <_start@@Base+0x60>
   11ffc:	mov	r3, #1
   12000:	strb	r3, [r4]
   12004:	pop	{r4, pc}
   12008:	andeq	r9, r2, r8, lsr #1
   1200c:	b	11fac <_start@@Base+0x8c>

00012010 <main@@Base>:
   12010:	push	{fp, lr}
   12014:	mov	fp, sp
   12018:	sub	sp, sp, #48	; 0x30
   1201c:	movw	r2, #0
   12020:	str	r2, [fp, #-4]
   12024:	str	r0, [fp, #-8]
   12028:	str	r1, [fp, #-12]
   1202c:	bl	129c0 <table_get_major_version@@Base>
   12030:	ldr	r1, [pc, #144]	; 120c8 <main@@Base+0xb8>
   12034:	add	r1, pc, r1
   12038:	str	r0, [fp, #-16]
   1203c:	mov	r0, r1
   12040:	ldr	r1, [fp, #-16]
   12044:	bl	11e9c <printf@plt>
   12048:	str	r0, [fp, #-20]	; 0xffffffec
   1204c:	bl	129c8 <table_get_minor_version@@Base>
   12050:	ldr	r1, [pc, #108]	; 120c4 <main@@Base+0xb4>
   12054:	add	r1, pc, r1
   12058:	str	r0, [sp, #24]
   1205c:	mov	r0, r1
   12060:	ldr	r1, [sp, #24]
   12064:	bl	11e9c <printf@plt>
   12068:	str	r0, [sp, #20]
   1206c:	bl	129d0 <table_get_patch_version@@Base>
   12070:	ldr	r1, [pc, #72]	; 120c0 <main@@Base+0xb0>
   12074:	add	r1, pc, r1
   12078:	str	r0, [sp, #16]
   1207c:	mov	r0, r1
   12080:	ldr	r1, [sp, #16]
   12084:	bl	11e9c <printf@plt>
   12088:	str	r0, [sp, #12]
   1208c:	bl	129d8 <table_get_version@@Base>
   12090:	ldr	r1, [pc, #36]	; 120bc <main@@Base+0xac>
   12094:	add	r1, pc, r1
   12098:	str	r0, [sp, #8]
   1209c:	mov	r0, r1
   120a0:	ldr	r1, [sp, #8]
   120a4:	bl	11e9c <printf@plt>
   120a8:	movw	r1, #0
   120ac:	str	r0, [sp, #4]
   120b0:	mov	r0, r1
   120b4:	mov	sp, fp
   120b8:	pop	{fp, pc}
   120bc:	andeq	r6, r0, r3, asr #32
   120c0:	andeq	r6, r0, sl, asr #32
   120c4:	andeq	r6, r0, r1, asr r0
   120c8:	andeq	r6, r0, r8, asr r0

000120cc <table_new@@Base>:
   120cc:	push	{fp, lr}
   120d0:	mov	fp, sp
   120d4:	sub	sp, sp, #8
   120d8:	movw	r0, #56	; 0x38
   120dc:	bl	11ecc <malloc@plt>
   120e0:	str	r0, [sp, #4]
   120e4:	ldr	r0, [sp, #4]
   120e8:	bl	120f8 <table_init@@Base>
   120ec:	ldr	r0, [sp, #4]
   120f0:	mov	sp, fp
   120f4:	pop	{fp, pc}

000120f8 <table_init@@Base>:
   120f8:	push	{fp, lr}
   120fc:	mov	fp, sp
   12100:	sub	sp, sp, #8
   12104:	str	r0, [sp, #4]
   12108:	ldr	r0, [sp, #4]
   1210c:	bl	121ac <table_destroy@@Base+0x5c>
   12110:	ldr	r0, [sp, #4]
   12114:	bl	121e4 <table_destroy@@Base+0x94>
   12118:	ldr	r0, [sp, #4]
   1211c:	bl	1221c <table_destroy@@Base+0xcc>
   12120:	mov	sp, fp
   12124:	pop	{fp, pc}

00012128 <table_delete@@Base>:
   12128:	push	{fp, lr}
   1212c:	mov	fp, sp
   12130:	sub	sp, sp, #8
   12134:	str	r0, [sp, #4]
   12138:	ldr	r0, [sp, #4]
   1213c:	bl	12150 <table_destroy@@Base>
   12140:	ldr	r0, [sp, #4]
   12144:	bl	11ea8 <free@plt>
   12148:	mov	sp, fp
   1214c:	pop	{fp, pc}

00012150 <table_destroy@@Base>:
   12150:	push	{fp, lr}
   12154:	mov	fp, sp
   12158:	sub	sp, sp, #8
   1215c:	str	r0, [sp, #4]
   12160:	ldr	r0, [sp, #4]
   12164:	movw	r1, #0
   12168:	cmp	r0, r1
   1216c:	bne	12174 <table_destroy@@Base+0x24>
   12170:	b	121a4 <table_destroy@@Base+0x54>
   12174:	ldr	r0, [sp, #4]
   12178:	mvn	r1, #0
   1217c:	str	r1, [sp]
   12180:	ldr	r2, [sp]
   12184:	movw	r3, #64	; 0x40
   12188:	bl	12e6c <table_notify@@Base>
   1218c:	ldr	r0, [sp, #4]
   12190:	bl	12264 <table_destroy@@Base+0x114>
   12194:	ldr	r0, [sp, #4]
   12198:	bl	122dc <table_destroy@@Base+0x18c>
   1219c:	ldr	r0, [sp, #4]
   121a0:	bl	12354 <table_destroy@@Base+0x204>
   121a4:	mov	sp, fp
   121a8:	pop	{fp, pc}
   121ac:	sub	sp, sp, #4
   121b0:	str	r0, [sp]
   121b4:	ldr	r0, [sp]
   121b8:	movw	r1, #0
   121bc:	str	r1, [r0]
   121c0:	ldr	r0, [sp]
   121c4:	str	r1, [r0, #4]
   121c8:	ldr	r0, [sp]
   121cc:	str	r1, [r0, #12]
   121d0:	ldr	r0, [sp]
   121d4:	movw	r1, #10
   121d8:	str	r1, [r0, #8]
   121dc:	add	sp, sp, #4
   121e0:	bx	lr
   121e4:	sub	sp, sp, #4
   121e8:	str	r0, [sp]
   121ec:	ldr	r0, [sp]
   121f0:	movw	r1, #0
   121f4:	str	r1, [r0, #16]
   121f8:	ldr	r0, [sp]
   121fc:	str	r1, [r0, #20]
   12200:	ldr	r0, [sp]
   12204:	str	r1, [r0, #28]
   12208:	ldr	r0, [sp]
   1220c:	movw	r1, #20
   12210:	str	r1, [r0, #24]
   12214:	add	sp, sp, #4
   12218:	bx	lr
   1221c:	sub	sp, sp, #4
   12220:	str	r0, [sp]
   12224:	ldr	r0, [sp]
   12228:	movw	r1, #0
   1222c:	str	r1, [r0, #36]	; 0x24
   12230:	ldr	r0, [sp]
   12234:	str	r1, [r0, #40]	; 0x28
   12238:	ldr	r0, [sp]
   1223c:	str	r1, [r0, #44]	; 0x2c
   12240:	ldr	r0, [sp]
   12244:	str	r1, [r0, #32]
   12248:	ldr	r0, [sp]
   1224c:	str	r1, [r0, #52]	; 0x34
   12250:	ldr	r0, [sp]
   12254:	movw	r1, #10
   12258:	str	r1, [r0, #48]	; 0x30
   1225c:	add	sp, sp, #4
   12260:	bx	lr
   12264:	push	{fp, lr}
   12268:	mov	fp, sp
   1226c:	sub	sp, sp, #16
   12270:	str	r0, [fp, #-4]
   12274:	ldr	r0, [fp, #-4]
   12278:	bl	15318 <table_get_row_length@@Base>
   1227c:	str	r0, [sp, #8]
   12280:	movw	r0, #0
   12284:	str	r0, [sp, #4]
   12288:	ldr	r0, [sp, #4]
   1228c:	ldr	r1, [sp, #8]
   12290:	cmp	r0, r1
   12294:	bge	122b4 <table_destroy@@Base+0x164>
   12298:	ldr	r0, [fp, #-4]
   1229c:	ldr	r1, [sp, #4]
   122a0:	bl	15288 <table_row_destroy@@Base>
   122a4:	ldr	r0, [sp, #4]
   122a8:	add	r0, r0, #1
   122ac:	str	r0, [sp, #4]
   122b0:	b	12288 <table_destroy@@Base+0x138>
   122b4:	ldr	r0, [fp, #-4]
   122b8:	ldr	r0, [r0, #16]
   122bc:	movw	r1, #0
   122c0:	cmp	r0, r1
   122c4:	beq	122d4 <table_destroy@@Base+0x184>
   122c8:	ldr	r0, [fp, #-4]
   122cc:	ldr	r0, [r0, #16]
   122d0:	bl	11ea8 <free@plt>
   122d4:	mov	sp, fp
   122d8:	pop	{fp, pc}
   122dc:	push	{fp, lr}
   122e0:	mov	fp, sp
   122e4:	sub	sp, sp, #16
   122e8:	str	r0, [fp, #-4]
   122ec:	ldr	r0, [fp, #-4]
   122f0:	bl	13038 <table_get_column_length@@Base>
   122f4:	str	r0, [sp, #8]
   122f8:	movw	r0, #0
   122fc:	str	r0, [sp, #4]
   12300:	ldr	r0, [sp, #4]
   12304:	ldr	r1, [sp, #8]
   12308:	cmp	r0, r1
   1230c:	bge	1232c <table_destroy@@Base+0x1dc>
   12310:	ldr	r0, [fp, #-4]
   12314:	ldr	r1, [sp, #4]
   12318:	bl	12fec <table_column_destroy@@Base>
   1231c:	ldr	r0, [sp, #4]
   12320:	add	r0, r0, #1
   12324:	str	r0, [sp, #4]
   12328:	b	12300 <table_destroy@@Base+0x1b0>
   1232c:	ldr	r0, [fp, #-4]
   12330:	ldr	r0, [r0]
   12334:	movw	r1, #0
   12338:	cmp	r0, r1
   1233c:	beq	1234c <table_destroy@@Base+0x1fc>
   12340:	ldr	r0, [fp, #-4]
   12344:	ldr	r0, [r0]
   12348:	bl	11ea8 <free@plt>
   1234c:	mov	sp, fp
   12350:	pop	{fp, pc}
   12354:	push	{fp, lr}
   12358:	mov	fp, sp
   1235c:	sub	sp, sp, #8
   12360:	str	r0, [sp, #4]
   12364:	ldr	r0, [sp, #4]
   12368:	ldr	r0, [r0, #36]	; 0x24
   1236c:	movw	r1, #0
   12370:	cmp	r0, r1
   12374:	beq	12384 <table_destroy@@Base+0x234>
   12378:	ldr	r0, [sp, #4]
   1237c:	ldr	r0, [r0, #36]	; 0x24
   12380:	bl	11ea8 <free@plt>
   12384:	ldr	r0, [sp, #4]
   12388:	ldr	r0, [r0, #40]	; 0x28
   1238c:	movw	r1, #0
   12390:	cmp	r0, r1
   12394:	beq	123a4 <table_destroy@@Base+0x254>
   12398:	ldr	r0, [sp, #4]
   1239c:	ldr	r0, [r0, #40]	; 0x28
   123a0:	bl	11ea8 <free@plt>
   123a4:	ldr	r0, [sp, #4]
   123a8:	ldr	r0, [r0, #44]	; 0x2c
   123ac:	movw	r1, #0
   123b0:	cmp	r0, r1
   123b4:	beq	123c4 <table_destroy@@Base+0x274>
   123b8:	ldr	r0, [sp, #4]
   123bc:	ldr	r0, [r0, #44]	; 0x2c
   123c0:	bl	11ea8 <free@plt>
   123c4:	mov	sp, fp
   123c8:	pop	{fp, pc}

000123cc <table_dupe@@Base>:
   123cc:	push	{fp, lr}
   123d0:	mov	fp, sp
   123d4:	sub	sp, sp, #152	; 0x98
   123d8:	str	r0, [fp, #-4]
   123dc:	ldr	r0, [fp, #-4]
   123e0:	bl	15318 <table_get_row_length@@Base>
   123e4:	str	r0, [fp, #-8]
   123e8:	ldr	r0, [fp, #-4]
   123ec:	bl	13038 <table_get_column_length@@Base>
   123f0:	str	r0, [fp, #-12]
   123f4:	bl	120cc <table_new@@Base>
   123f8:	str	r0, [fp, #-24]	; 0xffffffe8
   123fc:	movw	r0, #0
   12400:	str	r0, [fp, #-16]
   12404:	ldr	r0, [fp, #-16]
   12408:	ldr	r1, [fp, #-12]
   1240c:	cmp	r0, r1
   12410:	bge	12454 <table_dupe@@Base+0x88>
   12414:	ldr	r0, [fp, #-4]
   12418:	ldr	r1, [fp, #-16]
   1241c:	bl	130ec <table_get_column_name@@Base>
   12420:	str	r0, [fp, #-32]	; 0xffffffe0
   12424:	ldr	r0, [fp, #-4]
   12428:	ldr	r1, [fp, #-16]
   1242c:	bl	13120 <table_get_column_data_type@@Base>
   12430:	str	r0, [fp, #-28]	; 0xffffffe4
   12434:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12438:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1243c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12440:	bl	13154 <table_add_column@@Base>
   12444:	ldr	r0, [fp, #-16]
   12448:	add	r0, r0, #1
   1244c:	str	r0, [fp, #-16]
   12450:	b	12404 <table_dupe@@Base+0x38>
   12454:	movw	r0, #0
   12458:	str	r0, [fp, #-16]
   1245c:	ldr	r0, [fp, #-16]
   12460:	ldr	r1, [fp, #-8]
   12464:	cmp	r0, r1
   12468:	bge	129b4 <table_dupe@@Base+0x5e8>
   1246c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12470:	bl	15330 <table_add_row@@Base>
   12474:	movw	r1, #0
   12478:	str	r1, [fp, #-20]	; 0xffffffec
   1247c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12480:	ldr	r1, [fp, #-12]
   12484:	cmp	r0, r1
   12488:	bge	129a0 <table_dupe@@Base+0x5d4>
   1248c:	ldr	r0, [fp, #-4]
   12490:	ldr	r1, [fp, #-20]	; 0xffffffec
   12494:	bl	13120 <table_get_column_data_type@@Base>
   12498:	mov	r1, r0
   1249c:	cmp	r0, #23
   124a0:	str	r1, [sp, #12]
   124a4:	bhi	1298c <table_dupe@@Base+0x5c0>
   124a8:	add	r0, pc, #8
   124ac:	ldr	r1, [sp, #12]
   124b0:	ldr	r2, [r0, r1, lsl #2]
   124b4:	add	pc, r0, r2
   124b8:	andeq	r0, r0, r0, rrx
   124bc:	andeq	r0, r0, ip, lsl #1
   124c0:	strheq	r0, [r0], -r8
   124c4:	andeq	r0, r0, r4, ror #1
   124c8:	andeq	r0, r0, r0, lsl r1
   124cc:	andeq	r0, r0, ip, lsr r1
   124d0:	andeq	r0, r0, r8, ror #2
   124d4:	muleq	r0, r4, r1
   124d8:	andeq	r0, r0, r0, asr #3
   124dc:	andeq	r0, r0, r0, lsl #4
   124e0:	andeq	r0, r0, r0, asr #4
   124e4:	andeq	r0, r0, ip, ror #4
   124e8:	muleq	r0, r8, r2
   124ec:	andeq	r0, r0, r4, asr #5
   124f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   124f4:	andeq	r0, r0, r0, lsr r3
   124f8:	muleq	r0, ip, r3
   124fc:	andeq	r0, r0, r8, asr #7
   12500:	strdeq	r0, [r0], -r4
   12504:	andeq	r0, r0, r4, asr r4
   12508:	andeq	r0, r0, r0, lsl #9
   1250c:	andeq	r0, r0, r0, ror r3
   12510:	andeq	r0, r0, r0, lsr #8
   12514:	andeq	r0, r0, ip, lsr #9
   12518:	ldr	r0, [fp, #-4]
   1251c:	ldr	r1, [fp, #-16]
   12520:	ldr	r2, [fp, #-20]	; 0xffffffec
   12524:	bl	14d3c <table_get_int@@Base>
   12528:	str	r0, [fp, #-36]	; 0xffffffdc
   1252c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12530:	ldr	r1, [fp, #-16]
   12534:	ldr	r2, [fp, #-20]	; 0xffffffec
   12538:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1253c:	bl	16464 <table_set_int@@Base>
   12540:	b	1298c <table_dupe@@Base+0x5c0>
   12544:	ldr	r0, [fp, #-4]
   12548:	ldr	r1, [fp, #-16]
   1254c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12550:	bl	14d70 <table_get_uint@@Base>
   12554:	str	r0, [fp, #-40]	; 0xffffffd8
   12558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1255c:	ldr	r1, [fp, #-16]
   12560:	ldr	r2, [fp, #-20]	; 0xffffffec
   12564:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12568:	bl	164a4 <table_set_uint@@Base>
   1256c:	b	1298c <table_dupe@@Base+0x5c0>
   12570:	ldr	r0, [fp, #-4]
   12574:	ldr	r1, [fp, #-16]
   12578:	ldr	r2, [fp, #-20]	; 0xffffffec
   1257c:	bl	14da4 <table_get_int8@@Base>
   12580:	strb	r0, [fp, #-41]	; 0xffffffd7
   12584:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12588:	ldr	r1, [fp, #-16]
   1258c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12590:	ldrsb	r3, [fp, #-41]	; 0xffffffd7
   12594:	bl	164e4 <table_set_int8@@Base>
   12598:	b	1298c <table_dupe@@Base+0x5c0>
   1259c:	ldr	r0, [fp, #-4]
   125a0:	ldr	r1, [fp, #-16]
   125a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   125a8:	bl	14dd8 <table_get_uint8@@Base>
   125ac:	strb	r0, [fp, #-42]	; 0xffffffd6
   125b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   125b4:	ldr	r1, [fp, #-16]
   125b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   125bc:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   125c0:	bl	16524 <table_set_uint8@@Base>
   125c4:	b	1298c <table_dupe@@Base+0x5c0>
   125c8:	ldr	r0, [fp, #-4]
   125cc:	ldr	r1, [fp, #-16]
   125d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   125d4:	bl	14e0c <table_get_int16@@Base>
   125d8:	strh	r0, [fp, #-44]	; 0xffffffd4
   125dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   125e0:	ldr	r1, [fp, #-16]
   125e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   125e8:	ldrsh	r3, [fp, #-44]	; 0xffffffd4
   125ec:	bl	16564 <table_set_int16@@Base>
   125f0:	b	1298c <table_dupe@@Base+0x5c0>
   125f4:	ldr	r0, [fp, #-4]
   125f8:	ldr	r1, [fp, #-16]
   125fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   12600:	bl	14e40 <table_get_uint16@@Base>
   12604:	strh	r0, [fp, #-46]	; 0xffffffd2
   12608:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1260c:	ldr	r1, [fp, #-16]
   12610:	ldr	r2, [fp, #-20]	; 0xffffffec
   12614:	ldrh	r3, [fp, #-46]	; 0xffffffd2
   12618:	bl	165a4 <table_set_uint16@@Base>
   1261c:	b	1298c <table_dupe@@Base+0x5c0>
   12620:	ldr	r0, [fp, #-4]
   12624:	ldr	r1, [fp, #-16]
   12628:	ldr	r2, [fp, #-20]	; 0xffffffec
   1262c:	bl	14e74 <table_get_int32@@Base>
   12630:	str	r0, [fp, #-52]	; 0xffffffcc
   12634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12638:	ldr	r1, [fp, #-16]
   1263c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12640:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12644:	bl	165e4 <table_set_int32@@Base>
   12648:	b	1298c <table_dupe@@Base+0x5c0>
   1264c:	ldr	r0, [fp, #-4]
   12650:	ldr	r1, [fp, #-16]
   12654:	ldr	r2, [fp, #-20]	; 0xffffffec
   12658:	bl	14ea8 <table_get_uint32@@Base>
   1265c:	str	r0, [fp, #-56]	; 0xffffffc8
   12660:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12664:	ldr	r1, [fp, #-16]
   12668:	ldr	r2, [fp, #-20]	; 0xffffffec
   1266c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12670:	bl	16624 <table_set_uint32@@Base>
   12674:	b	1298c <table_dupe@@Base+0x5c0>
   12678:	ldr	r0, [fp, #-4]
   1267c:	ldr	r1, [fp, #-16]
   12680:	ldr	r2, [fp, #-20]	; 0xffffffec
   12684:	bl	14edc <table_get_int64@@Base>
   12688:	str	r1, [fp, #-60]	; 0xffffffc4
   1268c:	str	r0, [fp, #-64]	; 0xffffffc0
   12690:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12694:	ldr	r1, [fp, #-16]
   12698:	ldr	r2, [fp, #-20]	; 0xffffffec
   1269c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   126a0:	ldr	ip, [fp, #-60]	; 0xffffffc4
   126a4:	mov	lr, sp
   126a8:	str	ip, [lr, #4]
   126ac:	str	r3, [lr]
   126b0:	bl	16664 <table_set_int64@@Base>
   126b4:	b	1298c <table_dupe@@Base+0x5c0>
   126b8:	ldr	r0, [fp, #-4]
   126bc:	ldr	r1, [fp, #-16]
   126c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   126c4:	bl	14f20 <table_get_uint64@@Base>
   126c8:	str	r1, [fp, #-68]	; 0xffffffbc
   126cc:	str	r0, [fp, #-72]	; 0xffffffb8
   126d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   126d4:	ldr	r1, [fp, #-16]
   126d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   126dc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   126e0:	ldr	ip, [fp, #-68]	; 0xffffffbc
   126e4:	mov	lr, sp
   126e8:	str	ip, [lr, #4]
   126ec:	str	r3, [lr]
   126f0:	bl	166b0 <table_set_uint64@@Base>
   126f4:	b	1298c <table_dupe@@Base+0x5c0>
   126f8:	ldr	r0, [fp, #-4]
   126fc:	ldr	r1, [fp, #-16]
   12700:	ldr	r2, [fp, #-20]	; 0xffffffec
   12704:	bl	14f64 <table_get_short@@Base>
   12708:	strh	r0, [fp, #-74]	; 0xffffffb6
   1270c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12710:	ldr	r1, [fp, #-16]
   12714:	ldr	r2, [fp, #-20]	; 0xffffffec
   12718:	ldrsh	r3, [fp, #-74]	; 0xffffffb6
   1271c:	bl	166fc <table_set_short@@Base>
   12720:	b	1298c <table_dupe@@Base+0x5c0>
   12724:	ldr	r0, [fp, #-4]
   12728:	ldr	r1, [fp, #-16]
   1272c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12730:	bl	14f98 <table_get_ushort@@Base>
   12734:	strh	r0, [sp, #76]	; 0x4c
   12738:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1273c:	ldr	r1, [fp, #-16]
   12740:	ldr	r2, [fp, #-20]	; 0xffffffec
   12744:	ldrh	r3, [sp, #76]	; 0x4c
   12748:	bl	1673c <table_set_ushort@@Base>
   1274c:	b	1298c <table_dupe@@Base+0x5c0>
   12750:	ldr	r0, [fp, #-4]
   12754:	ldr	r1, [fp, #-16]
   12758:	ldr	r2, [fp, #-20]	; 0xffffffec
   1275c:	bl	14fcc <table_get_long@@Base>
   12760:	str	r0, [sp, #72]	; 0x48
   12764:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12768:	ldr	r1, [fp, #-16]
   1276c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12770:	ldr	r3, [sp, #72]	; 0x48
   12774:	bl	1677c <table_set_long@@Base>
   12778:	b	1298c <table_dupe@@Base+0x5c0>
   1277c:	ldr	r0, [fp, #-4]
   12780:	ldr	r1, [fp, #-16]
   12784:	ldr	r2, [fp, #-20]	; 0xffffffec
   12788:	bl	15000 <table_get_ulong@@Base>
   1278c:	str	r0, [sp, #68]	; 0x44
   12790:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12794:	ldr	r1, [fp, #-16]
   12798:	ldr	r2, [fp, #-20]	; 0xffffffec
   1279c:	ldr	r3, [sp, #68]	; 0x44
   127a0:	bl	167bc <table_set_ulong@@Base>
   127a4:	b	1298c <table_dupe@@Base+0x5c0>
   127a8:	ldr	r0, [fp, #-4]
   127ac:	ldr	r1, [fp, #-16]
   127b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   127b4:	bl	15034 <table_get_llong@@Base>
   127b8:	str	r1, [sp, #60]	; 0x3c
   127bc:	str	r0, [sp, #56]	; 0x38
   127c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127c4:	ldr	r1, [fp, #-16]
   127c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   127cc:	ldr	r3, [sp, #56]	; 0x38
   127d0:	ldr	ip, [sp, #60]	; 0x3c
   127d4:	mov	lr, sp
   127d8:	str	ip, [lr, #4]
   127dc:	str	r3, [lr]
   127e0:	bl	167fc <table_set_llong@@Base>
   127e4:	b	1298c <table_dupe@@Base+0x5c0>
   127e8:	ldr	r0, [fp, #-4]
   127ec:	ldr	r1, [fp, #-16]
   127f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   127f4:	bl	15078 <table_get_ullong@@Base>
   127f8:	str	r1, [sp, #52]	; 0x34
   127fc:	str	r0, [sp, #48]	; 0x30
   12800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12804:	ldr	r1, [fp, #-16]
   12808:	ldr	r2, [fp, #-20]	; 0xffffffec
   1280c:	ldr	r3, [sp, #48]	; 0x30
   12810:	ldr	ip, [sp, #52]	; 0x34
   12814:	mov	lr, sp
   12818:	str	ip, [lr, #4]
   1281c:	str	r3, [lr]
   12820:	bl	16848 <table_set_ullong@@Base>
   12824:	b	1298c <table_dupe@@Base+0x5c0>
   12828:	ldr	r0, [fp, #-4]
   1282c:	ldr	r1, [fp, #-16]
   12830:	ldr	r2, [fp, #-20]	; 0xffffffec
   12834:	bl	151c0 <table_get_string@@Base>
   12838:	str	r0, [sp, #44]	; 0x2c
   1283c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12840:	ldr	r1, [fp, #-16]
   12844:	ldr	r2, [fp, #-20]	; 0xffffffec
   12848:	ldr	r3, [sp, #44]	; 0x2c
   1284c:	bl	16954 <table_set_string@@Base>
   12850:	b	1298c <table_dupe@@Base+0x5c0>
   12854:	ldr	r0, [fp, #-4]
   12858:	ldr	r1, [fp, #-16]
   1285c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12860:	bl	150bc <table_get_float@@Base>
   12864:	vstr	s0, [sp, #40]	; 0x28
   12868:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1286c:	ldr	r1, [fp, #-16]
   12870:	ldr	r2, [fp, #-20]	; 0xffffffec
   12874:	vldr	s0, [sp, #40]	; 0x28
   12878:	bl	16894 <table_set_float@@Base>
   1287c:	b	1298c <table_dupe@@Base+0x5c0>
   12880:	ldr	r0, [fp, #-4]
   12884:	ldr	r1, [fp, #-16]
   12888:	ldr	r2, [fp, #-20]	; 0xffffffec
   1288c:	bl	150f0 <table_get_double@@Base>
   12890:	vstr	d0, [sp, #32]
   12894:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12898:	ldr	r1, [fp, #-16]
   1289c:	ldr	r2, [fp, #-20]	; 0xffffffec
   128a0:	vldr	d0, [sp, #32]
   128a4:	bl	168d4 <table_set_double@@Base>
   128a8:	b	1298c <table_dupe@@Base+0x5c0>
   128ac:	ldr	r0, [fp, #-4]
   128b0:	ldr	r1, [fp, #-16]
   128b4:	ldr	r2, [fp, #-20]	; 0xffffffec
   128b8:	bl	15124 <table_get_ldouble@@Base>
   128bc:	vstr	d0, [sp, #24]
   128c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128c4:	ldr	r1, [fp, #-16]
   128c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   128cc:	vldr	d0, [sp, #24]
   128d0:	bl	16914 <table_set_ldouble@@Base>
   128d4:	b	1298c <table_dupe@@Base+0x5c0>
   128d8:	ldr	r0, [fp, #-4]
   128dc:	ldr	r1, [fp, #-16]
   128e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   128e4:	bl	14d04 <table_get_bool@@Base>
   128e8:	and	r0, r0, #1
   128ec:	strb	r0, [sp, #23]
   128f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128f4:	ldr	r1, [fp, #-16]
   128f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   128fc:	ldrb	r3, [sp, #23]
   12900:	and	r3, r3, #1
   12904:	bl	16420 <table_set_bool@@Base>
   12908:	b	1298c <table_dupe@@Base+0x5c0>
   1290c:	ldr	r0, [fp, #-4]
   12910:	ldr	r1, [fp, #-16]
   12914:	ldr	r2, [fp, #-20]	; 0xffffffec
   12918:	bl	15158 <table_get_char@@Base>
   1291c:	strb	r0, [sp, #22]
   12920:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12924:	ldr	r1, [fp, #-16]
   12928:	ldr	r2, [fp, #-20]	; 0xffffffec
   1292c:	ldrb	r3, [sp, #22]
   12930:	bl	16994 <table_set_char@@Base>
   12934:	b	1298c <table_dupe@@Base+0x5c0>
   12938:	ldr	r0, [fp, #-4]
   1293c:	ldr	r1, [fp, #-16]
   12940:	ldr	r2, [fp, #-20]	; 0xffffffec
   12944:	bl	1518c <table_get_uchar@@Base>
   12948:	strb	r0, [sp, #21]
   1294c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12950:	ldr	r1, [fp, #-16]
   12954:	ldr	r2, [fp, #-20]	; 0xffffffec
   12958:	ldrb	r3, [sp, #21]
   1295c:	bl	169d4 <table_set_uchar@@Base>
   12960:	b	1298c <table_dupe@@Base+0x5c0>
   12964:	ldr	r0, [fp, #-4]
   12968:	ldr	r1, [fp, #-16]
   1296c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12970:	bl	151f0 <table_get_ptr@@Base>
   12974:	str	r0, [sp, #16]
   12978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1297c:	ldr	r1, [fp, #-16]
   12980:	ldr	r2, [fp, #-20]	; 0xffffffec
   12984:	add	r3, sp, #16
   12988:	bl	16a14 <table_set_ptr@@Base>
   1298c:	b	12990 <table_dupe@@Base+0x5c4>
   12990:	ldr	r0, [fp, #-20]	; 0xffffffec
   12994:	add	r0, r0, #1
   12998:	str	r0, [fp, #-20]	; 0xffffffec
   1299c:	b	1247c <table_dupe@@Base+0xb0>
   129a0:	b	129a4 <table_dupe@@Base+0x5d8>
   129a4:	ldr	r0, [fp, #-16]
   129a8:	add	r0, r0, #1
   129ac:	str	r0, [fp, #-16]
   129b0:	b	1245c <table_dupe@@Base+0x90>
   129b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129b8:	mov	sp, fp
   129bc:	pop	{fp, pc}

000129c0 <table_get_major_version@@Base>:
   129c0:	movw	r0, #0
   129c4:	bx	lr

000129c8 <table_get_minor_version@@Base>:
   129c8:	movw	r0, #0
   129cc:	bx	lr

000129d0 <table_get_patch_version@@Base>:
   129d0:	movw	r0, #0
   129d4:	bx	lr

000129d8 <table_get_version@@Base>:
   129d8:	ldr	r0, [pc, #4]	; 129e4 <table_get_version@@Base+0xc>
   129dc:	add	r0, pc, r0
   129e0:	bx	lr
   129e4:	strdeq	r5, [r0], -sl

000129e8 <table_get_callback_length@@Base>:
   129e8:	sub	sp, sp, #4
   129ec:	str	r0, [sp]
   129f0:	ldr	r0, [sp]
   129f4:	ldr	r0, [r0, #32]
   129f8:	add	sp, sp, #4
   129fc:	bx	lr

00012a00 <table_register_callback@@Base>:
   12a00:	push	{r4, sl, fp, lr}
   12a04:	add	fp, sp, #8
   12a08:	sub	sp, sp, #40	; 0x28
   12a0c:	str	r0, [fp, #-12]
   12a10:	str	r1, [fp, #-16]
   12a14:	str	r2, [fp, #-20]	; 0xffffffec
   12a18:	str	r3, [sp, #24]
   12a1c:	ldr	r0, [fp, #-12]
   12a20:	ldr	r1, [fp, #-16]
   12a24:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a28:	bl	12ae0 <table_register_callback@@Base+0xe0>
   12a2c:	str	r0, [sp, #20]
   12a30:	ldr	r0, [sp, #20]
   12a34:	cmp	r0, #0
   12a38:	ble	12a60 <table_register_callback@@Base+0x60>
   12a3c:	ldr	r0, [sp, #24]
   12a40:	ldr	r1, [fp, #-12]
   12a44:	ldr	r1, [r1, #44]	; 0x2c
   12a48:	ldr	r2, [sp, #20]
   12a4c:	add	r1, r1, r2, lsl #2
   12a50:	ldr	r2, [r1]
   12a54:	orr	r0, r2, r0
   12a58:	str	r0, [r1]
   12a5c:	b	12ad8 <table_register_callback@@Base+0xd8>
   12a60:	ldr	r0, [fp, #-12]
   12a64:	ldr	r1, [r0, #32]
   12a68:	ldr	r0, [r0, #48]	; 0x30
   12a6c:	udiv	r2, r1, r0
   12a70:	mls	r0, r2, r0, r1
   12a74:	cmp	r0, #0
   12a78:	bne	12a84 <table_register_callback@@Base+0x84>
   12a7c:	ldr	r0, [fp, #-12]
   12a80:	bl	12b80 <table_register_callback@@Base+0x180>
   12a84:	ldr	r0, [fp, #-12]
   12a88:	ldr	r1, [fp, #-12]
   12a8c:	str	r0, [sp, #16]
   12a90:	mov	r0, r1
   12a94:	bl	129e8 <table_get_callback_length@@Base>
   12a98:	ldr	r2, [fp, #-16]
   12a9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12aa0:	ldr	r1, [sp, #24]
   12aa4:	ldr	ip, [sp, #16]
   12aa8:	str	r0, [sp, #12]
   12aac:	mov	r0, ip
   12ab0:	ldr	lr, [sp, #12]
   12ab4:	str	r1, [sp, #8]
   12ab8:	mov	r1, lr
   12abc:	ldr	r4, [sp, #8]
   12ac0:	str	r4, [sp]
   12ac4:	bl	12c24 <table_register_callback@@Base+0x224>
   12ac8:	ldr	r0, [fp, #-12]
   12acc:	ldr	r1, [r0, #32]
   12ad0:	add	r1, r1, #1
   12ad4:	str	r1, [r0, #32]
   12ad8:	sub	sp, fp, #8
   12adc:	pop	{r4, sl, fp, pc}
   12ae0:	sub	sp, sp, #20
   12ae4:	str	r0, [sp, #12]
   12ae8:	str	r1, [sp, #8]
   12aec:	str	r2, [sp, #4]
   12af0:	movw	r0, #0
   12af4:	str	r0, [sp]
   12af8:	ldr	r0, [sp]
   12afc:	ldr	r1, [sp, #12]
   12b00:	ldr	r1, [r1, #32]
   12b04:	cmp	r0, r1
   12b08:	bge	12b6c <table_register_callback@@Base+0x16c>
   12b0c:	ldr	r0, [sp, #12]
   12b10:	ldr	r0, [r0, #36]	; 0x24
   12b14:	ldr	r1, [sp]
   12b18:	add	r0, r0, r1, lsl #2
   12b1c:	ldr	r0, [r0]
   12b20:	ldr	r1, [sp, #8]
   12b24:	cmp	r0, r1
   12b28:	bne	12b58 <table_register_callback@@Base+0x158>
   12b2c:	ldr	r0, [sp, #12]
   12b30:	ldr	r0, [r0, #40]	; 0x28
   12b34:	ldr	r1, [sp]
   12b38:	add	r0, r0, r1, lsl #2
   12b3c:	ldr	r0, [r0]
   12b40:	ldr	r1, [sp, #4]
   12b44:	cmp	r0, r1
   12b48:	bne	12b58 <table_register_callback@@Base+0x158>
   12b4c:	ldr	r0, [sp]
   12b50:	str	r0, [sp, #16]
   12b54:	b	12b74 <table_register_callback@@Base+0x174>
   12b58:	b	12b5c <table_register_callback@@Base+0x15c>
   12b5c:	ldr	r0, [sp]
   12b60:	add	r0, r0, #1
   12b64:	str	r0, [sp]
   12b68:	b	12af8 <table_register_callback@@Base+0xf8>
   12b6c:	mvn	r0, #0
   12b70:	str	r0, [sp, #16]
   12b74:	ldr	r0, [sp, #16]
   12b78:	add	sp, sp, #20
   12b7c:	bx	lr
   12b80:	push	{fp, lr}
   12b84:	mov	fp, sp
   12b88:	sub	sp, sp, #16
   12b8c:	str	r0, [fp, #-4]
   12b90:	ldr	r0, [fp, #-4]
   12b94:	ldr	r1, [r0, #48]	; 0x30
   12b98:	ldr	r2, [r0, #52]	; 0x34
   12b9c:	add	r1, r2, r1
   12ba0:	str	r1, [r0, #52]	; 0x34
   12ba4:	ldr	r0, [fp, #-4]
   12ba8:	ldr	r1, [r0, #36]	; 0x24
   12bac:	ldr	r0, [r0, #52]	; 0x34
   12bb0:	lsl	r0, r0, #2
   12bb4:	str	r0, [sp, #8]
   12bb8:	mov	r0, r1
   12bbc:	ldr	r1, [sp, #8]
   12bc0:	bl	11eb4 <realloc@plt>
   12bc4:	ldr	r1, [fp, #-4]
   12bc8:	str	r0, [r1, #36]	; 0x24
   12bcc:	ldr	r0, [fp, #-4]
   12bd0:	ldr	r1, [r0, #40]	; 0x28
   12bd4:	ldr	r0, [r0, #52]	; 0x34
   12bd8:	lsl	r0, r0, #2
   12bdc:	str	r0, [sp, #4]
   12be0:	mov	r0, r1
   12be4:	ldr	r1, [sp, #4]
   12be8:	bl	11eb4 <realloc@plt>
   12bec:	ldr	r1, [fp, #-4]
   12bf0:	str	r0, [r1, #40]	; 0x28
   12bf4:	ldr	r0, [fp, #-4]
   12bf8:	ldr	r1, [r0, #44]	; 0x2c
   12bfc:	ldr	r0, [r0, #52]	; 0x34
   12c00:	lsl	r0, r0, #2
   12c04:	str	r0, [sp]
   12c08:	mov	r0, r1
   12c0c:	ldr	r1, [sp]
   12c10:	bl	11eb4 <realloc@plt>
   12c14:	ldr	r1, [fp, #-4]
   12c18:	str	r0, [r1, #44]	; 0x2c
   12c1c:	mov	sp, fp
   12c20:	pop	{fp, pc}
   12c24:	sub	sp, sp, #16
   12c28:	ldr	ip, [sp, #16]
   12c2c:	str	r0, [sp, #12]
   12c30:	str	r1, [sp, #8]
   12c34:	str	r2, [sp, #4]
   12c38:	str	r3, [sp]
   12c3c:	ldr	r0, [sp, #4]
   12c40:	ldr	r1, [sp, #12]
   12c44:	ldr	r1, [r1, #36]	; 0x24
   12c48:	ldr	r2, [sp, #8]
   12c4c:	str	r0, [r1, r2, lsl #2]
   12c50:	ldr	r0, [sp]
   12c54:	ldr	r1, [sp, #12]
   12c58:	ldr	r1, [r1, #40]	; 0x28
   12c5c:	ldr	r2, [sp, #8]
   12c60:	str	r0, [r1, r2, lsl #2]
   12c64:	ldr	r0, [sp, #16]
   12c68:	ldr	r1, [sp, #12]
   12c6c:	ldr	r1, [r1, #44]	; 0x2c
   12c70:	ldr	r2, [sp, #8]
   12c74:	add	r1, r1, r2, lsl #2
   12c78:	str	r0, [r1]
   12c7c:	add	sp, sp, #16
   12c80:	bx	lr

00012c84 <table_unregister_callback@@Base>:
   12c84:	push	{fp, lr}
   12c88:	mov	fp, sp
   12c8c:	sub	sp, sp, #24
   12c90:	str	r0, [fp, #-4]
   12c94:	str	r1, [fp, #-8]
   12c98:	str	r2, [sp, #12]
   12c9c:	ldr	r0, [fp, #-4]
   12ca0:	ldr	r1, [fp, #-8]
   12ca4:	ldr	r2, [sp, #12]
   12ca8:	bl	12ae0 <table_register_callback@@Base+0xe0>
   12cac:	str	r0, [sp, #4]
   12cb0:	ldr	r0, [sp, #4]
   12cb4:	cmn	r0, #1
   12cb8:	beq	12d68 <table_unregister_callback@@Base+0xe4>
   12cbc:	ldr	r0, [sp, #4]
   12cc0:	str	r0, [sp, #8]
   12cc4:	ldr	r0, [sp, #8]
   12cc8:	ldr	r1, [fp, #-4]
   12ccc:	ldr	r1, [r1, #32]
   12cd0:	sub	r1, r1, #1
   12cd4:	cmp	r0, r1
   12cd8:	bge	12d34 <table_unregister_callback@@Base+0xb0>
   12cdc:	ldr	r0, [fp, #-4]
   12ce0:	ldr	r0, [r0, #36]	; 0x24
   12ce4:	ldr	r1, [sp, #8]
   12ce8:	add	r2, r0, r1, lsl #2
   12cec:	ldr	r2, [r2, #4]
   12cf0:	str	r2, [r0, r1, lsl #2]
   12cf4:	ldr	r0, [fp, #-4]
   12cf8:	ldr	r0, [r0, #40]	; 0x28
   12cfc:	ldr	r1, [sp, #8]
   12d00:	add	r2, r0, r1, lsl #2
   12d04:	ldr	r2, [r2, #4]
   12d08:	str	r2, [r0, r1, lsl #2]
   12d0c:	ldr	r0, [fp, #-4]
   12d10:	ldr	r0, [r0, #44]	; 0x2c
   12d14:	ldr	r1, [sp, #8]
   12d18:	add	r0, r0, r1, lsl #2
   12d1c:	ldr	r1, [r0, #4]
   12d20:	str	r1, [r0]
   12d24:	ldr	r0, [sp, #8]
   12d28:	add	r0, r0, #1
   12d2c:	str	r0, [sp, #8]
   12d30:	b	12cc4 <table_unregister_callback@@Base+0x40>
   12d34:	ldr	r0, [fp, #-4]
   12d38:	ldr	r1, [r0, #32]
   12d3c:	sub	r1, r1, #1
   12d40:	str	r1, [r0, #32]
   12d44:	ldr	r0, [fp, #-4]
   12d48:	ldr	r0, [r0, #48]	; 0x30
   12d4c:	udiv	r2, r1, r0
   12d50:	mls	r0, r2, r0, r1
   12d54:	cmp	r0, #0
   12d58:	bne	12d64 <table_unregister_callback@@Base+0xe0>
   12d5c:	ldr	r0, [fp, #-4]
   12d60:	bl	12d70 <table_unregister_callback@@Base+0xec>
   12d64:	b	12d68 <table_unregister_callback@@Base+0xe4>
   12d68:	mov	sp, fp
   12d6c:	pop	{fp, pc}
   12d70:	push	{fp, lr}
   12d74:	mov	fp, sp
   12d78:	sub	sp, sp, #16
   12d7c:	str	r0, [fp, #-4]
   12d80:	ldr	r0, [fp, #-4]
   12d84:	ldr	r0, [r0, #48]	; 0x30
   12d88:	ldr	r1, [fp, #-4]
   12d8c:	ldr	r2, [r1, #52]	; 0x34
   12d90:	sub	r0, r2, r0
   12d94:	str	r0, [r1, #52]	; 0x34
   12d98:	ldr	r0, [fp, #-4]
   12d9c:	ldr	r0, [r0, #52]	; 0x34
   12da0:	cmp	r0, #0
   12da4:	beq	12e24 <table_unregister_callback@@Base+0x1a0>
   12da8:	ldr	r0, [fp, #-4]
   12dac:	ldr	r1, [r0, #36]	; 0x24
   12db0:	ldr	r0, [r0, #52]	; 0x34
   12db4:	lsl	r0, r0, #2
   12db8:	str	r0, [sp, #8]
   12dbc:	mov	r0, r1
   12dc0:	ldr	r1, [sp, #8]
   12dc4:	bl	11eb4 <realloc@plt>
   12dc8:	ldr	r1, [fp, #-4]
   12dcc:	str	r0, [r1, #36]	; 0x24
   12dd0:	ldr	r0, [fp, #-4]
   12dd4:	ldr	r1, [r0, #40]	; 0x28
   12dd8:	ldr	r0, [r0, #52]	; 0x34
   12ddc:	lsl	r0, r0, #2
   12de0:	str	r0, [sp, #4]
   12de4:	mov	r0, r1
   12de8:	ldr	r1, [sp, #4]
   12dec:	bl	11eb4 <realloc@plt>
   12df0:	ldr	r1, [fp, #-4]
   12df4:	str	r0, [r1, #40]	; 0x28
   12df8:	ldr	r0, [fp, #-4]
   12dfc:	ldr	r1, [r0, #44]	; 0x2c
   12e00:	ldr	r0, [r0, #52]	; 0x34
   12e04:	lsl	r0, r0, #2
   12e08:	str	r0, [sp]
   12e0c:	mov	r0, r1
   12e10:	ldr	r1, [sp]
   12e14:	bl	11eb4 <realloc@plt>
   12e18:	ldr	r1, [fp, #-4]
   12e1c:	str	r0, [r1, #44]	; 0x2c
   12e20:	b	12e64 <table_unregister_callback@@Base+0x1e0>
   12e24:	ldr	r0, [fp, #-4]
   12e28:	ldr	r0, [r0, #36]	; 0x24
   12e2c:	bl	11ea8 <free@plt>
   12e30:	ldr	r0, [fp, #-4]
   12e34:	ldr	r0, [r0, #40]	; 0x28
   12e38:	bl	11ea8 <free@plt>
   12e3c:	ldr	r0, [fp, #-4]
   12e40:	ldr	r0, [r0, #44]	; 0x2c
   12e44:	bl	11ea8 <free@plt>
   12e48:	ldr	r0, [fp, #-4]
   12e4c:	movw	r1, #0
   12e50:	str	r1, [r0, #36]	; 0x24
   12e54:	ldr	r0, [fp, #-4]
   12e58:	str	r1, [r0, #40]	; 0x28
   12e5c:	ldr	r0, [fp, #-4]
   12e60:	str	r1, [r0, #44]	; 0x2c
   12e64:	mov	sp, fp
   12e68:	pop	{fp, pc}

00012e6c <table_notify@@Base>:
   12e6c:	push	{r4, sl, fp, lr}
   12e70:	add	fp, sp, #8
   12e74:	sub	sp, sp, #32
   12e78:	str	r0, [fp, #-12]
   12e7c:	str	r1, [fp, #-16]
   12e80:	str	r2, [sp, #20]
   12e84:	str	r3, [sp, #16]
   12e88:	movw	r0, #0
   12e8c:	str	r0, [sp, #12]
   12e90:	ldr	r0, [sp, #12]
   12e94:	ldr	r1, [fp, #-12]
   12e98:	ldr	r1, [r1, #32]
   12e9c:	cmp	r0, r1
   12ea0:	bge	12f28 <table_notify@@Base+0xbc>
   12ea4:	ldr	r0, [fp, #-12]
   12ea8:	ldr	r0, [r0, #44]	; 0x2c
   12eac:	ldr	r1, [sp, #12]
   12eb0:	add	r0, r0, r1, lsl #2
   12eb4:	ldr	r0, [r0]
   12eb8:	ldr	r1, [sp, #16]
   12ebc:	and	r0, r0, r1
   12ec0:	cmp	r0, #0
   12ec4:	beq	12f14 <table_notify@@Base+0xa8>
   12ec8:	ldr	r0, [fp, #-12]
   12ecc:	ldr	r1, [sp, #12]
   12ed0:	ldr	r2, [r0, #36]	; 0x24
   12ed4:	ldr	r3, [r0, #40]	; 0x28
   12ed8:	ldr	r2, [r2, r1, lsl #2]
   12edc:	ldr	ip, [fp, #-16]
   12ee0:	ldr	lr, [sp, #20]
   12ee4:	ldr	r4, [sp, #16]
   12ee8:	add	r1, r3, r1, lsl #2
   12eec:	ldr	r1, [r1]
   12ef0:	str	r1, [sp, #8]
   12ef4:	mov	r1, ip
   12ef8:	str	r2, [sp, #4]
   12efc:	mov	r2, lr
   12f00:	mov	r3, r4
   12f04:	ldr	ip, [sp, #8]
   12f08:	str	ip, [sp]
   12f0c:	ldr	lr, [sp, #4]
   12f10:	blx	lr
   12f14:	b	12f18 <table_notify@@Base+0xac>
   12f18:	ldr	r0, [sp, #12]
   12f1c:	add	r0, r0, #1
   12f20:	str	r0, [sp, #12]
   12f24:	b	12e90 <table_notify@@Base+0x24>
   12f28:	sub	sp, fp, #8
   12f2c:	pop	{r4, sl, fp, pc}

00012f30 <table_column_init@@Base>:
   12f30:	push	{fp, lr}
   12f34:	mov	fp, sp
   12f38:	sub	sp, sp, #24
   12f3c:	ldr	ip, [fp, #8]
   12f40:	str	r0, [fp, #-4]
   12f44:	str	r1, [fp, #-8]
   12f48:	str	r2, [sp, #12]
   12f4c:	str	r3, [sp, #8]
   12f50:	ldr	r0, [fp, #-4]
   12f54:	ldr	r1, [fp, #-8]
   12f58:	str	ip, [sp]
   12f5c:	bl	12fc0 <table_get_col_ptr@@Base>
   12f60:	str	r0, [sp, #4]
   12f64:	ldr	r0, [sp, #12]
   12f68:	bl	11ef0 <strlen@plt>
   12f6c:	add	r0, r0, #1
   12f70:	bl	11ecc <malloc@plt>
   12f74:	ldr	r1, [sp, #4]
   12f78:	str	r0, [r1]
   12f7c:	ldr	r0, [sp, #4]
   12f80:	ldr	r0, [r0]
   12f84:	movw	r1, #0
   12f88:	cmp	r0, r1
   12f8c:	beq	12fa0 <table_column_init@@Base+0x70>
   12f90:	ldr	r0, [sp, #4]
   12f94:	ldr	r0, [r0]
   12f98:	ldr	r1, [sp, #12]
   12f9c:	bl	11ec0 <strcpy@plt>
   12fa0:	ldr	r0, [sp, #8]
   12fa4:	ldr	r1, [sp, #4]
   12fa8:	str	r0, [r1, #4]
   12fac:	ldr	r0, [fp, #8]
   12fb0:	ldr	r1, [sp, #4]
   12fb4:	str	r0, [r1, #8]
   12fb8:	mov	sp, fp
   12fbc:	pop	{fp, pc}

00012fc0 <table_get_col_ptr@@Base>:
   12fc0:	sub	sp, sp, #8
   12fc4:	str	r0, [sp, #4]
   12fc8:	str	r1, [sp]
   12fcc:	ldr	r0, [sp, #4]
   12fd0:	ldr	r0, [r0]
   12fd4:	ldr	r1, [sp]
   12fd8:	movw	r2, #12
   12fdc:	mul	r1, r1, r2
   12fe0:	add	r0, r0, r1
   12fe4:	add	sp, sp, #8
   12fe8:	bx	lr

00012fec <table_column_destroy@@Base>:
   12fec:	push	{fp, lr}
   12ff0:	mov	fp, sp
   12ff4:	sub	sp, sp, #16
   12ff8:	str	r0, [fp, #-4]
   12ffc:	str	r1, [sp, #8]
   13000:	ldr	r0, [fp, #-4]
   13004:	ldr	r1, [sp, #8]
   13008:	bl	12fc0 <table_get_col_ptr@@Base>
   1300c:	str	r0, [sp, #4]
   13010:	ldr	r0, [sp, #4]
   13014:	ldr	r0, [r0]
   13018:	movw	r1, #0
   1301c:	cmp	r0, r1
   13020:	beq	13030 <table_column_destroy@@Base+0x44>
   13024:	ldr	r0, [sp, #4]
   13028:	ldr	r0, [r0]
   1302c:	bl	11ea8 <free@plt>
   13030:	mov	sp, fp
   13034:	pop	{fp, pc}

00013038 <table_get_column_length@@Base>:
   13038:	sub	sp, sp, #4
   1303c:	str	r0, [sp]
   13040:	ldr	r0, [sp]
   13044:	ldr	r0, [r0, #4]
   13048:	add	sp, sp, #4
   1304c:	bx	lr

00013050 <table_get_column@@Base>:
   13050:	push	{fp, lr}
   13054:	mov	fp, sp
   13058:	sub	sp, sp, #24
   1305c:	str	r0, [fp, #-4]
   13060:	str	r1, [fp, #-8]
   13064:	ldr	r0, [fp, #-4]
   13068:	bl	13038 <table_get_column_length@@Base>
   1306c:	str	r0, [sp, #8]
   13070:	movw	r0, #0
   13074:	str	r0, [sp, #12]
   13078:	ldr	r0, [sp, #12]
   1307c:	ldr	r1, [sp, #8]
   13080:	cmp	r0, r1
   13084:	bge	130bc <table_get_column@@Base+0x6c>
   13088:	ldr	r0, [fp, #-4]
   1308c:	ldr	r1, [sp, #12]
   13090:	bl	130ec <table_get_column_name@@Base>
   13094:	ldr	r1, [fp, #-8]
   13098:	bl	11e90 <strcmp@plt>
   1309c:	cmp	r0, #0
   130a0:	bne	130a8 <table_get_column@@Base+0x58>
   130a4:	b	130bc <table_get_column@@Base+0x6c>
   130a8:	b	130ac <table_get_column@@Base+0x5c>
   130ac:	ldr	r0, [sp, #12]
   130b0:	add	r0, r0, #1
   130b4:	str	r0, [sp, #12]
   130b8:	b	13078 <table_get_column@@Base+0x28>
   130bc:	ldr	r0, [sp, #12]
   130c0:	ldr	r1, [sp, #8]
   130c4:	cmp	r0, r1
   130c8:	bne	130d8 <table_get_column@@Base+0x88>
   130cc:	mvn	r0, #0
   130d0:	str	r0, [sp, #4]
   130d4:	b	130e0 <table_get_column@@Base+0x90>
   130d8:	ldr	r0, [sp, #12]
   130dc:	str	r0, [sp, #4]
   130e0:	ldr	r0, [sp, #4]
   130e4:	mov	sp, fp
   130e8:	pop	{fp, pc}

000130ec <table_get_column_name@@Base>:
   130ec:	push	{fp, lr}
   130f0:	mov	fp, sp
   130f4:	sub	sp, sp, #16
   130f8:	str	r0, [fp, #-4]
   130fc:	str	r1, [sp, #8]
   13100:	ldr	r0, [fp, #-4]
   13104:	ldr	r1, [sp, #8]
   13108:	bl	12fc0 <table_get_col_ptr@@Base>
   1310c:	str	r0, [sp, #4]
   13110:	ldr	r0, [sp, #4]
   13114:	ldr	r0, [r0]
   13118:	mov	sp, fp
   1311c:	pop	{fp, pc}

00013120 <table_get_column_data_type@@Base>:
   13120:	push	{fp, lr}
   13124:	mov	fp, sp
   13128:	sub	sp, sp, #16
   1312c:	str	r0, [fp, #-4]
   13130:	str	r1, [sp, #8]
   13134:	ldr	r0, [fp, #-4]
   13138:	ldr	r1, [sp, #8]
   1313c:	bl	12fc0 <table_get_col_ptr@@Base>
   13140:	str	r0, [sp, #4]
   13144:	ldr	r0, [sp, #4]
   13148:	ldr	r0, [r0, #4]
   1314c:	mov	sp, fp
   13150:	pop	{fp, pc}

00013154 <table_add_column@@Base>:
   13154:	push	{fp, lr}
   13158:	mov	fp, sp
   1315c:	sub	sp, sp, #24
   13160:	str	r0, [fp, #-4]
   13164:	str	r1, [fp, #-8]
   13168:	str	r2, [sp, #12]
   1316c:	ldr	r0, [fp, #-4]
   13170:	bl	13038 <table_get_column_length@@Base>
   13174:	mov	r1, r0
   13178:	ldr	r2, [fp, #-4]
   1317c:	ldr	r2, [r2, #8]
   13180:	udiv	r3, r0, r2
   13184:	mls	r0, r3, r2, r0
   13188:	cmp	r0, #0
   1318c:	bne	13198 <table_add_column@@Base+0x44>
   13190:	ldr	r0, [fp, #-4]
   13194:	bl	131f8 <table_add_column@@Base+0xa4>
   13198:	ldr	r0, [fp, #-4]
   1319c:	ldr	r1, [fp, #-8]
   131a0:	ldr	r2, [sp, #12]
   131a4:	bl	132b0 <table_add_column@@Base+0x15c>
   131a8:	ldr	r1, [fp, #-4]
   131ac:	ldr	r2, [fp, #-4]
   131b0:	str	r0, [sp, #8]
   131b4:	mov	r0, r2
   131b8:	str	r1, [sp, #4]
   131bc:	bl	13038 <table_get_column_length@@Base>
   131c0:	ldr	r1, [sp, #4]
   131c4:	str	r0, [sp]
   131c8:	mov	r0, r1
   131cc:	mvn	r1, #0
   131d0:	ldr	r2, [sp]
   131d4:	movw	r3, #8
   131d8:	bl	12e6c <table_notify@@Base>
   131dc:	ldr	r0, [fp, #-4]
   131e0:	ldr	r1, [r0, #4]
   131e4:	add	r2, r1, #1
   131e8:	str	r2, [r0, #4]
   131ec:	mov	r0, r1
   131f0:	mov	sp, fp
   131f4:	pop	{fp, pc}
   131f8:	push	{fp, lr}
   131fc:	mov	fp, sp
   13200:	sub	sp, sp, #16
   13204:	str	r0, [fp, #-4]
   13208:	ldr	r0, [fp, #-4]
   1320c:	ldr	r0, [r0, #8]
   13210:	ldr	r1, [fp, #-4]
   13214:	ldr	r2, [r1, #12]
   13218:	add	r0, r2, r0
   1321c:	str	r0, [r1, #12]
   13220:	ldr	r0, [fp, #-4]
   13224:	ldr	r0, [r0]
   13228:	ldr	r1, [fp, #-4]
   1322c:	ldr	r1, [r1, #12]
   13230:	movw	r2, #12
   13234:	mul	r1, r1, r2
   13238:	bl	11eb4 <realloc@plt>
   1323c:	ldr	r1, [fp, #-4]
   13240:	str	r0, [r1]
   13244:	ldr	r0, [fp, #-4]
   13248:	bl	15318 <table_get_row_length@@Base>
   1324c:	str	r0, [sp, #8]
   13250:	movw	r0, #0
   13254:	str	r0, [sp, #4]
   13258:	ldr	r0, [sp, #4]
   1325c:	ldr	r1, [sp, #8]
   13260:	cmp	r0, r1
   13264:	bge	132a8 <table_add_column@@Base+0x154>
   13268:	ldr	r0, [fp, #-4]
   1326c:	ldr	r1, [sp, #4]
   13270:	bl	15264 <table_get_row_ptr@@Base>
   13274:	str	r0, [sp]
   13278:	ldr	r0, [sp]
   1327c:	ldr	r0, [r0]
   13280:	ldr	r1, [fp, #-4]
   13284:	ldr	r1, [r1, #12]
   13288:	lsl	r1, r1, #2
   1328c:	bl	11eb4 <realloc@plt>
   13290:	ldr	r1, [sp]
   13294:	str	r0, [r1]
   13298:	ldr	r0, [sp, #4]
   1329c:	add	r0, r0, #1
   132a0:	str	r0, [sp, #4]
   132a4:	b	13258 <table_add_column@@Base+0x104>
   132a8:	mov	sp, fp
   132ac:	pop	{fp, pc}
   132b0:	push	{fp, lr}
   132b4:	mov	fp, sp
   132b8:	sub	sp, sp, #48	; 0x30
   132bc:	str	r0, [fp, #-4]
   132c0:	str	r1, [fp, #-8]
   132c4:	str	r2, [fp, #-12]
   132c8:	ldr	r0, [fp, #-4]
   132cc:	bl	15318 <table_get_row_length@@Base>
   132d0:	str	r0, [fp, #-16]
   132d4:	ldr	r0, [fp, #-4]
   132d8:	bl	13038 <table_get_column_length@@Base>
   132dc:	str	r0, [fp, #-20]	; 0xffffffec
   132e0:	ldr	r0, [fp, #-4]
   132e4:	ldr	r1, [fp, #-20]	; 0xffffffec
   132e8:	ldr	r2, [fp, #-8]
   132ec:	ldr	r3, [fp, #-12]
   132f0:	ldr	ip, [fp, #-12]
   132f4:	str	r0, [sp, #20]
   132f8:	mov	r0, ip
   132fc:	str	r1, [sp, #16]
   13300:	str	r2, [sp, #12]
   13304:	str	r3, [sp, #8]
   13308:	bl	14a58 <table_get_default_compare_function_for_data_type@@Base>
   1330c:	ldr	r1, [sp, #20]
   13310:	str	r0, [sp, #4]
   13314:	mov	r0, r1
   13318:	ldr	r1, [sp, #16]
   1331c:	ldr	r2, [sp, #12]
   13320:	ldr	r3, [sp, #8]
   13324:	ldr	ip, [sp, #4]
   13328:	str	ip, [sp]
   1332c:	bl	12f30 <table_column_init@@Base>
   13330:	movw	r0, #0
   13334:	str	r0, [sp, #24]
   13338:	ldr	r0, [sp, #24]
   1333c:	ldr	r1, [fp, #-16]
   13340:	cmp	r0, r1
   13344:	bge	13368 <table_add_column@@Base+0x214>
   13348:	ldr	r0, [fp, #-4]
   1334c:	ldr	r1, [sp, #24]
   13350:	ldr	r2, [fp, #-20]	; 0xffffffec
   13354:	bl	16a54 <table_cell_init@@Base>
   13358:	ldr	r0, [sp, #24]
   1335c:	add	r0, r0, #1
   13360:	str	r0, [sp, #24]
   13364:	b	13338 <table_add_column@@Base+0x1e4>
   13368:	movw	r0, #0
   1336c:	mov	sp, fp
   13370:	pop	{fp, pc}

00013374 <table_remove_column@@Base>:
   13374:	push	{fp, lr}
   13378:	mov	fp, sp
   1337c:	sub	sp, sp, #16
   13380:	str	r0, [fp, #-4]
   13384:	str	r1, [sp, #8]
   13388:	ldr	r0, [fp, #-4]
   1338c:	ldr	r1, [sp, #8]
   13390:	bl	133f8 <table_remove_column@@Base+0x84>
   13394:	ldr	r1, [fp, #-4]
   13398:	ldr	r2, [r1, #4]
   1339c:	sub	r2, r2, #1
   133a0:	str	r2, [r1, #4]
   133a4:	ldr	r1, [fp, #-4]
   133a8:	str	r0, [sp, #4]
   133ac:	mov	r0, r1
   133b0:	bl	13038 <table_get_column_length@@Base>
   133b4:	mov	r1, r0
   133b8:	ldr	r2, [fp, #-4]
   133bc:	ldr	r2, [r2, #8]
   133c0:	udiv	r3, r0, r2
   133c4:	mls	r0, r3, r2, r0
   133c8:	cmp	r0, #0
   133cc:	bne	133d8 <table_remove_column@@Base+0x64>
   133d0:	ldr	r0, [fp, #-4]
   133d4:	bl	13540 <table_remove_column@@Base+0x1cc>
   133d8:	ldr	r0, [fp, #-4]
   133dc:	ldr	r2, [sp, #8]
   133e0:	mvn	r1, #0
   133e4:	movw	r3, #16
   133e8:	bl	12e6c <table_notify@@Base>
   133ec:	movw	r0, #0
   133f0:	mov	sp, fp
   133f4:	pop	{fp, pc}
   133f8:	push	{fp, lr}
   133fc:	mov	fp, sp
   13400:	sub	sp, sp, #32
   13404:	str	r0, [fp, #-4]
   13408:	str	r1, [fp, #-8]
   1340c:	ldr	r0, [fp, #-4]
   13410:	ldr	r1, [fp, #-8]
   13414:	bl	12fec <table_column_destroy@@Base>
   13418:	ldr	r0, [fp, #-4]
   1341c:	bl	13038 <table_get_column_length@@Base>
   13420:	str	r0, [fp, #-12]
   13424:	ldr	r0, [fp, #-8]
   13428:	str	r0, [sp, #16]
   1342c:	ldr	r0, [sp, #16]
   13430:	ldr	r1, [fp, #-12]
   13434:	sub	r1, r1, #1
   13438:	cmp	r0, r1
   1343c:	bge	13494 <table_remove_column@@Base+0x120>
   13440:	ldr	r0, [fp, #-4]
   13444:	ldr	r0, [r0]
   13448:	ldr	r1, [sp, #16]
   1344c:	movw	r2, #12
   13450:	mul	r1, r1, r2
   13454:	add	r0, r0, r1
   13458:	ldr	r1, [fp, #-4]
   1345c:	ldr	r1, [r1]
   13460:	ldr	r3, [sp, #16]
   13464:	mul	r2, r3, r2
   13468:	add	r1, r1, r2
   1346c:	ldr	r2, [r1, #12]
   13470:	str	r2, [r0]
   13474:	ldr	r2, [r1, #16]
   13478:	str	r2, [r0, #4]
   1347c:	ldr	r1, [r1, #20]
   13480:	str	r1, [r0, #8]
   13484:	ldr	r0, [sp, #16]
   13488:	add	r0, r0, #1
   1348c:	str	r0, [sp, #16]
   13490:	b	1342c <table_remove_column@@Base+0xb8>
   13494:	ldr	r0, [fp, #-4]
   13498:	bl	15318 <table_get_row_length@@Base>
   1349c:	str	r0, [sp, #12]
   134a0:	movw	r0, #0
   134a4:	str	r0, [sp, #8]
   134a8:	ldr	r0, [sp, #8]
   134ac:	ldr	r1, [sp, #12]
   134b0:	cmp	r0, r1
   134b4:	bge	13534 <table_remove_column@@Base+0x1c0>
   134b8:	ldr	r0, [fp, #-4]
   134bc:	ldr	r1, [sp, #8]
   134c0:	ldr	r2, [fp, #-8]
   134c4:	bl	16ad4 <table_cell_destroy@@Base>
   134c8:	ldr	r0, [fp, #-4]
   134cc:	ldr	r1, [sp, #8]
   134d0:	bl	15264 <table_get_row_ptr@@Base>
   134d4:	str	r0, [sp, #4]
   134d8:	ldr	r0, [fp, #-8]
   134dc:	str	r0, [sp]
   134e0:	ldr	r0, [sp]
   134e4:	ldr	r1, [fp, #-12]
   134e8:	sub	r1, r1, #1
   134ec:	cmp	r0, r1
   134f0:	bge	13520 <table_remove_column@@Base+0x1ac>
   134f4:	ldr	r0, [sp, #4]
   134f8:	ldr	r0, [r0]
   134fc:	ldr	r1, [sp]
   13500:	add	r0, r0, r1, lsl #2
   13504:	mov	r1, r0
   13508:	ldr	r0, [r0, #4]
   1350c:	str	r0, [r1]
   13510:	ldr	r0, [sp]
   13514:	add	r0, r0, #1
   13518:	str	r0, [sp]
   1351c:	b	134e0 <table_remove_column@@Base+0x16c>
   13520:	b	13524 <table_remove_column@@Base+0x1b0>
   13524:	ldr	r0, [sp, #8]
   13528:	add	r0, r0, #1
   1352c:	str	r0, [sp, #8]
   13530:	b	134a8 <table_remove_column@@Base+0x134>
   13534:	movw	r0, #0
   13538:	mov	sp, fp
   1353c:	pop	{fp, pc}
   13540:	push	{fp, lr}
   13544:	mov	fp, sp
   13548:	sub	sp, sp, #16
   1354c:	str	r0, [fp, #-4]
   13550:	ldr	r0, [fp, #-4]
   13554:	ldr	r0, [r0, #8]
   13558:	ldr	r1, [fp, #-4]
   1355c:	ldr	r2, [r1, #12]
   13560:	sub	r0, r2, r0
   13564:	str	r0, [r1, #12]
   13568:	ldr	r0, [fp, #-4]
   1356c:	ldr	r0, [r0]
   13570:	ldr	r1, [fp, #-4]
   13574:	ldr	r1, [r1, #12]
   13578:	movw	r2, #12
   1357c:	mul	r1, r1, r2
   13580:	bl	11eb4 <realloc@plt>
   13584:	ldr	r1, [fp, #-4]
   13588:	str	r0, [r1]
   1358c:	ldr	r0, [fp, #-4]
   13590:	bl	15318 <table_get_row_length@@Base>
   13594:	str	r0, [sp, #8]
   13598:	movw	r0, #0
   1359c:	str	r0, [sp, #4]
   135a0:	ldr	r0, [sp, #4]
   135a4:	ldr	r1, [sp, #8]
   135a8:	cmp	r0, r1
   135ac:	bge	135f0 <table_remove_column@@Base+0x27c>
   135b0:	ldr	r0, [fp, #-4]
   135b4:	ldr	r1, [sp, #4]
   135b8:	bl	15264 <table_get_row_ptr@@Base>
   135bc:	str	r0, [sp]
   135c0:	ldr	r0, [sp]
   135c4:	ldr	r0, [r0]
   135c8:	ldr	r1, [fp, #-4]
   135cc:	ldr	r1, [r1, #12]
   135d0:	lsl	r1, r1, #2
   135d4:	bl	11eb4 <realloc@plt>
   135d8:	ldr	r1, [sp]
   135dc:	str	r0, [r1]
   135e0:	ldr	r0, [sp, #4]
   135e4:	add	r0, r0, #1
   135e8:	str	r0, [sp, #4]
   135ec:	b	135a0 <table_remove_column@@Base+0x22c>
   135f0:	mov	sp, fp
   135f4:	pop	{fp, pc}

000135f8 <table_get_column_compare_function@@Base>:
   135f8:	push	{fp, lr}
   135fc:	mov	fp, sp
   13600:	sub	sp, sp, #16
   13604:	str	r0, [fp, #-4]
   13608:	str	r1, [sp, #8]
   1360c:	ldr	r0, [fp, #-4]
   13610:	ldr	r1, [sp, #8]
   13614:	bl	12fc0 <table_get_col_ptr@@Base>
   13618:	str	r0, [sp, #4]
   1361c:	ldr	r0, [sp, #4]
   13620:	ldr	r0, [r0, #8]
   13624:	mov	sp, fp
   13628:	pop	{fp, pc}

0001362c <table_set_column_compare_function@@Base>:
   1362c:	push	{fp, lr}
   13630:	mov	fp, sp
   13634:	sub	sp, sp, #16
   13638:	str	r0, [fp, #-4]
   1363c:	str	r1, [sp, #8]
   13640:	str	r2, [sp, #4]
   13644:	ldr	r0, [fp, #-4]
   13648:	ldr	r1, [sp, #8]
   1364c:	bl	12fc0 <table_get_col_ptr@@Base>
   13650:	str	r0, [sp]
   13654:	ldr	r0, [sp, #4]
   13658:	ldr	r1, [sp]
   1365c:	str	r0, [r1, #8]
   13660:	mov	sp, fp
   13664:	pop	{fp, pc}

00013668 <table_compare_bool@@Base>:
   13668:	sub	sp, sp, #16
   1366c:	str	r0, [sp, #8]
   13670:	str	r1, [sp, #4]
   13674:	ldr	r0, [sp, #8]
   13678:	movw	r1, #0
   1367c:	cmp	r0, r1
   13680:	bne	136ac <table_compare_bool@@Base+0x44>
   13684:	ldr	r0, [sp, #4]
   13688:	movw	r1, #0
   1368c:	cmp	r0, r1
   13690:	bne	136a0 <table_compare_bool@@Base+0x38>
   13694:	movw	r0, #0
   13698:	str	r0, [sp, #12]
   1369c:	b	13748 <table_compare_bool@@Base+0xe0>
   136a0:	mvn	r0, #0
   136a4:	str	r0, [sp, #12]
   136a8:	b	13748 <table_compare_bool@@Base+0xe0>
   136ac:	ldr	r0, [sp, #4]
   136b0:	movw	r1, #0
   136b4:	cmp	r0, r1
   136b8:	bne	136c8 <table_compare_bool@@Base+0x60>
   136bc:	movw	r0, #1
   136c0:	str	r0, [sp, #12]
   136c4:	b	13748 <table_compare_bool@@Base+0xe0>
   136c8:	b	136cc <table_compare_bool@@Base+0x64>
   136cc:	b	136d0 <table_compare_bool@@Base+0x68>
   136d0:	ldr	r0, [sp, #8]
   136d4:	ldrb	r0, [r0]
   136d8:	and	r0, r0, #1
   136dc:	strb	r0, [sp, #3]
   136e0:	ldr	r0, [sp, #4]
   136e4:	ldrb	r0, [r0]
   136e8:	and	r0, r0, #1
   136ec:	strb	r0, [sp, #2]
   136f0:	ldrb	r0, [sp, #3]
   136f4:	and	r0, r0, #1
   136f8:	ldrb	r1, [sp, #2]
   136fc:	and	r1, r1, #1
   13700:	cmp	r0, r1
   13704:	ble	13714 <table_compare_bool@@Base+0xac>
   13708:	movw	r0, #1
   1370c:	str	r0, [sp, #12]
   13710:	b	13748 <table_compare_bool@@Base+0xe0>
   13714:	ldrb	r0, [sp, #3]
   13718:	and	r0, r0, #1
   1371c:	ldrb	r1, [sp, #2]
   13720:	and	r1, r1, #1
   13724:	cmp	r0, r1
   13728:	bge	13738 <table_compare_bool@@Base+0xd0>
   1372c:	mvn	r0, #0
   13730:	str	r0, [sp, #12]
   13734:	b	13748 <table_compare_bool@@Base+0xe0>
   13738:	b	1373c <table_compare_bool@@Base+0xd4>
   1373c:	b	13740 <table_compare_bool@@Base+0xd8>
   13740:	movw	r0, #0
   13744:	str	r0, [sp, #12]
   13748:	ldr	r0, [sp, #12]
   1374c:	add	sp, sp, #16
   13750:	bx	lr

00013754 <table_compare_int@@Base>:
   13754:	sub	sp, sp, #20
   13758:	str	r0, [sp, #12]
   1375c:	str	r1, [sp, #8]
   13760:	ldr	r0, [sp, #12]
   13764:	movw	r1, #0
   13768:	cmp	r0, r1
   1376c:	bne	13798 <table_compare_int@@Base+0x44>
   13770:	ldr	r0, [sp, #8]
   13774:	movw	r1, #0
   13778:	cmp	r0, r1
   1377c:	bne	1378c <table_compare_int@@Base+0x38>
   13780:	movw	r0, #0
   13784:	str	r0, [sp, #16]
   13788:	b	1381c <table_compare_int@@Base+0xc8>
   1378c:	mvn	r0, #0
   13790:	str	r0, [sp, #16]
   13794:	b	1381c <table_compare_int@@Base+0xc8>
   13798:	ldr	r0, [sp, #8]
   1379c:	movw	r1, #0
   137a0:	cmp	r0, r1
   137a4:	bne	137b4 <table_compare_int@@Base+0x60>
   137a8:	movw	r0, #1
   137ac:	str	r0, [sp, #16]
   137b0:	b	1381c <table_compare_int@@Base+0xc8>
   137b4:	b	137b8 <table_compare_int@@Base+0x64>
   137b8:	b	137bc <table_compare_int@@Base+0x68>
   137bc:	ldr	r0, [sp, #12]
   137c0:	ldr	r0, [r0]
   137c4:	str	r0, [sp, #4]
   137c8:	ldr	r0, [sp, #8]
   137cc:	ldr	r0, [r0]
   137d0:	str	r0, [sp]
   137d4:	ldr	r0, [sp, #4]
   137d8:	ldr	r1, [sp]
   137dc:	cmp	r0, r1
   137e0:	ble	137f0 <table_compare_int@@Base+0x9c>
   137e4:	movw	r0, #1
   137e8:	str	r0, [sp, #16]
   137ec:	b	1381c <table_compare_int@@Base+0xc8>
   137f0:	ldr	r0, [sp, #4]
   137f4:	ldr	r1, [sp]
   137f8:	cmp	r0, r1
   137fc:	bge	1380c <table_compare_int@@Base+0xb8>
   13800:	mvn	r0, #0
   13804:	str	r0, [sp, #16]
   13808:	b	1381c <table_compare_int@@Base+0xc8>
   1380c:	b	13810 <table_compare_int@@Base+0xbc>
   13810:	b	13814 <table_compare_int@@Base+0xc0>
   13814:	movw	r0, #0
   13818:	str	r0, [sp, #16]
   1381c:	ldr	r0, [sp, #16]
   13820:	add	sp, sp, #20
   13824:	bx	lr

00013828 <table_compare_uint@@Base>:
   13828:	sub	sp, sp, #20
   1382c:	str	r0, [sp, #12]
   13830:	str	r1, [sp, #8]
   13834:	ldr	r0, [sp, #12]
   13838:	movw	r1, #0
   1383c:	cmp	r0, r1
   13840:	bne	1386c <table_compare_uint@@Base+0x44>
   13844:	ldr	r0, [sp, #8]
   13848:	movw	r1, #0
   1384c:	cmp	r0, r1
   13850:	bne	13860 <table_compare_uint@@Base+0x38>
   13854:	movw	r0, #0
   13858:	str	r0, [sp, #16]
   1385c:	b	138f0 <table_compare_uint@@Base+0xc8>
   13860:	mvn	r0, #0
   13864:	str	r0, [sp, #16]
   13868:	b	138f0 <table_compare_uint@@Base+0xc8>
   1386c:	ldr	r0, [sp, #8]
   13870:	movw	r1, #0
   13874:	cmp	r0, r1
   13878:	bne	13888 <table_compare_uint@@Base+0x60>
   1387c:	movw	r0, #1
   13880:	str	r0, [sp, #16]
   13884:	b	138f0 <table_compare_uint@@Base+0xc8>
   13888:	b	1388c <table_compare_uint@@Base+0x64>
   1388c:	b	13890 <table_compare_uint@@Base+0x68>
   13890:	ldr	r0, [sp, #12]
   13894:	ldr	r0, [r0]
   13898:	str	r0, [sp, #4]
   1389c:	ldr	r0, [sp, #8]
   138a0:	ldr	r0, [r0]
   138a4:	str	r0, [sp]
   138a8:	ldr	r0, [sp, #4]
   138ac:	ldr	r1, [sp]
   138b0:	cmp	r0, r1
   138b4:	bls	138c4 <table_compare_uint@@Base+0x9c>
   138b8:	movw	r0, #1
   138bc:	str	r0, [sp, #16]
   138c0:	b	138f0 <table_compare_uint@@Base+0xc8>
   138c4:	ldr	r0, [sp, #4]
   138c8:	ldr	r1, [sp]
   138cc:	cmp	r0, r1
   138d0:	bcs	138e0 <table_compare_uint@@Base+0xb8>
   138d4:	mvn	r0, #0
   138d8:	str	r0, [sp, #16]
   138dc:	b	138f0 <table_compare_uint@@Base+0xc8>
   138e0:	b	138e4 <table_compare_uint@@Base+0xbc>
   138e4:	b	138e8 <table_compare_uint@@Base+0xc0>
   138e8:	movw	r0, #0
   138ec:	str	r0, [sp, #16]
   138f0:	ldr	r0, [sp, #16]
   138f4:	add	sp, sp, #20
   138f8:	bx	lr

000138fc <table_compare_int8@@Base>:
   138fc:	sub	sp, sp, #16
   13900:	str	r0, [sp, #8]
   13904:	str	r1, [sp, #4]
   13908:	ldr	r0, [sp, #8]
   1390c:	movw	r1, #0
   13910:	cmp	r0, r1
   13914:	bne	13940 <table_compare_int8@@Base+0x44>
   13918:	ldr	r0, [sp, #4]
   1391c:	movw	r1, #0
   13920:	cmp	r0, r1
   13924:	bne	13934 <table_compare_int8@@Base+0x38>
   13928:	movw	r0, #0
   1392c:	str	r0, [sp, #12]
   13930:	b	139c4 <table_compare_int8@@Base+0xc8>
   13934:	mvn	r0, #0
   13938:	str	r0, [sp, #12]
   1393c:	b	139c4 <table_compare_int8@@Base+0xc8>
   13940:	ldr	r0, [sp, #4]
   13944:	movw	r1, #0
   13948:	cmp	r0, r1
   1394c:	bne	1395c <table_compare_int8@@Base+0x60>
   13950:	movw	r0, #1
   13954:	str	r0, [sp, #12]
   13958:	b	139c4 <table_compare_int8@@Base+0xc8>
   1395c:	b	13960 <table_compare_int8@@Base+0x64>
   13960:	b	13964 <table_compare_int8@@Base+0x68>
   13964:	ldr	r0, [sp, #8]
   13968:	ldrb	r0, [r0]
   1396c:	strb	r0, [sp, #3]
   13970:	ldr	r0, [sp, #4]
   13974:	ldrb	r0, [r0]
   13978:	strb	r0, [sp, #2]
   1397c:	ldrsb	r0, [sp, #3]
   13980:	ldrsb	r1, [sp, #2]
   13984:	cmp	r0, r1
   13988:	ble	13998 <table_compare_int8@@Base+0x9c>
   1398c:	movw	r0, #1
   13990:	str	r0, [sp, #12]
   13994:	b	139c4 <table_compare_int8@@Base+0xc8>
   13998:	ldrsb	r0, [sp, #3]
   1399c:	ldrsb	r1, [sp, #2]
   139a0:	cmp	r0, r1
   139a4:	bge	139b4 <table_compare_int8@@Base+0xb8>
   139a8:	mvn	r0, #0
   139ac:	str	r0, [sp, #12]
   139b0:	b	139c4 <table_compare_int8@@Base+0xc8>
   139b4:	b	139b8 <table_compare_int8@@Base+0xbc>
   139b8:	b	139bc <table_compare_int8@@Base+0xc0>
   139bc:	movw	r0, #0
   139c0:	str	r0, [sp, #12]
   139c4:	ldr	r0, [sp, #12]
   139c8:	add	sp, sp, #16
   139cc:	bx	lr

000139d0 <table_compare_uint8@@Base>:
   139d0:	sub	sp, sp, #16
   139d4:	str	r0, [sp, #8]
   139d8:	str	r1, [sp, #4]
   139dc:	ldr	r0, [sp, #8]
   139e0:	movw	r1, #0
   139e4:	cmp	r0, r1
   139e8:	bne	13a14 <table_compare_uint8@@Base+0x44>
   139ec:	ldr	r0, [sp, #4]
   139f0:	movw	r1, #0
   139f4:	cmp	r0, r1
   139f8:	bne	13a08 <table_compare_uint8@@Base+0x38>
   139fc:	movw	r0, #0
   13a00:	str	r0, [sp, #12]
   13a04:	b	13a98 <table_compare_uint8@@Base+0xc8>
   13a08:	mvn	r0, #0
   13a0c:	str	r0, [sp, #12]
   13a10:	b	13a98 <table_compare_uint8@@Base+0xc8>
   13a14:	ldr	r0, [sp, #4]
   13a18:	movw	r1, #0
   13a1c:	cmp	r0, r1
   13a20:	bne	13a30 <table_compare_uint8@@Base+0x60>
   13a24:	movw	r0, #1
   13a28:	str	r0, [sp, #12]
   13a2c:	b	13a98 <table_compare_uint8@@Base+0xc8>
   13a30:	b	13a34 <table_compare_uint8@@Base+0x64>
   13a34:	b	13a38 <table_compare_uint8@@Base+0x68>
   13a38:	ldr	r0, [sp, #8]
   13a3c:	ldrb	r0, [r0]
   13a40:	strb	r0, [sp, #3]
   13a44:	ldr	r0, [sp, #4]
   13a48:	ldrb	r0, [r0]
   13a4c:	strb	r0, [sp, #2]
   13a50:	ldrb	r0, [sp, #3]
   13a54:	ldrb	r1, [sp, #2]
   13a58:	cmp	r0, r1
   13a5c:	ble	13a6c <table_compare_uint8@@Base+0x9c>
   13a60:	movw	r0, #1
   13a64:	str	r0, [sp, #12]
   13a68:	b	13a98 <table_compare_uint8@@Base+0xc8>
   13a6c:	ldrb	r0, [sp, #3]
   13a70:	ldrb	r1, [sp, #2]
   13a74:	cmp	r0, r1
   13a78:	bge	13a88 <table_compare_uint8@@Base+0xb8>
   13a7c:	mvn	r0, #0
   13a80:	str	r0, [sp, #12]
   13a84:	b	13a98 <table_compare_uint8@@Base+0xc8>
   13a88:	b	13a8c <table_compare_uint8@@Base+0xbc>
   13a8c:	b	13a90 <table_compare_uint8@@Base+0xc0>
   13a90:	movw	r0, #0
   13a94:	str	r0, [sp, #12]
   13a98:	ldr	r0, [sp, #12]
   13a9c:	add	sp, sp, #16
   13aa0:	bx	lr

00013aa4 <table_compare_int16@@Base>:
   13aa4:	sub	sp, sp, #16
   13aa8:	str	r0, [sp, #8]
   13aac:	str	r1, [sp, #4]
   13ab0:	ldr	r0, [sp, #8]
   13ab4:	movw	r1, #0
   13ab8:	cmp	r0, r1
   13abc:	bne	13ae8 <table_compare_int16@@Base+0x44>
   13ac0:	ldr	r0, [sp, #4]
   13ac4:	movw	r1, #0
   13ac8:	cmp	r0, r1
   13acc:	bne	13adc <table_compare_int16@@Base+0x38>
   13ad0:	movw	r0, #0
   13ad4:	str	r0, [sp, #12]
   13ad8:	b	13b6c <table_compare_int16@@Base+0xc8>
   13adc:	mvn	r0, #0
   13ae0:	str	r0, [sp, #12]
   13ae4:	b	13b6c <table_compare_int16@@Base+0xc8>
   13ae8:	ldr	r0, [sp, #4]
   13aec:	movw	r1, #0
   13af0:	cmp	r0, r1
   13af4:	bne	13b04 <table_compare_int16@@Base+0x60>
   13af8:	movw	r0, #1
   13afc:	str	r0, [sp, #12]
   13b00:	b	13b6c <table_compare_int16@@Base+0xc8>
   13b04:	b	13b08 <table_compare_int16@@Base+0x64>
   13b08:	b	13b0c <table_compare_int16@@Base+0x68>
   13b0c:	ldr	r0, [sp, #8]
   13b10:	ldrh	r0, [r0]
   13b14:	strh	r0, [sp, #2]
   13b18:	ldr	r0, [sp, #4]
   13b1c:	ldrh	r0, [r0]
   13b20:	strh	r0, [sp]
   13b24:	ldrsh	r0, [sp, #2]
   13b28:	ldrsh	r1, [sp]
   13b2c:	cmp	r0, r1
   13b30:	ble	13b40 <table_compare_int16@@Base+0x9c>
   13b34:	movw	r0, #1
   13b38:	str	r0, [sp, #12]
   13b3c:	b	13b6c <table_compare_int16@@Base+0xc8>
   13b40:	ldrsh	r0, [sp, #2]
   13b44:	ldrsh	r1, [sp]
   13b48:	cmp	r0, r1
   13b4c:	bge	13b5c <table_compare_int16@@Base+0xb8>
   13b50:	mvn	r0, #0
   13b54:	str	r0, [sp, #12]
   13b58:	b	13b6c <table_compare_int16@@Base+0xc8>
   13b5c:	b	13b60 <table_compare_int16@@Base+0xbc>
   13b60:	b	13b64 <table_compare_int16@@Base+0xc0>
   13b64:	movw	r0, #0
   13b68:	str	r0, [sp, #12]
   13b6c:	ldr	r0, [sp, #12]
   13b70:	add	sp, sp, #16
   13b74:	bx	lr

00013b78 <table_compare_uint16@@Base>:
   13b78:	sub	sp, sp, #16
   13b7c:	str	r0, [sp, #8]
   13b80:	str	r1, [sp, #4]
   13b84:	ldr	r0, [sp, #8]
   13b88:	movw	r1, #0
   13b8c:	cmp	r0, r1
   13b90:	bne	13bbc <table_compare_uint16@@Base+0x44>
   13b94:	ldr	r0, [sp, #4]
   13b98:	movw	r1, #0
   13b9c:	cmp	r0, r1
   13ba0:	bne	13bb0 <table_compare_uint16@@Base+0x38>
   13ba4:	movw	r0, #0
   13ba8:	str	r0, [sp, #12]
   13bac:	b	13c40 <table_compare_uint16@@Base+0xc8>
   13bb0:	mvn	r0, #0
   13bb4:	str	r0, [sp, #12]
   13bb8:	b	13c40 <table_compare_uint16@@Base+0xc8>
   13bbc:	ldr	r0, [sp, #4]
   13bc0:	movw	r1, #0
   13bc4:	cmp	r0, r1
   13bc8:	bne	13bd8 <table_compare_uint16@@Base+0x60>
   13bcc:	movw	r0, #1
   13bd0:	str	r0, [sp, #12]
   13bd4:	b	13c40 <table_compare_uint16@@Base+0xc8>
   13bd8:	b	13bdc <table_compare_uint16@@Base+0x64>
   13bdc:	b	13be0 <table_compare_uint16@@Base+0x68>
   13be0:	ldr	r0, [sp, #8]
   13be4:	ldrh	r0, [r0]
   13be8:	strh	r0, [sp, #2]
   13bec:	ldr	r0, [sp, #4]
   13bf0:	ldrh	r0, [r0]
   13bf4:	strh	r0, [sp]
   13bf8:	ldrh	r0, [sp, #2]
   13bfc:	ldrh	r1, [sp]
   13c00:	cmp	r0, r1
   13c04:	ble	13c14 <table_compare_uint16@@Base+0x9c>
   13c08:	movw	r0, #1
   13c0c:	str	r0, [sp, #12]
   13c10:	b	13c40 <table_compare_uint16@@Base+0xc8>
   13c14:	ldrh	r0, [sp, #2]
   13c18:	ldrh	r1, [sp]
   13c1c:	cmp	r0, r1
   13c20:	bge	13c30 <table_compare_uint16@@Base+0xb8>
   13c24:	mvn	r0, #0
   13c28:	str	r0, [sp, #12]
   13c2c:	b	13c40 <table_compare_uint16@@Base+0xc8>
   13c30:	b	13c34 <table_compare_uint16@@Base+0xbc>
   13c34:	b	13c38 <table_compare_uint16@@Base+0xc0>
   13c38:	movw	r0, #0
   13c3c:	str	r0, [sp, #12]
   13c40:	ldr	r0, [sp, #12]
   13c44:	add	sp, sp, #16
   13c48:	bx	lr

00013c4c <table_compare_int32@@Base>:
   13c4c:	sub	sp, sp, #20
   13c50:	str	r0, [sp, #12]
   13c54:	str	r1, [sp, #8]
   13c58:	ldr	r0, [sp, #12]
   13c5c:	movw	r1, #0
   13c60:	cmp	r0, r1
   13c64:	bne	13c90 <table_compare_int32@@Base+0x44>
   13c68:	ldr	r0, [sp, #8]
   13c6c:	movw	r1, #0
   13c70:	cmp	r0, r1
   13c74:	bne	13c84 <table_compare_int32@@Base+0x38>
   13c78:	movw	r0, #0
   13c7c:	str	r0, [sp, #16]
   13c80:	b	13d14 <table_compare_int32@@Base+0xc8>
   13c84:	mvn	r0, #0
   13c88:	str	r0, [sp, #16]
   13c8c:	b	13d14 <table_compare_int32@@Base+0xc8>
   13c90:	ldr	r0, [sp, #8]
   13c94:	movw	r1, #0
   13c98:	cmp	r0, r1
   13c9c:	bne	13cac <table_compare_int32@@Base+0x60>
   13ca0:	movw	r0, #1
   13ca4:	str	r0, [sp, #16]
   13ca8:	b	13d14 <table_compare_int32@@Base+0xc8>
   13cac:	b	13cb0 <table_compare_int32@@Base+0x64>
   13cb0:	b	13cb4 <table_compare_int32@@Base+0x68>
   13cb4:	ldr	r0, [sp, #12]
   13cb8:	ldr	r0, [r0]
   13cbc:	str	r0, [sp, #4]
   13cc0:	ldr	r0, [sp, #8]
   13cc4:	ldr	r0, [r0]
   13cc8:	str	r0, [sp]
   13ccc:	ldr	r0, [sp, #4]
   13cd0:	ldr	r1, [sp]
   13cd4:	cmp	r0, r1
   13cd8:	ble	13ce8 <table_compare_int32@@Base+0x9c>
   13cdc:	movw	r0, #1
   13ce0:	str	r0, [sp, #16]
   13ce4:	b	13d14 <table_compare_int32@@Base+0xc8>
   13ce8:	ldr	r0, [sp, #4]
   13cec:	ldr	r1, [sp]
   13cf0:	cmp	r0, r1
   13cf4:	bge	13d04 <table_compare_int32@@Base+0xb8>
   13cf8:	mvn	r0, #0
   13cfc:	str	r0, [sp, #16]
   13d00:	b	13d14 <table_compare_int32@@Base+0xc8>
   13d04:	b	13d08 <table_compare_int32@@Base+0xbc>
   13d08:	b	13d0c <table_compare_int32@@Base+0xc0>
   13d0c:	movw	r0, #0
   13d10:	str	r0, [sp, #16]
   13d14:	ldr	r0, [sp, #16]
   13d18:	add	sp, sp, #20
   13d1c:	bx	lr

00013d20 <table_compare_uint32@@Base>:
   13d20:	sub	sp, sp, #20
   13d24:	str	r0, [sp, #12]
   13d28:	str	r1, [sp, #8]
   13d2c:	ldr	r0, [sp, #12]
   13d30:	movw	r1, #0
   13d34:	cmp	r0, r1
   13d38:	bne	13d64 <table_compare_uint32@@Base+0x44>
   13d3c:	ldr	r0, [sp, #8]
   13d40:	movw	r1, #0
   13d44:	cmp	r0, r1
   13d48:	bne	13d58 <table_compare_uint32@@Base+0x38>
   13d4c:	movw	r0, #0
   13d50:	str	r0, [sp, #16]
   13d54:	b	13de8 <table_compare_uint32@@Base+0xc8>
   13d58:	mvn	r0, #0
   13d5c:	str	r0, [sp, #16]
   13d60:	b	13de8 <table_compare_uint32@@Base+0xc8>
   13d64:	ldr	r0, [sp, #8]
   13d68:	movw	r1, #0
   13d6c:	cmp	r0, r1
   13d70:	bne	13d80 <table_compare_uint32@@Base+0x60>
   13d74:	movw	r0, #1
   13d78:	str	r0, [sp, #16]
   13d7c:	b	13de8 <table_compare_uint32@@Base+0xc8>
   13d80:	b	13d84 <table_compare_uint32@@Base+0x64>
   13d84:	b	13d88 <table_compare_uint32@@Base+0x68>
   13d88:	ldr	r0, [sp, #12]
   13d8c:	ldr	r0, [r0]
   13d90:	str	r0, [sp, #4]
   13d94:	ldr	r0, [sp, #8]
   13d98:	ldr	r0, [r0]
   13d9c:	str	r0, [sp]
   13da0:	ldr	r0, [sp, #4]
   13da4:	ldr	r1, [sp]
   13da8:	cmp	r0, r1
   13dac:	bls	13dbc <table_compare_uint32@@Base+0x9c>
   13db0:	movw	r0, #1
   13db4:	str	r0, [sp, #16]
   13db8:	b	13de8 <table_compare_uint32@@Base+0xc8>
   13dbc:	ldr	r0, [sp, #4]
   13dc0:	ldr	r1, [sp]
   13dc4:	cmp	r0, r1
   13dc8:	bcs	13dd8 <table_compare_uint32@@Base+0xb8>
   13dcc:	mvn	r0, #0
   13dd0:	str	r0, [sp, #16]
   13dd4:	b	13de8 <table_compare_uint32@@Base+0xc8>
   13dd8:	b	13ddc <table_compare_uint32@@Base+0xbc>
   13ddc:	b	13de0 <table_compare_uint32@@Base+0xc0>
   13de0:	movw	r0, #0
   13de4:	str	r0, [sp, #16]
   13de8:	ldr	r0, [sp, #16]
   13dec:	add	sp, sp, #20
   13df0:	bx	lr

00013df4 <table_compare_int64@@Base>:
   13df4:	sub	sp, sp, #32
   13df8:	str	r0, [sp, #24]
   13dfc:	str	r1, [sp, #20]
   13e00:	ldr	r0, [sp, #24]
   13e04:	movw	r1, #0
   13e08:	cmp	r0, r1
   13e0c:	bne	13e38 <table_compare_int64@@Base+0x44>
   13e10:	ldr	r0, [sp, #20]
   13e14:	movw	r1, #0
   13e18:	cmp	r0, r1
   13e1c:	bne	13e2c <table_compare_int64@@Base+0x38>
   13e20:	movw	r0, #0
   13e24:	str	r0, [sp, #28]
   13e28:	b	13eec <table_compare_int64@@Base+0xf8>
   13e2c:	mvn	r0, #0
   13e30:	str	r0, [sp, #28]
   13e34:	b	13eec <table_compare_int64@@Base+0xf8>
   13e38:	ldr	r0, [sp, #20]
   13e3c:	movw	r1, #0
   13e40:	cmp	r0, r1
   13e44:	bne	13e54 <table_compare_int64@@Base+0x60>
   13e48:	movw	r0, #1
   13e4c:	str	r0, [sp, #28]
   13e50:	b	13eec <table_compare_int64@@Base+0xf8>
   13e54:	b	13e58 <table_compare_int64@@Base+0x64>
   13e58:	b	13e5c <table_compare_int64@@Base+0x68>
   13e5c:	ldr	r0, [sp, #24]
   13e60:	ldr	r1, [r0]
   13e64:	ldr	r0, [r0, #4]
   13e68:	str	r0, [sp, #12]
   13e6c:	str	r1, [sp, #8]
   13e70:	ldr	r0, [sp, #20]
   13e74:	ldr	r1, [r0]
   13e78:	ldr	r0, [r0, #4]
   13e7c:	str	r0, [sp, #4]
   13e80:	str	r1, [sp]
   13e84:	ldr	r0, [sp, #8]
   13e88:	ldr	r1, [sp, #12]
   13e8c:	ldr	r2, [sp]
   13e90:	ldr	r3, [sp, #4]
   13e94:	subs	r0, r2, r0
   13e98:	sbcs	r1, r3, r1
   13e9c:	bge	13eb0 <table_compare_int64@@Base+0xbc>
   13ea0:	b	13ea4 <table_compare_int64@@Base+0xb0>
   13ea4:	movw	r0, #1
   13ea8:	str	r0, [sp, #28]
   13eac:	b	13eec <table_compare_int64@@Base+0xf8>
   13eb0:	ldr	r0, [sp, #8]
   13eb4:	ldr	r1, [sp, #12]
   13eb8:	ldr	r2, [sp]
   13ebc:	ldr	r3, [sp, #4]
   13ec0:	subs	r0, r0, r2
   13ec4:	sbcs	r1, r1, r3
   13ec8:	bge	13edc <table_compare_int64@@Base+0xe8>
   13ecc:	b	13ed0 <table_compare_int64@@Base+0xdc>
   13ed0:	mvn	r0, #0
   13ed4:	str	r0, [sp, #28]
   13ed8:	b	13eec <table_compare_int64@@Base+0xf8>
   13edc:	b	13ee0 <table_compare_int64@@Base+0xec>
   13ee0:	b	13ee4 <table_compare_int64@@Base+0xf0>
   13ee4:	movw	r0, #0
   13ee8:	str	r0, [sp, #28]
   13eec:	ldr	r0, [sp, #28]
   13ef0:	add	sp, sp, #32
   13ef4:	bx	lr

00013ef8 <table_compare_uint64@@Base>:
   13ef8:	sub	sp, sp, #32
   13efc:	str	r0, [sp, #24]
   13f00:	str	r1, [sp, #20]
   13f04:	ldr	r0, [sp, #24]
   13f08:	movw	r1, #0
   13f0c:	cmp	r0, r1
   13f10:	bne	13f3c <table_compare_uint64@@Base+0x44>
   13f14:	ldr	r0, [sp, #20]
   13f18:	movw	r1, #0
   13f1c:	cmp	r0, r1
   13f20:	bne	13f30 <table_compare_uint64@@Base+0x38>
   13f24:	movw	r0, #0
   13f28:	str	r0, [sp, #28]
   13f2c:	b	13ff0 <table_compare_uint64@@Base+0xf8>
   13f30:	mvn	r0, #0
   13f34:	str	r0, [sp, #28]
   13f38:	b	13ff0 <table_compare_uint64@@Base+0xf8>
   13f3c:	ldr	r0, [sp, #20]
   13f40:	movw	r1, #0
   13f44:	cmp	r0, r1
   13f48:	bne	13f58 <table_compare_uint64@@Base+0x60>
   13f4c:	movw	r0, #1
   13f50:	str	r0, [sp, #28]
   13f54:	b	13ff0 <table_compare_uint64@@Base+0xf8>
   13f58:	b	13f5c <table_compare_uint64@@Base+0x64>
   13f5c:	b	13f60 <table_compare_uint64@@Base+0x68>
   13f60:	ldr	r0, [sp, #24]
   13f64:	ldr	r1, [r0]
   13f68:	ldr	r0, [r0, #4]
   13f6c:	str	r0, [sp, #12]
   13f70:	str	r1, [sp, #8]
   13f74:	ldr	r0, [sp, #20]
   13f78:	ldr	r1, [r0]
   13f7c:	ldr	r0, [r0, #4]
   13f80:	str	r0, [sp, #4]
   13f84:	str	r1, [sp]
   13f88:	ldr	r0, [sp, #8]
   13f8c:	ldr	r1, [sp, #12]
   13f90:	ldr	r2, [sp]
   13f94:	ldr	r3, [sp, #4]
   13f98:	subs	r0, r2, r0
   13f9c:	sbcs	r1, r3, r1
   13fa0:	bcs	13fb4 <table_compare_uint64@@Base+0xbc>
   13fa4:	b	13fa8 <table_compare_uint64@@Base+0xb0>
   13fa8:	movw	r0, #1
   13fac:	str	r0, [sp, #28]
   13fb0:	b	13ff0 <table_compare_uint64@@Base+0xf8>
   13fb4:	ldr	r0, [sp, #8]
   13fb8:	ldr	r1, [sp, #12]
   13fbc:	ldr	r2, [sp]
   13fc0:	ldr	r3, [sp, #4]
   13fc4:	subs	r0, r0, r2
   13fc8:	sbcs	r1, r1, r3
   13fcc:	bcs	13fe0 <table_compare_uint64@@Base+0xe8>
   13fd0:	b	13fd4 <table_compare_uint64@@Base+0xdc>
   13fd4:	mvn	r0, #0
   13fd8:	str	r0, [sp, #28]
   13fdc:	b	13ff0 <table_compare_uint64@@Base+0xf8>
   13fe0:	b	13fe4 <table_compare_uint64@@Base+0xec>
   13fe4:	b	13fe8 <table_compare_uint64@@Base+0xf0>
   13fe8:	movw	r0, #0
   13fec:	str	r0, [sp, #28]
   13ff0:	ldr	r0, [sp, #28]
   13ff4:	add	sp, sp, #32
   13ff8:	bx	lr

00013ffc <table_compare_short@@Base>:
   13ffc:	sub	sp, sp, #16
   14000:	str	r0, [sp, #8]
   14004:	str	r1, [sp, #4]
   14008:	ldr	r0, [sp, #8]
   1400c:	movw	r1, #0
   14010:	cmp	r0, r1
   14014:	bne	14040 <table_compare_short@@Base+0x44>
   14018:	ldr	r0, [sp, #4]
   1401c:	movw	r1, #0
   14020:	cmp	r0, r1
   14024:	bne	14034 <table_compare_short@@Base+0x38>
   14028:	movw	r0, #0
   1402c:	str	r0, [sp, #12]
   14030:	b	140c4 <table_compare_short@@Base+0xc8>
   14034:	mvn	r0, #0
   14038:	str	r0, [sp, #12]
   1403c:	b	140c4 <table_compare_short@@Base+0xc8>
   14040:	ldr	r0, [sp, #4]
   14044:	movw	r1, #0
   14048:	cmp	r0, r1
   1404c:	bne	1405c <table_compare_short@@Base+0x60>
   14050:	movw	r0, #1
   14054:	str	r0, [sp, #12]
   14058:	b	140c4 <table_compare_short@@Base+0xc8>
   1405c:	b	14060 <table_compare_short@@Base+0x64>
   14060:	b	14064 <table_compare_short@@Base+0x68>
   14064:	ldr	r0, [sp, #8]
   14068:	ldrh	r0, [r0]
   1406c:	strh	r0, [sp, #2]
   14070:	ldr	r0, [sp, #4]
   14074:	ldrh	r0, [r0]
   14078:	strh	r0, [sp]
   1407c:	ldrsh	r0, [sp, #2]
   14080:	ldrsh	r1, [sp]
   14084:	cmp	r0, r1
   14088:	ble	14098 <table_compare_short@@Base+0x9c>
   1408c:	movw	r0, #1
   14090:	str	r0, [sp, #12]
   14094:	b	140c4 <table_compare_short@@Base+0xc8>
   14098:	ldrsh	r0, [sp, #2]
   1409c:	ldrsh	r1, [sp]
   140a0:	cmp	r0, r1
   140a4:	bge	140b4 <table_compare_short@@Base+0xb8>
   140a8:	mvn	r0, #0
   140ac:	str	r0, [sp, #12]
   140b0:	b	140c4 <table_compare_short@@Base+0xc8>
   140b4:	b	140b8 <table_compare_short@@Base+0xbc>
   140b8:	b	140bc <table_compare_short@@Base+0xc0>
   140bc:	movw	r0, #0
   140c0:	str	r0, [sp, #12]
   140c4:	ldr	r0, [sp, #12]
   140c8:	add	sp, sp, #16
   140cc:	bx	lr

000140d0 <table_compare_ushort@@Base>:
   140d0:	sub	sp, sp, #16
   140d4:	str	r0, [sp, #8]
   140d8:	str	r1, [sp, #4]
   140dc:	ldr	r0, [sp, #8]
   140e0:	movw	r1, #0
   140e4:	cmp	r0, r1
   140e8:	bne	14114 <table_compare_ushort@@Base+0x44>
   140ec:	ldr	r0, [sp, #4]
   140f0:	movw	r1, #0
   140f4:	cmp	r0, r1
   140f8:	bne	14108 <table_compare_ushort@@Base+0x38>
   140fc:	movw	r0, #0
   14100:	str	r0, [sp, #12]
   14104:	b	14198 <table_compare_ushort@@Base+0xc8>
   14108:	mvn	r0, #0
   1410c:	str	r0, [sp, #12]
   14110:	b	14198 <table_compare_ushort@@Base+0xc8>
   14114:	ldr	r0, [sp, #4]
   14118:	movw	r1, #0
   1411c:	cmp	r0, r1
   14120:	bne	14130 <table_compare_ushort@@Base+0x60>
   14124:	movw	r0, #1
   14128:	str	r0, [sp, #12]
   1412c:	b	14198 <table_compare_ushort@@Base+0xc8>
   14130:	b	14134 <table_compare_ushort@@Base+0x64>
   14134:	b	14138 <table_compare_ushort@@Base+0x68>
   14138:	ldr	r0, [sp, #8]
   1413c:	ldrh	r0, [r0]
   14140:	strh	r0, [sp, #2]
   14144:	ldr	r0, [sp, #4]
   14148:	ldrh	r0, [r0]
   1414c:	strh	r0, [sp]
   14150:	ldrh	r0, [sp, #2]
   14154:	ldrh	r1, [sp]
   14158:	cmp	r0, r1
   1415c:	ble	1416c <table_compare_ushort@@Base+0x9c>
   14160:	movw	r0, #1
   14164:	str	r0, [sp, #12]
   14168:	b	14198 <table_compare_ushort@@Base+0xc8>
   1416c:	ldrh	r0, [sp, #2]
   14170:	ldrh	r1, [sp]
   14174:	cmp	r0, r1
   14178:	bge	14188 <table_compare_ushort@@Base+0xb8>
   1417c:	mvn	r0, #0
   14180:	str	r0, [sp, #12]
   14184:	b	14198 <table_compare_ushort@@Base+0xc8>
   14188:	b	1418c <table_compare_ushort@@Base+0xbc>
   1418c:	b	14190 <table_compare_ushort@@Base+0xc0>
   14190:	movw	r0, #0
   14194:	str	r0, [sp, #12]
   14198:	ldr	r0, [sp, #12]
   1419c:	add	sp, sp, #16
   141a0:	bx	lr

000141a4 <table_compare_long@@Base>:
   141a4:	sub	sp, sp, #20
   141a8:	str	r0, [sp, #12]
   141ac:	str	r1, [sp, #8]
   141b0:	ldr	r0, [sp, #12]
   141b4:	movw	r1, #0
   141b8:	cmp	r0, r1
   141bc:	bne	141e8 <table_compare_long@@Base+0x44>
   141c0:	ldr	r0, [sp, #8]
   141c4:	movw	r1, #0
   141c8:	cmp	r0, r1
   141cc:	bne	141dc <table_compare_long@@Base+0x38>
   141d0:	movw	r0, #0
   141d4:	str	r0, [sp, #16]
   141d8:	b	1426c <table_compare_long@@Base+0xc8>
   141dc:	mvn	r0, #0
   141e0:	str	r0, [sp, #16]
   141e4:	b	1426c <table_compare_long@@Base+0xc8>
   141e8:	ldr	r0, [sp, #8]
   141ec:	movw	r1, #0
   141f0:	cmp	r0, r1
   141f4:	bne	14204 <table_compare_long@@Base+0x60>
   141f8:	movw	r0, #1
   141fc:	str	r0, [sp, #16]
   14200:	b	1426c <table_compare_long@@Base+0xc8>
   14204:	b	14208 <table_compare_long@@Base+0x64>
   14208:	b	1420c <table_compare_long@@Base+0x68>
   1420c:	ldr	r0, [sp, #12]
   14210:	ldr	r0, [r0]
   14214:	str	r0, [sp, #4]
   14218:	ldr	r0, [sp, #8]
   1421c:	ldr	r0, [r0]
   14220:	str	r0, [sp]
   14224:	ldr	r0, [sp, #4]
   14228:	ldr	r1, [sp]
   1422c:	cmp	r0, r1
   14230:	ble	14240 <table_compare_long@@Base+0x9c>
   14234:	movw	r0, #1
   14238:	str	r0, [sp, #16]
   1423c:	b	1426c <table_compare_long@@Base+0xc8>
   14240:	ldr	r0, [sp, #4]
   14244:	ldr	r1, [sp]
   14248:	cmp	r0, r1
   1424c:	bge	1425c <table_compare_long@@Base+0xb8>
   14250:	mvn	r0, #0
   14254:	str	r0, [sp, #16]
   14258:	b	1426c <table_compare_long@@Base+0xc8>
   1425c:	b	14260 <table_compare_long@@Base+0xbc>
   14260:	b	14264 <table_compare_long@@Base+0xc0>
   14264:	movw	r0, #0
   14268:	str	r0, [sp, #16]
   1426c:	ldr	r0, [sp, #16]
   14270:	add	sp, sp, #20
   14274:	bx	lr

00014278 <table_compare_ulong@@Base>:
   14278:	sub	sp, sp, #20
   1427c:	str	r0, [sp, #12]
   14280:	str	r1, [sp, #8]
   14284:	ldr	r0, [sp, #12]
   14288:	movw	r1, #0
   1428c:	cmp	r0, r1
   14290:	bne	142bc <table_compare_ulong@@Base+0x44>
   14294:	ldr	r0, [sp, #8]
   14298:	movw	r1, #0
   1429c:	cmp	r0, r1
   142a0:	bne	142b0 <table_compare_ulong@@Base+0x38>
   142a4:	movw	r0, #0
   142a8:	str	r0, [sp, #16]
   142ac:	b	14340 <table_compare_ulong@@Base+0xc8>
   142b0:	mvn	r0, #0
   142b4:	str	r0, [sp, #16]
   142b8:	b	14340 <table_compare_ulong@@Base+0xc8>
   142bc:	ldr	r0, [sp, #8]
   142c0:	movw	r1, #0
   142c4:	cmp	r0, r1
   142c8:	bne	142d8 <table_compare_ulong@@Base+0x60>
   142cc:	movw	r0, #1
   142d0:	str	r0, [sp, #16]
   142d4:	b	14340 <table_compare_ulong@@Base+0xc8>
   142d8:	b	142dc <table_compare_ulong@@Base+0x64>
   142dc:	b	142e0 <table_compare_ulong@@Base+0x68>
   142e0:	ldr	r0, [sp, #12]
   142e4:	ldr	r0, [r0]
   142e8:	str	r0, [sp, #4]
   142ec:	ldr	r0, [sp, #8]
   142f0:	ldr	r0, [r0]
   142f4:	str	r0, [sp]
   142f8:	ldr	r0, [sp, #4]
   142fc:	ldr	r1, [sp]
   14300:	cmp	r0, r1
   14304:	bls	14314 <table_compare_ulong@@Base+0x9c>
   14308:	movw	r0, #1
   1430c:	str	r0, [sp, #16]
   14310:	b	14340 <table_compare_ulong@@Base+0xc8>
   14314:	ldr	r0, [sp, #4]
   14318:	ldr	r1, [sp]
   1431c:	cmp	r0, r1
   14320:	bcs	14330 <table_compare_ulong@@Base+0xb8>
   14324:	mvn	r0, #0
   14328:	str	r0, [sp, #16]
   1432c:	b	14340 <table_compare_ulong@@Base+0xc8>
   14330:	b	14334 <table_compare_ulong@@Base+0xbc>
   14334:	b	14338 <table_compare_ulong@@Base+0xc0>
   14338:	movw	r0, #0
   1433c:	str	r0, [sp, #16]
   14340:	ldr	r0, [sp, #16]
   14344:	add	sp, sp, #20
   14348:	bx	lr

0001434c <table_compare_llong@@Base>:
   1434c:	sub	sp, sp, #32
   14350:	str	r0, [sp, #24]
   14354:	str	r1, [sp, #20]
   14358:	ldr	r0, [sp, #24]
   1435c:	movw	r1, #0
   14360:	cmp	r0, r1
   14364:	bne	14390 <table_compare_llong@@Base+0x44>
   14368:	ldr	r0, [sp, #20]
   1436c:	movw	r1, #0
   14370:	cmp	r0, r1
   14374:	bne	14384 <table_compare_llong@@Base+0x38>
   14378:	movw	r0, #0
   1437c:	str	r0, [sp, #28]
   14380:	b	14444 <table_compare_llong@@Base+0xf8>
   14384:	mvn	r0, #0
   14388:	str	r0, [sp, #28]
   1438c:	b	14444 <table_compare_llong@@Base+0xf8>
   14390:	ldr	r0, [sp, #20]
   14394:	movw	r1, #0
   14398:	cmp	r0, r1
   1439c:	bne	143ac <table_compare_llong@@Base+0x60>
   143a0:	movw	r0, #1
   143a4:	str	r0, [sp, #28]
   143a8:	b	14444 <table_compare_llong@@Base+0xf8>
   143ac:	b	143b0 <table_compare_llong@@Base+0x64>
   143b0:	b	143b4 <table_compare_llong@@Base+0x68>
   143b4:	ldr	r0, [sp, #24]
   143b8:	ldr	r1, [r0]
   143bc:	ldr	r0, [r0, #4]
   143c0:	str	r0, [sp, #12]
   143c4:	str	r1, [sp, #8]
   143c8:	ldr	r0, [sp, #20]
   143cc:	ldr	r1, [r0]
   143d0:	ldr	r0, [r0, #4]
   143d4:	str	r0, [sp, #4]
   143d8:	str	r1, [sp]
   143dc:	ldr	r0, [sp, #8]
   143e0:	ldr	r1, [sp, #12]
   143e4:	ldr	r2, [sp]
   143e8:	ldr	r3, [sp, #4]
   143ec:	subs	r0, r2, r0
   143f0:	sbcs	r1, r3, r1
   143f4:	bge	14408 <table_compare_llong@@Base+0xbc>
   143f8:	b	143fc <table_compare_llong@@Base+0xb0>
   143fc:	movw	r0, #1
   14400:	str	r0, [sp, #28]
   14404:	b	14444 <table_compare_llong@@Base+0xf8>
   14408:	ldr	r0, [sp, #8]
   1440c:	ldr	r1, [sp, #12]
   14410:	ldr	r2, [sp]
   14414:	ldr	r3, [sp, #4]
   14418:	subs	r0, r0, r2
   1441c:	sbcs	r1, r1, r3
   14420:	bge	14434 <table_compare_llong@@Base+0xe8>
   14424:	b	14428 <table_compare_llong@@Base+0xdc>
   14428:	mvn	r0, #0
   1442c:	str	r0, [sp, #28]
   14430:	b	14444 <table_compare_llong@@Base+0xf8>
   14434:	b	14438 <table_compare_llong@@Base+0xec>
   14438:	b	1443c <table_compare_llong@@Base+0xf0>
   1443c:	movw	r0, #0
   14440:	str	r0, [sp, #28]
   14444:	ldr	r0, [sp, #28]
   14448:	add	sp, sp, #32
   1444c:	bx	lr

00014450 <table_compare_ullong@@Base>:
   14450:	sub	sp, sp, #20
   14454:	str	r0, [sp, #12]
   14458:	str	r1, [sp, #8]
   1445c:	ldr	r0, [sp, #12]
   14460:	movw	r1, #0
   14464:	cmp	r0, r1
   14468:	bne	14494 <table_compare_ullong@@Base+0x44>
   1446c:	ldr	r0, [sp, #8]
   14470:	movw	r1, #0
   14474:	cmp	r0, r1
   14478:	bne	14488 <table_compare_ullong@@Base+0x38>
   1447c:	movw	r0, #0
   14480:	str	r0, [sp, #16]
   14484:	b	14518 <table_compare_ullong@@Base+0xc8>
   14488:	mvn	r0, #0
   1448c:	str	r0, [sp, #16]
   14490:	b	14518 <table_compare_ullong@@Base+0xc8>
   14494:	ldr	r0, [sp, #8]
   14498:	movw	r1, #0
   1449c:	cmp	r0, r1
   144a0:	bne	144b0 <table_compare_ullong@@Base+0x60>
   144a4:	movw	r0, #1
   144a8:	str	r0, [sp, #16]
   144ac:	b	14518 <table_compare_ullong@@Base+0xc8>
   144b0:	b	144b4 <table_compare_ullong@@Base+0x64>
   144b4:	b	144b8 <table_compare_ullong@@Base+0x68>
   144b8:	ldr	r0, [sp, #12]
   144bc:	ldr	r0, [r0]
   144c0:	str	r0, [sp, #4]
   144c4:	ldr	r0, [sp, #8]
   144c8:	ldr	r0, [r0]
   144cc:	str	r0, [sp]
   144d0:	ldr	r0, [sp, #4]
   144d4:	ldr	r1, [sp]
   144d8:	cmp	r0, r1
   144dc:	bls	144ec <table_compare_ullong@@Base+0x9c>
   144e0:	movw	r0, #1
   144e4:	str	r0, [sp, #16]
   144e8:	b	14518 <table_compare_ullong@@Base+0xc8>
   144ec:	ldr	r0, [sp, #4]
   144f0:	ldr	r1, [sp]
   144f4:	cmp	r0, r1
   144f8:	bcs	14508 <table_compare_ullong@@Base+0xb8>
   144fc:	mvn	r0, #0
   14500:	str	r0, [sp, #16]
   14504:	b	14518 <table_compare_ullong@@Base+0xc8>
   14508:	b	1450c <table_compare_ullong@@Base+0xbc>
   1450c:	b	14510 <table_compare_ullong@@Base+0xc0>
   14510:	movw	r0, #0
   14514:	str	r0, [sp, #16]
   14518:	ldr	r0, [sp, #16]
   1451c:	add	sp, sp, #20
   14520:	bx	lr

00014524 <table_compare_float@@Base>:
   14524:	sub	sp, sp, #20
   14528:	str	r0, [sp, #12]
   1452c:	str	r1, [sp, #8]
   14530:	ldr	r0, [sp, #12]
   14534:	movw	r1, #0
   14538:	cmp	r0, r1
   1453c:	bne	14568 <table_compare_float@@Base+0x44>
   14540:	ldr	r0, [sp, #8]
   14544:	movw	r1, #0
   14548:	cmp	r0, r1
   1454c:	bne	1455c <table_compare_float@@Base+0x38>
   14550:	movw	r0, #0
   14554:	str	r0, [sp, #16]
   14558:	b	145f4 <table_compare_float@@Base+0xd0>
   1455c:	mvn	r0, #0
   14560:	str	r0, [sp, #16]
   14564:	b	145f4 <table_compare_float@@Base+0xd0>
   14568:	ldr	r0, [sp, #8]
   1456c:	movw	r1, #0
   14570:	cmp	r0, r1
   14574:	bne	14584 <table_compare_float@@Base+0x60>
   14578:	movw	r0, #1
   1457c:	str	r0, [sp, #16]
   14580:	b	145f4 <table_compare_float@@Base+0xd0>
   14584:	b	14588 <table_compare_float@@Base+0x64>
   14588:	b	1458c <table_compare_float@@Base+0x68>
   1458c:	ldr	r0, [sp, #12]
   14590:	vldr	s0, [r0]
   14594:	vstr	s0, [sp, #4]
   14598:	ldr	r0, [sp, #8]
   1459c:	vldr	s0, [r0]
   145a0:	vstr	s0, [sp]
   145a4:	vldr	s0, [sp, #4]
   145a8:	vldr	s2, [sp]
   145ac:	vcmpe.f32	s0, s2
   145b0:	vmrs	APSR_nzcv, fpscr
   145b4:	ble	145c4 <table_compare_float@@Base+0xa0>
   145b8:	movw	r0, #1
   145bc:	str	r0, [sp, #16]
   145c0:	b	145f4 <table_compare_float@@Base+0xd0>
   145c4:	vldr	s0, [sp, #4]
   145c8:	vldr	s2, [sp]
   145cc:	vcmpe.f32	s0, s2
   145d0:	vmrs	APSR_nzcv, fpscr
   145d4:	bpl	145e4 <table_compare_float@@Base+0xc0>
   145d8:	mvn	r0, #0
   145dc:	str	r0, [sp, #16]
   145e0:	b	145f4 <table_compare_float@@Base+0xd0>
   145e4:	b	145e8 <table_compare_float@@Base+0xc4>
   145e8:	b	145ec <table_compare_float@@Base+0xc8>
   145ec:	movw	r0, #0
   145f0:	str	r0, [sp, #16]
   145f4:	ldr	r0, [sp, #16]
   145f8:	add	sp, sp, #20
   145fc:	bx	lr

00014600 <table_compare_double@@Base>:
   14600:	sub	sp, sp, #32
   14604:	str	r0, [sp, #24]
   14608:	str	r1, [sp, #20]
   1460c:	ldr	r0, [sp, #24]
   14610:	movw	r1, #0
   14614:	cmp	r0, r1
   14618:	bne	14644 <table_compare_double@@Base+0x44>
   1461c:	ldr	r0, [sp, #20]
   14620:	movw	r1, #0
   14624:	cmp	r0, r1
   14628:	bne	14638 <table_compare_double@@Base+0x38>
   1462c:	movw	r0, #0
   14630:	str	r0, [sp, #28]
   14634:	b	146d0 <table_compare_double@@Base+0xd0>
   14638:	mvn	r0, #0
   1463c:	str	r0, [sp, #28]
   14640:	b	146d0 <table_compare_double@@Base+0xd0>
   14644:	ldr	r0, [sp, #20]
   14648:	movw	r1, #0
   1464c:	cmp	r0, r1
   14650:	bne	14660 <table_compare_double@@Base+0x60>
   14654:	movw	r0, #1
   14658:	str	r0, [sp, #28]
   1465c:	b	146d0 <table_compare_double@@Base+0xd0>
   14660:	b	14664 <table_compare_double@@Base+0x64>
   14664:	b	14668 <table_compare_double@@Base+0x68>
   14668:	ldr	r0, [sp, #24]
   1466c:	vldr	d16, [r0]
   14670:	vstr	d16, [sp, #8]
   14674:	ldr	r0, [sp, #20]
   14678:	vldr	d16, [r0]
   1467c:	vstr	d16, [sp]
   14680:	vldr	d16, [sp, #8]
   14684:	vldr	d17, [sp]
   14688:	vcmpe.f64	d16, d17
   1468c:	vmrs	APSR_nzcv, fpscr
   14690:	ble	146a0 <table_compare_double@@Base+0xa0>
   14694:	movw	r0, #1
   14698:	str	r0, [sp, #28]
   1469c:	b	146d0 <table_compare_double@@Base+0xd0>
   146a0:	vldr	d16, [sp, #8]
   146a4:	vldr	d17, [sp]
   146a8:	vcmpe.f64	d16, d17
   146ac:	vmrs	APSR_nzcv, fpscr
   146b0:	bpl	146c0 <table_compare_double@@Base+0xc0>
   146b4:	mvn	r0, #0
   146b8:	str	r0, [sp, #28]
   146bc:	b	146d0 <table_compare_double@@Base+0xd0>
   146c0:	b	146c4 <table_compare_double@@Base+0xc4>
   146c4:	b	146c8 <table_compare_double@@Base+0xc8>
   146c8:	movw	r0, #0
   146cc:	str	r0, [sp, #28]
   146d0:	ldr	r0, [sp, #28]
   146d4:	add	sp, sp, #32
   146d8:	bx	lr

000146dc <table_compare_ldouble@@Base>:
   146dc:	sub	sp, sp, #32
   146e0:	str	r0, [sp, #24]
   146e4:	str	r1, [sp, #20]
   146e8:	ldr	r0, [sp, #24]
   146ec:	movw	r1, #0
   146f0:	cmp	r0, r1
   146f4:	bne	14720 <table_compare_ldouble@@Base+0x44>
   146f8:	ldr	r0, [sp, #20]
   146fc:	movw	r1, #0
   14700:	cmp	r0, r1
   14704:	bne	14714 <table_compare_ldouble@@Base+0x38>
   14708:	movw	r0, #0
   1470c:	str	r0, [sp, #28]
   14710:	b	147ac <table_compare_ldouble@@Base+0xd0>
   14714:	mvn	r0, #0
   14718:	str	r0, [sp, #28]
   1471c:	b	147ac <table_compare_ldouble@@Base+0xd0>
   14720:	ldr	r0, [sp, #20]
   14724:	movw	r1, #0
   14728:	cmp	r0, r1
   1472c:	bne	1473c <table_compare_ldouble@@Base+0x60>
   14730:	movw	r0, #1
   14734:	str	r0, [sp, #28]
   14738:	b	147ac <table_compare_ldouble@@Base+0xd0>
   1473c:	b	14740 <table_compare_ldouble@@Base+0x64>
   14740:	b	14744 <table_compare_ldouble@@Base+0x68>
   14744:	ldr	r0, [sp, #24]
   14748:	vldr	d16, [r0]
   1474c:	vstr	d16, [sp, #8]
   14750:	ldr	r0, [sp, #20]
   14754:	vldr	d16, [r0]
   14758:	vstr	d16, [sp]
   1475c:	vldr	d16, [sp, #8]
   14760:	vldr	d17, [sp]
   14764:	vcmpe.f64	d16, d17
   14768:	vmrs	APSR_nzcv, fpscr
   1476c:	ble	1477c <table_compare_ldouble@@Base+0xa0>
   14770:	movw	r0, #1
   14774:	str	r0, [sp, #28]
   14778:	b	147ac <table_compare_ldouble@@Base+0xd0>
   1477c:	vldr	d16, [sp, #8]
   14780:	vldr	d17, [sp]
   14784:	vcmpe.f64	d16, d17
   14788:	vmrs	APSR_nzcv, fpscr
   1478c:	bpl	1479c <table_compare_ldouble@@Base+0xc0>
   14790:	mvn	r0, #0
   14794:	str	r0, [sp, #28]
   14798:	b	147ac <table_compare_ldouble@@Base+0xd0>
   1479c:	b	147a0 <table_compare_ldouble@@Base+0xc4>
   147a0:	b	147a4 <table_compare_ldouble@@Base+0xc8>
   147a4:	movw	r0, #0
   147a8:	str	r0, [sp, #28]
   147ac:	ldr	r0, [sp, #28]
   147b0:	add	sp, sp, #32
   147b4:	bx	lr

000147b8 <table_compare_char@@Base>:
   147b8:	sub	sp, sp, #16
   147bc:	str	r0, [sp, #8]
   147c0:	str	r1, [sp, #4]
   147c4:	ldr	r0, [sp, #8]
   147c8:	movw	r1, #0
   147cc:	cmp	r0, r1
   147d0:	bne	147fc <table_compare_char@@Base+0x44>
   147d4:	ldr	r0, [sp, #4]
   147d8:	movw	r1, #0
   147dc:	cmp	r0, r1
   147e0:	bne	147f0 <table_compare_char@@Base+0x38>
   147e4:	movw	r0, #0
   147e8:	str	r0, [sp, #12]
   147ec:	b	14880 <table_compare_char@@Base+0xc8>
   147f0:	mvn	r0, #0
   147f4:	str	r0, [sp, #12]
   147f8:	b	14880 <table_compare_char@@Base+0xc8>
   147fc:	ldr	r0, [sp, #4]
   14800:	movw	r1, #0
   14804:	cmp	r0, r1
   14808:	bne	14818 <table_compare_char@@Base+0x60>
   1480c:	movw	r0, #1
   14810:	str	r0, [sp, #12]
   14814:	b	14880 <table_compare_char@@Base+0xc8>
   14818:	b	1481c <table_compare_char@@Base+0x64>
   1481c:	b	14820 <table_compare_char@@Base+0x68>
   14820:	ldr	r0, [sp, #8]
   14824:	ldrb	r0, [r0]
   14828:	strb	r0, [sp, #3]
   1482c:	ldr	r0, [sp, #4]
   14830:	ldrb	r0, [r0]
   14834:	strb	r0, [sp, #2]
   14838:	ldrb	r0, [sp, #3]
   1483c:	ldrb	r1, [sp, #2]
   14840:	cmp	r0, r1
   14844:	ble	14854 <table_compare_char@@Base+0x9c>
   14848:	movw	r0, #1
   1484c:	str	r0, [sp, #12]
   14850:	b	14880 <table_compare_char@@Base+0xc8>
   14854:	ldrb	r0, [sp, #3]
   14858:	ldrb	r1, [sp, #2]
   1485c:	cmp	r0, r1
   14860:	bge	14870 <table_compare_char@@Base+0xb8>
   14864:	mvn	r0, #0
   14868:	str	r0, [sp, #12]
   1486c:	b	14880 <table_compare_char@@Base+0xc8>
   14870:	b	14874 <table_compare_char@@Base+0xbc>
   14874:	b	14878 <table_compare_char@@Base+0xc0>
   14878:	movw	r0, #0
   1487c:	str	r0, [sp, #12]
   14880:	ldr	r0, [sp, #12]
   14884:	add	sp, sp, #16
   14888:	bx	lr

0001488c <table_compare_uchar@@Base>:
   1488c:	sub	sp, sp, #16
   14890:	str	r0, [sp, #8]
   14894:	str	r1, [sp, #4]
   14898:	ldr	r0, [sp, #8]
   1489c:	movw	r1, #0
   148a0:	cmp	r0, r1
   148a4:	bne	148d0 <table_compare_uchar@@Base+0x44>
   148a8:	ldr	r0, [sp, #4]
   148ac:	movw	r1, #0
   148b0:	cmp	r0, r1
   148b4:	bne	148c4 <table_compare_uchar@@Base+0x38>
   148b8:	movw	r0, #0
   148bc:	str	r0, [sp, #12]
   148c0:	b	14954 <table_compare_uchar@@Base+0xc8>
   148c4:	mvn	r0, #0
   148c8:	str	r0, [sp, #12]
   148cc:	b	14954 <table_compare_uchar@@Base+0xc8>
   148d0:	ldr	r0, [sp, #4]
   148d4:	movw	r1, #0
   148d8:	cmp	r0, r1
   148dc:	bne	148ec <table_compare_uchar@@Base+0x60>
   148e0:	movw	r0, #1
   148e4:	str	r0, [sp, #12]
   148e8:	b	14954 <table_compare_uchar@@Base+0xc8>
   148ec:	b	148f0 <table_compare_uchar@@Base+0x64>
   148f0:	b	148f4 <table_compare_uchar@@Base+0x68>
   148f4:	ldr	r0, [sp, #8]
   148f8:	ldrb	r0, [r0]
   148fc:	strb	r0, [sp, #3]
   14900:	ldr	r0, [sp, #4]
   14904:	ldrb	r0, [r0]
   14908:	strb	r0, [sp, #2]
   1490c:	ldrb	r0, [sp, #3]
   14910:	ldrb	r1, [sp, #2]
   14914:	cmp	r0, r1
   14918:	ble	14928 <table_compare_uchar@@Base+0x9c>
   1491c:	movw	r0, #1
   14920:	str	r0, [sp, #12]
   14924:	b	14954 <table_compare_uchar@@Base+0xc8>
   14928:	ldrb	r0, [sp, #3]
   1492c:	ldrb	r1, [sp, #2]
   14930:	cmp	r0, r1
   14934:	bge	14944 <table_compare_uchar@@Base+0xb8>
   14938:	mvn	r0, #0
   1493c:	str	r0, [sp, #12]
   14940:	b	14954 <table_compare_uchar@@Base+0xc8>
   14944:	b	14948 <table_compare_uchar@@Base+0xbc>
   14948:	b	1494c <table_compare_uchar@@Base+0xc0>
   1494c:	movw	r0, #0
   14950:	str	r0, [sp, #12]
   14954:	ldr	r0, [sp, #12]
   14958:	add	sp, sp, #16
   1495c:	bx	lr

00014960 <table_compare_string@@Base>:
   14960:	push	{fp, lr}
   14964:	mov	fp, sp
   14968:	sub	sp, sp, #24
   1496c:	str	r0, [fp, #-8]
   14970:	str	r1, [sp, #12]
   14974:	ldr	r0, [fp, #-8]
   14978:	movw	r1, #0
   1497c:	cmp	r0, r1
   14980:	bne	149ac <table_compare_string@@Base+0x4c>
   14984:	ldr	r0, [sp, #12]
   14988:	movw	r1, #0
   1498c:	cmp	r0, r1
   14990:	bne	149a0 <table_compare_string@@Base+0x40>
   14994:	movw	r0, #0
   14998:	str	r0, [fp, #-4]
   1499c:	b	149f0 <table_compare_string@@Base+0x90>
   149a0:	mvn	r0, #0
   149a4:	str	r0, [fp, #-4]
   149a8:	b	149f0 <table_compare_string@@Base+0x90>
   149ac:	ldr	r0, [sp, #12]
   149b0:	movw	r1, #0
   149b4:	cmp	r0, r1
   149b8:	bne	149c8 <table_compare_string@@Base+0x68>
   149bc:	movw	r0, #1
   149c0:	str	r0, [fp, #-4]
   149c4:	b	149f0 <table_compare_string@@Base+0x90>
   149c8:	b	149cc <table_compare_string@@Base+0x6c>
   149cc:	b	149d0 <table_compare_string@@Base+0x70>
   149d0:	ldr	r0, [fp, #-8]
   149d4:	str	r0, [sp, #8]
   149d8:	ldr	r0, [sp, #12]
   149dc:	str	r0, [sp, #4]
   149e0:	ldr	r0, [sp, #8]
   149e4:	ldr	r1, [sp, #4]
   149e8:	bl	11e90 <strcmp@plt>
   149ec:	str	r0, [fp, #-4]
   149f0:	ldr	r0, [fp, #-4]
   149f4:	mov	sp, fp
   149f8:	pop	{fp, pc}

000149fc <table_compare_ptr@@Base>:
   149fc:	sub	sp, sp, #12
   14a00:	str	r0, [sp, #4]
   14a04:	str	r1, [sp]
   14a08:	ldr	r0, [sp, #4]
   14a0c:	ldr	r1, [sp]
   14a10:	cmp	r0, r1
   14a14:	bls	14a24 <table_compare_ptr@@Base+0x28>
   14a18:	movw	r0, #1
   14a1c:	str	r0, [sp, #8]
   14a20:	b	14a4c <table_compare_ptr@@Base+0x50>
   14a24:	ldr	r0, [sp, #4]
   14a28:	ldr	r1, [sp]
   14a2c:	cmp	r0, r1
   14a30:	bcs	14a40 <table_compare_ptr@@Base+0x44>
   14a34:	mvn	r0, #0
   14a38:	str	r0, [sp, #8]
   14a3c:	b	14a4c <table_compare_ptr@@Base+0x50>
   14a40:	b	14a44 <table_compare_ptr@@Base+0x48>
   14a44:	movw	r0, #0
   14a48:	str	r0, [sp, #8]
   14a4c:	ldr	r0, [sp, #8]
   14a50:	add	sp, sp, #12
   14a54:	bx	lr

00014a58 <table_get_default_compare_function_for_data_type@@Base>:
   14a58:	sub	sp, sp, #12
   14a5c:	str	r0, [sp, #8]
   14a60:	mov	r0, #0
   14a64:	str	r0, [sp, #4]
   14a68:	ldr	r0, [sp, #8]
   14a6c:	cmp	r0, #23
   14a70:	str	r0, [sp]
   14a74:	bhi	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14a78:	add	r0, pc, #8
   14a7c:	ldr	r1, [sp]
   14a80:	ldr	r2, [r0, r1, lsl #2]
   14a84:	add	pc, r0, r2
   14a88:	andeq	r0, r0, r0, rrx
   14a8c:	andeq	r0, r0, r0, ror r0
   14a90:	andeq	r0, r0, r0, lsl #1
   14a94:	muleq	r0, r0, r0
   14a98:	andeq	r0, r0, r0, lsr #1
   14a9c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   14aa0:	andeq	r0, r0, r0, asr #1
   14aa4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14aa8:	andeq	r0, r0, r0, ror #1
   14aac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14ab0:	andeq	r0, r0, r0, lsl #2
   14ab4:	andeq	r0, r0, r0, lsl r1
   14ab8:	andeq	r0, r0, r0, lsr #2
   14abc:	andeq	r0, r0, r0, lsr r1
   14ac0:	andeq	r0, r0, r0, asr #2
   14ac4:	andeq	r0, r0, r0, asr r1
   14ac8:	andeq	r0, r0, r0, ror r1
   14acc:	andeq	r0, r0, r0, lsl #3
   14ad0:	muleq	r0, r0, r1
   14ad4:			; <UNDEFINED> instruction: 0x000001b0
   14ad8:	andeq	r0, r0, r0, asr #3
   14adc:	andeq	r0, r0, r0, ror #2
   14ae0:	andeq	r0, r0, r0, lsr #3
   14ae4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14ae8:	ldr	r0, [pc, #476]	; 14ccc <table_get_default_compare_function_for_data_type@@Base+0x274>
   14aec:	ldr	r0, [pc, r0]
   14af0:	str	r0, [sp, #4]
   14af4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14af8:	ldr	r0, [pc, #456]	; 14cc8 <table_get_default_compare_function_for_data_type@@Base+0x270>
   14afc:	ldr	r0, [pc, r0]
   14b00:	str	r0, [sp, #4]
   14b04:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b08:	ldr	r0, [pc, #436]	; 14cc4 <table_get_default_compare_function_for_data_type@@Base+0x26c>
   14b0c:	ldr	r0, [pc, r0]
   14b10:	str	r0, [sp, #4]
   14b14:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b18:	ldr	r0, [pc, #416]	; 14cc0 <table_get_default_compare_function_for_data_type@@Base+0x268>
   14b1c:	ldr	r0, [pc, r0]
   14b20:	str	r0, [sp, #4]
   14b24:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b28:	ldr	r0, [pc, #396]	; 14cbc <table_get_default_compare_function_for_data_type@@Base+0x264>
   14b2c:	ldr	r0, [pc, r0]
   14b30:	str	r0, [sp, #4]
   14b34:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b38:	ldr	r0, [pc, #376]	; 14cb8 <table_get_default_compare_function_for_data_type@@Base+0x260>
   14b3c:	ldr	r0, [pc, r0]
   14b40:	str	r0, [sp, #4]
   14b44:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b48:	ldr	r0, [pc, #356]	; 14cb4 <table_get_default_compare_function_for_data_type@@Base+0x25c>
   14b4c:	ldr	r0, [pc, r0]
   14b50:	str	r0, [sp, #4]
   14b54:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b58:	ldr	r0, [pc, #336]	; 14cb0 <table_get_default_compare_function_for_data_type@@Base+0x258>
   14b5c:	ldr	r0, [pc, r0]
   14b60:	str	r0, [sp, #4]
   14b64:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b68:	ldr	r0, [pc, #316]	; 14cac <table_get_default_compare_function_for_data_type@@Base+0x254>
   14b6c:	ldr	r0, [pc, r0]
   14b70:	str	r0, [sp, #4]
   14b74:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b78:	ldr	r0, [pc, #296]	; 14ca8 <table_get_default_compare_function_for_data_type@@Base+0x250>
   14b7c:	ldr	r0, [pc, r0]
   14b80:	str	r0, [sp, #4]
   14b84:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b88:	ldr	r0, [pc, #276]	; 14ca4 <table_get_default_compare_function_for_data_type@@Base+0x24c>
   14b8c:	ldr	r0, [pc, r0]
   14b90:	str	r0, [sp, #4]
   14b94:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14b98:	ldr	r0, [pc, #256]	; 14ca0 <table_get_default_compare_function_for_data_type@@Base+0x248>
   14b9c:	ldr	r0, [pc, r0]
   14ba0:	str	r0, [sp, #4]
   14ba4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14ba8:	ldr	r0, [pc, #236]	; 14c9c <table_get_default_compare_function_for_data_type@@Base+0x244>
   14bac:	ldr	r0, [pc, r0]
   14bb0:	str	r0, [sp, #4]
   14bb4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14bb8:	ldr	r0, [pc, #216]	; 14c98 <table_get_default_compare_function_for_data_type@@Base+0x240>
   14bbc:	ldr	r0, [pc, r0]
   14bc0:	str	r0, [sp, #4]
   14bc4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14bc8:	ldr	r0, [pc, #196]	; 14c94 <table_get_default_compare_function_for_data_type@@Base+0x23c>
   14bcc:	ldr	r0, [pc, r0]
   14bd0:	str	r0, [sp, #4]
   14bd4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14bd8:	ldr	r0, [pc, #176]	; 14c90 <table_get_default_compare_function_for_data_type@@Base+0x238>
   14bdc:	ldr	r0, [pc, r0]
   14be0:	str	r0, [sp, #4]
   14be4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14be8:	ldr	r0, [pc, #156]	; 14c8c <table_get_default_compare_function_for_data_type@@Base+0x234>
   14bec:	ldr	r0, [pc, r0]
   14bf0:	str	r0, [sp, #4]
   14bf4:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14bf8:	ldr	r0, [pc, #136]	; 14c88 <table_get_default_compare_function_for_data_type@@Base+0x230>
   14bfc:	ldr	r0, [pc, r0]
   14c00:	str	r0, [sp, #4]
   14c04:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c08:	ldr	r0, [pc, #116]	; 14c84 <table_get_default_compare_function_for_data_type@@Base+0x22c>
   14c0c:	ldr	r0, [pc, r0]
   14c10:	str	r0, [sp, #4]
   14c14:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c18:	ldr	r0, [pc, #96]	; 14c80 <table_get_default_compare_function_for_data_type@@Base+0x228>
   14c1c:	ldr	r0, [pc, r0]
   14c20:	str	r0, [sp, #4]
   14c24:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c28:	ldr	r0, [pc, #76]	; 14c7c <table_get_default_compare_function_for_data_type@@Base+0x224>
   14c2c:	ldr	r0, [pc, r0]
   14c30:	str	r0, [sp, #4]
   14c34:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c38:	ldr	r0, [pc, #56]	; 14c78 <table_get_default_compare_function_for_data_type@@Base+0x220>
   14c3c:	ldr	r0, [pc, r0]
   14c40:	str	r0, [sp, #4]
   14c44:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c48:	ldr	r0, [pc, #36]	; 14c74 <table_get_default_compare_function_for_data_type@@Base+0x21c>
   14c4c:	ldr	r0, [pc, r0]
   14c50:	str	r0, [sp, #4]
   14c54:	b	14c64 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14c58:	ldr	r0, [pc, #16]	; 14c70 <table_get_default_compare_function_for_data_type@@Base+0x218>
   14c5c:	ldr	r0, [pc, r0]
   14c60:	str	r0, [sp, #4]
   14c64:	ldr	r0, [sp, #4]
   14c68:	add	sp, sp, #12
   14c6c:	bx	lr
   14c70:	andeq	r4, r1, r4, lsl #8
   14c74:	andeq	r4, r1, r4, asr #8
   14c78:	andeq	r4, r1, r4, lsl #8
   14c7c:	andeq	r4, r1, r0, lsl r4
   14c80:	andeq	r4, r1, ip, lsl r4
   14c84:	andeq	r4, r1, r8, lsr r4
   14c88:	andeq	r4, r1, ip, asr #8
   14c8c:	muleq	r1, ip, r4
   14c90:	muleq	r1, ip, r4
   14c94:	andeq	r4, r1, r4, lsr #9
   14c98:			; <UNDEFINED> instruction: 0x000144b8
   14c9c:	andeq	r4, r1, r0, asr #9
   14ca0:			; <UNDEFINED> instruction: 0x000144b0
   14ca4:	andeq	r4, r1, r8, asr #9
   14ca8:	andeq	r4, r1, r8, ror #9
   14cac:	andeq	r4, r1, r0, lsr #10
   14cb0:	andeq	r4, r1, r4, lsr #10
   14cb4:	andeq	r4, r1, ip, lsl r5
   14cb8:	andeq	r4, r1, r4, lsl r5
   14cbc:	andeq	r4, r1, r8, asr r5
   14cc0:	andeq	r4, r1, r0, ror #10
   14cc4:	andeq	r4, r1, r8, lsr #10
   14cc8:	muleq	r1, r8, r5
   14ccc:	andeq	r4, r1, r0, ror r5

00014cd0 <table_get@@Base>:
   14cd0:	push	{fp, lr}
   14cd4:	mov	fp, sp
   14cd8:	sub	sp, sp, #16
   14cdc:	str	r0, [fp, #-4]
   14ce0:	str	r1, [sp, #8]
   14ce4:	str	r2, [sp, #4]
   14ce8:	ldr	r0, [fp, #-4]
   14cec:	ldr	r1, [sp, #8]
   14cf0:	ldr	r2, [sp, #4]
   14cf4:	bl	16a94 <table_get_cell_ptr@@Base>
   14cf8:	ldr	r0, [r0]
   14cfc:	mov	sp, fp
   14d00:	pop	{fp, pc}

00014d04 <table_get_bool@@Base>:
   14d04:	push	{fp, lr}
   14d08:	mov	fp, sp
   14d0c:	sub	sp, sp, #16
   14d10:	str	r0, [fp, #-4]
   14d14:	str	r1, [sp, #8]
   14d18:	str	r2, [sp, #4]
   14d1c:	ldr	r0, [fp, #-4]
   14d20:	ldr	r1, [sp, #8]
   14d24:	ldr	r2, [sp, #4]
   14d28:	bl	14cd0 <table_get@@Base>
   14d2c:	ldrb	r0, [r0]
   14d30:	and	r0, r0, #1
   14d34:	mov	sp, fp
   14d38:	pop	{fp, pc}

00014d3c <table_get_int@@Base>:
   14d3c:	push	{fp, lr}
   14d40:	mov	fp, sp
   14d44:	sub	sp, sp, #16
   14d48:	str	r0, [fp, #-4]
   14d4c:	str	r1, [sp, #8]
   14d50:	str	r2, [sp, #4]
   14d54:	ldr	r0, [fp, #-4]
   14d58:	ldr	r1, [sp, #8]
   14d5c:	ldr	r2, [sp, #4]
   14d60:	bl	14cd0 <table_get@@Base>
   14d64:	ldr	r0, [r0]
   14d68:	mov	sp, fp
   14d6c:	pop	{fp, pc}

00014d70 <table_get_uint@@Base>:
   14d70:	push	{fp, lr}
   14d74:	mov	fp, sp
   14d78:	sub	sp, sp, #16
   14d7c:	str	r0, [fp, #-4]
   14d80:	str	r1, [sp, #8]
   14d84:	str	r2, [sp, #4]
   14d88:	ldr	r0, [fp, #-4]
   14d8c:	ldr	r1, [sp, #8]
   14d90:	ldr	r2, [sp, #4]
   14d94:	bl	14cd0 <table_get@@Base>
   14d98:	ldr	r0, [r0]
   14d9c:	mov	sp, fp
   14da0:	pop	{fp, pc}

00014da4 <table_get_int8@@Base>:
   14da4:	push	{fp, lr}
   14da8:	mov	fp, sp
   14dac:	sub	sp, sp, #16
   14db0:	str	r0, [fp, #-4]
   14db4:	str	r1, [sp, #8]
   14db8:	str	r2, [sp, #4]
   14dbc:	ldr	r0, [fp, #-4]
   14dc0:	ldr	r1, [sp, #8]
   14dc4:	ldr	r2, [sp, #4]
   14dc8:	bl	14cd0 <table_get@@Base>
   14dcc:	ldrsb	r0, [r0]
   14dd0:	mov	sp, fp
   14dd4:	pop	{fp, pc}

00014dd8 <table_get_uint8@@Base>:
   14dd8:	push	{fp, lr}
   14ddc:	mov	fp, sp
   14de0:	sub	sp, sp, #16
   14de4:	str	r0, [fp, #-4]
   14de8:	str	r1, [sp, #8]
   14dec:	str	r2, [sp, #4]
   14df0:	ldr	r0, [fp, #-4]
   14df4:	ldr	r1, [sp, #8]
   14df8:	ldr	r2, [sp, #4]
   14dfc:	bl	14cd0 <table_get@@Base>
   14e00:	ldrb	r0, [r0]
   14e04:	mov	sp, fp
   14e08:	pop	{fp, pc}

00014e0c <table_get_int16@@Base>:
   14e0c:	push	{fp, lr}
   14e10:	mov	fp, sp
   14e14:	sub	sp, sp, #16
   14e18:	str	r0, [fp, #-4]
   14e1c:	str	r1, [sp, #8]
   14e20:	str	r2, [sp, #4]
   14e24:	ldr	r0, [fp, #-4]
   14e28:	ldr	r1, [sp, #8]
   14e2c:	ldr	r2, [sp, #4]
   14e30:	bl	14cd0 <table_get@@Base>
   14e34:	ldrsh	r0, [r0]
   14e38:	mov	sp, fp
   14e3c:	pop	{fp, pc}

00014e40 <table_get_uint16@@Base>:
   14e40:	push	{fp, lr}
   14e44:	mov	fp, sp
   14e48:	sub	sp, sp, #16
   14e4c:	str	r0, [fp, #-4]
   14e50:	str	r1, [sp, #8]
   14e54:	str	r2, [sp, #4]
   14e58:	ldr	r0, [fp, #-4]
   14e5c:	ldr	r1, [sp, #8]
   14e60:	ldr	r2, [sp, #4]
   14e64:	bl	14cd0 <table_get@@Base>
   14e68:	ldrh	r0, [r0]
   14e6c:	mov	sp, fp
   14e70:	pop	{fp, pc}

00014e74 <table_get_int32@@Base>:
   14e74:	push	{fp, lr}
   14e78:	mov	fp, sp
   14e7c:	sub	sp, sp, #16
   14e80:	str	r0, [fp, #-4]
   14e84:	str	r1, [sp, #8]
   14e88:	str	r2, [sp, #4]
   14e8c:	ldr	r0, [fp, #-4]
   14e90:	ldr	r1, [sp, #8]
   14e94:	ldr	r2, [sp, #4]
   14e98:	bl	14cd0 <table_get@@Base>
   14e9c:	ldr	r0, [r0]
   14ea0:	mov	sp, fp
   14ea4:	pop	{fp, pc}

00014ea8 <table_get_uint32@@Base>:
   14ea8:	push	{fp, lr}
   14eac:	mov	fp, sp
   14eb0:	sub	sp, sp, #16
   14eb4:	str	r0, [fp, #-4]
   14eb8:	str	r1, [sp, #8]
   14ebc:	str	r2, [sp, #4]
   14ec0:	ldr	r0, [fp, #-4]
   14ec4:	ldr	r1, [sp, #8]
   14ec8:	ldr	r2, [sp, #4]
   14ecc:	bl	14cd0 <table_get@@Base>
   14ed0:	ldr	r0, [r0]
   14ed4:	mov	sp, fp
   14ed8:	pop	{fp, pc}

00014edc <table_get_int64@@Base>:
   14edc:	push	{fp, lr}
   14ee0:	mov	fp, sp
   14ee4:	sub	sp, sp, #16
   14ee8:	str	r0, [fp, #-4]
   14eec:	str	r1, [sp, #8]
   14ef0:	str	r2, [sp, #4]
   14ef4:	ldr	r0, [fp, #-4]
   14ef8:	ldr	r1, [sp, #8]
   14efc:	ldr	r2, [sp, #4]
   14f00:	bl	14cd0 <table_get@@Base>
   14f04:	ldr	r1, [r0]
   14f08:	ldr	r0, [r0, #4]
   14f0c:	str	r0, [sp]
   14f10:	mov	r0, r1
   14f14:	ldr	r1, [sp]
   14f18:	mov	sp, fp
   14f1c:	pop	{fp, pc}

00014f20 <table_get_uint64@@Base>:
   14f20:	push	{fp, lr}
   14f24:	mov	fp, sp
   14f28:	sub	sp, sp, #16
   14f2c:	str	r0, [fp, #-4]
   14f30:	str	r1, [sp, #8]
   14f34:	str	r2, [sp, #4]
   14f38:	ldr	r0, [fp, #-4]
   14f3c:	ldr	r1, [sp, #8]
   14f40:	ldr	r2, [sp, #4]
   14f44:	bl	14cd0 <table_get@@Base>
   14f48:	ldr	r1, [r0]
   14f4c:	ldr	r0, [r0, #4]
   14f50:	str	r0, [sp]
   14f54:	mov	r0, r1
   14f58:	ldr	r1, [sp]
   14f5c:	mov	sp, fp
   14f60:	pop	{fp, pc}

00014f64 <table_get_short@@Base>:
   14f64:	push	{fp, lr}
   14f68:	mov	fp, sp
   14f6c:	sub	sp, sp, #16
   14f70:	str	r0, [fp, #-4]
   14f74:	str	r1, [sp, #8]
   14f78:	str	r2, [sp, #4]
   14f7c:	ldr	r0, [fp, #-4]
   14f80:	ldr	r1, [sp, #8]
   14f84:	ldr	r2, [sp, #4]
   14f88:	bl	14cd0 <table_get@@Base>
   14f8c:	ldrsh	r0, [r0]
   14f90:	mov	sp, fp
   14f94:	pop	{fp, pc}

00014f98 <table_get_ushort@@Base>:
   14f98:	push	{fp, lr}
   14f9c:	mov	fp, sp
   14fa0:	sub	sp, sp, #16
   14fa4:	str	r0, [fp, #-4]
   14fa8:	str	r1, [sp, #8]
   14fac:	str	r2, [sp, #4]
   14fb0:	ldr	r0, [fp, #-4]
   14fb4:	ldr	r1, [sp, #8]
   14fb8:	ldr	r2, [sp, #4]
   14fbc:	bl	14cd0 <table_get@@Base>
   14fc0:	ldrh	r0, [r0]
   14fc4:	mov	sp, fp
   14fc8:	pop	{fp, pc}

00014fcc <table_get_long@@Base>:
   14fcc:	push	{fp, lr}
   14fd0:	mov	fp, sp
   14fd4:	sub	sp, sp, #16
   14fd8:	str	r0, [fp, #-4]
   14fdc:	str	r1, [sp, #8]
   14fe0:	str	r2, [sp, #4]
   14fe4:	ldr	r0, [fp, #-4]
   14fe8:	ldr	r1, [sp, #8]
   14fec:	ldr	r2, [sp, #4]
   14ff0:	bl	14cd0 <table_get@@Base>
   14ff4:	ldr	r0, [r0]
   14ff8:	mov	sp, fp
   14ffc:	pop	{fp, pc}

00015000 <table_get_ulong@@Base>:
   15000:	push	{fp, lr}
   15004:	mov	fp, sp
   15008:	sub	sp, sp, #16
   1500c:	str	r0, [fp, #-4]
   15010:	str	r1, [sp, #8]
   15014:	str	r2, [sp, #4]
   15018:	ldr	r0, [fp, #-4]
   1501c:	ldr	r1, [sp, #8]
   15020:	ldr	r2, [sp, #4]
   15024:	bl	14cd0 <table_get@@Base>
   15028:	ldr	r0, [r0]
   1502c:	mov	sp, fp
   15030:	pop	{fp, pc}

00015034 <table_get_llong@@Base>:
   15034:	push	{fp, lr}
   15038:	mov	fp, sp
   1503c:	sub	sp, sp, #16
   15040:	str	r0, [fp, #-4]
   15044:	str	r1, [sp, #8]
   15048:	str	r2, [sp, #4]
   1504c:	ldr	r0, [fp, #-4]
   15050:	ldr	r1, [sp, #8]
   15054:	ldr	r2, [sp, #4]
   15058:	bl	14cd0 <table_get@@Base>
   1505c:	ldr	r1, [r0]
   15060:	ldr	r0, [r0, #4]
   15064:	str	r0, [sp]
   15068:	mov	r0, r1
   1506c:	ldr	r1, [sp]
   15070:	mov	sp, fp
   15074:	pop	{fp, pc}

00015078 <table_get_ullong@@Base>:
   15078:	push	{fp, lr}
   1507c:	mov	fp, sp
   15080:	sub	sp, sp, #16
   15084:	str	r0, [fp, #-4]
   15088:	str	r1, [sp, #8]
   1508c:	str	r2, [sp, #4]
   15090:	ldr	r0, [fp, #-4]
   15094:	ldr	r1, [sp, #8]
   15098:	ldr	r2, [sp, #4]
   1509c:	bl	14cd0 <table_get@@Base>
   150a0:	ldr	r1, [r0]
   150a4:	ldr	r0, [r0, #4]
   150a8:	str	r0, [sp]
   150ac:	mov	r0, r1
   150b0:	ldr	r1, [sp]
   150b4:	mov	sp, fp
   150b8:	pop	{fp, pc}

000150bc <table_get_float@@Base>:
   150bc:	push	{fp, lr}
   150c0:	mov	fp, sp
   150c4:	sub	sp, sp, #16
   150c8:	str	r0, [fp, #-4]
   150cc:	str	r1, [sp, #8]
   150d0:	str	r2, [sp, #4]
   150d4:	ldr	r0, [fp, #-4]
   150d8:	ldr	r1, [sp, #8]
   150dc:	ldr	r2, [sp, #4]
   150e0:	bl	14cd0 <table_get@@Base>
   150e4:	vldr	s0, [r0]
   150e8:	mov	sp, fp
   150ec:	pop	{fp, pc}

000150f0 <table_get_double@@Base>:
   150f0:	push	{fp, lr}
   150f4:	mov	fp, sp
   150f8:	sub	sp, sp, #16
   150fc:	str	r0, [fp, #-4]
   15100:	str	r1, [sp, #8]
   15104:	str	r2, [sp, #4]
   15108:	ldr	r0, [fp, #-4]
   1510c:	ldr	r1, [sp, #8]
   15110:	ldr	r2, [sp, #4]
   15114:	bl	14cd0 <table_get@@Base>
   15118:	vldr	d0, [r0]
   1511c:	mov	sp, fp
   15120:	pop	{fp, pc}

00015124 <table_get_ldouble@@Base>:
   15124:	push	{fp, lr}
   15128:	mov	fp, sp
   1512c:	sub	sp, sp, #16
   15130:	str	r0, [fp, #-4]
   15134:	str	r1, [sp, #8]
   15138:	str	r2, [sp, #4]
   1513c:	ldr	r0, [fp, #-4]
   15140:	ldr	r1, [sp, #8]
   15144:	ldr	r2, [sp, #4]
   15148:	bl	14cd0 <table_get@@Base>
   1514c:	vldr	d0, [r0]
   15150:	mov	sp, fp
   15154:	pop	{fp, pc}

00015158 <table_get_char@@Base>:
   15158:	push	{fp, lr}
   1515c:	mov	fp, sp
   15160:	sub	sp, sp, #16
   15164:	str	r0, [fp, #-4]
   15168:	str	r1, [sp, #8]
   1516c:	str	r2, [sp, #4]
   15170:	ldr	r0, [fp, #-4]
   15174:	ldr	r1, [sp, #8]
   15178:	ldr	r2, [sp, #4]
   1517c:	bl	14cd0 <table_get@@Base>
   15180:	ldrb	r0, [r0]
   15184:	mov	sp, fp
   15188:	pop	{fp, pc}

0001518c <table_get_uchar@@Base>:
   1518c:	push	{fp, lr}
   15190:	mov	fp, sp
   15194:	sub	sp, sp, #16
   15198:	str	r0, [fp, #-4]
   1519c:	str	r1, [sp, #8]
   151a0:	str	r2, [sp, #4]
   151a4:	ldr	r0, [fp, #-4]
   151a8:	ldr	r1, [sp, #8]
   151ac:	ldr	r2, [sp, #4]
   151b0:	bl	14cd0 <table_get@@Base>
   151b4:	ldrb	r0, [r0]
   151b8:	mov	sp, fp
   151bc:	pop	{fp, pc}

000151c0 <table_get_string@@Base>:
   151c0:	push	{fp, lr}
   151c4:	mov	fp, sp
   151c8:	sub	sp, sp, #16
   151cc:	str	r0, [fp, #-4]
   151d0:	str	r1, [sp, #8]
   151d4:	str	r2, [sp, #4]
   151d8:	ldr	r0, [fp, #-4]
   151dc:	ldr	r1, [sp, #8]
   151e0:	ldr	r2, [sp, #4]
   151e4:	bl	14cd0 <table_get@@Base>
   151e8:	mov	sp, fp
   151ec:	pop	{fp, pc}

000151f0 <table_get_ptr@@Base>:
   151f0:	push	{fp, lr}
   151f4:	mov	fp, sp
   151f8:	sub	sp, sp, #16
   151fc:	str	r0, [fp, #-4]
   15200:	str	r1, [sp, #8]
   15204:	str	r2, [sp, #4]
   15208:	ldr	r0, [fp, #-4]
   1520c:	ldr	r1, [sp, #8]
   15210:	ldr	r2, [sp, #4]
   15214:	bl	14cd0 <table_get@@Base>
   15218:	mov	sp, fp
   1521c:	pop	{fp, pc}

00015220 <table_row_init@@Base>:
   15220:	push	{fp, lr}
   15224:	mov	fp, sp
   15228:	sub	sp, sp, #16
   1522c:	str	r0, [fp, #-4]
   15230:	str	r1, [sp, #8]
   15234:	ldr	r0, [fp, #-4]
   15238:	ldr	r1, [sp, #8]
   1523c:	bl	15264 <table_get_row_ptr@@Base>
   15240:	str	r0, [sp, #4]
   15244:	ldr	r0, [fp, #-4]
   15248:	ldr	r0, [r0, #12]
   1524c:	lsl	r0, r0, #2
   15250:	bl	11ecc <malloc@plt>
   15254:	ldr	r1, [sp, #4]
   15258:	str	r0, [r1]
   1525c:	mov	sp, fp
   15260:	pop	{fp, pc}

00015264 <table_get_row_ptr@@Base>:
   15264:	sub	sp, sp, #8
   15268:	str	r0, [sp, #4]
   1526c:	str	r1, [sp]
   15270:	ldr	r0, [sp, #4]
   15274:	ldr	r0, [r0, #16]
   15278:	ldr	r1, [sp]
   1527c:	add	r0, r0, r1, lsl #2
   15280:	add	sp, sp, #8
   15284:	bx	lr

00015288 <table_row_destroy@@Base>:
   15288:	push	{fp, lr}
   1528c:	mov	fp, sp
   15290:	sub	sp, sp, #24
   15294:	str	r0, [fp, #-4]
   15298:	str	r1, [fp, #-8]
   1529c:	ldr	r0, [fp, #-4]
   152a0:	bl	13038 <table_get_column_length@@Base>
   152a4:	str	r0, [sp, #12]
   152a8:	ldr	r0, [fp, #-4]
   152ac:	ldr	r1, [fp, #-8]
   152b0:	bl	15264 <table_get_row_ptr@@Base>
   152b4:	str	r0, [sp, #8]
   152b8:	movw	r0, #0
   152bc:	str	r0, [sp, #4]
   152c0:	ldr	r0, [sp, #4]
   152c4:	ldr	r1, [sp, #12]
   152c8:	cmp	r0, r1
   152cc:	bge	152f0 <table_row_destroy@@Base+0x68>
   152d0:	ldr	r0, [fp, #-4]
   152d4:	ldr	r1, [fp, #-8]
   152d8:	ldr	r2, [sp, #4]
   152dc:	bl	16ad4 <table_cell_destroy@@Base>
   152e0:	ldr	r0, [sp, #4]
   152e4:	add	r0, r0, #1
   152e8:	str	r0, [sp, #4]
   152ec:	b	152c0 <table_row_destroy@@Base+0x38>
   152f0:	ldr	r0, [sp, #8]
   152f4:	ldr	r0, [r0]
   152f8:	movw	r1, #0
   152fc:	cmp	r0, r1
   15300:	beq	15310 <table_row_destroy@@Base+0x88>
   15304:	ldr	r0, [sp, #8]
   15308:	ldr	r0, [r0]
   1530c:	bl	11ea8 <free@plt>
   15310:	mov	sp, fp
   15314:	pop	{fp, pc}

00015318 <table_get_row_length@@Base>:
   15318:	sub	sp, sp, #4
   1531c:	str	r0, [sp]
   15320:	ldr	r0, [sp]
   15324:	ldr	r0, [r0, #20]
   15328:	add	sp, sp, #4
   1532c:	bx	lr

00015330 <table_add_row@@Base>:
   15330:	push	{fp, lr}
   15334:	mov	fp, sp
   15338:	sub	sp, sp, #16
   1533c:	str	r0, [fp, #-4]
   15340:	ldr	r0, [fp, #-4]
   15344:	bl	15318 <table_get_row_length@@Base>
   15348:	mov	r1, r0
   1534c:	ldr	r2, [fp, #-4]
   15350:	ldr	r2, [r2, #24]
   15354:	udiv	r3, r0, r2
   15358:	mls	r0, r3, r2, r0
   1535c:	cmp	r0, #0
   15360:	bne	1536c <table_add_row@@Base+0x3c>
   15364:	ldr	r0, [fp, #-4]
   15368:	bl	153c4 <table_add_row@@Base+0x94>
   1536c:	ldr	r0, [fp, #-4]
   15370:	bl	15418 <table_add_row@@Base+0xe8>
   15374:	ldr	r1, [fp, #-4]
   15378:	ldr	r2, [fp, #-4]
   1537c:	str	r0, [sp, #8]
   15380:	mov	r0, r2
   15384:	str	r1, [sp, #4]
   15388:	bl	15318 <table_get_row_length@@Base>
   1538c:	ldr	r1, [sp, #4]
   15390:	str	r0, [sp]
   15394:	mov	r0, r1
   15398:	ldr	r1, [sp]
   1539c:	mvn	r2, #0
   153a0:	movw	r3, #2
   153a4:	bl	12e6c <table_notify@@Base>
   153a8:	ldr	r0, [fp, #-4]
   153ac:	ldr	r1, [r0, #20]
   153b0:	add	r2, r1, #1
   153b4:	str	r2, [r0, #20]
   153b8:	mov	r0, r1
   153bc:	mov	sp, fp
   153c0:	pop	{fp, pc}
   153c4:	push	{fp, lr}
   153c8:	mov	fp, sp
   153cc:	sub	sp, sp, #8
   153d0:	str	r0, [sp, #4]
   153d4:	ldr	r0, [sp, #4]
   153d8:	ldr	r1, [r0, #24]
   153dc:	ldr	r2, [r0, #28]
   153e0:	add	r1, r2, r1
   153e4:	str	r1, [r0, #28]
   153e8:	ldr	r0, [sp, #4]
   153ec:	ldr	r1, [r0, #16]
   153f0:	ldr	r0, [r0, #28]
   153f4:	lsl	r0, r0, #2
   153f8:	str	r0, [sp]
   153fc:	mov	r0, r1
   15400:	ldr	r1, [sp]
   15404:	bl	11eb4 <realloc@plt>
   15408:	ldr	r1, [sp, #4]
   1540c:	str	r0, [r1, #16]
   15410:	mov	sp, fp
   15414:	pop	{fp, pc}
   15418:	push	{fp, lr}
   1541c:	mov	fp, sp
   15420:	sub	sp, sp, #16
   15424:	str	r0, [fp, #-4]
   15428:	ldr	r0, [fp, #-4]
   1542c:	bl	15318 <table_get_row_length@@Base>
   15430:	str	r0, [sp, #8]
   15434:	ldr	r0, [fp, #-4]
   15438:	bl	13038 <table_get_column_length@@Base>
   1543c:	str	r0, [sp, #4]
   15440:	ldr	r0, [fp, #-4]
   15444:	ldr	r1, [sp, #8]
   15448:	bl	15220 <table_row_init@@Base>
   1544c:	movw	r0, #0
   15450:	str	r0, [sp]
   15454:	ldr	r0, [sp]
   15458:	ldr	r1, [sp, #4]
   1545c:	cmp	r0, r1
   15460:	bge	15484 <table_add_row@@Base+0x154>
   15464:	ldr	r0, [fp, #-4]
   15468:	ldr	r1, [sp, #8]
   1546c:	ldr	r2, [sp]
   15470:	bl	16a54 <table_cell_init@@Base>
   15474:	ldr	r0, [sp]
   15478:	add	r0, r0, #1
   1547c:	str	r0, [sp]
   15480:	b	15454 <table_add_row@@Base+0x124>
   15484:	movw	r0, #0
   15488:	mov	sp, fp
   1548c:	pop	{fp, pc}

00015490 <table_remove_row@@Base>:
   15490:	push	{fp, lr}
   15494:	mov	fp, sp
   15498:	sub	sp, sp, #16
   1549c:	str	r0, [fp, #-4]
   154a0:	str	r1, [sp, #8]
   154a4:	ldr	r0, [fp, #-4]
   154a8:	ldr	r1, [sp, #8]
   154ac:	bl	15514 <table_remove_row@@Base+0x84>
   154b0:	ldr	r1, [fp, #-4]
   154b4:	ldr	r2, [r1, #20]
   154b8:	sub	r2, r2, #1
   154bc:	str	r2, [r1, #20]
   154c0:	ldr	r1, [fp, #-4]
   154c4:	str	r0, [sp, #4]
   154c8:	mov	r0, r1
   154cc:	bl	15318 <table_get_row_length@@Base>
   154d0:	mov	r1, r0
   154d4:	ldr	r2, [fp, #-4]
   154d8:	ldr	r2, [r2, #24]
   154dc:	udiv	r3, r0, r2
   154e0:	mls	r0, r3, r2, r0
   154e4:	cmp	r0, #0
   154e8:	bne	154f4 <table_remove_row@@Base+0x64>
   154ec:	ldr	r0, [fp, #-4]
   154f0:	bl	15644 <table_remove_row@@Base+0x1b4>
   154f4:	ldr	r0, [fp, #-4]
   154f8:	ldr	r1, [sp, #8]
   154fc:	mvn	r2, #0
   15500:	movw	r3, #4
   15504:	bl	12e6c <table_notify@@Base>
   15508:	movw	r0, #0
   1550c:	mov	sp, fp
   15510:	pop	{fp, pc}
   15514:	push	{fp, lr}
   15518:	mov	fp, sp
   1551c:	sub	sp, sp, #32
   15520:	str	r0, [fp, #-4]
   15524:	str	r1, [fp, #-8]
   15528:	ldr	r0, [fp, #-4]
   1552c:	bl	15318 <table_get_row_length@@Base>
   15530:	str	r0, [sp, #16]
   15534:	ldr	r0, [fp, #-4]
   15538:	bl	13038 <table_get_column_length@@Base>
   1553c:	str	r0, [sp, #12]
   15540:	movw	r0, #0
   15544:	str	r0, [sp, #8]
   15548:	ldr	r0, [sp, #8]
   1554c:	ldr	r1, [sp, #12]
   15550:	cmp	r0, r1
   15554:	bge	155c0 <table_remove_row@@Base+0x130>
   15558:	ldr	r0, [fp, #-4]
   1555c:	ldr	r1, [sp, #8]
   15560:	bl	13120 <table_get_column_data_type@@Base>
   15564:	str	r0, [sp, #4]
   15568:	ldr	r0, [sp, #4]
   1556c:	cmp	r0, #23
   15570:	bne	15578 <table_remove_row@@Base+0xe8>
   15574:	b	155b0 <table_remove_row@@Base+0x120>
   15578:	ldr	r0, [fp, #-4]
   1557c:	ldr	r1, [fp, #-8]
   15580:	ldr	r2, [sp, #8]
   15584:	bl	16a94 <table_get_cell_ptr@@Base>
   15588:	str	r0, [sp]
   1558c:	ldr	r0, [sp]
   15590:	ldr	r0, [r0]
   15594:	movw	r1, #0
   15598:	cmp	r0, r1
   1559c:	beq	155ac <table_remove_row@@Base+0x11c>
   155a0:	ldr	r0, [sp]
   155a4:	ldr	r0, [r0]
   155a8:	bl	11ea8 <free@plt>
   155ac:	b	155b0 <table_remove_row@@Base+0x120>
   155b0:	ldr	r0, [sp, #8]
   155b4:	add	r0, r0, #1
   155b8:	str	r0, [sp, #8]
   155bc:	b	15548 <table_remove_row@@Base+0xb8>
   155c0:	ldr	r0, [fp, #-4]
   155c4:	ldr	r1, [fp, #-8]
   155c8:	bl	15264 <table_get_row_ptr@@Base>
   155cc:	str	r0, [fp, #-12]
   155d0:	ldr	r0, [fp, #-12]
   155d4:	ldr	r0, [r0]
   155d8:	movw	r1, #0
   155dc:	cmp	r0, r1
   155e0:	beq	155f0 <table_remove_row@@Base+0x160>
   155e4:	ldr	r0, [fp, #-12]
   155e8:	ldr	r0, [r0]
   155ec:	bl	11ea8 <free@plt>
   155f0:	ldr	r0, [fp, #-8]
   155f4:	str	r0, [sp, #8]
   155f8:	ldr	r0, [sp, #8]
   155fc:	ldr	r1, [sp, #16]
   15600:	sub	r1, r1, #1
   15604:	cmp	r0, r1
   15608:	bge	15638 <table_remove_row@@Base+0x1a8>
   1560c:	ldr	r0, [fp, #-4]
   15610:	ldr	r0, [r0, #16]
   15614:	ldr	r1, [sp, #8]
   15618:	add	r0, r0, r1, lsl #2
   1561c:	mov	r1, r0
   15620:	ldr	r0, [r0, #4]
   15624:	str	r0, [r1]
   15628:	ldr	r0, [sp, #8]
   1562c:	add	r0, r0, #1
   15630:	str	r0, [sp, #8]
   15634:	b	155f8 <table_remove_row@@Base+0x168>
   15638:	movw	r0, #0
   1563c:	mov	sp, fp
   15640:	pop	{fp, pc}
   15644:	push	{fp, lr}
   15648:	mov	fp, sp
   1564c:	sub	sp, sp, #8
   15650:	str	r0, [sp, #4]
   15654:	ldr	r0, [sp, #4]
   15658:	ldr	r1, [r0, #24]
   1565c:	ldr	r2, [r0, #28]
   15660:	sub	r1, r2, r1
   15664:	str	r1, [r0, #28]
   15668:	ldr	r0, [sp, #4]
   1566c:	ldr	r1, [r0, #16]
   15670:	ldr	r0, [r0, #28]
   15674:	lsl	r0, r0, #2
   15678:	str	r0, [sp]
   1567c:	mov	r0, r1
   15680:	ldr	r1, [sp]
   15684:	bl	11eb4 <realloc@plt>
   15688:	ldr	r1, [sp, #4]
   1568c:	str	r0, [r1, #16]
   15690:	mov	sp, fp
   15694:	pop	{fp, pc}

00015698 <table_set_row_ptr@@Base>:
   15698:	sub	sp, sp, #12
   1569c:	str	r0, [sp, #8]
   156a0:	str	r1, [sp, #4]
   156a4:	str	r2, [sp]
   156a8:	ldr	r0, [sp, #8]
   156ac:	ldr	r0, [r0, #16]
   156b0:	ldr	r1, [sp, #4]
   156b4:	add	r0, r0, r1, lsl #2
   156b8:	ldr	r1, [sp]
   156bc:	ldr	r1, [r1]
   156c0:	str	r1, [r0]
   156c4:	add	sp, sp, #12
   156c8:	bx	lr

000156cc <table_set@@Base>:
   156cc:	push	{fp, lr}
   156d0:	mov	fp, sp
   156d4:	sub	sp, sp, #40	; 0x28
   156d8:	ldr	ip, [fp, #8]
   156dc:	str	r0, [fp, #-4]
   156e0:	str	r1, [fp, #-8]
   156e4:	str	r2, [fp, #-12]
   156e8:	str	r3, [fp, #-16]
   156ec:	mvn	r0, #0
   156f0:	str	r0, [sp, #20]
   156f4:	ldr	r0, [fp, #-4]
   156f8:	ldr	r1, [fp, #-8]
   156fc:	ldr	r2, [fp, #-12]
   15700:	str	ip, [sp, #4]
   15704:	bl	16a94 <table_get_cell_ptr@@Base>
   15708:	str	r0, [sp, #16]
   1570c:	ldr	r0, [fp, #-4]
   15710:	ldr	r1, [fp, #-12]
   15714:	bl	12fc0 <table_get_col_ptr@@Base>
   15718:	str	r0, [sp, #12]
   1571c:	ldr	r0, [fp, #8]
   15720:	cmp	r0, #23
   15724:	str	r0, [sp]
   15728:	bhi	163f0 <table_set@@Base+0xd24>
   1572c:	add	r0, pc, #8
   15730:	ldr	r1, [sp]
   15734:	ldr	r2, [r0, r1, lsl #2]
   15738:	add	pc, r0, r2
   1573c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15740:	andeq	r0, r0, r8, asr r1
   15744:	andeq	r0, r0, r0, ror #3
   15748:	andeq	r0, r0, r0, asr r2
   1574c:	andeq	r0, r0, r0, asr #5
   15750:	andeq	r0, r0, r8, lsr r3
   15754:			; <UNDEFINED> instruction: 0x000003b0
   15758:	andeq	r0, r0, r8, lsr r4
   1575c:	andeq	r0, r0, r0, asr #9
   15760:	andeq	r0, r0, r8, ror #10
   15764:	andeq	r0, r0, r0, lsl r6
   15768:	andeq	r0, r0, r8, lsl #13
   1576c:	andeq	r0, r0, r0, lsl #14
   15770:	andeq	r0, r0, r8, lsl #15
   15774:	andeq	r0, r0, r0, lsl r8
   15778:			; <UNDEFINED> instruction: 0x000008b8
   1577c:	andeq	r0, r0, r0, ror #18
   15780:	andeq	r0, r0, r8, ror #19
   15784:	muleq	r0, r0, sl
   15788:	andeq	r0, r0, r8, lsr #23
   1578c:	andeq	r0, r0, r8, lsl ip
   15790:	andeq	r0, r0, r8, lsr fp
   15794:	andeq	r0, r0, r0, rrx
   15798:	andeq	r0, r0, r8, lsl #25
   1579c:	ldr	r0, [sp, #12]
   157a0:	ldr	r0, [r0, #4]
   157a4:	ldr	r1, [fp, #8]
   157a8:	cmp	r0, r1
   157ac:	bne	15808 <table_set@@Base+0x13c>
   157b0:	ldr	r0, [sp, #16]
   157b4:	ldr	r0, [r0]
   157b8:	movw	r1, #0
   157bc:	cmp	r0, r1
   157c0:	bne	157d4 <table_set@@Base+0x108>
   157c4:	movw	r0, #1
   157c8:	bl	11ecc <malloc@plt>
   157cc:	ldr	r1, [sp, #16]
   157d0:	str	r0, [r1]
   157d4:	ldr	r0, [sp, #16]
   157d8:	ldr	r0, [r0]
   157dc:	movw	r1, #0
   157e0:	cmp	r0, r1
   157e4:	beq	15804 <table_set@@Base+0x138>
   157e8:	ldr	r0, [sp, #16]
   157ec:	ldr	r0, [r0]
   157f0:	ldr	r1, [fp, #-16]
   157f4:	ldrb	r1, [r1]
   157f8:	strb	r1, [r0]
   157fc:	movw	r0, #0
   15800:	str	r0, [sp, #20]
   15804:	b	15808 <table_set@@Base+0x13c>
   15808:	b	163f0 <table_set@@Base+0xd24>
   1580c:	ldr	r0, [sp, #12]
   15810:	ldr	r0, [r0, #4]
   15814:	ldr	r1, [fp, #8]
   15818:	cmp	r0, r1
   1581c:	bne	15890 <table_set@@Base+0x1c4>
   15820:	ldr	r0, [sp, #16]
   15824:	ldr	r0, [r0]
   15828:	movw	r1, #0
   1582c:	cmp	r0, r1
   15830:	bne	15844 <table_set@@Base+0x178>
   15834:	movw	r0, #4
   15838:	bl	11ecc <malloc@plt>
   1583c:	ldr	r1, [sp, #16]
   15840:	str	r0, [r1]
   15844:	ldr	r0, [sp, #16]
   15848:	ldr	r0, [r0]
   1584c:	movw	r1, #0
   15850:	cmp	r0, r1
   15854:	beq	1588c <table_set@@Base+0x1c0>
   15858:	ldr	r0, [sp, #16]
   1585c:	ldr	r0, [r0]
   15860:	ldr	r1, [fp, #-16]
   15864:	ldrb	r2, [r1]
   15868:	strb	r2, [r0]
   1586c:	ldrb	r2, [r1, #1]
   15870:	strb	r2, [r0, #1]
   15874:	ldrb	r2, [r1, #2]
   15878:	strb	r2, [r0, #2]
   1587c:	ldrb	r1, [r1, #3]
   15880:	strb	r1, [r0, #3]
   15884:	movw	r0, #0
   15888:	str	r0, [sp, #20]
   1588c:	b	15890 <table_set@@Base+0x1c4>
   15890:	b	163f0 <table_set@@Base+0xd24>
   15894:	ldr	r0, [sp, #12]
   15898:	ldr	r0, [r0, #4]
   1589c:	ldr	r1, [fp, #8]
   158a0:	cmp	r0, r1
   158a4:	bne	15918 <table_set@@Base+0x24c>
   158a8:	ldr	r0, [sp, #16]
   158ac:	ldr	r0, [r0]
   158b0:	movw	r1, #0
   158b4:	cmp	r0, r1
   158b8:	bne	158cc <table_set@@Base+0x200>
   158bc:	movw	r0, #4
   158c0:	bl	11ecc <malloc@plt>
   158c4:	ldr	r1, [sp, #16]
   158c8:	str	r0, [r1]
   158cc:	ldr	r0, [sp, #16]
   158d0:	ldr	r0, [r0]
   158d4:	movw	r1, #0
   158d8:	cmp	r0, r1
   158dc:	beq	15914 <table_set@@Base+0x248>
   158e0:	ldr	r0, [sp, #16]
   158e4:	ldr	r0, [r0]
   158e8:	ldr	r1, [fp, #-16]
   158ec:	ldrb	r2, [r1]
   158f0:	strb	r2, [r0]
   158f4:	ldrb	r2, [r1, #1]
   158f8:	strb	r2, [r0, #1]
   158fc:	ldrb	r2, [r1, #2]
   15900:	strb	r2, [r0, #2]
   15904:	ldrb	r1, [r1, #3]
   15908:	strb	r1, [r0, #3]
   1590c:	movw	r0, #0
   15910:	str	r0, [sp, #20]
   15914:	b	15918 <table_set@@Base+0x24c>
   15918:	b	163f0 <table_set@@Base+0xd24>
   1591c:	ldr	r0, [sp, #12]
   15920:	ldr	r0, [r0, #4]
   15924:	ldr	r1, [fp, #8]
   15928:	cmp	r0, r1
   1592c:	bne	15988 <table_set@@Base+0x2bc>
   15930:	ldr	r0, [sp, #16]
   15934:	ldr	r0, [r0]
   15938:	movw	r1, #0
   1593c:	cmp	r0, r1
   15940:	bne	15954 <table_set@@Base+0x288>
   15944:	movw	r0, #1
   15948:	bl	11ecc <malloc@plt>
   1594c:	ldr	r1, [sp, #16]
   15950:	str	r0, [r1]
   15954:	ldr	r0, [sp, #16]
   15958:	ldr	r0, [r0]
   1595c:	movw	r1, #0
   15960:	cmp	r0, r1
   15964:	beq	15984 <table_set@@Base+0x2b8>
   15968:	ldr	r0, [sp, #16]
   1596c:	ldr	r0, [r0]
   15970:	ldr	r1, [fp, #-16]
   15974:	ldrb	r1, [r1]
   15978:	strb	r1, [r0]
   1597c:	movw	r0, #0
   15980:	str	r0, [sp, #20]
   15984:	b	15988 <table_set@@Base+0x2bc>
   15988:	b	163f0 <table_set@@Base+0xd24>
   1598c:	ldr	r0, [sp, #12]
   15990:	ldr	r0, [r0, #4]
   15994:	ldr	r1, [fp, #8]
   15998:	cmp	r0, r1
   1599c:	bne	159f8 <table_set@@Base+0x32c>
   159a0:	ldr	r0, [sp, #16]
   159a4:	ldr	r0, [r0]
   159a8:	movw	r1, #0
   159ac:	cmp	r0, r1
   159b0:	bne	159c4 <table_set@@Base+0x2f8>
   159b4:	movw	r0, #1
   159b8:	bl	11ecc <malloc@plt>
   159bc:	ldr	r1, [sp, #16]
   159c0:	str	r0, [r1]
   159c4:	ldr	r0, [sp, #16]
   159c8:	ldr	r0, [r0]
   159cc:	movw	r1, #0
   159d0:	cmp	r0, r1
   159d4:	beq	159f4 <table_set@@Base+0x328>
   159d8:	ldr	r0, [sp, #16]
   159dc:	ldr	r0, [r0]
   159e0:	ldr	r1, [fp, #-16]
   159e4:	ldrb	r1, [r1]
   159e8:	strb	r1, [r0]
   159ec:	movw	r0, #0
   159f0:	str	r0, [sp, #20]
   159f4:	b	159f8 <table_set@@Base+0x32c>
   159f8:	b	163f0 <table_set@@Base+0xd24>
   159fc:	ldr	r0, [sp, #12]
   15a00:	ldr	r0, [r0, #4]
   15a04:	ldr	r1, [fp, #8]
   15a08:	cmp	r0, r1
   15a0c:	bne	15a70 <table_set@@Base+0x3a4>
   15a10:	ldr	r0, [sp, #16]
   15a14:	ldr	r0, [r0]
   15a18:	movw	r1, #0
   15a1c:	cmp	r0, r1
   15a20:	bne	15a34 <table_set@@Base+0x368>
   15a24:	movw	r0, #2
   15a28:	bl	11ecc <malloc@plt>
   15a2c:	ldr	r1, [sp, #16]
   15a30:	str	r0, [r1]
   15a34:	ldr	r0, [sp, #16]
   15a38:	ldr	r0, [r0]
   15a3c:	movw	r1, #0
   15a40:	cmp	r0, r1
   15a44:	beq	15a6c <table_set@@Base+0x3a0>
   15a48:	ldr	r0, [sp, #16]
   15a4c:	ldr	r0, [r0]
   15a50:	ldr	r1, [fp, #-16]
   15a54:	ldrb	r2, [r1]
   15a58:	strb	r2, [r0]
   15a5c:	ldrb	r1, [r1, #1]
   15a60:	strb	r1, [r0, #1]
   15a64:	movw	r0, #0
   15a68:	str	r0, [sp, #20]
   15a6c:	b	15a70 <table_set@@Base+0x3a4>
   15a70:	b	163f0 <table_set@@Base+0xd24>
   15a74:	ldr	r0, [sp, #12]
   15a78:	ldr	r0, [r0, #4]
   15a7c:	ldr	r1, [fp, #8]
   15a80:	cmp	r0, r1
   15a84:	bne	15ae8 <table_set@@Base+0x41c>
   15a88:	ldr	r0, [sp, #16]
   15a8c:	ldr	r0, [r0]
   15a90:	movw	r1, #0
   15a94:	cmp	r0, r1
   15a98:	bne	15aac <table_set@@Base+0x3e0>
   15a9c:	movw	r0, #2
   15aa0:	bl	11ecc <malloc@plt>
   15aa4:	ldr	r1, [sp, #16]
   15aa8:	str	r0, [r1]
   15aac:	ldr	r0, [sp, #16]
   15ab0:	ldr	r0, [r0]
   15ab4:	movw	r1, #0
   15ab8:	cmp	r0, r1
   15abc:	beq	15ae4 <table_set@@Base+0x418>
   15ac0:	ldr	r0, [sp, #16]
   15ac4:	ldr	r0, [r0]
   15ac8:	ldr	r1, [fp, #-16]
   15acc:	ldrb	r2, [r1]
   15ad0:	strb	r2, [r0]
   15ad4:	ldrb	r1, [r1, #1]
   15ad8:	strb	r1, [r0, #1]
   15adc:	movw	r0, #0
   15ae0:	str	r0, [sp, #20]
   15ae4:	b	15ae8 <table_set@@Base+0x41c>
   15ae8:	b	163f0 <table_set@@Base+0xd24>
   15aec:	ldr	r0, [sp, #12]
   15af0:	ldr	r0, [r0, #4]
   15af4:	ldr	r1, [fp, #8]
   15af8:	cmp	r0, r1
   15afc:	bne	15b70 <table_set@@Base+0x4a4>
   15b00:	ldr	r0, [sp, #16]
   15b04:	ldr	r0, [r0]
   15b08:	movw	r1, #0
   15b0c:	cmp	r0, r1
   15b10:	bne	15b24 <table_set@@Base+0x458>
   15b14:	movw	r0, #4
   15b18:	bl	11ecc <malloc@plt>
   15b1c:	ldr	r1, [sp, #16]
   15b20:	str	r0, [r1]
   15b24:	ldr	r0, [sp, #16]
   15b28:	ldr	r0, [r0]
   15b2c:	movw	r1, #0
   15b30:	cmp	r0, r1
   15b34:	beq	15b6c <table_set@@Base+0x4a0>
   15b38:	ldr	r0, [sp, #16]
   15b3c:	ldr	r0, [r0]
   15b40:	ldr	r1, [fp, #-16]
   15b44:	ldrb	r2, [r1]
   15b48:	strb	r2, [r0]
   15b4c:	ldrb	r2, [r1, #1]
   15b50:	strb	r2, [r0, #1]
   15b54:	ldrb	r2, [r1, #2]
   15b58:	strb	r2, [r0, #2]
   15b5c:	ldrb	r1, [r1, #3]
   15b60:	strb	r1, [r0, #3]
   15b64:	movw	r0, #0
   15b68:	str	r0, [sp, #20]
   15b6c:	b	15b70 <table_set@@Base+0x4a4>
   15b70:	b	163f0 <table_set@@Base+0xd24>
   15b74:	ldr	r0, [sp, #12]
   15b78:	ldr	r0, [r0, #4]
   15b7c:	ldr	r1, [fp, #8]
   15b80:	cmp	r0, r1
   15b84:	bne	15bf8 <table_set@@Base+0x52c>
   15b88:	ldr	r0, [sp, #16]
   15b8c:	ldr	r0, [r0]
   15b90:	movw	r1, #0
   15b94:	cmp	r0, r1
   15b98:	bne	15bac <table_set@@Base+0x4e0>
   15b9c:	movw	r0, #4
   15ba0:	bl	11ecc <malloc@plt>
   15ba4:	ldr	r1, [sp, #16]
   15ba8:	str	r0, [r1]
   15bac:	ldr	r0, [sp, #16]
   15bb0:	ldr	r0, [r0]
   15bb4:	movw	r1, #0
   15bb8:	cmp	r0, r1
   15bbc:	beq	15bf4 <table_set@@Base+0x528>
   15bc0:	ldr	r0, [sp, #16]
   15bc4:	ldr	r0, [r0]
   15bc8:	ldr	r1, [fp, #-16]
   15bcc:	ldrb	r2, [r1]
   15bd0:	strb	r2, [r0]
   15bd4:	ldrb	r2, [r1, #1]
   15bd8:	strb	r2, [r0, #1]
   15bdc:	ldrb	r2, [r1, #2]
   15be0:	strb	r2, [r0, #2]
   15be4:	ldrb	r1, [r1, #3]
   15be8:	strb	r1, [r0, #3]
   15bec:	movw	r0, #0
   15bf0:	str	r0, [sp, #20]
   15bf4:	b	15bf8 <table_set@@Base+0x52c>
   15bf8:	b	163f0 <table_set@@Base+0xd24>
   15bfc:	ldr	r0, [sp, #12]
   15c00:	ldr	r0, [r0, #4]
   15c04:	ldr	r1, [fp, #8]
   15c08:	cmp	r0, r1
   15c0c:	bne	15ca0 <table_set@@Base+0x5d4>
   15c10:	ldr	r0, [sp, #16]
   15c14:	ldr	r0, [r0]
   15c18:	movw	r1, #0
   15c1c:	cmp	r0, r1
   15c20:	bne	15c34 <table_set@@Base+0x568>
   15c24:	movw	r0, #8
   15c28:	bl	11ecc <malloc@plt>
   15c2c:	ldr	r1, [sp, #16]
   15c30:	str	r0, [r1]
   15c34:	ldr	r0, [sp, #16]
   15c38:	ldr	r0, [r0]
   15c3c:	movw	r1, #0
   15c40:	cmp	r0, r1
   15c44:	beq	15c9c <table_set@@Base+0x5d0>
   15c48:	ldr	r0, [sp, #16]
   15c4c:	ldr	r0, [r0]
   15c50:	ldr	r1, [fp, #-16]
   15c54:	ldrb	r2, [r1]
   15c58:	strb	r2, [r0]
   15c5c:	ldrb	r2, [r1, #1]
   15c60:	strb	r2, [r0, #1]
   15c64:	ldrb	r2, [r1, #2]
   15c68:	strb	r2, [r0, #2]
   15c6c:	ldrb	r2, [r1, #3]
   15c70:	strb	r2, [r0, #3]
   15c74:	ldrb	r2, [r1, #4]
   15c78:	strb	r2, [r0, #4]
   15c7c:	ldrb	r2, [r1, #5]
   15c80:	strb	r2, [r0, #5]
   15c84:	ldrb	r2, [r1, #6]
   15c88:	strb	r2, [r0, #6]
   15c8c:	ldrb	r1, [r1, #7]
   15c90:	strb	r1, [r0, #7]
   15c94:	movw	r0, #0
   15c98:	str	r0, [sp, #20]
   15c9c:	b	15ca0 <table_set@@Base+0x5d4>
   15ca0:	b	163f0 <table_set@@Base+0xd24>
   15ca4:	ldr	r0, [sp, #12]
   15ca8:	ldr	r0, [r0, #4]
   15cac:	ldr	r1, [fp, #8]
   15cb0:	cmp	r0, r1
   15cb4:	bne	15d48 <table_set@@Base+0x67c>
   15cb8:	ldr	r0, [sp, #16]
   15cbc:	ldr	r0, [r0]
   15cc0:	movw	r1, #0
   15cc4:	cmp	r0, r1
   15cc8:	bne	15cdc <table_set@@Base+0x610>
   15ccc:	movw	r0, #8
   15cd0:	bl	11ecc <malloc@plt>
   15cd4:	ldr	r1, [sp, #16]
   15cd8:	str	r0, [r1]
   15cdc:	ldr	r0, [sp, #16]
   15ce0:	ldr	r0, [r0]
   15ce4:	movw	r1, #0
   15ce8:	cmp	r0, r1
   15cec:	beq	15d44 <table_set@@Base+0x678>
   15cf0:	ldr	r0, [sp, #16]
   15cf4:	ldr	r0, [r0]
   15cf8:	ldr	r1, [fp, #-16]
   15cfc:	ldrb	r2, [r1]
   15d00:	strb	r2, [r0]
   15d04:	ldrb	r2, [r1, #1]
   15d08:	strb	r2, [r0, #1]
   15d0c:	ldrb	r2, [r1, #2]
   15d10:	strb	r2, [r0, #2]
   15d14:	ldrb	r2, [r1, #3]
   15d18:	strb	r2, [r0, #3]
   15d1c:	ldrb	r2, [r1, #4]
   15d20:	strb	r2, [r0, #4]
   15d24:	ldrb	r2, [r1, #5]
   15d28:	strb	r2, [r0, #5]
   15d2c:	ldrb	r2, [r1, #6]
   15d30:	strb	r2, [r0, #6]
   15d34:	ldrb	r1, [r1, #7]
   15d38:	strb	r1, [r0, #7]
   15d3c:	movw	r0, #0
   15d40:	str	r0, [sp, #20]
   15d44:	b	15d48 <table_set@@Base+0x67c>
   15d48:	b	163f0 <table_set@@Base+0xd24>
   15d4c:	ldr	r0, [sp, #12]
   15d50:	ldr	r0, [r0, #4]
   15d54:	ldr	r1, [fp, #8]
   15d58:	cmp	r0, r1
   15d5c:	bne	15dc0 <table_set@@Base+0x6f4>
   15d60:	ldr	r0, [sp, #16]
   15d64:	ldr	r0, [r0]
   15d68:	movw	r1, #0
   15d6c:	cmp	r0, r1
   15d70:	bne	15d84 <table_set@@Base+0x6b8>
   15d74:	movw	r0, #2
   15d78:	bl	11ecc <malloc@plt>
   15d7c:	ldr	r1, [sp, #16]
   15d80:	str	r0, [r1]
   15d84:	ldr	r0, [sp, #16]
   15d88:	ldr	r0, [r0]
   15d8c:	movw	r1, #0
   15d90:	cmp	r0, r1
   15d94:	beq	15dbc <table_set@@Base+0x6f0>
   15d98:	ldr	r0, [sp, #16]
   15d9c:	ldr	r0, [r0]
   15da0:	ldr	r1, [fp, #-16]
   15da4:	ldrb	r2, [r1]
   15da8:	strb	r2, [r0]
   15dac:	ldrb	r1, [r1, #1]
   15db0:	strb	r1, [r0, #1]
   15db4:	movw	r0, #0
   15db8:	str	r0, [sp, #20]
   15dbc:	b	15dc0 <table_set@@Base+0x6f4>
   15dc0:	b	163f0 <table_set@@Base+0xd24>
   15dc4:	ldr	r0, [sp, #12]
   15dc8:	ldr	r0, [r0, #4]
   15dcc:	ldr	r1, [fp, #8]
   15dd0:	cmp	r0, r1
   15dd4:	bne	15e38 <table_set@@Base+0x76c>
   15dd8:	ldr	r0, [sp, #16]
   15ddc:	ldr	r0, [r0]
   15de0:	movw	r1, #0
   15de4:	cmp	r0, r1
   15de8:	bne	15dfc <table_set@@Base+0x730>
   15dec:	movw	r0, #2
   15df0:	bl	11ecc <malloc@plt>
   15df4:	ldr	r1, [sp, #16]
   15df8:	str	r0, [r1]
   15dfc:	ldr	r0, [sp, #16]
   15e00:	ldr	r0, [r0]
   15e04:	movw	r1, #0
   15e08:	cmp	r0, r1
   15e0c:	beq	15e34 <table_set@@Base+0x768>
   15e10:	ldr	r0, [sp, #16]
   15e14:	ldr	r0, [r0]
   15e18:	ldr	r1, [fp, #-16]
   15e1c:	ldrb	r2, [r1]
   15e20:	strb	r2, [r0]
   15e24:	ldrb	r1, [r1, #1]
   15e28:	strb	r1, [r0, #1]
   15e2c:	movw	r0, #0
   15e30:	str	r0, [sp, #20]
   15e34:	b	15e38 <table_set@@Base+0x76c>
   15e38:	b	163f0 <table_set@@Base+0xd24>
   15e3c:	ldr	r0, [sp, #12]
   15e40:	ldr	r0, [r0, #4]
   15e44:	ldr	r1, [fp, #8]
   15e48:	cmp	r0, r1
   15e4c:	bne	15ec0 <table_set@@Base+0x7f4>
   15e50:	ldr	r0, [sp, #16]
   15e54:	ldr	r0, [r0]
   15e58:	movw	r1, #0
   15e5c:	cmp	r0, r1
   15e60:	bne	15e74 <table_set@@Base+0x7a8>
   15e64:	movw	r0, #4
   15e68:	bl	11ecc <malloc@plt>
   15e6c:	ldr	r1, [sp, #16]
   15e70:	str	r0, [r1]
   15e74:	ldr	r0, [sp, #16]
   15e78:	ldr	r0, [r0]
   15e7c:	movw	r1, #0
   15e80:	cmp	r0, r1
   15e84:	beq	15ebc <table_set@@Base+0x7f0>
   15e88:	ldr	r0, [sp, #16]
   15e8c:	ldr	r0, [r0]
   15e90:	ldr	r1, [fp, #-16]
   15e94:	ldrb	r2, [r1]
   15e98:	strb	r2, [r0]
   15e9c:	ldrb	r2, [r1, #1]
   15ea0:	strb	r2, [r0, #1]
   15ea4:	ldrb	r2, [r1, #2]
   15ea8:	strb	r2, [r0, #2]
   15eac:	ldrb	r1, [r1, #3]
   15eb0:	strb	r1, [r0, #3]
   15eb4:	movw	r0, #0
   15eb8:	str	r0, [sp, #20]
   15ebc:	b	15ec0 <table_set@@Base+0x7f4>
   15ec0:	b	163f0 <table_set@@Base+0xd24>
   15ec4:	ldr	r0, [sp, #12]
   15ec8:	ldr	r0, [r0, #4]
   15ecc:	ldr	r1, [fp, #8]
   15ed0:	cmp	r0, r1
   15ed4:	bne	15f48 <table_set@@Base+0x87c>
   15ed8:	ldr	r0, [sp, #16]
   15edc:	ldr	r0, [r0]
   15ee0:	movw	r1, #0
   15ee4:	cmp	r0, r1
   15ee8:	bne	15efc <table_set@@Base+0x830>
   15eec:	movw	r0, #4
   15ef0:	bl	11ecc <malloc@plt>
   15ef4:	ldr	r1, [sp, #16]
   15ef8:	str	r0, [r1]
   15efc:	ldr	r0, [sp, #16]
   15f00:	ldr	r0, [r0]
   15f04:	movw	r1, #0
   15f08:	cmp	r0, r1
   15f0c:	beq	15f44 <table_set@@Base+0x878>
   15f10:	ldr	r0, [sp, #16]
   15f14:	ldr	r0, [r0]
   15f18:	ldr	r1, [fp, #-16]
   15f1c:	ldrb	r2, [r1]
   15f20:	strb	r2, [r0]
   15f24:	ldrb	r2, [r1, #1]
   15f28:	strb	r2, [r0, #1]
   15f2c:	ldrb	r2, [r1, #2]
   15f30:	strb	r2, [r0, #2]
   15f34:	ldrb	r1, [r1, #3]
   15f38:	strb	r1, [r0, #3]
   15f3c:	movw	r0, #0
   15f40:	str	r0, [sp, #20]
   15f44:	b	15f48 <table_set@@Base+0x87c>
   15f48:	b	163f0 <table_set@@Base+0xd24>
   15f4c:	ldr	r0, [sp, #12]
   15f50:	ldr	r0, [r0, #4]
   15f54:	ldr	r1, [fp, #8]
   15f58:	cmp	r0, r1
   15f5c:	bne	15ff0 <table_set@@Base+0x924>
   15f60:	ldr	r0, [sp, #16]
   15f64:	ldr	r0, [r0]
   15f68:	movw	r1, #0
   15f6c:	cmp	r0, r1
   15f70:	bne	15f84 <table_set@@Base+0x8b8>
   15f74:	movw	r0, #8
   15f78:	bl	11ecc <malloc@plt>
   15f7c:	ldr	r1, [sp, #16]
   15f80:	str	r0, [r1]
   15f84:	ldr	r0, [sp, #16]
   15f88:	ldr	r0, [r0]
   15f8c:	movw	r1, #0
   15f90:	cmp	r0, r1
   15f94:	beq	15fec <table_set@@Base+0x920>
   15f98:	ldr	r0, [sp, #16]
   15f9c:	ldr	r0, [r0]
   15fa0:	ldr	r1, [fp, #-16]
   15fa4:	ldrb	r2, [r1]
   15fa8:	strb	r2, [r0]
   15fac:	ldrb	r2, [r1, #1]
   15fb0:	strb	r2, [r0, #1]
   15fb4:	ldrb	r2, [r1, #2]
   15fb8:	strb	r2, [r0, #2]
   15fbc:	ldrb	r2, [r1, #3]
   15fc0:	strb	r2, [r0, #3]
   15fc4:	ldrb	r2, [r1, #4]
   15fc8:	strb	r2, [r0, #4]
   15fcc:	ldrb	r2, [r1, #5]
   15fd0:	strb	r2, [r0, #5]
   15fd4:	ldrb	r2, [r1, #6]
   15fd8:	strb	r2, [r0, #6]
   15fdc:	ldrb	r1, [r1, #7]
   15fe0:	strb	r1, [r0, #7]
   15fe4:	movw	r0, #0
   15fe8:	str	r0, [sp, #20]
   15fec:	b	15ff0 <table_set@@Base+0x924>
   15ff0:	b	163f0 <table_set@@Base+0xd24>
   15ff4:	ldr	r0, [sp, #12]
   15ff8:	ldr	r0, [r0, #4]
   15ffc:	ldr	r1, [fp, #8]
   16000:	cmp	r0, r1
   16004:	bne	16098 <table_set@@Base+0x9cc>
   16008:	ldr	r0, [sp, #16]
   1600c:	ldr	r0, [r0]
   16010:	movw	r1, #0
   16014:	cmp	r0, r1
   16018:	bne	1602c <table_set@@Base+0x960>
   1601c:	movw	r0, #8
   16020:	bl	11ecc <malloc@plt>
   16024:	ldr	r1, [sp, #16]
   16028:	str	r0, [r1]
   1602c:	ldr	r0, [sp, #16]
   16030:	ldr	r0, [r0]
   16034:	movw	r1, #0
   16038:	cmp	r0, r1
   1603c:	beq	16094 <table_set@@Base+0x9c8>
   16040:	ldr	r0, [sp, #16]
   16044:	ldr	r0, [r0]
   16048:	ldr	r1, [fp, #-16]
   1604c:	ldrb	r2, [r1]
   16050:	strb	r2, [r0]
   16054:	ldrb	r2, [r1, #1]
   16058:	strb	r2, [r0, #1]
   1605c:	ldrb	r2, [r1, #2]
   16060:	strb	r2, [r0, #2]
   16064:	ldrb	r2, [r1, #3]
   16068:	strb	r2, [r0, #3]
   1606c:	ldrb	r2, [r1, #4]
   16070:	strb	r2, [r0, #4]
   16074:	ldrb	r2, [r1, #5]
   16078:	strb	r2, [r0, #5]
   1607c:	ldrb	r2, [r1, #6]
   16080:	strb	r2, [r0, #6]
   16084:	ldrb	r1, [r1, #7]
   16088:	strb	r1, [r0, #7]
   1608c:	movw	r0, #0
   16090:	str	r0, [sp, #20]
   16094:	b	16098 <table_set@@Base+0x9cc>
   16098:	b	163f0 <table_set@@Base+0xd24>
   1609c:	ldr	r0, [sp, #12]
   160a0:	ldr	r0, [r0, #4]
   160a4:	ldr	r1, [fp, #8]
   160a8:	cmp	r0, r1
   160ac:	bne	16120 <table_set@@Base+0xa54>
   160b0:	ldr	r0, [sp, #16]
   160b4:	ldr	r0, [r0]
   160b8:	movw	r1, #0
   160bc:	cmp	r0, r1
   160c0:	bne	160d4 <table_set@@Base+0xa08>
   160c4:	movw	r0, #4
   160c8:	bl	11ecc <malloc@plt>
   160cc:	ldr	r1, [sp, #16]
   160d0:	str	r0, [r1]
   160d4:	ldr	r0, [sp, #16]
   160d8:	ldr	r0, [r0]
   160dc:	movw	r1, #0
   160e0:	cmp	r0, r1
   160e4:	beq	1611c <table_set@@Base+0xa50>
   160e8:	ldr	r0, [sp, #16]
   160ec:	ldr	r0, [r0]
   160f0:	ldr	r1, [fp, #-16]
   160f4:	ldrb	r2, [r1]
   160f8:	strb	r2, [r0]
   160fc:	ldrb	r2, [r1, #1]
   16100:	strb	r2, [r0, #1]
   16104:	ldrb	r2, [r1, #2]
   16108:	strb	r2, [r0, #2]
   1610c:	ldrb	r1, [r1, #3]
   16110:	strb	r1, [r0, #3]
   16114:	movw	r0, #0
   16118:	str	r0, [sp, #20]
   1611c:	b	16120 <table_set@@Base+0xa54>
   16120:	b	163f0 <table_set@@Base+0xd24>
   16124:	ldr	r0, [sp, #12]
   16128:	ldr	r0, [r0, #4]
   1612c:	ldr	r1, [fp, #8]
   16130:	cmp	r0, r1
   16134:	bne	161c8 <table_set@@Base+0xafc>
   16138:	ldr	r0, [sp, #16]
   1613c:	ldr	r0, [r0]
   16140:	movw	r1, #0
   16144:	cmp	r0, r1
   16148:	bne	1615c <table_set@@Base+0xa90>
   1614c:	movw	r0, #8
   16150:	bl	11ecc <malloc@plt>
   16154:	ldr	r1, [sp, #16]
   16158:	str	r0, [r1]
   1615c:	ldr	r0, [sp, #16]
   16160:	ldr	r0, [r0]
   16164:	movw	r1, #0
   16168:	cmp	r0, r1
   1616c:	beq	161c4 <table_set@@Base+0xaf8>
   16170:	ldr	r0, [sp, #16]
   16174:	ldr	r0, [r0]
   16178:	ldr	r1, [fp, #-16]
   1617c:	ldrb	r2, [r1]
   16180:	strb	r2, [r0]
   16184:	ldrb	r2, [r1, #1]
   16188:	strb	r2, [r0, #1]
   1618c:	ldrb	r2, [r1, #2]
   16190:	strb	r2, [r0, #2]
   16194:	ldrb	r2, [r1, #3]
   16198:	strb	r2, [r0, #3]
   1619c:	ldrb	r2, [r1, #4]
   161a0:	strb	r2, [r0, #4]
   161a4:	ldrb	r2, [r1, #5]
   161a8:	strb	r2, [r0, #5]
   161ac:	ldrb	r2, [r1, #6]
   161b0:	strb	r2, [r0, #6]
   161b4:	ldrb	r1, [r1, #7]
   161b8:	strb	r1, [r0, #7]
   161bc:	movw	r0, #0
   161c0:	str	r0, [sp, #20]
   161c4:	b	161c8 <table_set@@Base+0xafc>
   161c8:	b	163f0 <table_set@@Base+0xd24>
   161cc:	ldr	r0, [sp, #12]
   161d0:	ldr	r0, [r0, #4]
   161d4:	ldr	r1, [fp, #8]
   161d8:	cmp	r0, r1
   161dc:	bne	16270 <table_set@@Base+0xba4>
   161e0:	ldr	r0, [sp, #16]
   161e4:	ldr	r0, [r0]
   161e8:	movw	r1, #0
   161ec:	cmp	r0, r1
   161f0:	bne	16204 <table_set@@Base+0xb38>
   161f4:	movw	r0, #8
   161f8:	bl	11ecc <malloc@plt>
   161fc:	ldr	r1, [sp, #16]
   16200:	str	r0, [r1]
   16204:	ldr	r0, [sp, #16]
   16208:	ldr	r0, [r0]
   1620c:	movw	r1, #0
   16210:	cmp	r0, r1
   16214:	beq	1626c <table_set@@Base+0xba0>
   16218:	ldr	r0, [sp, #16]
   1621c:	ldr	r0, [r0]
   16220:	ldr	r1, [fp, #-16]
   16224:	ldrb	r2, [r1]
   16228:	strb	r2, [r0]
   1622c:	ldrb	r2, [r1, #1]
   16230:	strb	r2, [r0, #1]
   16234:	ldrb	r2, [r1, #2]
   16238:	strb	r2, [r0, #2]
   1623c:	ldrb	r2, [r1, #3]
   16240:	strb	r2, [r0, #3]
   16244:	ldrb	r2, [r1, #4]
   16248:	strb	r2, [r0, #4]
   1624c:	ldrb	r2, [r1, #5]
   16250:	strb	r2, [r0, #5]
   16254:	ldrb	r2, [r1, #6]
   16258:	strb	r2, [r0, #6]
   1625c:	ldrb	r1, [r1, #7]
   16260:	strb	r1, [r0, #7]
   16264:	movw	r0, #0
   16268:	str	r0, [sp, #20]
   1626c:	b	16270 <table_set@@Base+0xba4>
   16270:	b	163f0 <table_set@@Base+0xd24>
   16274:	ldr	r0, [sp, #12]
   16278:	ldr	r0, [r0, #4]
   1627c:	ldr	r1, [fp, #8]
   16280:	cmp	r0, r1
   16284:	bne	162e0 <table_set@@Base+0xc14>
   16288:	ldr	r0, [fp, #-16]
   1628c:	bl	11ef0 <strlen@plt>
   16290:	str	r0, [sp, #8]
   16294:	ldr	r0, [sp, #16]
   16298:	ldr	r0, [r0]
   1629c:	ldr	r1, [sp, #8]
   162a0:	add	r1, r1, #1
   162a4:	bl	11eb4 <realloc@plt>
   162a8:	ldr	r1, [sp, #16]
   162ac:	str	r0, [r1]
   162b0:	ldr	r0, [sp, #16]
   162b4:	ldr	r0, [r0]
   162b8:	movw	r1, #0
   162bc:	cmp	r0, r1
   162c0:	beq	162dc <table_set@@Base+0xc10>
   162c4:	ldr	r0, [sp, #16]
   162c8:	ldr	r0, [r0]
   162cc:	ldr	r1, [fp, #-16]
   162d0:	bl	11ec0 <strcpy@plt>
   162d4:	movw	r1, #0
   162d8:	str	r1, [sp, #20]
   162dc:	b	162e0 <table_set@@Base+0xc14>
   162e0:	b	163f0 <table_set@@Base+0xd24>
   162e4:	ldr	r0, [sp, #12]
   162e8:	ldr	r0, [r0, #4]
   162ec:	ldr	r1, [fp, #8]
   162f0:	cmp	r0, r1
   162f4:	bne	16350 <table_set@@Base+0xc84>
   162f8:	ldr	r0, [sp, #16]
   162fc:	ldr	r0, [r0]
   16300:	movw	r1, #0
   16304:	cmp	r0, r1
   16308:	bne	1631c <table_set@@Base+0xc50>
   1630c:	movw	r0, #1
   16310:	bl	11ecc <malloc@plt>
   16314:	ldr	r1, [sp, #16]
   16318:	str	r0, [r1]
   1631c:	ldr	r0, [sp, #16]
   16320:	ldr	r0, [r0]
   16324:	movw	r1, #0
   16328:	cmp	r0, r1
   1632c:	beq	1634c <table_set@@Base+0xc80>
   16330:	ldr	r0, [sp, #16]
   16334:	ldr	r0, [r0]
   16338:	ldr	r1, [fp, #-16]
   1633c:	ldrb	r1, [r1]
   16340:	strb	r1, [r0]
   16344:	movw	r0, #0
   16348:	str	r0, [sp, #20]
   1634c:	b	16350 <table_set@@Base+0xc84>
   16350:	b	163f0 <table_set@@Base+0xd24>
   16354:	ldr	r0, [sp, #12]
   16358:	ldr	r0, [r0, #4]
   1635c:	ldr	r1, [fp, #8]
   16360:	cmp	r0, r1
   16364:	bne	163c0 <table_set@@Base+0xcf4>
   16368:	ldr	r0, [sp, #16]
   1636c:	ldr	r0, [r0]
   16370:	movw	r1, #0
   16374:	cmp	r0, r1
   16378:	bne	1638c <table_set@@Base+0xcc0>
   1637c:	movw	r0, #1
   16380:	bl	11ecc <malloc@plt>
   16384:	ldr	r1, [sp, #16]
   16388:	str	r0, [r1]
   1638c:	ldr	r0, [sp, #16]
   16390:	ldr	r0, [r0]
   16394:	movw	r1, #0
   16398:	cmp	r0, r1
   1639c:	beq	163bc <table_set@@Base+0xcf0>
   163a0:	ldr	r0, [sp, #16]
   163a4:	ldr	r0, [r0]
   163a8:	ldr	r1, [fp, #-16]
   163ac:	ldrb	r1, [r1]
   163b0:	strb	r1, [r0]
   163b4:	movw	r0, #0
   163b8:	str	r0, [sp, #20]
   163bc:	b	163c0 <table_set@@Base+0xcf4>
   163c0:	b	163f0 <table_set@@Base+0xd24>
   163c4:	ldr	r0, [sp, #12]
   163c8:	ldr	r0, [r0, #4]
   163cc:	ldr	r1, [fp, #8]
   163d0:	cmp	r0, r1
   163d4:	bne	163ec <table_set@@Base+0xd20>
   163d8:	ldr	r0, [fp, #-16]
   163dc:	ldr	r1, [sp, #16]
   163e0:	str	r0, [r1]
   163e4:	movw	r0, #0
   163e8:	str	r0, [sp, #20]
   163ec:	b	163f0 <table_set@@Base+0xd24>
   163f0:	ldr	r0, [sp, #20]
   163f4:	movw	r1, #0
   163f8:	cmp	r1, r0
   163fc:	bne	16414 <table_set@@Base+0xd48>
   16400:	ldr	r0, [fp, #-4]
   16404:	ldr	r1, [fp, #-8]
   16408:	ldr	r2, [fp, #-12]
   1640c:	movw	r3, #1
   16410:	bl	12e6c <table_notify@@Base>
   16414:	ldr	r0, [sp, #20]
   16418:	mov	sp, fp
   1641c:	pop	{fp, pc}

00016420 <table_set_bool@@Base>:
   16420:	push	{fp, lr}
   16424:	mov	fp, sp
   16428:	sub	sp, sp, #24
   1642c:	str	r0, [fp, #-4]
   16430:	str	r1, [fp, #-8]
   16434:	str	r2, [sp, #12]
   16438:	and	r0, r3, #1
   1643c:	strb	r0, [sp, #11]
   16440:	ldr	r0, [fp, #-4]
   16444:	ldr	r1, [fp, #-8]
   16448:	ldr	r2, [sp, #12]
   1644c:	add	r3, sp, #11
   16450:	movw	ip, #22
   16454:	str	ip, [sp]
   16458:	bl	156cc <table_set@@Base>
   1645c:	mov	sp, fp
   16460:	pop	{fp, pc}

00016464 <table_set_int@@Base>:
   16464:	push	{fp, lr}
   16468:	mov	fp, sp
   1646c:	sub	sp, sp, #24
   16470:	str	r0, [fp, #-4]
   16474:	str	r1, [fp, #-8]
   16478:	str	r2, [sp, #12]
   1647c:	str	r3, [sp, #8]
   16480:	ldr	r0, [fp, #-4]
   16484:	ldr	r1, [fp, #-8]
   16488:	ldr	r2, [sp, #12]
   1648c:	add	r3, sp, #8
   16490:	movw	ip, #0
   16494:	str	ip, [sp]
   16498:	bl	156cc <table_set@@Base>
   1649c:	mov	sp, fp
   164a0:	pop	{fp, pc}

000164a4 <table_set_uint@@Base>:
   164a4:	push	{fp, lr}
   164a8:	mov	fp, sp
   164ac:	sub	sp, sp, #24
   164b0:	str	r0, [fp, #-4]
   164b4:	str	r1, [fp, #-8]
   164b8:	str	r2, [sp, #12]
   164bc:	str	r3, [sp, #8]
   164c0:	ldr	r0, [fp, #-4]
   164c4:	ldr	r1, [fp, #-8]
   164c8:	ldr	r2, [sp, #12]
   164cc:	add	r3, sp, #8
   164d0:	movw	ip, #1
   164d4:	str	ip, [sp]
   164d8:	bl	156cc <table_set@@Base>
   164dc:	mov	sp, fp
   164e0:	pop	{fp, pc}

000164e4 <table_set_int8@@Base>:
   164e4:	push	{fp, lr}
   164e8:	mov	fp, sp
   164ec:	sub	sp, sp, #24
   164f0:	str	r0, [fp, #-4]
   164f4:	str	r1, [fp, #-8]
   164f8:	str	r2, [sp, #12]
   164fc:	strb	r3, [sp, #11]
   16500:	ldr	r0, [fp, #-4]
   16504:	ldr	r1, [fp, #-8]
   16508:	ldr	r2, [sp, #12]
   1650c:	add	r3, sp, #11
   16510:	movw	ip, #2
   16514:	str	ip, [sp]
   16518:	bl	156cc <table_set@@Base>
   1651c:	mov	sp, fp
   16520:	pop	{fp, pc}

00016524 <table_set_uint8@@Base>:
   16524:	push	{fp, lr}
   16528:	mov	fp, sp
   1652c:	sub	sp, sp, #24
   16530:	str	r0, [fp, #-4]
   16534:	str	r1, [fp, #-8]
   16538:	str	r2, [sp, #12]
   1653c:	strb	r3, [sp, #11]
   16540:	ldr	r0, [fp, #-4]
   16544:	ldr	r1, [fp, #-8]
   16548:	ldr	r2, [sp, #12]
   1654c:	add	r3, sp, #11
   16550:	movw	ip, #3
   16554:	str	ip, [sp]
   16558:	bl	156cc <table_set@@Base>
   1655c:	mov	sp, fp
   16560:	pop	{fp, pc}

00016564 <table_set_int16@@Base>:
   16564:	push	{fp, lr}
   16568:	mov	fp, sp
   1656c:	sub	sp, sp, #24
   16570:	str	r0, [fp, #-4]
   16574:	str	r1, [fp, #-8]
   16578:	str	r2, [sp, #12]
   1657c:	strh	r3, [sp, #10]
   16580:	ldr	r0, [fp, #-4]
   16584:	ldr	r1, [fp, #-8]
   16588:	ldr	r2, [sp, #12]
   1658c:	add	r3, sp, #10
   16590:	movw	ip, #4
   16594:	str	ip, [sp]
   16598:	bl	156cc <table_set@@Base>
   1659c:	mov	sp, fp
   165a0:	pop	{fp, pc}

000165a4 <table_set_uint16@@Base>:
   165a4:	push	{fp, lr}
   165a8:	mov	fp, sp
   165ac:	sub	sp, sp, #24
   165b0:	str	r0, [fp, #-4]
   165b4:	str	r1, [fp, #-8]
   165b8:	str	r2, [sp, #12]
   165bc:	strh	r3, [sp, #10]
   165c0:	ldr	r0, [fp, #-4]
   165c4:	ldr	r1, [fp, #-8]
   165c8:	ldr	r2, [sp, #12]
   165cc:	add	r3, sp, #10
   165d0:	movw	ip, #5
   165d4:	str	ip, [sp]
   165d8:	bl	156cc <table_set@@Base>
   165dc:	mov	sp, fp
   165e0:	pop	{fp, pc}

000165e4 <table_set_int32@@Base>:
   165e4:	push	{fp, lr}
   165e8:	mov	fp, sp
   165ec:	sub	sp, sp, #24
   165f0:	str	r0, [fp, #-4]
   165f4:	str	r1, [fp, #-8]
   165f8:	str	r2, [sp, #12]
   165fc:	str	r3, [sp, #8]
   16600:	ldr	r0, [fp, #-4]
   16604:	ldr	r1, [fp, #-8]
   16608:	ldr	r2, [sp, #12]
   1660c:	add	r3, sp, #8
   16610:	movw	ip, #6
   16614:	str	ip, [sp]
   16618:	bl	156cc <table_set@@Base>
   1661c:	mov	sp, fp
   16620:	pop	{fp, pc}

00016624 <table_set_uint32@@Base>:
   16624:	push	{fp, lr}
   16628:	mov	fp, sp
   1662c:	sub	sp, sp, #24
   16630:	str	r0, [fp, #-4]
   16634:	str	r1, [fp, #-8]
   16638:	str	r2, [sp, #12]
   1663c:	str	r3, [sp, #8]
   16640:	ldr	r0, [fp, #-4]
   16644:	ldr	r1, [fp, #-8]
   16648:	ldr	r2, [sp, #12]
   1664c:	add	r3, sp, #8
   16650:	movw	ip, #7
   16654:	str	ip, [sp]
   16658:	bl	156cc <table_set@@Base>
   1665c:	mov	sp, fp
   16660:	pop	{fp, pc}

00016664 <table_set_int64@@Base>:
   16664:	push	{fp, lr}
   16668:	mov	fp, sp
   1666c:	sub	sp, sp, #32
   16670:	ldr	r3, [fp, #12]
   16674:	ldr	ip, [fp, #8]
   16678:	str	r0, [fp, #-4]
   1667c:	str	r1, [fp, #-8]
   16680:	str	r2, [fp, #-12]
   16684:	str	r3, [sp, #12]
   16688:	str	ip, [sp, #8]
   1668c:	ldr	r0, [fp, #-4]
   16690:	ldr	r1, [fp, #-8]
   16694:	ldr	r2, [fp, #-12]
   16698:	add	r3, sp, #8
   1669c:	movw	ip, #8
   166a0:	str	ip, [sp]
   166a4:	bl	156cc <table_set@@Base>
   166a8:	mov	sp, fp
   166ac:	pop	{fp, pc}

000166b0 <table_set_uint64@@Base>:
   166b0:	push	{fp, lr}
   166b4:	mov	fp, sp
   166b8:	sub	sp, sp, #32
   166bc:	ldr	r3, [fp, #12]
   166c0:	ldr	ip, [fp, #8]
   166c4:	str	r0, [fp, #-4]
   166c8:	str	r1, [fp, #-8]
   166cc:	str	r2, [fp, #-12]
   166d0:	str	r3, [sp, #12]
   166d4:	str	ip, [sp, #8]
   166d8:	ldr	r0, [fp, #-4]
   166dc:	ldr	r1, [fp, #-8]
   166e0:	ldr	r2, [fp, #-12]
   166e4:	add	r3, sp, #8
   166e8:	movw	ip, #9
   166ec:	str	ip, [sp]
   166f0:	bl	156cc <table_set@@Base>
   166f4:	mov	sp, fp
   166f8:	pop	{fp, pc}

000166fc <table_set_short@@Base>:
   166fc:	push	{fp, lr}
   16700:	mov	fp, sp
   16704:	sub	sp, sp, #24
   16708:	str	r0, [fp, #-4]
   1670c:	str	r1, [fp, #-8]
   16710:	str	r2, [sp, #12]
   16714:	strh	r3, [sp, #10]
   16718:	ldr	r0, [fp, #-4]
   1671c:	ldr	r1, [fp, #-8]
   16720:	ldr	r2, [sp, #12]
   16724:	add	r3, sp, #10
   16728:	movw	ip, #10
   1672c:	str	ip, [sp]
   16730:	bl	156cc <table_set@@Base>
   16734:	mov	sp, fp
   16738:	pop	{fp, pc}

0001673c <table_set_ushort@@Base>:
   1673c:	push	{fp, lr}
   16740:	mov	fp, sp
   16744:	sub	sp, sp, #24
   16748:	str	r0, [fp, #-4]
   1674c:	str	r1, [fp, #-8]
   16750:	str	r2, [sp, #12]
   16754:	strh	r3, [sp, #10]
   16758:	ldr	r0, [fp, #-4]
   1675c:	ldr	r1, [fp, #-8]
   16760:	ldr	r2, [sp, #12]
   16764:	add	r3, sp, #10
   16768:	movw	ip, #11
   1676c:	str	ip, [sp]
   16770:	bl	156cc <table_set@@Base>
   16774:	mov	sp, fp
   16778:	pop	{fp, pc}

0001677c <table_set_long@@Base>:
   1677c:	push	{fp, lr}
   16780:	mov	fp, sp
   16784:	sub	sp, sp, #24
   16788:	str	r0, [fp, #-4]
   1678c:	str	r1, [fp, #-8]
   16790:	str	r2, [sp, #12]
   16794:	str	r3, [sp, #8]
   16798:	ldr	r0, [fp, #-4]
   1679c:	ldr	r1, [fp, #-8]
   167a0:	ldr	r2, [sp, #12]
   167a4:	add	r3, sp, #8
   167a8:	movw	ip, #12
   167ac:	str	ip, [sp]
   167b0:	bl	156cc <table_set@@Base>
   167b4:	mov	sp, fp
   167b8:	pop	{fp, pc}

000167bc <table_set_ulong@@Base>:
   167bc:	push	{fp, lr}
   167c0:	mov	fp, sp
   167c4:	sub	sp, sp, #24
   167c8:	str	r0, [fp, #-4]
   167cc:	str	r1, [fp, #-8]
   167d0:	str	r2, [sp, #12]
   167d4:	str	r3, [sp, #8]
   167d8:	ldr	r0, [fp, #-4]
   167dc:	ldr	r1, [fp, #-8]
   167e0:	ldr	r2, [sp, #12]
   167e4:	add	r3, sp, #8
   167e8:	movw	ip, #13
   167ec:	str	ip, [sp]
   167f0:	bl	156cc <table_set@@Base>
   167f4:	mov	sp, fp
   167f8:	pop	{fp, pc}

000167fc <table_set_llong@@Base>:
   167fc:	push	{fp, lr}
   16800:	mov	fp, sp
   16804:	sub	sp, sp, #32
   16808:	ldr	r3, [fp, #12]
   1680c:	ldr	ip, [fp, #8]
   16810:	str	r0, [fp, #-4]
   16814:	str	r1, [fp, #-8]
   16818:	str	r2, [fp, #-12]
   1681c:	str	r3, [sp, #12]
   16820:	str	ip, [sp, #8]
   16824:	ldr	r0, [fp, #-4]
   16828:	ldr	r1, [fp, #-8]
   1682c:	ldr	r2, [fp, #-12]
   16830:	add	r3, sp, #8
   16834:	movw	ip, #14
   16838:	str	ip, [sp]
   1683c:	bl	156cc <table_set@@Base>
   16840:	mov	sp, fp
   16844:	pop	{fp, pc}

00016848 <table_set_ullong@@Base>:
   16848:	push	{fp, lr}
   1684c:	mov	fp, sp
   16850:	sub	sp, sp, #32
   16854:	ldr	r3, [fp, #12]
   16858:	ldr	ip, [fp, #8]
   1685c:	str	r0, [fp, #-4]
   16860:	str	r1, [fp, #-8]
   16864:	str	r2, [fp, #-12]
   16868:	str	r3, [sp, #12]
   1686c:	str	ip, [sp, #8]
   16870:	ldr	r0, [fp, #-4]
   16874:	ldr	r1, [fp, #-8]
   16878:	ldr	r2, [fp, #-12]
   1687c:	add	r3, sp, #8
   16880:	movw	ip, #15
   16884:	str	ip, [sp]
   16888:	bl	156cc <table_set@@Base>
   1688c:	mov	sp, fp
   16890:	pop	{fp, pc}

00016894 <table_set_float@@Base>:
   16894:	push	{fp, lr}
   16898:	mov	fp, sp
   1689c:	sub	sp, sp, #24
   168a0:	str	r0, [fp, #-4]
   168a4:	str	r1, [fp, #-8]
   168a8:	str	r2, [sp, #12]
   168ac:	vstr	s0, [sp, #8]
   168b0:	ldr	r0, [fp, #-4]
   168b4:	ldr	r1, [fp, #-8]
   168b8:	ldr	r2, [sp, #12]
   168bc:	add	r3, sp, #8
   168c0:	movw	ip, #16
   168c4:	str	ip, [sp]
   168c8:	bl	156cc <table_set@@Base>
   168cc:	mov	sp, fp
   168d0:	pop	{fp, pc}

000168d4 <table_set_double@@Base>:
   168d4:	push	{fp, lr}
   168d8:	mov	fp, sp
   168dc:	sub	sp, sp, #32
   168e0:	str	r0, [fp, #-4]
   168e4:	str	r1, [fp, #-8]
   168e8:	str	r2, [fp, #-12]
   168ec:	vstr	d0, [sp, #8]
   168f0:	ldr	r0, [fp, #-4]
   168f4:	ldr	r1, [fp, #-8]
   168f8:	ldr	r2, [fp, #-12]
   168fc:	add	r3, sp, #8
   16900:	movw	ip, #17
   16904:	str	ip, [sp]
   16908:	bl	156cc <table_set@@Base>
   1690c:	mov	sp, fp
   16910:	pop	{fp, pc}

00016914 <table_set_ldouble@@Base>:
   16914:	push	{fp, lr}
   16918:	mov	fp, sp
   1691c:	sub	sp, sp, #32
   16920:	str	r0, [fp, #-4]
   16924:	str	r1, [fp, #-8]
   16928:	str	r2, [fp, #-12]
   1692c:	vstr	d0, [sp, #8]
   16930:	ldr	r0, [fp, #-4]
   16934:	ldr	r1, [fp, #-8]
   16938:	ldr	r2, [fp, #-12]
   1693c:	add	r3, sp, #8
   16940:	movw	ip, #18
   16944:	str	ip, [sp]
   16948:	bl	156cc <table_set@@Base>
   1694c:	mov	sp, fp
   16950:	pop	{fp, pc}

00016954 <table_set_string@@Base>:
   16954:	push	{fp, lr}
   16958:	mov	fp, sp
   1695c:	sub	sp, sp, #24
   16960:	str	r0, [fp, #-4]
   16964:	str	r1, [fp, #-8]
   16968:	str	r2, [sp, #12]
   1696c:	str	r3, [sp, #8]
   16970:	ldr	r0, [fp, #-4]
   16974:	ldr	r1, [fp, #-8]
   16978:	ldr	r2, [sp, #12]
   1697c:	ldr	r3, [sp, #8]
   16980:	movw	ip, #21
   16984:	str	ip, [sp]
   16988:	bl	156cc <table_set@@Base>
   1698c:	mov	sp, fp
   16990:	pop	{fp, pc}

00016994 <table_set_char@@Base>:
   16994:	push	{fp, lr}
   16998:	mov	fp, sp
   1699c:	sub	sp, sp, #24
   169a0:	str	r0, [fp, #-4]
   169a4:	str	r1, [fp, #-8]
   169a8:	str	r2, [sp, #12]
   169ac:	strb	r3, [sp, #11]
   169b0:	ldr	r0, [fp, #-4]
   169b4:	ldr	r1, [fp, #-8]
   169b8:	ldr	r2, [sp, #12]
   169bc:	add	r3, sp, #11
   169c0:	movw	ip, #19
   169c4:	str	ip, [sp]
   169c8:	bl	156cc <table_set@@Base>
   169cc:	mov	sp, fp
   169d0:	pop	{fp, pc}

000169d4 <table_set_uchar@@Base>:
   169d4:	push	{fp, lr}
   169d8:	mov	fp, sp
   169dc:	sub	sp, sp, #24
   169e0:	str	r0, [fp, #-4]
   169e4:	str	r1, [fp, #-8]
   169e8:	str	r2, [sp, #12]
   169ec:	strb	r3, [sp, #11]
   169f0:	ldr	r0, [fp, #-4]
   169f4:	ldr	r1, [fp, #-8]
   169f8:	ldr	r2, [sp, #12]
   169fc:	add	r3, sp, #11
   16a00:	movw	ip, #20
   16a04:	str	ip, [sp]
   16a08:	bl	156cc <table_set@@Base>
   16a0c:	mov	sp, fp
   16a10:	pop	{fp, pc}

00016a14 <table_set_ptr@@Base>:
   16a14:	push	{fp, lr}
   16a18:	mov	fp, sp
   16a1c:	sub	sp, sp, #24
   16a20:	str	r0, [fp, #-4]
   16a24:	str	r1, [fp, #-8]
   16a28:	str	r2, [sp, #12]
   16a2c:	str	r3, [sp, #8]
   16a30:	ldr	r0, [fp, #-4]
   16a34:	ldr	r1, [fp, #-8]
   16a38:	ldr	r2, [sp, #12]
   16a3c:	ldr	r3, [sp, #8]
   16a40:	movw	ip, #23
   16a44:	str	ip, [sp]
   16a48:	bl	156cc <table_set@@Base>
   16a4c:	mov	sp, fp
   16a50:	pop	{fp, pc}

00016a54 <table_cell_init@@Base>:
   16a54:	push	{fp, lr}
   16a58:	mov	fp, sp
   16a5c:	sub	sp, sp, #16
   16a60:	str	r0, [fp, #-4]
   16a64:	str	r1, [sp, #8]
   16a68:	str	r2, [sp, #4]
   16a6c:	ldr	r0, [fp, #-4]
   16a70:	ldr	r1, [sp, #8]
   16a74:	ldr	r2, [sp, #4]
   16a78:	bl	16a94 <table_get_cell_ptr@@Base>
   16a7c:	str	r0, [sp]
   16a80:	ldr	r0, [sp]
   16a84:	movw	r1, #0
   16a88:	str	r1, [r0]
   16a8c:	mov	sp, fp
   16a90:	pop	{fp, pc}

00016a94 <table_get_cell_ptr@@Base>:
   16a94:	push	{fp, lr}
   16a98:	mov	fp, sp
   16a9c:	sub	sp, sp, #16
   16aa0:	str	r0, [fp, #-4]
   16aa4:	str	r1, [sp, #8]
   16aa8:	str	r2, [sp, #4]
   16aac:	ldr	r0, [fp, #-4]
   16ab0:	ldr	r1, [sp, #8]
   16ab4:	bl	15264 <table_get_row_ptr@@Base>
   16ab8:	str	r0, [sp]
   16abc:	ldr	r0, [sp]
   16ac0:	ldr	r0, [r0]
   16ac4:	ldr	r1, [sp, #4]
   16ac8:	add	r0, r0, r1, lsl #2
   16acc:	mov	sp, fp
   16ad0:	pop	{fp, pc}

00016ad4 <table_cell_destroy@@Base>:
   16ad4:	push	{fp, lr}
   16ad8:	mov	fp, sp
   16adc:	sub	sp, sp, #16
   16ae0:	str	r0, [fp, #-4]
   16ae4:	str	r1, [sp, #8]
   16ae8:	str	r2, [sp, #4]
   16aec:	mov	r0, #0
   16af0:	str	r0, [sp]
   16af4:	ldr	r0, [fp, #-4]
   16af8:	ldr	r1, [sp, #4]
   16afc:	bl	13120 <table_get_column_data_type@@Base>
   16b00:	cmp	r0, #23
   16b04:	bne	16b10 <table_cell_destroy@@Base+0x3c>
   16b08:	b	16b0c <table_cell_destroy@@Base+0x38>
   16b0c:	b	16b48 <table_cell_destroy@@Base+0x74>
   16b10:	ldr	r0, [fp, #-4]
   16b14:	ldr	r1, [sp, #8]
   16b18:	ldr	r2, [sp, #4]
   16b1c:	bl	16a94 <table_get_cell_ptr@@Base>
   16b20:	str	r0, [sp]
   16b24:	ldr	r0, [sp]
   16b28:	ldr	r0, [r0]
   16b2c:	movw	r1, #0
   16b30:	cmp	r0, r1
   16b34:	beq	16b44 <table_cell_destroy@@Base+0x70>
   16b38:	ldr	r0, [sp]
   16b3c:	ldr	r0, [r0]
   16b40:	bl	11ea8 <free@plt>
   16b44:	b	16b48 <table_cell_destroy@@Base+0x74>
   16b48:	mov	sp, fp
   16b4c:	pop	{fp, pc}

00016b50 <table_cell_to_buffer@@Base>:
   16b50:	push	{fp, lr}
   16b54:	mov	fp, sp
   16b58:	sub	sp, sp, #296	; 0x128
   16b5c:	ldr	ip, [fp, #8]
   16b60:	str	r0, [fp, #-4]
   16b64:	str	r1, [fp, #-8]
   16b68:	str	r2, [fp, #-12]
   16b6c:	str	r3, [fp, #-16]
   16b70:	mov	r0, #0
   16b74:	str	r0, [fp, #-20]	; 0xffffffec
   16b78:	ldr	r0, [fp, #-4]
   16b7c:	ldr	r1, [fp, #-12]
   16b80:	str	ip, [fp, #-24]	; 0xffffffe8
   16b84:	bl	13120 <table_get_column_data_type@@Base>
   16b88:	mov	r1, r0
   16b8c:	cmp	r0, #23
   16b90:	str	r1, [fp, #-28]	; 0xffffffe4
   16b94:	bhi	17398 <table_cell_to_buffer@@Base+0x848>
   16b98:	add	r0, pc, #8
   16b9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16ba0:	ldr	r2, [r0, r1, lsl #2]
   16ba4:	add	pc, r0, r2
   16ba8:	andeq	r0, r0, r0, rrx
   16bac:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   16bb0:	andeq	r0, r0, r0, lsl #2
   16bb4:	andeq	r0, r0, r8, asr #2
   16bb8:	muleq	r0, r0, r1
   16bbc:	ldrdeq	r0, [r0], -r8
   16bc0:	andeq	r0, r0, r0, lsr #4
   16bc4:	andeq	r0, r0, r0, ror r2
   16bc8:	andeq	r0, r0, r0, asr #5
   16bcc:	andeq	r0, r0, ip, lsr #6
   16bd0:	muleq	r0, r8, r3
   16bd4:	andeq	r0, r0, r0, ror #7
   16bd8:	andeq	r0, r0, r8, lsr #8
   16bdc:	andeq	r0, r0, r8, ror r4
   16be0:	andeq	r0, r0, r8, asr #9
   16be4:	andeq	r0, r0, r4, lsr r5
   16be8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16bec:	andeq	r0, r0, ip, lsr r6
   16bf0:	andeq	r0, r0, r4, lsl #13
   16bf4:	andeq	r0, r0, r4, lsl r7
   16bf8:	andeq	r0, r0, ip, asr r7
   16bfc:	andeq	r0, r0, r0, lsr #11
   16c00:	andeq	r0, r0, ip, asr #13
   16c04:	andeq	r0, r0, r4, lsr #15
   16c08:	ldr	r0, [fp, #-16]
   16c0c:	ldr	r1, [fp, #8]
   16c10:	ldr	r2, [fp, #-4]
   16c14:	ldr	r3, [fp, #-8]
   16c18:	ldr	ip, [fp, #-12]
   16c1c:	str	r0, [fp, #-32]	; 0xffffffe0
   16c20:	mov	r0, r2
   16c24:	str	r1, [fp, #-36]	; 0xffffffdc
   16c28:	mov	r1, r3
   16c2c:	mov	r2, ip
   16c30:	bl	14d3c <table_get_int@@Base>
   16c34:	ldr	r1, [pc, #1988]	; 17400 <table_cell_to_buffer@@Base+0x8b0>
   16c38:	add	r2, pc, r1
   16c3c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16c40:	str	r0, [fp, #-40]	; 0xffffffd8
   16c44:	mov	r0, r1
   16c48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16c4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16c50:	bl	11efc <snprintf@plt>
   16c54:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16c58:	ldr	r0, [fp, #-16]
   16c5c:	ldr	r1, [fp, #8]
   16c60:	ldr	r2, [fp, #-4]
   16c64:	ldr	r3, [fp, #-8]
   16c68:	ldr	ip, [fp, #-12]
   16c6c:	str	r0, [fp, #-44]	; 0xffffffd4
   16c70:	mov	r0, r2
   16c74:	str	r1, [fp, #-48]	; 0xffffffd0
   16c78:	mov	r1, r3
   16c7c:	mov	r2, ip
   16c80:	bl	14d70 <table_get_uint@@Base>
   16c84:	ldr	r1, [pc, #1904]	; 173fc <table_cell_to_buffer@@Base+0x8ac>
   16c88:	add	r2, pc, r1
   16c8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16c90:	str	r0, [fp, #-52]	; 0xffffffcc
   16c94:	mov	r0, r1
   16c98:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16c9c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16ca0:	bl	11efc <snprintf@plt>
   16ca4:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16ca8:	ldr	r0, [fp, #-16]
   16cac:	ldr	r1, [fp, #8]
   16cb0:	ldr	r2, [fp, #-4]
   16cb4:	ldr	r3, [fp, #-8]
   16cb8:	ldr	ip, [fp, #-12]
   16cbc:	str	r0, [fp, #-56]	; 0xffffffc8
   16cc0:	mov	r0, r2
   16cc4:	str	r1, [fp, #-60]	; 0xffffffc4
   16cc8:	mov	r1, r3
   16ccc:	mov	r2, ip
   16cd0:	bl	14da4 <table_get_int8@@Base>
   16cd4:	ldr	r1, [pc, #1820]	; 173f8 <table_cell_to_buffer@@Base+0x8a8>
   16cd8:	add	r2, pc, r1
   16cdc:	sxtb	r3, r0
   16ce0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16ce4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16ce8:	bl	11efc <snprintf@plt>
   16cec:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16cf0:	ldr	r0, [fp, #-16]
   16cf4:	ldr	r1, [fp, #8]
   16cf8:	ldr	r2, [fp, #-4]
   16cfc:	ldr	r3, [fp, #-8]
   16d00:	ldr	ip, [fp, #-12]
   16d04:	str	r0, [fp, #-64]	; 0xffffffc0
   16d08:	mov	r0, r2
   16d0c:	str	r1, [fp, #-68]	; 0xffffffbc
   16d10:	mov	r1, r3
   16d14:	mov	r2, ip
   16d18:	bl	14dd8 <table_get_uint8@@Base>
   16d1c:	ldr	r1, [pc, #1744]	; 173f4 <table_cell_to_buffer@@Base+0x8a4>
   16d20:	add	r2, pc, r1
   16d24:	and	r3, r0, #255	; 0xff
   16d28:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16d2c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16d30:	bl	11efc <snprintf@plt>
   16d34:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16d38:	ldr	r0, [fp, #-16]
   16d3c:	ldr	r1, [fp, #8]
   16d40:	ldr	r2, [fp, #-4]
   16d44:	ldr	r3, [fp, #-8]
   16d48:	ldr	ip, [fp, #-12]
   16d4c:	str	r0, [fp, #-72]	; 0xffffffb8
   16d50:	mov	r0, r2
   16d54:	str	r1, [fp, #-76]	; 0xffffffb4
   16d58:	mov	r1, r3
   16d5c:	mov	r2, ip
   16d60:	bl	14e0c <table_get_int16@@Base>
   16d64:	ldr	r1, [pc, #1668]	; 173f0 <table_cell_to_buffer@@Base+0x8a0>
   16d68:	add	r2, pc, r1
   16d6c:	sxth	r3, r0
   16d70:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16d74:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16d78:	bl	11efc <snprintf@plt>
   16d7c:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16d80:	ldr	r0, [fp, #-16]
   16d84:	ldr	r1, [fp, #8]
   16d88:	ldr	r2, [fp, #-4]
   16d8c:	ldr	r3, [fp, #-8]
   16d90:	ldr	ip, [fp, #-12]
   16d94:	str	r0, [fp, #-80]	; 0xffffffb0
   16d98:	mov	r0, r2
   16d9c:	str	r1, [fp, #-84]	; 0xffffffac
   16da0:	mov	r1, r3
   16da4:	mov	r2, ip
   16da8:	bl	14e40 <table_get_uint16@@Base>
   16dac:	ldr	r1, [pc, #1592]	; 173ec <table_cell_to_buffer@@Base+0x89c>
   16db0:	add	r2, pc, r1
   16db4:	uxth	r3, r0
   16db8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16dbc:	ldr	r1, [fp, #-84]	; 0xffffffac
   16dc0:	bl	11efc <snprintf@plt>
   16dc4:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16dc8:	ldr	r0, [fp, #-16]
   16dcc:	ldr	r1, [fp, #8]
   16dd0:	ldr	r2, [fp, #-4]
   16dd4:	ldr	r3, [fp, #-8]
   16dd8:	ldr	ip, [fp, #-12]
   16ddc:	str	r0, [fp, #-88]	; 0xffffffa8
   16de0:	mov	r0, r2
   16de4:	str	r1, [fp, #-92]	; 0xffffffa4
   16de8:	mov	r1, r3
   16dec:	mov	r2, ip
   16df0:	bl	14e74 <table_get_int32@@Base>
   16df4:	ldr	r1, [pc, #1516]	; 173e8 <table_cell_to_buffer@@Base+0x898>
   16df8:	add	r2, pc, r1
   16dfc:	ldr	r1, [fp, #-88]	; 0xffffffa8
   16e00:	str	r0, [fp, #-96]	; 0xffffffa0
   16e04:	mov	r0, r1
   16e08:	ldr	r1, [fp, #-92]	; 0xffffffa4
   16e0c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16e10:	bl	11efc <snprintf@plt>
   16e14:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16e18:	ldr	r0, [fp, #-16]
   16e1c:	ldr	r1, [fp, #8]
   16e20:	ldr	r2, [fp, #-4]
   16e24:	ldr	r3, [fp, #-8]
   16e28:	ldr	ip, [fp, #-12]
   16e2c:	str	r0, [fp, #-100]	; 0xffffff9c
   16e30:	mov	r0, r2
   16e34:	str	r1, [fp, #-104]	; 0xffffff98
   16e38:	mov	r1, r3
   16e3c:	mov	r2, ip
   16e40:	bl	14ea8 <table_get_uint32@@Base>
   16e44:	ldr	r1, [pc, #1432]	; 173e4 <table_cell_to_buffer@@Base+0x894>
   16e48:	add	r2, pc, r1
   16e4c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   16e50:	str	r0, [fp, #-108]	; 0xffffff94
   16e54:	mov	r0, r1
   16e58:	ldr	r1, [fp, #-104]	; 0xffffff98
   16e5c:	ldr	r3, [fp, #-108]	; 0xffffff94
   16e60:	bl	11efc <snprintf@plt>
   16e64:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16e68:	ldr	r0, [fp, #-16]
   16e6c:	ldr	r1, [fp, #8]
   16e70:	ldr	r2, [fp, #-4]
   16e74:	ldr	r3, [fp, #-8]
   16e78:	ldr	ip, [fp, #-12]
   16e7c:	str	r0, [fp, #-112]	; 0xffffff90
   16e80:	mov	r0, r2
   16e84:	str	r1, [fp, #-116]	; 0xffffff8c
   16e88:	mov	r1, r3
   16e8c:	mov	r2, ip
   16e90:	bl	14edc <table_get_int64@@Base>
   16e94:	ldr	r2, [pc, #1348]	; 173e0 <table_cell_to_buffer@@Base+0x890>
   16e98:	add	r2, pc, r2
   16e9c:	mov	r3, sp
   16ea0:	str	r1, [r3, #4]
   16ea4:	str	r0, [r3]
   16ea8:	ldr	r0, [pc, #1364]	; 17404 <table_cell_to_buffer@@Base+0x8b4>
   16eac:	add	r0, pc, r0
   16eb0:	ldr	r1, [fp, #-112]	; 0xffffff90
   16eb4:	str	r0, [fp, #-120]	; 0xffffff88
   16eb8:	mov	r0, r1
   16ebc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   16ec0:	ldr	r3, [fp, #-120]	; 0xffffff88
   16ec4:	str	r2, [fp, #-124]	; 0xffffff84
   16ec8:	mov	r2, r3
   16ecc:	bl	11efc <snprintf@plt>
   16ed0:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16ed4:	ldr	r0, [fp, #-16]
   16ed8:	ldr	r1, [fp, #8]
   16edc:	ldr	r2, [fp, #-4]
   16ee0:	ldr	r3, [fp, #-8]
   16ee4:	ldr	ip, [fp, #-12]
   16ee8:	str	r0, [fp, #-128]	; 0xffffff80
   16eec:	mov	r0, r2
   16ef0:	str	r1, [fp, #-132]	; 0xffffff7c
   16ef4:	mov	r1, r3
   16ef8:	mov	r2, ip
   16efc:	bl	14f20 <table_get_uint64@@Base>
   16f00:	ldr	r2, [pc, #1236]	; 173dc <table_cell_to_buffer@@Base+0x88c>
   16f04:	add	r2, pc, r2
   16f08:	mov	r3, sp
   16f0c:	str	r1, [r3, #4]
   16f10:	str	r0, [r3]
   16f14:	ldr	r0, [pc, #1260]	; 17408 <table_cell_to_buffer@@Base+0x8b8>
   16f18:	add	r0, pc, r0
   16f1c:	ldr	r1, [fp, #-128]	; 0xffffff80
   16f20:	str	r0, [fp, #-136]	; 0xffffff78
   16f24:	mov	r0, r1
   16f28:	ldr	r1, [fp, #-132]	; 0xffffff7c
   16f2c:	ldr	r3, [fp, #-136]	; 0xffffff78
   16f30:	str	r2, [fp, #-140]	; 0xffffff74
   16f34:	mov	r2, r3
   16f38:	bl	11efc <snprintf@plt>
   16f3c:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16f40:	ldr	r0, [fp, #-16]
   16f44:	ldr	r1, [fp, #8]
   16f48:	ldr	r2, [fp, #-4]
   16f4c:	ldr	r3, [fp, #-8]
   16f50:	ldr	ip, [fp, #-12]
   16f54:	str	r0, [fp, #-144]	; 0xffffff70
   16f58:	mov	r0, r2
   16f5c:	str	r1, [sp, #148]	; 0x94
   16f60:	mov	r1, r3
   16f64:	mov	r2, ip
   16f68:	bl	14f64 <table_get_short@@Base>
   16f6c:	ldr	r1, [pc, #1124]	; 173d8 <table_cell_to_buffer@@Base+0x888>
   16f70:	add	r2, pc, r1
   16f74:	sxth	r3, r0
   16f78:	ldr	r0, [fp, #-144]	; 0xffffff70
   16f7c:	ldr	r1, [sp, #148]	; 0x94
   16f80:	bl	11efc <snprintf@plt>
   16f84:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16f88:	ldr	r0, [fp, #-16]
   16f8c:	ldr	r1, [fp, #8]
   16f90:	ldr	r2, [fp, #-4]
   16f94:	ldr	r3, [fp, #-8]
   16f98:	ldr	ip, [fp, #-12]
   16f9c:	str	r0, [sp, #144]	; 0x90
   16fa0:	mov	r0, r2
   16fa4:	str	r1, [sp, #140]	; 0x8c
   16fa8:	mov	r1, r3
   16fac:	mov	r2, ip
   16fb0:	bl	14f98 <table_get_ushort@@Base>
   16fb4:	ldr	r1, [pc, #1048]	; 173d4 <table_cell_to_buffer@@Base+0x884>
   16fb8:	add	r2, pc, r1
   16fbc:	uxth	r3, r0
   16fc0:	ldr	r0, [sp, #144]	; 0x90
   16fc4:	ldr	r1, [sp, #140]	; 0x8c
   16fc8:	bl	11efc <snprintf@plt>
   16fcc:	b	17398 <table_cell_to_buffer@@Base+0x848>
   16fd0:	ldr	r0, [fp, #-16]
   16fd4:	ldr	r1, [fp, #8]
   16fd8:	ldr	r2, [fp, #-4]
   16fdc:	ldr	r3, [fp, #-8]
   16fe0:	ldr	ip, [fp, #-12]
   16fe4:	str	r0, [sp, #136]	; 0x88
   16fe8:	mov	r0, r2
   16fec:	str	r1, [sp, #132]	; 0x84
   16ff0:	mov	r1, r3
   16ff4:	mov	r2, ip
   16ff8:	bl	14fcc <table_get_long@@Base>
   16ffc:	ldr	r1, [pc, #972]	; 173d0 <table_cell_to_buffer@@Base+0x880>
   17000:	add	r2, pc, r1
   17004:	ldr	r1, [sp, #136]	; 0x88
   17008:	str	r0, [sp, #128]	; 0x80
   1700c:	mov	r0, r1
   17010:	ldr	r1, [sp, #132]	; 0x84
   17014:	ldr	r3, [sp, #128]	; 0x80
   17018:	bl	11efc <snprintf@plt>
   1701c:	b	17398 <table_cell_to_buffer@@Base+0x848>
   17020:	ldr	r0, [fp, #-16]
   17024:	ldr	r1, [fp, #8]
   17028:	ldr	r2, [fp, #-4]
   1702c:	ldr	r3, [fp, #-8]
   17030:	ldr	ip, [fp, #-12]
   17034:	str	r0, [sp, #124]	; 0x7c
   17038:	mov	r0, r2
   1703c:	str	r1, [sp, #120]	; 0x78
   17040:	mov	r1, r3
   17044:	mov	r2, ip
   17048:	bl	15000 <table_get_ulong@@Base>
   1704c:	ldr	r1, [pc, #888]	; 173cc <table_cell_to_buffer@@Base+0x87c>
   17050:	add	r2, pc, r1
   17054:	ldr	r1, [sp, #124]	; 0x7c
   17058:	str	r0, [sp, #116]	; 0x74
   1705c:	mov	r0, r1
   17060:	ldr	r1, [sp, #120]	; 0x78
   17064:	ldr	r3, [sp, #116]	; 0x74
   17068:	bl	11efc <snprintf@plt>
   1706c:	b	17398 <table_cell_to_buffer@@Base+0x848>
   17070:	ldr	r0, [fp, #-16]
   17074:	ldr	r1, [fp, #8]
   17078:	ldr	r2, [fp, #-4]
   1707c:	ldr	r3, [fp, #-8]
   17080:	ldr	ip, [fp, #-12]
   17084:	str	r0, [sp, #112]	; 0x70
   17088:	mov	r0, r2
   1708c:	str	r1, [sp, #108]	; 0x6c
   17090:	mov	r1, r3
   17094:	mov	r2, ip
   17098:	bl	15034 <table_get_llong@@Base>
   1709c:	ldr	r2, [pc, #804]	; 173c8 <table_cell_to_buffer@@Base+0x878>
   170a0:	add	r2, pc, r2
   170a4:	mov	r3, sp
   170a8:	str	r1, [r3, #4]
   170ac:	str	r0, [r3]
   170b0:	ldr	r0, [pc, #852]	; 1740c <table_cell_to_buffer@@Base+0x8bc>
   170b4:	add	r0, pc, r0
   170b8:	ldr	r1, [sp, #112]	; 0x70
   170bc:	str	r0, [sp, #104]	; 0x68
   170c0:	mov	r0, r1
   170c4:	ldr	r1, [sp, #108]	; 0x6c
   170c8:	ldr	r3, [sp, #104]	; 0x68
   170cc:	str	r2, [sp, #100]	; 0x64
   170d0:	mov	r2, r3
   170d4:	bl	11efc <snprintf@plt>
   170d8:	b	17398 <table_cell_to_buffer@@Base+0x848>
   170dc:	ldr	r0, [fp, #-16]
   170e0:	ldr	r1, [fp, #8]
   170e4:	ldr	r2, [fp, #-4]
   170e8:	ldr	r3, [fp, #-8]
   170ec:	ldr	ip, [fp, #-12]
   170f0:	str	r0, [sp, #96]	; 0x60
   170f4:	mov	r0, r2
   170f8:	str	r1, [sp, #92]	; 0x5c
   170fc:	mov	r1, r3
   17100:	mov	r2, ip
   17104:	bl	15078 <table_get_ullong@@Base>
   17108:	ldr	r2, [pc, #692]	; 173c4 <table_cell_to_buffer@@Base+0x874>
   1710c:	add	r2, pc, r2
   17110:	mov	r3, sp
   17114:	str	r1, [r3, #4]
   17118:	str	r0, [r3]
   1711c:	ldr	r0, [pc, #748]	; 17410 <table_cell_to_buffer@@Base+0x8c0>
   17120:	add	r0, pc, r0
   17124:	ldr	r1, [sp, #96]	; 0x60
   17128:	str	r0, [sp, #88]	; 0x58
   1712c:	mov	r0, r1
   17130:	ldr	r1, [sp, #92]	; 0x5c
   17134:	ldr	r3, [sp, #88]	; 0x58
   17138:	str	r2, [sp, #84]	; 0x54
   1713c:	mov	r2, r3
   17140:	bl	11efc <snprintf@plt>
   17144:	b	17398 <table_cell_to_buffer@@Base+0x848>
   17148:	ldr	r0, [fp, #-16]
   1714c:	ldr	r1, [fp, #8]
   17150:	ldr	r2, [fp, #-4]
   17154:	ldr	r3, [fp, #-8]
   17158:	ldr	ip, [fp, #-12]
   1715c:	str	r0, [sp, #80]	; 0x50
   17160:	mov	r0, r2
   17164:	str	r1, [sp, #76]	; 0x4c
   17168:	mov	r1, r3
   1716c:	mov	r2, ip
   17170:	bl	151c0 <table_get_string@@Base>
   17174:	ldr	r1, [pc, #580]	; 173c0 <table_cell_to_buffer@@Base+0x870>
   17178:	add	r2, pc, r1
   1717c:	ldr	r1, [sp, #80]	; 0x50
   17180:	str	r0, [sp, #72]	; 0x48
   17184:	mov	r0, r1
   17188:	ldr	r1, [sp, #76]	; 0x4c
   1718c:	ldr	r3, [sp, #72]	; 0x48
   17190:	bl	11efc <snprintf@plt>
   17194:	b	17398 <table_cell_to_buffer@@Base+0x848>
   17198:	ldr	r0, [fp, #-16]
   1719c:	ldr	r1, [fp, #8]
   171a0:	ldr	r2, [fp, #-4]
   171a4:	ldr	r3, [fp, #-8]
   171a8:	ldr	ip, [fp, #-12]
   171ac:	str	r0, [sp, #68]	; 0x44
   171b0:	mov	r0, r2
   171b4:	str	r1, [sp, #64]	; 0x40
   171b8:	mov	r1, r3
   171bc:	mov	r2, ip
   171c0:	bl	150bc <table_get_float@@Base>
   171c4:	ldr	r0, [pc, #496]	; 173bc <table_cell_to_buffer@@Base+0x86c>
   171c8:	add	r2, pc, r0
   171cc:	vcvt.f64.f32	d16, s0
   171d0:	ldr	r0, [sp, #68]	; 0x44
   171d4:	ldr	r1, [sp, #64]	; 0x40
   171d8:	vstr	d16, [sp]
   171dc:	bl	11efc <snprintf@plt>
   171e0:	b	17398 <table_cell_to_buffer@@Base+0x848>
   171e4:	ldr	r0, [fp, #-16]
   171e8:	ldr	r1, [fp, #8]
   171ec:	ldr	r2, [fp, #-4]
   171f0:	ldr	r3, [fp, #-8]
   171f4:	ldr	ip, [fp, #-12]
   171f8:	str	r0, [sp, #60]	; 0x3c
   171fc:	mov	r0, r2
   17200:	str	r1, [sp, #56]	; 0x38
   17204:	mov	r1, r3
   17208:	mov	r2, ip
   1720c:	bl	150f0 <table_get_double@@Base>
   17210:	ldr	r0, [pc, #416]	; 173b8 <table_cell_to_buffer@@Base+0x868>
   17214:	add	r2, pc, r0
   17218:	ldr	r0, [sp, #60]	; 0x3c
   1721c:	ldr	r1, [sp, #56]	; 0x38
   17220:	vstr	d0, [sp]
   17224:	bl	11efc <snprintf@plt>
   17228:	b	17398 <table_cell_to_buffer@@Base+0x848>
   1722c:	ldr	r0, [fp, #-16]
   17230:	ldr	r1, [fp, #8]
   17234:	ldr	r2, [fp, #-4]
   17238:	ldr	r3, [fp, #-8]
   1723c:	ldr	ip, [fp, #-12]
   17240:	str	r0, [sp, #52]	; 0x34
   17244:	mov	r0, r2
   17248:	str	r1, [sp, #48]	; 0x30
   1724c:	mov	r1, r3
   17250:	mov	r2, ip
   17254:	bl	15124 <table_get_ldouble@@Base>
   17258:	ldr	r0, [pc, #340]	; 173b4 <table_cell_to_buffer@@Base+0x864>
   1725c:	add	r2, pc, r0
   17260:	ldr	r0, [sp, #52]	; 0x34
   17264:	ldr	r1, [sp, #48]	; 0x30
   17268:	vstr	d0, [sp]
   1726c:	bl	11efc <snprintf@plt>
   17270:	b	17398 <table_cell_to_buffer@@Base+0x848>
   17274:	ldr	r0, [fp, #-16]
   17278:	ldr	r1, [fp, #8]
   1727c:	ldr	r2, [fp, #-4]
   17280:	ldr	r3, [fp, #-8]
   17284:	ldr	ip, [fp, #-12]
   17288:	str	r0, [sp, #44]	; 0x2c
   1728c:	mov	r0, r2
   17290:	str	r1, [sp, #40]	; 0x28
   17294:	mov	r1, r3
   17298:	mov	r2, ip
   1729c:	bl	14d04 <table_get_bool@@Base>
   172a0:	ldr	r1, [pc, #264]	; 173b0 <table_cell_to_buffer@@Base+0x860>
   172a4:	add	r2, pc, r1
   172a8:	and	r3, r0, #1
   172ac:	ldr	r0, [sp, #44]	; 0x2c
   172b0:	ldr	r1, [sp, #40]	; 0x28
   172b4:	bl	11efc <snprintf@plt>
   172b8:	b	17398 <table_cell_to_buffer@@Base+0x848>
   172bc:	ldr	r0, [fp, #-16]
   172c0:	ldr	r1, [fp, #8]
   172c4:	ldr	r2, [fp, #-4]
   172c8:	ldr	r3, [fp, #-8]
   172cc:	ldr	ip, [fp, #-12]
   172d0:	str	r0, [sp, #36]	; 0x24
   172d4:	mov	r0, r2
   172d8:	str	r1, [sp, #32]
   172dc:	mov	r1, r3
   172e0:	mov	r2, ip
   172e4:	bl	15158 <table_get_char@@Base>
   172e8:	ldr	r1, [pc, #188]	; 173ac <table_cell_to_buffer@@Base+0x85c>
   172ec:	add	r2, pc, r1
   172f0:	and	r3, r0, #255	; 0xff
   172f4:	ldr	r0, [sp, #36]	; 0x24
   172f8:	ldr	r1, [sp, #32]
   172fc:	bl	11efc <snprintf@plt>
   17300:	b	17398 <table_cell_to_buffer@@Base+0x848>
   17304:	ldr	r0, [fp, #-16]
   17308:	ldr	r1, [fp, #8]
   1730c:	ldr	r2, [fp, #-4]
   17310:	ldr	r3, [fp, #-8]
   17314:	ldr	ip, [fp, #-12]
   17318:	str	r0, [sp, #28]
   1731c:	mov	r0, r2
   17320:	str	r1, [sp, #24]
   17324:	mov	r1, r3
   17328:	mov	r2, ip
   1732c:	bl	1518c <table_get_uchar@@Base>
   17330:	ldr	r1, [pc, #112]	; 173a8 <table_cell_to_buffer@@Base+0x858>
   17334:	add	r2, pc, r1
   17338:	and	r3, r0, #255	; 0xff
   1733c:	ldr	r0, [sp, #28]
   17340:	ldr	r1, [sp, #24]
   17344:	bl	11efc <snprintf@plt>
   17348:	b	17398 <table_cell_to_buffer@@Base+0x848>
   1734c:	ldr	r0, [fp, #-16]
   17350:	ldr	r1, [fp, #8]
   17354:	ldr	r2, [fp, #-4]
   17358:	ldr	r3, [fp, #-8]
   1735c:	ldr	ip, [fp, #-12]
   17360:	str	r0, [sp, #20]
   17364:	mov	r0, r2
   17368:	str	r1, [sp, #16]
   1736c:	mov	r1, r3
   17370:	mov	r2, ip
   17374:	bl	151f0 <table_get_ptr@@Base>
   17378:	ldr	r1, [pc, #36]	; 173a4 <table_cell_to_buffer@@Base+0x854>
   1737c:	add	r2, pc, r1
   17380:	ldr	r1, [sp, #20]
   17384:	str	r0, [sp, #12]
   17388:	mov	r0, r1
   1738c:	ldr	r1, [sp, #16]
   17390:	ldr	r3, [sp, #12]
   17394:	bl	11efc <snprintf@plt>
   17398:	ldr	r0, [fp, #-20]	; 0xffffffec
   1739c:	mov	sp, fp
   173a0:	pop	{fp, pc}
   173a4:	muleq	r0, pc, sp	; <UNPREDICTABLE>
   173a8:	andeq	r0, r0, r4, ror #27
   173ac:	andeq	r0, r0, ip, lsr #28
   173b0:	andeq	r0, r0, r6, asr #28
   173b4:			; <UNDEFINED> instruction: 0x00000eb8
   173b8:	strdeq	r0, [r0], -ip
   173bc:	andeq	r0, r0, r5, asr #30
   173c0:	muleq	r0, r2, pc	; <UNPREDICTABLE>
   173c4:	andeq	r0, r0, r9, ror #31
   173c8:	andeq	r1, r0, r0, asr r0
   173cc:	strheq	r1, [r0], -r6
   173d0:	andeq	r1, r0, r2, lsl #2
   173d4:	andeq	r1, r0, r6, asr #2
   173d8:	andeq	r1, r0, sl, lsl #3
   173dc:	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
   173e0:	andeq	r1, r0, r8, asr r2
   173e4:	andeq	r1, r0, r5, lsr #5
   173e8:	strdeq	r1, [r0], -r2
   173ec:	andeq	r1, r0, sp, lsr r3
   173f0:	andeq	r1, r0, r2, lsl #7
   173f4:	andeq	r1, r0, sp, asr #7
   173f8:	andeq	r1, r0, r2, lsl r4
   173fc:	andeq	r1, r0, r5, ror #8
   17400:			; <UNDEFINED> instruction: 0x000014b2
   17404:	andeq	r1, r0, r4, asr #4
   17408:	ldrdeq	r1, [r0], -sp
   1740c:	andeq	r1, r0, ip, lsr r0
   17410:	ldrdeq	r0, [r0], -r5

00017414 <table_cell_from_buffer@@Base>:
   17414:	push	{r4, r5, fp, lr}
   17418:	add	fp, sp, #8
   1741c:	sub	sp, sp, #520	; 0x208
   17420:	str	r0, [fp, #-12]
   17424:	str	r1, [fp, #-16]
   17428:	str	r2, [fp, #-20]	; 0xffffffec
   1742c:	str	r3, [fp, #-24]	; 0xffffffe8
   17430:	mov	r0, #0
   17434:	str	r0, [fp, #-28]	; 0xffffffe4
   17438:	ldr	r0, [fp, #-12]
   1743c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17440:	bl	13120 <table_get_column_data_type@@Base>
   17444:	mov	r1, r0
   17448:	cmp	r0, #23
   1744c:	str	r1, [sp, #8]
   17450:	bhi	17f54 <table_cell_from_buffer@@Base+0xb40>
   17454:	add	r0, pc, #8
   17458:	ldr	r1, [sp, #8]
   1745c:	ldr	r2, [r0, r1, lsl #2]
   17460:	add	pc, r0, r2
   17464:	andeq	r0, r0, r0, rrx
   17468:	andeq	r0, r0, ip, asr #1
   1746c:	andeq	r0, r0, r8, lsr r1
   17470:	andeq	r0, r0, r4, lsr #3
   17474:	andeq	r0, r0, r0, lsl r2
   17478:	andeq	r0, r0, ip, ror r2
   1747c:	andeq	r0, r0, r8, ror #5
   17480:	andeq	r0, r0, r4, asr r3
   17484:	andeq	r0, r0, r0, asr #7
   17488:	andeq	r0, r0, ip, lsr r4
   1748c:			; <UNDEFINED> instruction: 0x000004b8
   17490:	andeq	r0, r0, r4, lsr #10
   17494:	muleq	r0, r0, r5
   17498:	strdeq	r0, [r0], -ip
   1749c:	andeq	r0, r0, r8, ror #12
   174a0:	andeq	r0, r0, r4, ror #13
   174a4:	andeq	r0, r0, ip, asr #15
   174a8:	andeq	r0, r0, r8, lsr r8
   174ac:	andeq	r0, r0, r4, lsr #17
   174b0:	andeq	r0, r0, ip, lsr #19
   174b4:	andeq	r0, r0, r8, lsl sl
   174b8:	andeq	r0, r0, r0, ror #14
   174bc:	andeq	r0, r0, r0, lsl r9
   174c0:	andeq	r0, r0, r4, lsl #21
   174c4:	ldr	r0, [pc, #2800]	; 17fbc <table_cell_from_buffer@@Base+0xba8>
   174c8:	add	r1, pc, r0
   174cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174d0:	sub	r2, fp, #32
   174d4:	bl	11f08 <__isoc99_sscanf@plt>
   174d8:	str	r0, [fp, #-36]	; 0xffffffdc
   174dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   174e0:	mvn	r1, #0
   174e4:	cmp	r1, r0
   174e8:	bne	174f8 <table_cell_from_buffer@@Base+0xe4>
   174ec:	mvn	r0, #0
   174f0:	str	r0, [fp, #-28]	; 0xffffffe4
   174f4:	b	1752c <table_cell_from_buffer@@Base+0x118>
   174f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   174fc:	movw	r1, #1
   17500:	cmp	r1, r0
   17504:	beq	17514 <table_cell_from_buffer@@Base+0x100>
   17508:	mvn	r0, #0
   1750c:	str	r0, [fp, #-28]	; 0xffffffe4
   17510:	b	17528 <table_cell_from_buffer@@Base+0x114>
   17514:	ldr	r0, [fp, #-12]
   17518:	ldr	r1, [fp, #-16]
   1751c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17520:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17524:	bl	16464 <table_set_int@@Base>
   17528:	b	1752c <table_cell_from_buffer@@Base+0x118>
   1752c:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17530:	ldr	r0, [pc, #2688]	; 17fb8 <table_cell_from_buffer@@Base+0xba4>
   17534:	add	r1, pc, r0
   17538:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1753c:	sub	r2, fp, #40	; 0x28
   17540:	bl	11f08 <__isoc99_sscanf@plt>
   17544:	str	r0, [fp, #-44]	; 0xffffffd4
   17548:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1754c:	mvn	r1, #0
   17550:	cmp	r1, r0
   17554:	bne	17564 <table_cell_from_buffer@@Base+0x150>
   17558:	mvn	r0, #0
   1755c:	str	r0, [fp, #-28]	; 0xffffffe4
   17560:	b	17598 <table_cell_from_buffer@@Base+0x184>
   17564:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17568:	movw	r1, #1
   1756c:	cmp	r1, r0
   17570:	beq	17580 <table_cell_from_buffer@@Base+0x16c>
   17574:	mvn	r0, #0
   17578:	str	r0, [fp, #-28]	; 0xffffffe4
   1757c:	b	17594 <table_cell_from_buffer@@Base+0x180>
   17580:	ldr	r0, [fp, #-12]
   17584:	ldr	r1, [fp, #-16]
   17588:	ldr	r2, [fp, #-20]	; 0xffffffec
   1758c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17590:	bl	164a4 <table_set_uint@@Base>
   17594:	b	17598 <table_cell_from_buffer@@Base+0x184>
   17598:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   1759c:	ldr	r0, [pc, #2576]	; 17fb4 <table_cell_from_buffer@@Base+0xba0>
   175a0:	add	r1, pc, r0
   175a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175a8:	sub	r2, fp, #45	; 0x2d
   175ac:	bl	11f08 <__isoc99_sscanf@plt>
   175b0:	str	r0, [fp, #-52]	; 0xffffffcc
   175b4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   175b8:	mvn	r1, #0
   175bc:	cmp	r1, r0
   175c0:	bne	175d0 <table_cell_from_buffer@@Base+0x1bc>
   175c4:	mvn	r0, #0
   175c8:	str	r0, [fp, #-28]	; 0xffffffe4
   175cc:	b	17604 <table_cell_from_buffer@@Base+0x1f0>
   175d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   175d4:	movw	r1, #1
   175d8:	cmp	r1, r0
   175dc:	beq	175ec <table_cell_from_buffer@@Base+0x1d8>
   175e0:	mvn	r0, #0
   175e4:	str	r0, [fp, #-28]	; 0xffffffe4
   175e8:	b	17600 <table_cell_from_buffer@@Base+0x1ec>
   175ec:	ldr	r0, [fp, #-12]
   175f0:	ldr	r1, [fp, #-16]
   175f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   175f8:	ldrsb	r3, [fp, #-45]	; 0xffffffd3
   175fc:	bl	164e4 <table_set_int8@@Base>
   17600:	b	17604 <table_cell_from_buffer@@Base+0x1f0>
   17604:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17608:	ldr	r0, [pc, #2464]	; 17fb0 <table_cell_from_buffer@@Base+0xb9c>
   1760c:	add	r1, pc, r0
   17610:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17614:	sub	r2, fp, #53	; 0x35
   17618:	bl	11f08 <__isoc99_sscanf@plt>
   1761c:	str	r0, [fp, #-60]	; 0xffffffc4
   17620:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17624:	mvn	r1, #0
   17628:	cmp	r1, r0
   1762c:	bne	1763c <table_cell_from_buffer@@Base+0x228>
   17630:	mvn	r0, #0
   17634:	str	r0, [fp, #-28]	; 0xffffffe4
   17638:	b	17670 <table_cell_from_buffer@@Base+0x25c>
   1763c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17640:	movw	r1, #1
   17644:	cmp	r1, r0
   17648:	beq	17658 <table_cell_from_buffer@@Base+0x244>
   1764c:	mvn	r0, #0
   17650:	str	r0, [fp, #-28]	; 0xffffffe4
   17654:	b	1766c <table_cell_from_buffer@@Base+0x258>
   17658:	ldr	r0, [fp, #-12]
   1765c:	ldr	r1, [fp, #-16]
   17660:	ldr	r2, [fp, #-20]	; 0xffffffec
   17664:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   17668:	bl	16524 <table_set_uint8@@Base>
   1766c:	b	17670 <table_cell_from_buffer@@Base+0x25c>
   17670:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17674:	ldr	r0, [pc, #2352]	; 17fac <table_cell_from_buffer@@Base+0xb98>
   17678:	add	r1, pc, r0
   1767c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17680:	sub	r2, fp, #62	; 0x3e
   17684:	bl	11f08 <__isoc99_sscanf@plt>
   17688:	str	r0, [fp, #-68]	; 0xffffffbc
   1768c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17690:	mvn	r1, #0
   17694:	cmp	r1, r0
   17698:	bne	176a8 <table_cell_from_buffer@@Base+0x294>
   1769c:	mvn	r0, #0
   176a0:	str	r0, [fp, #-28]	; 0xffffffe4
   176a4:	b	176dc <table_cell_from_buffer@@Base+0x2c8>
   176a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   176ac:	movw	r1, #1
   176b0:	cmp	r1, r0
   176b4:	beq	176c4 <table_cell_from_buffer@@Base+0x2b0>
   176b8:	mvn	r0, #0
   176bc:	str	r0, [fp, #-28]	; 0xffffffe4
   176c0:	b	176d8 <table_cell_from_buffer@@Base+0x2c4>
   176c4:	ldr	r0, [fp, #-12]
   176c8:	ldr	r1, [fp, #-16]
   176cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   176d0:	ldrsh	r3, [fp, #-62]	; 0xffffffc2
   176d4:	bl	16564 <table_set_int16@@Base>
   176d8:	b	176dc <table_cell_from_buffer@@Base+0x2c8>
   176dc:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   176e0:	ldr	r0, [pc, #2240]	; 17fa8 <table_cell_from_buffer@@Base+0xb94>
   176e4:	add	r1, pc, r0
   176e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176ec:	sub	r2, fp, #70	; 0x46
   176f0:	bl	11f08 <__isoc99_sscanf@plt>
   176f4:	str	r0, [fp, #-76]	; 0xffffffb4
   176f8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   176fc:	mvn	r1, #0
   17700:	cmp	r1, r0
   17704:	bne	17714 <table_cell_from_buffer@@Base+0x300>
   17708:	mvn	r0, #0
   1770c:	str	r0, [fp, #-28]	; 0xffffffe4
   17710:	b	17748 <table_cell_from_buffer@@Base+0x334>
   17714:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17718:	movw	r1, #1
   1771c:	cmp	r1, r0
   17720:	beq	17730 <table_cell_from_buffer@@Base+0x31c>
   17724:	mvn	r0, #0
   17728:	str	r0, [fp, #-28]	; 0xffffffe4
   1772c:	b	17744 <table_cell_from_buffer@@Base+0x330>
   17730:	ldr	r0, [fp, #-12]
   17734:	ldr	r1, [fp, #-16]
   17738:	ldr	r2, [fp, #-20]	; 0xffffffec
   1773c:	ldrh	r3, [fp, #-70]	; 0xffffffba
   17740:	bl	165a4 <table_set_uint16@@Base>
   17744:	b	17748 <table_cell_from_buffer@@Base+0x334>
   17748:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   1774c:	ldr	r0, [pc, #2128]	; 17fa4 <table_cell_from_buffer@@Base+0xb90>
   17750:	add	r1, pc, r0
   17754:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17758:	sub	r2, fp, #80	; 0x50
   1775c:	bl	11f08 <__isoc99_sscanf@plt>
   17760:	str	r0, [fp, #-84]	; 0xffffffac
   17764:	ldr	r0, [fp, #-84]	; 0xffffffac
   17768:	mvn	r1, #0
   1776c:	cmp	r1, r0
   17770:	bne	17780 <table_cell_from_buffer@@Base+0x36c>
   17774:	mvn	r0, #0
   17778:	str	r0, [fp, #-28]	; 0xffffffe4
   1777c:	b	177b4 <table_cell_from_buffer@@Base+0x3a0>
   17780:	ldr	r0, [fp, #-84]	; 0xffffffac
   17784:	movw	r1, #1
   17788:	cmp	r1, r0
   1778c:	beq	1779c <table_cell_from_buffer@@Base+0x388>
   17790:	mvn	r0, #0
   17794:	str	r0, [fp, #-28]	; 0xffffffe4
   17798:	b	177b0 <table_cell_from_buffer@@Base+0x39c>
   1779c:	ldr	r0, [fp, #-12]
   177a0:	ldr	r1, [fp, #-16]
   177a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   177a8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   177ac:	bl	165e4 <table_set_int32@@Base>
   177b0:	b	177b4 <table_cell_from_buffer@@Base+0x3a0>
   177b4:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   177b8:	ldr	r0, [pc, #2016]	; 17fa0 <table_cell_from_buffer@@Base+0xb8c>
   177bc:	add	r1, pc, r0
   177c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177c4:	sub	r2, fp, #88	; 0x58
   177c8:	bl	11f08 <__isoc99_sscanf@plt>
   177cc:	str	r0, [fp, #-92]	; 0xffffffa4
   177d0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   177d4:	mvn	r1, #0
   177d8:	cmp	r1, r0
   177dc:	bne	177ec <table_cell_from_buffer@@Base+0x3d8>
   177e0:	mvn	r0, #0
   177e4:	str	r0, [fp, #-28]	; 0xffffffe4
   177e8:	b	17820 <table_cell_from_buffer@@Base+0x40c>
   177ec:	ldr	r0, [fp, #-92]	; 0xffffffa4
   177f0:	movw	r1, #1
   177f4:	cmp	r1, r0
   177f8:	beq	17808 <table_cell_from_buffer@@Base+0x3f4>
   177fc:	mvn	r0, #0
   17800:	str	r0, [fp, #-28]	; 0xffffffe4
   17804:	b	1781c <table_cell_from_buffer@@Base+0x408>
   17808:	ldr	r0, [fp, #-12]
   1780c:	ldr	r1, [fp, #-16]
   17810:	ldr	r2, [fp, #-20]	; 0xffffffec
   17814:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17818:	bl	16624 <table_set_uint32@@Base>
   1781c:	b	17820 <table_cell_from_buffer@@Base+0x40c>
   17820:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17824:	ldr	r0, [pc, #1904]	; 17f9c <table_cell_from_buffer@@Base+0xb88>
   17828:	add	r1, pc, r0
   1782c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17830:	sub	r2, fp, #104	; 0x68
   17834:	bl	11f08 <__isoc99_sscanf@plt>
   17838:	str	r0, [fp, #-108]	; 0xffffff94
   1783c:	ldr	r0, [fp, #-108]	; 0xffffff94
   17840:	mvn	r1, #0
   17844:	cmp	r1, r0
   17848:	bne	17858 <table_cell_from_buffer@@Base+0x444>
   1784c:	mvn	r0, #0
   17850:	str	r0, [fp, #-28]	; 0xffffffe4
   17854:	b	1789c <table_cell_from_buffer@@Base+0x488>
   17858:	ldr	r0, [fp, #-108]	; 0xffffff94
   1785c:	movw	r1, #1
   17860:	cmp	r1, r0
   17864:	beq	17874 <table_cell_from_buffer@@Base+0x460>
   17868:	mvn	r0, #0
   1786c:	str	r0, [fp, #-28]	; 0xffffffe4
   17870:	b	17898 <table_cell_from_buffer@@Base+0x484>
   17874:	ldr	r0, [fp, #-12]
   17878:	ldr	r1, [fp, #-16]
   1787c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17880:	ldr	r3, [fp, #-104]	; 0xffffff98
   17884:	ldr	ip, [fp, #-100]	; 0xffffff9c
   17888:	mov	lr, sp
   1788c:	str	ip, [lr, #4]
   17890:	str	r3, [lr]
   17894:	bl	16664 <table_set_int64@@Base>
   17898:	b	1789c <table_cell_from_buffer@@Base+0x488>
   1789c:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   178a0:	ldr	r0, [pc, #1776]	; 17f98 <table_cell_from_buffer@@Base+0xb84>
   178a4:	add	r1, pc, r0
   178a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178ac:	sub	r2, fp, #120	; 0x78
   178b0:	bl	11f08 <__isoc99_sscanf@plt>
   178b4:	str	r0, [fp, #-124]	; 0xffffff84
   178b8:	ldr	r0, [fp, #-124]	; 0xffffff84
   178bc:	mvn	r1, #0
   178c0:	cmp	r1, r0
   178c4:	bne	178d4 <table_cell_from_buffer@@Base+0x4c0>
   178c8:	mvn	r0, #0
   178cc:	str	r0, [fp, #-28]	; 0xffffffe4
   178d0:	b	17918 <table_cell_from_buffer@@Base+0x504>
   178d4:	ldr	r0, [fp, #-124]	; 0xffffff84
   178d8:	movw	r1, #1
   178dc:	cmp	r1, r0
   178e0:	beq	178f0 <table_cell_from_buffer@@Base+0x4dc>
   178e4:	mvn	r0, #0
   178e8:	str	r0, [fp, #-28]	; 0xffffffe4
   178ec:	b	17914 <table_cell_from_buffer@@Base+0x500>
   178f0:	ldr	r0, [fp, #-12]
   178f4:	ldr	r1, [fp, #-16]
   178f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   178fc:	ldr	r3, [fp, #-120]	; 0xffffff88
   17900:	ldr	ip, [fp, #-116]	; 0xffffff8c
   17904:	mov	lr, sp
   17908:	str	ip, [lr, #4]
   1790c:	str	r3, [lr]
   17910:	bl	166b0 <table_set_uint64@@Base>
   17914:	b	17918 <table_cell_from_buffer@@Base+0x504>
   17918:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   1791c:	ldr	r0, [pc, #1648]	; 17f94 <table_cell_from_buffer@@Base+0xb80>
   17920:	add	r1, pc, r0
   17924:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17928:	sub	r2, fp, #126	; 0x7e
   1792c:	bl	11f08 <__isoc99_sscanf@plt>
   17930:	str	r0, [fp, #-132]	; 0xffffff7c
   17934:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17938:	mvn	r1, #0
   1793c:	cmp	r1, r0
   17940:	bne	17950 <table_cell_from_buffer@@Base+0x53c>
   17944:	mvn	r0, #0
   17948:	str	r0, [fp, #-28]	; 0xffffffe4
   1794c:	b	17984 <table_cell_from_buffer@@Base+0x570>
   17950:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17954:	movw	r1, #1
   17958:	cmp	r1, r0
   1795c:	beq	1796c <table_cell_from_buffer@@Base+0x558>
   17960:	mvn	r0, #0
   17964:	str	r0, [fp, #-28]	; 0xffffffe4
   17968:	b	17980 <table_cell_from_buffer@@Base+0x56c>
   1796c:	ldr	r0, [fp, #-12]
   17970:	ldr	r1, [fp, #-16]
   17974:	ldr	r2, [fp, #-20]	; 0xffffffec
   17978:	ldrsh	r3, [fp, #-126]	; 0xffffff82
   1797c:	bl	166fc <table_set_short@@Base>
   17980:	b	17984 <table_cell_from_buffer@@Base+0x570>
   17984:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17988:	ldr	r0, [pc, #1536]	; 17f90 <table_cell_from_buffer@@Base+0xb7c>
   1798c:	add	r1, pc, r0
   17990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17994:	sub	r2, fp, #134	; 0x86
   17998:	bl	11f08 <__isoc99_sscanf@plt>
   1799c:	str	r0, [fp, #-140]	; 0xffffff74
   179a0:	ldr	r0, [fp, #-140]	; 0xffffff74
   179a4:	mvn	r1, #0
   179a8:	cmp	r1, r0
   179ac:	bne	179bc <table_cell_from_buffer@@Base+0x5a8>
   179b0:	mvn	r0, #0
   179b4:	str	r0, [fp, #-28]	; 0xffffffe4
   179b8:	b	179f0 <table_cell_from_buffer@@Base+0x5dc>
   179bc:	ldr	r0, [fp, #-140]	; 0xffffff74
   179c0:	movw	r1, #1
   179c4:	cmp	r1, r0
   179c8:	beq	179d8 <table_cell_from_buffer@@Base+0x5c4>
   179cc:	mvn	r0, #0
   179d0:	str	r0, [fp, #-28]	; 0xffffffe4
   179d4:	b	179ec <table_cell_from_buffer@@Base+0x5d8>
   179d8:	ldr	r0, [fp, #-12]
   179dc:	ldr	r1, [fp, #-16]
   179e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   179e4:	ldrh	r3, [fp, #-134]	; 0xffffff7a
   179e8:	bl	1673c <table_set_ushort@@Base>
   179ec:	b	179f0 <table_cell_from_buffer@@Base+0x5dc>
   179f0:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   179f4:	ldr	r0, [pc, #1424]	; 17f8c <table_cell_from_buffer@@Base+0xb78>
   179f8:	add	r1, pc, r0
   179fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a00:	sub	r2, fp, #144	; 0x90
   17a04:	bl	11f08 <__isoc99_sscanf@plt>
   17a08:	str	r0, [fp, #-148]	; 0xffffff6c
   17a0c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17a10:	mvn	r1, #0
   17a14:	cmp	r1, r0
   17a18:	bne	17a28 <table_cell_from_buffer@@Base+0x614>
   17a1c:	mvn	r0, #0
   17a20:	str	r0, [fp, #-28]	; 0xffffffe4
   17a24:	b	17a5c <table_cell_from_buffer@@Base+0x648>
   17a28:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17a2c:	movw	r1, #1
   17a30:	cmp	r1, r0
   17a34:	beq	17a44 <table_cell_from_buffer@@Base+0x630>
   17a38:	mvn	r0, #0
   17a3c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a40:	b	17a58 <table_cell_from_buffer@@Base+0x644>
   17a44:	ldr	r0, [fp, #-12]
   17a48:	ldr	r1, [fp, #-16]
   17a4c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a50:	ldr	r3, [fp, #-144]	; 0xffffff70
   17a54:	bl	1677c <table_set_long@@Base>
   17a58:	b	17a5c <table_cell_from_buffer@@Base+0x648>
   17a5c:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17a60:	ldr	r0, [pc, #1312]	; 17f88 <table_cell_from_buffer@@Base+0xb74>
   17a64:	add	r1, pc, r0
   17a68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a6c:	sub	r2, fp, #152	; 0x98
   17a70:	bl	11f08 <__isoc99_sscanf@plt>
   17a74:	str	r0, [fp, #-156]	; 0xffffff64
   17a78:	ldr	r0, [fp, #-156]	; 0xffffff64
   17a7c:	mvn	r1, #0
   17a80:	cmp	r1, r0
   17a84:	bne	17a94 <table_cell_from_buffer@@Base+0x680>
   17a88:	mvn	r0, #0
   17a8c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a90:	b	17ac8 <table_cell_from_buffer@@Base+0x6b4>
   17a94:	ldr	r0, [fp, #-156]	; 0xffffff64
   17a98:	movw	r1, #1
   17a9c:	cmp	r1, r0
   17aa0:	beq	17ab0 <table_cell_from_buffer@@Base+0x69c>
   17aa4:	mvn	r0, #0
   17aa8:	str	r0, [fp, #-28]	; 0xffffffe4
   17aac:	b	17ac4 <table_cell_from_buffer@@Base+0x6b0>
   17ab0:	ldr	r0, [fp, #-12]
   17ab4:	ldr	r1, [fp, #-16]
   17ab8:	ldr	r2, [fp, #-20]	; 0xffffffec
   17abc:	ldr	r3, [fp, #-152]	; 0xffffff68
   17ac0:	bl	167bc <table_set_ulong@@Base>
   17ac4:	b	17ac8 <table_cell_from_buffer@@Base+0x6b4>
   17ac8:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17acc:	ldr	r0, [pc, #1200]	; 17f84 <table_cell_from_buffer@@Base+0xb70>
   17ad0:	add	r1, pc, r0
   17ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ad8:	sub	r2, fp, #168	; 0xa8
   17adc:	bl	11f08 <__isoc99_sscanf@plt>
   17ae0:	str	r0, [fp, #-172]	; 0xffffff54
   17ae4:	ldr	r0, [fp, #-172]	; 0xffffff54
   17ae8:	mvn	r1, #0
   17aec:	cmp	r1, r0
   17af0:	bne	17b00 <table_cell_from_buffer@@Base+0x6ec>
   17af4:	mvn	r0, #0
   17af8:	str	r0, [fp, #-28]	; 0xffffffe4
   17afc:	b	17b44 <table_cell_from_buffer@@Base+0x730>
   17b00:	ldr	r0, [fp, #-172]	; 0xffffff54
   17b04:	movw	r1, #1
   17b08:	cmp	r1, r0
   17b0c:	beq	17b1c <table_cell_from_buffer@@Base+0x708>
   17b10:	mvn	r0, #0
   17b14:	str	r0, [fp, #-28]	; 0xffffffe4
   17b18:	b	17b40 <table_cell_from_buffer@@Base+0x72c>
   17b1c:	ldr	r0, [fp, #-12]
   17b20:	ldr	r1, [fp, #-16]
   17b24:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b28:	ldr	r3, [fp, #-168]	; 0xffffff58
   17b2c:	ldr	ip, [fp, #-164]	; 0xffffff5c
   17b30:	mov	lr, sp
   17b34:	str	ip, [lr, #4]
   17b38:	str	r3, [lr]
   17b3c:	bl	167fc <table_set_llong@@Base>
   17b40:	b	17b44 <table_cell_from_buffer@@Base+0x730>
   17b44:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17b48:	ldr	r0, [pc, #1072]	; 17f80 <table_cell_from_buffer@@Base+0xb6c>
   17b4c:	add	r1, pc, r0
   17b50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b54:	sub	r2, fp, #184	; 0xb8
   17b58:	bl	11f08 <__isoc99_sscanf@plt>
   17b5c:	str	r0, [fp, #-188]	; 0xffffff44
   17b60:	ldr	r0, [fp, #-188]	; 0xffffff44
   17b64:	mvn	r1, #0
   17b68:	cmp	r1, r0
   17b6c:	bne	17b7c <table_cell_from_buffer@@Base+0x768>
   17b70:	mvn	r0, #0
   17b74:	str	r0, [fp, #-28]	; 0xffffffe4
   17b78:	b	17bc0 <table_cell_from_buffer@@Base+0x7ac>
   17b7c:	ldr	r0, [fp, #-188]	; 0xffffff44
   17b80:	movw	r1, #1
   17b84:	cmp	r1, r0
   17b88:	beq	17b98 <table_cell_from_buffer@@Base+0x784>
   17b8c:	mvn	r0, #0
   17b90:	str	r0, [fp, #-28]	; 0xffffffe4
   17b94:	b	17bbc <table_cell_from_buffer@@Base+0x7a8>
   17b98:	ldr	r0, [fp, #-12]
   17b9c:	ldr	r1, [fp, #-16]
   17ba0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ba4:	ldr	r3, [fp, #-184]	; 0xffffff48
   17ba8:	ldr	ip, [fp, #-180]	; 0xffffff4c
   17bac:	mov	lr, sp
   17bb0:	str	ip, [lr, #4]
   17bb4:	str	r3, [lr]
   17bb8:	bl	16848 <table_set_ullong@@Base>
   17bbc:	b	17bc0 <table_cell_from_buffer@@Base+0x7ac>
   17bc0:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17bc4:	ldr	r0, [pc, #944]	; 17f7c <table_cell_from_buffer@@Base+0xb68>
   17bc8:	add	r1, pc, r0
   17bcc:	add	r2, sp, #84	; 0x54
   17bd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bd4:	bl	11f08 <__isoc99_sscanf@plt>
   17bd8:	str	r0, [sp, #80]	; 0x50
   17bdc:	ldr	r0, [sp, #80]	; 0x50
   17be0:	mvn	r1, #0
   17be4:	cmp	r1, r0
   17be8:	bne	17bf8 <table_cell_from_buffer@@Base+0x7e4>
   17bec:	mvn	r0, #0
   17bf0:	str	r0, [fp, #-28]	; 0xffffffe4
   17bf4:	b	17c2c <table_cell_from_buffer@@Base+0x818>
   17bf8:	ldr	r0, [sp, #80]	; 0x50
   17bfc:	movw	r1, #1
   17c00:	cmp	r1, r0
   17c04:	beq	17c14 <table_cell_from_buffer@@Base+0x800>
   17c08:	mvn	r0, #0
   17c0c:	str	r0, [fp, #-28]	; 0xffffffe4
   17c10:	b	17c28 <table_cell_from_buffer@@Base+0x814>
   17c14:	add	r3, sp, #84	; 0x54
   17c18:	ldr	r0, [fp, #-12]
   17c1c:	ldr	r1, [fp, #-16]
   17c20:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c24:	bl	16954 <table_set_string@@Base>
   17c28:	b	17c2c <table_cell_from_buffer@@Base+0x818>
   17c2c:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17c30:	ldr	r0, [pc, #832]	; 17f78 <table_cell_from_buffer@@Base+0xb64>
   17c34:	add	r1, pc, r0
   17c38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c3c:	add	r2, sp, #76	; 0x4c
   17c40:	bl	11f08 <__isoc99_sscanf@plt>
   17c44:	str	r0, [sp, #72]	; 0x48
   17c48:	ldr	r0, [sp, #72]	; 0x48
   17c4c:	mvn	r1, #0
   17c50:	cmp	r1, r0
   17c54:	bne	17c64 <table_cell_from_buffer@@Base+0x850>
   17c58:	mvn	r0, #0
   17c5c:	str	r0, [fp, #-28]	; 0xffffffe4
   17c60:	b	17c98 <table_cell_from_buffer@@Base+0x884>
   17c64:	ldr	r0, [sp, #72]	; 0x48
   17c68:	movw	r1, #1
   17c6c:	cmp	r1, r0
   17c70:	beq	17c80 <table_cell_from_buffer@@Base+0x86c>
   17c74:	mvn	r0, #0
   17c78:	str	r0, [fp, #-28]	; 0xffffffe4
   17c7c:	b	17c94 <table_cell_from_buffer@@Base+0x880>
   17c80:	ldr	r0, [fp, #-12]
   17c84:	ldr	r1, [fp, #-16]
   17c88:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c8c:	vldr	s0, [sp, #76]	; 0x4c
   17c90:	bl	16894 <table_set_float@@Base>
   17c94:	b	17c98 <table_cell_from_buffer@@Base+0x884>
   17c98:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17c9c:	ldr	r0, [pc, #720]	; 17f74 <table_cell_from_buffer@@Base+0xb60>
   17ca0:	add	r1, pc, r0
   17ca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ca8:	add	r2, sp, #64	; 0x40
   17cac:	bl	11f08 <__isoc99_sscanf@plt>
   17cb0:	str	r0, [sp, #60]	; 0x3c
   17cb4:	ldr	r0, [sp, #60]	; 0x3c
   17cb8:	mvn	r1, #0
   17cbc:	cmp	r1, r0
   17cc0:	bne	17cd0 <table_cell_from_buffer@@Base+0x8bc>
   17cc4:	mvn	r0, #0
   17cc8:	str	r0, [fp, #-28]	; 0xffffffe4
   17ccc:	b	17d04 <table_cell_from_buffer@@Base+0x8f0>
   17cd0:	ldr	r0, [sp, #60]	; 0x3c
   17cd4:	movw	r1, #1
   17cd8:	cmp	r1, r0
   17cdc:	beq	17cec <table_cell_from_buffer@@Base+0x8d8>
   17ce0:	mvn	r0, #0
   17ce4:	str	r0, [fp, #-28]	; 0xffffffe4
   17ce8:	b	17d00 <table_cell_from_buffer@@Base+0x8ec>
   17cec:	ldr	r0, [fp, #-12]
   17cf0:	ldr	r1, [fp, #-16]
   17cf4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17cf8:	vldr	d0, [sp, #64]	; 0x40
   17cfc:	bl	168d4 <table_set_double@@Base>
   17d00:	b	17d04 <table_cell_from_buffer@@Base+0x8f0>
   17d04:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17d08:	ldr	r0, [pc, #608]	; 17f70 <table_cell_from_buffer@@Base+0xb5c>
   17d0c:	add	r1, pc, r0
   17d10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d14:	add	r2, sp, #48	; 0x30
   17d18:	bl	11f08 <__isoc99_sscanf@plt>
   17d1c:	str	r0, [sp, #44]	; 0x2c
   17d20:	ldr	r0, [sp, #44]	; 0x2c
   17d24:	mvn	r1, #0
   17d28:	cmp	r1, r0
   17d2c:	bne	17d3c <table_cell_from_buffer@@Base+0x928>
   17d30:	mvn	r0, #0
   17d34:	str	r0, [fp, #-28]	; 0xffffffe4
   17d38:	b	17d70 <table_cell_from_buffer@@Base+0x95c>
   17d3c:	ldr	r0, [sp, #44]	; 0x2c
   17d40:	movw	r1, #1
   17d44:	cmp	r1, r0
   17d48:	beq	17d58 <table_cell_from_buffer@@Base+0x944>
   17d4c:	mvn	r0, #0
   17d50:	str	r0, [fp, #-28]	; 0xffffffe4
   17d54:	b	17d6c <table_cell_from_buffer@@Base+0x958>
   17d58:	ldr	r0, [fp, #-12]
   17d5c:	ldr	r1, [fp, #-16]
   17d60:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d64:	vldr	d0, [sp, #48]	; 0x30
   17d68:	bl	16914 <table_set_ldouble@@Base>
   17d6c:	b	17d70 <table_cell_from_buffer@@Base+0x95c>
   17d70:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17d74:	ldr	r0, [pc, #496]	; 17f6c <table_cell_from_buffer@@Base+0xb58>
   17d78:	add	r1, pc, r0
   17d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d80:	add	r2, sp, #40	; 0x28
   17d84:	bl	11f08 <__isoc99_sscanf@plt>
   17d88:	str	r0, [sp, #36]	; 0x24
   17d8c:	ldr	r0, [sp, #36]	; 0x24
   17d90:	mvn	r1, #0
   17d94:	cmp	r1, r0
   17d98:	bne	17da8 <table_cell_from_buffer@@Base+0x994>
   17d9c:	mvn	r0, #0
   17da0:	str	r0, [fp, #-28]	; 0xffffffe4
   17da4:	b	17e0c <table_cell_from_buffer@@Base+0x9f8>
   17da8:	ldr	r0, [sp, #36]	; 0x24
   17dac:	movw	r1, #1
   17db0:	cmp	r1, r0
   17db4:	beq	17dc4 <table_cell_from_buffer@@Base+0x9b0>
   17db8:	mvn	r0, #0
   17dbc:	str	r0, [fp, #-28]	; 0xffffffe4
   17dc0:	b	17e08 <table_cell_from_buffer@@Base+0x9f4>
   17dc4:	ldr	r0, [sp, #40]	; 0x28
   17dc8:	cmp	r0, #0
   17dcc:	beq	17dec <table_cell_from_buffer@@Base+0x9d8>
   17dd0:	ldr	r0, [fp, #-12]
   17dd4:	ldr	r1, [fp, #-16]
   17dd8:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ddc:	movw	r3, #1
   17de0:	and	r3, r3, #1
   17de4:	bl	16420 <table_set_bool@@Base>
   17de8:	b	17e04 <table_cell_from_buffer@@Base+0x9f0>
   17dec:	ldr	r0, [fp, #-12]
   17df0:	ldr	r1, [fp, #-16]
   17df4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17df8:	movw	r3, #0
   17dfc:	and	r3, r3, #1
   17e00:	bl	16420 <table_set_bool@@Base>
   17e04:	b	17e08 <table_cell_from_buffer@@Base+0x9f4>
   17e08:	b	17e0c <table_cell_from_buffer@@Base+0x9f8>
   17e0c:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17e10:	ldr	r0, [pc, #336]	; 17f68 <table_cell_from_buffer@@Base+0xb54>
   17e14:	add	r1, pc, r0
   17e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e1c:	add	r2, sp, #35	; 0x23
   17e20:	bl	11f08 <__isoc99_sscanf@plt>
   17e24:	str	r0, [sp, #28]
   17e28:	ldr	r0, [sp, #28]
   17e2c:	mvn	r1, #0
   17e30:	cmp	r1, r0
   17e34:	bne	17e44 <table_cell_from_buffer@@Base+0xa30>
   17e38:	mvn	r0, #0
   17e3c:	str	r0, [fp, #-28]	; 0xffffffe4
   17e40:	b	17e78 <table_cell_from_buffer@@Base+0xa64>
   17e44:	ldr	r0, [sp, #28]
   17e48:	movw	r1, #1
   17e4c:	cmp	r1, r0
   17e50:	beq	17e60 <table_cell_from_buffer@@Base+0xa4c>
   17e54:	mvn	r0, #0
   17e58:	str	r0, [fp, #-28]	; 0xffffffe4
   17e5c:	b	17e74 <table_cell_from_buffer@@Base+0xa60>
   17e60:	ldr	r0, [fp, #-12]
   17e64:	ldr	r1, [fp, #-16]
   17e68:	ldr	r2, [fp, #-20]	; 0xffffffec
   17e6c:	ldrb	r3, [sp, #35]	; 0x23
   17e70:	bl	16994 <table_set_char@@Base>
   17e74:	b	17e78 <table_cell_from_buffer@@Base+0xa64>
   17e78:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17e7c:	ldr	r0, [pc, #224]	; 17f64 <table_cell_from_buffer@@Base+0xb50>
   17e80:	add	r1, pc, r0
   17e84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e88:	add	r2, sp, #27
   17e8c:	bl	11f08 <__isoc99_sscanf@plt>
   17e90:	str	r0, [sp, #20]
   17e94:	ldr	r0, [sp, #20]
   17e98:	mvn	r1, #0
   17e9c:	cmp	r1, r0
   17ea0:	bne	17eb0 <table_cell_from_buffer@@Base+0xa9c>
   17ea4:	mvn	r0, #0
   17ea8:	str	r0, [fp, #-28]	; 0xffffffe4
   17eac:	b	17ee4 <table_cell_from_buffer@@Base+0xad0>
   17eb0:	ldr	r0, [sp, #20]
   17eb4:	movw	r1, #1
   17eb8:	cmp	r1, r0
   17ebc:	beq	17ecc <table_cell_from_buffer@@Base+0xab8>
   17ec0:	mvn	r0, #0
   17ec4:	str	r0, [fp, #-28]	; 0xffffffe4
   17ec8:	b	17ee0 <table_cell_from_buffer@@Base+0xacc>
   17ecc:	ldr	r0, [fp, #-12]
   17ed0:	ldr	r1, [fp, #-16]
   17ed4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ed8:	ldrb	r3, [sp, #27]
   17edc:	bl	169d4 <table_set_uchar@@Base>
   17ee0:	b	17ee4 <table_cell_from_buffer@@Base+0xad0>
   17ee4:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17ee8:	ldr	r0, [pc, #112]	; 17f60 <table_cell_from_buffer@@Base+0xb4c>
   17eec:	add	r1, pc, r0
   17ef0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ef4:	add	r2, sp, #16
   17ef8:	bl	11f08 <__isoc99_sscanf@plt>
   17efc:	str	r0, [sp, #12]
   17f00:	ldr	r0, [sp, #12]
   17f04:	mvn	r1, #0
   17f08:	cmp	r1, r0
   17f0c:	bne	17f1c <table_cell_from_buffer@@Base+0xb08>
   17f10:	mvn	r0, #0
   17f14:	str	r0, [fp, #-28]	; 0xffffffe4
   17f18:	b	17f50 <table_cell_from_buffer@@Base+0xb3c>
   17f1c:	ldr	r0, [sp, #12]
   17f20:	movw	r1, #1
   17f24:	cmp	r1, r0
   17f28:	beq	17f38 <table_cell_from_buffer@@Base+0xb24>
   17f2c:	mvn	r0, #0
   17f30:	str	r0, [fp, #-28]	; 0xffffffe4
   17f34:	b	17f4c <table_cell_from_buffer@@Base+0xb38>
   17f38:	ldr	r0, [fp, #-12]
   17f3c:	ldr	r1, [fp, #-16]
   17f40:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f44:	ldr	r3, [sp, #16]
   17f48:	bl	16a14 <table_set_ptr@@Base>
   17f4c:	b	17f50 <table_cell_from_buffer@@Base+0xb3c>
   17f50:	b	17f54 <table_cell_from_buffer@@Base+0xb40>
   17f54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17f58:	sub	sp, fp, #8
   17f5c:	pop	{r4, r5, fp, pc}
   17f60:	andeq	r0, r0, pc, lsr #4
   17f64:	muleq	r0, r8, r2
   17f68:	andeq	r0, r0, r4, lsl #6
   17f6c:	andeq	r0, r0, r2, ror r3
   17f70:	andeq	r0, r0, r8, lsl #8
   17f74:	andeq	r0, r0, r0, ror r4
   17f78:	ldrdeq	r0, [r0], -r9
   17f7c:	andeq	r0, r0, r2, asr #10
   17f80:	andeq	r0, r0, r9, lsr #11
   17f84:	andeq	r0, r0, r0, lsr #12
   17f88:	andeq	r0, r0, r2, lsr #13
   17f8c:	andeq	r0, r0, sl, lsl #14
   17f90:	andeq	r0, r0, r2, ror r7
   17f94:	ldrdeq	r0, [r0], -sl
   17f98:	andeq	r0, r0, r1, asr r8
   17f9c:	andeq	r0, r0, r8, asr #17
   17fa0:	andeq	r0, r0, r1, lsr r9
   17fa4:	muleq	r0, sl, r9
   17fa8:	andeq	r0, r0, sl, lsl sl
   17fac:	andeq	r0, r0, r2, lsl #21
   17fb0:	andeq	r0, r0, r7, lsl fp
   17fb4:	andeq	r0, r0, lr, ror fp
   17fb8:			; <UNDEFINED> instruction: 0x00000bb9
   17fbc:	andeq	r0, r0, r2, lsr #24

00017fc0 <table_cell_nullify@@Base>:
   17fc0:	push	{fp, lr}
   17fc4:	mov	fp, sp
   17fc8:	sub	sp, sp, #16
   17fcc:	str	r0, [fp, #-4]
   17fd0:	str	r1, [sp, #8]
   17fd4:	str	r2, [sp, #4]
   17fd8:	ldr	r0, [fp, #-4]
   17fdc:	ldr	r1, [sp, #8]
   17fe0:	ldr	r2, [sp, #4]
   17fe4:	bl	16a94 <table_get_cell_ptr@@Base>
   17fe8:	str	r0, [sp]
   17fec:	ldr	r0, [sp]
   17ff0:	ldr	r0, [r0]
   17ff4:	movw	r1, #0
   17ff8:	cmp	r0, r1
   17ffc:	beq	18018 <table_cell_nullify@@Base+0x58>
   18000:	ldr	r0, [sp]
   18004:	ldr	r0, [r0]
   18008:	bl	11ea8 <free@plt>
   1800c:	ldr	r0, [sp]
   18010:	movw	r1, #0
   18014:	str	r1, [r0]
   18018:	movw	r0, #0
   1801c:	mov	sp, fp
   18020:	pop	{fp, pc}

00018024 <__libc_csu_init@@Base>:
   18024:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18028:	mov	r7, r0
   1802c:	ldr	r6, [pc, #72]	; 1807c <__libc_csu_init@@Base+0x58>
   18030:	ldr	r5, [pc, #72]	; 18080 <__libc_csu_init@@Base+0x5c>
   18034:	add	r6, pc, r6
   18038:	add	r5, pc, r5
   1803c:	sub	r6, r6, r5
   18040:	mov	r8, r1
   18044:	mov	r9, r2
   18048:	bl	11e70 <strcmp@plt-0x20>
   1804c:	asrs	r6, r6, #2
   18050:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18054:	mov	r4, #0
   18058:	add	r4, r4, #1
   1805c:	ldr	r3, [r5], #4
   18060:	mov	r2, r9
   18064:	mov	r1, r8
   18068:	mov	r0, r7
   1806c:	blx	r3
   18070:	cmp	r6, r4
   18074:	bne	18058 <__libc_csu_init@@Base+0x34>
   18078:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1807c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   18080:	andeq	r0, r1, r8, asr #29

00018084 <__libc_csu_fini@@Base>:
   18084:	bx	lr

Disassembly of section .fini:

00018088 <.fini>:
   18088:	push	{r3, lr}
   1808c:	pop	{r3, pc}
