// Seed: 3178835708
module module_0 (
    input supply0 id_0,
    output tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wire id_2,
    output tri0 id_3,
    input tri id_4,
    output supply0 id_5,
    output wire id_6,
    input tri1 id_7
);
  and primCall (id_5, id_0, id_2, id_4, id_7);
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_9, id_10;
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output uwire id_3,
    output logic id_4[1 : -1  ===  1],
    output uwire id_5
);
  always_latch id_4 = 1;
  always id_4 <= 1'b0;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
