

Implementation tool: Xilinx Vivado v.2016.3
Project:             mandel1
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Mon Nov 21 10:14:11 CET 2016

#=== Post-Implementation Resource usage ===
SLICE:         2651
LUT:           8704
FF:            6262
DSP:             39
BRAM:             0
SRL:            160
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.937
CP achieved post-implemetation:    9.462
Timing met
