read_verilog ../top.v
prep -auto-top
synth -top top

