
*** Running vivado
    with args -log butterfly.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source butterfly.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source butterfly.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/utils_1/imports/synth_1/butterfly.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/utils_1/imports/synth_1/butterfly.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top butterfly -part xcau25p-sfvb784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau25p'
INFO: [Device 21-403] Loading part xcau25p-sfvb784-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11412
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1865.812 ; gain = 370.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/new/butterfly.v:97]
INFO: [Synth 8-6157] synthesizing module 'MULT3' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.runs/synth_1/.Xil/Vivado-19504-DESKTOP-21L0LE9/realtime/MULT3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MULT3' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.runs/synth_1/.Xil/Vivado-19504-DESKTOP-21L0LE9/realtime/MULT3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'barrett' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/barrett.v:57]
INFO: [Synth 8-6157] synthesizing module 'MULT6' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.runs/synth_1/.Xil/Vivado-19504-DESKTOP-21L0LE9/realtime/MULT6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MULT6' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.runs/synth_1/.Xil/Vivado-19504-DESKTOP-21L0LE9/realtime/MULT6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'barrett' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/barrett.v:57]
INFO: [Synth 8-6157] synthesizing module 'BKmodADD' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodADD.v:21]
INFO: [Synth 8-6157] synthesizing module 'pg16SUM' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodADD.v:126]
INFO: [Synth 8-6155] done synthesizing module 'pg16SUM' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodADD.v:126]
INFO: [Synth 8-6157] synthesizing module 'GrayCell' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/GrayCell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GrayCell' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/GrayCell.v:1]
INFO: [Synth 8-6157] synthesizing module 'BlackCell' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BlackCell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BlackCell' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BlackCell.v:1]
INFO: [Synth 8-6157] synthesizing module 'xor16SUM' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodADD.v:105]
INFO: [Synth 8-6155] done synthesizing module 'xor16SUM' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodADD.v:105]
INFO: [Synth 8-6155] done synthesizing module 'BKmodADD' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodADD.v:21]
INFO: [Synth 8-6157] synthesizing module 'BKmodSUB' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodSUB.v:22]
INFO: [Synth 8-6157] synthesizing module 'pg16SUB' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodSUB.v:126]
INFO: [Synth 8-6155] done synthesizing module 'pg16SUB' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodSUB.v:126]
INFO: [Synth 8-6157] synthesizing module 'xor16SUB' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodSUB.v:106]
INFO: [Synth 8-6155] done synthesizing module 'xor16SUB' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodSUB.v:106]
INFO: [Synth 8-6155] done synthesizing module 'BKmodSUB' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/BKmodSUB.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux_xx2' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/mux_xx2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux_xx2' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/imports/BUKYBER/mux_xx2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/sources_1/new/butterfly.v:97]
WARNING: [Synth 8-7129] Port d[15] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[14] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[13] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[12] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[11] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[10] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[9] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[8] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[7] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[6] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[5] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[4] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module mux_xx2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module barrett is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.887 ; gain = 462.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.887 ; gain = 462.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.887 ; gain = 462.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1957.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.gen/sources_1/ip/MULT3/MULT3/MULT3_in_context.xdc] for cell 'iMULT31'
Finished Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.gen/sources_1/ip/MULT3/MULT3/MULT3_in_context.xdc] for cell 'iMULT31'
Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibarrett/iMULT62'
Finished Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibarrett/iMULT62'
Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibarrett/iMULT63'
Finished Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibarrett/iMULT63'
Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/constrs_1/new/428.xdc]
Finished Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.srcs/constrs_1/new/428.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2039.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2039.789 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'iMULT31' at clock pin 'CLK' is different from the actual clock period '2.336', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'ibarrett/iMULT62' at clock pin 'CLK' is different from the actual clock period '2.336', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'ibarrett/iMULT63' at clock pin 'CLK' is different from the actual clock period '2.336', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.789 ; gain = 544.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau25p-sfvb784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2039.789 ; gain = 544.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for iMULT31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ibarrett/iMULT62. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ibarrett/iMULT63. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2039.789 ; gain = 544.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2039.789 ; gain = 544.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1200 (col length:96)
BRAMs: 600 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rst in module butterfly is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2039.789 ; gain = 544.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2415.488 ; gain = 920.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2415.637 ; gain = 920.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2434.734 ; gain = 939.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MULT3         |         1|
|2     |MULT6         |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |MULT3  |     1|
|2     |MULT6  |     2|
|4     |CARRY8 |     5|
|5     |LUT1   |     2|
|6     |LUT2   |    19|
|7     |LUT3   |     2|
|8     |LUT4   |    38|
|9     |LUT5   |    64|
|10    |LUT6   |    83|
|11    |IBUF   |    51|
|12    |OBUF   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2447.328 ; gain = 870.484
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2447.328 ; gain = 952.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2459.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2481.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 51 instances

Synth Design complete, checksum: ac2bf8b0
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/BU/BU.runs/synth_1/butterfly.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file butterfly_utilization_synth.rpt -pb butterfly_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 19:40:59 2023...
