module rom_ip_top(Clk, Rst_n, address, q);

	input Clk;
	input Rst_n;
	input [7:0] address;
	
	output reg [7:0] q;	
	
	rom rom(
		.address(address),
		.clock(Clk),
		.q(q)
	);
	
	always@(posedge Clk or negedge Rst_n)

endmodule
