#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000002b0054e4da0 .scope module, "testbench" "testbench" 2 2;
 .timescale -8 -9;
v000002b0054e5160_0 .net "Rec", 0 0, L_000002b005496f10;  1 drivers
v000002b00549e400_0 .var "SOut", 0 0;
S_000002b0054e4f30 .scope module, "u1" "mymod" 2 5, 3 1 0, S_000002b0054e4da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
L_000002b005496f10 .functor NOT 1, v000002b00549e400_0, C4<0>, C4<0>, C4<0>;
v000002b005499940_0 .net "i", 0 0, v000002b00549e400_0;  1 drivers
v000002b0054e50c0_0 .net "o", 0 0, L_000002b005496f10;  alias, 1 drivers
    .scope S_000002b0054e4da0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b00549e400_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002b0054e4da0;
T_1 ;
T_1.0 ;
    %delay 20, 0;
    %load/vec4 v000002b00549e400_0;
    %inv;
    %store/vec4 v000002b00549e400_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000002b0054e4da0;
T_2 ;
    %vpi_call 2 10 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b0054e4da0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002b0054e4da0;
T_3 ;
    %delay 120, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "mymod.v";
