

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 02:24:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  777078317|  777078317|  7.771 sec|  7.771 sec|  777078317|  777078317|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                              |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name          |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1             |  775972380|  775972380|  51731492|          -|          -|     15|        no|
        | + VITIS_LOOP_32_2            |   51731490|   51731490|   3448766|          -|          -|     15|        no|
        |  ++ VITIS_LOOP_32_2.1        |      14112|      14112|         1|          -|          -|  14112|        no|
        |  ++ VITIS_LOOP_106_1         |     156640|     156640|      4895|          -|          -|     32|        no|
        |   +++ VITIS_LOOP_107_2       |       4893|       4893|       233|          -|          -|     21|        no|
        |    ++++ VITIS_LOOP_108_3     |        231|        231|        11|          -|          -|     21|        no|
        |  ++ VITIS_LOOP_48_4          |    3276716|    3276716|    192748|          -|          -|     17|        no|
        |   +++ VITIS_LOOP_49_5        |     192746|     192746|     11338|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_52_6      |      11335|      11335|      2267|          -|          -|      5|        no|
        |     +++++ VITIS_LOOP_53_7    |       2265|       2265|       453|          -|          -|      5|        no|
        |      ++++++ VITIS_LOOP_61_8  |        451|        451|        14|          -|          -|     32|        no|
        |  ++ VITIS_LOOP_128_2         |       1003|       1003|        59|          -|          -|     17|        no|
        |   +++ VITIS_LOOP_129_3       |         51|         51|         3|          -|          -|     17|        no|
        |  ++ VITIS_LOOP_32_2.5        |        289|        289|         1|          -|          -|    289|        no|
        |- VITIS_LOOP_79_10            |    1105935|    1105935|      4337|          -|          -|    255|        no|
        | + VITIS_LOOP_80_11           |       4335|       4335|        17|          -|          -|    255|        no|
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    1611|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|      82|    -|
|Memory           |       29|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     684|    -|
|Register         |        -|     -|    1152|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       29|     3|    1152|    2377|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       10|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_10ns_6ns_14_1_1_U21  |mul_10ns_6ns_14_1_1  |        0|   0|  0|  62|    0|
    |mul_32s_20s_52_1_1_U20   |mul_32s_20s_52_1_1   |        0|   2|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   2|  0|  82|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22  |ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1  |  (i0 + i1) * i2 + i3|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |                 Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_U     |conv3_input_fm_buffer_RAM_AUTO_1R1W     |       28|  0|   0|    0|  14112|   32|     1|       451584|
    |output_fm_buffer_0_U  |conv3_output_fm_buffer_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    289|   32|     1|         9248|
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                        |       29|  0|   0|    0|  14401|   64|     2|       460832|
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_694_p2    |         +|   0|  0|  30|          23|          18|
    |add_ln106_2_fu_700_p2    |         +|   0|  0|  17|          10|           5|
    |add_ln106_fu_712_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln107_fu_757_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln108_fu_872_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln111_1_fu_890_p2    |         +|   0|  0|  13|           6|           3|
    |add_ln111_fu_900_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln115_1_fu_962_p2    |         +|   0|  0|  27|          20|          20|
    |add_ln115_2_fu_971_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln115_3_fu_731_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln115_4_fu_852_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln115_fu_722_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln128_fu_1282_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln129_fu_1392_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln131_1_fu_1376_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln131_fu_1266_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln31_fu_623_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln32_fu_667_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln48_fu_1020_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln49_fu_1046_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln52_fu_1062_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln53_fu_1118_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln57_fu_1124_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln61_fu_1162_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln62_1_fu_1174_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln62_2_fu_1188_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln62_3_fu_1238_p2    |         +|   0|  0|  60|          53|          53|
    |add_ln62_4_fu_1183_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln62_7_fu_1146_p2    |         +|   0|  0|  17|          10|           5|
    |add_ln62_8_fu_1168_p2    |         +|   0|  0|  19|          12|           7|
    |add_ln62_fu_1098_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln79_fu_1424_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln80_fu_1470_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln82_1_fu_1493_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln82_2_fu_1526_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln82_fu_1488_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln83_fu_1530_p2      |         +|   0|  0|  38|          31|          31|
    |empty_78_fu_683_p2       |         +|   0|  0|  21|          14|           1|
    |empty_79_fu_773_p2       |         +|   0|  0|  17|          10|          10|
    |empty_80_fu_1008_p2      |         +|   0|  0|  16|           9|           9|
    |empty_81_fu_1030_p2      |         +|   0|  0|  16|           9|           9|
    |empty_82_fu_1068_p2      |         +|   0|  0|  12|           5|           5|
    |empty_84_fu_1288_p2      |         +|   0|  0|  15|           8|           8|
    |empty_86_fu_1346_p2      |         +|   0|  0|  64|          64|          64|
    |empty_90_fu_1404_p2      |         +|   0|  0|  16|           9|           1|
    |tmp14_fu_1341_p2         |         +|   0|  0|  64|          64|          64|
    |tmp1_fu_763_p2           |         +|   0|  0|  13|           6|           3|
    |empty_85_fu_1317_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln115_fu_842_p2      |         -|   0|  0|  27|          20|          20|
    |sub_ln82_fu_1454_p2      |         -|   0|  0|  26|          19|          19|
    |exitcond273_fu_677_p2    |      icmp|   0|  0|  21|          14|          13|
    |exitcond6414_fu_1398_p2  |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln106_fu_706_p2     |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln107_fu_751_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln108_fu_866_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln128_fu_1276_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln129_fu_1386_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln31_fu_617_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln32_fu_661_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln48_fu_1014_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln49_fu_1040_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln52_1_fu_914_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln52_2_fu_1056_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln52_fu_786_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln53_fu_1112_p2     |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln61_fu_1156_p2     |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln79_fu_1418_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln80_fu_1464_p2     |      icmp|   0|  0|  15|           8|           2|
    |or_ln51_1_fu_928_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_808_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln51_2_fu_934_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln51_3_fu_942_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_fu_800_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln83_fu_1542_p3   |    select|   0|  0|  31|           1|           1|
    |yClamped_fu_814_p3       |    select|   0|  0|  10|           1|          10|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1611|        1107|        1001|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  296|         66|    1|         66|
    |bx_reg_436                         |    9|          2|    5|         10|
    |by_reg_425                         |    9|          2|    5|         10|
    |conv_i_i102_lcssa14_reg_504        |    9|          2|   32|         64|
    |conv_i_i102_lcssa_lcssa15_reg_482  |    9|          2|   32|         64|
    |empty_83_reg_538                   |    9|          2|   32|         64|
    |empty_89_reg_583                   |    9|          2|    9|         18|
    |empty_reg_380                      |    9|          2|   14|         28|
    |gmem_blk_n_AR                      |    9|          2|    1|          2|
    |gmem_blk_n_AW                      |    9|          2|    1|          2|
    |gmem_blk_n_B                       |    9|          2|    1|          2|
    |gmem_blk_n_R                       |    9|          2|    1|          2|
    |gmem_blk_n_W                       |    9|          2|    1|          2|
    |input_fm_buffer_address0           |   20|          4|   14|         56|
    |input_fm_buffer_d0                 |   14|          3|   32|         96|
    |kx_reg_493                         |    9|          2|    3|          6|
    |ky_reg_471                         |    9|          2|    3|          6|
    |m_axi_gmem_ARADDR                  |   20|          4|   64|        256|
    |m_axi_gmem_AWADDR                  |   14|          3|   64|        192|
    |m_axi_gmem_AWLEN                   |   14|          3|   32|         96|
    |m_axi_gmem_WDATA                   |   14|          3|   32|         96|
    |nin_1_reg_527                      |    9|          2|    6|         12|
    |nin_reg_391                        |    9|          2|    6|         12|
    |output_fm_buffer_0_address0        |   26|          5|    9|         45|
    |output_fm_buffer_0_d0              |   14|          3|   32|         96|
    |phi_mul49_reg_414                  |    9|          2|   23|         46|
    |phi_mul51_reg_516                  |    9|          2|   10|         20|
    |phi_mul53_reg_550                  |    9|          2|   12|         24|
    |phi_mul_reg_402                    |    9|          2|   10|         20|
    |ti_reg_368                         |    9|          2|    4|          8|
    |tj_fu_216                          |    9|          2|    4|          8|
    |tx_1_reg_572                       |    9|          2|    5|         10|
    |tx_reg_459                         |    9|          2|    5|         10|
    |ty_1_reg_561                       |    9|          2|    5|         10|
    |ty_reg_447                         |    9|          2|    5|         10|
    |xr_reg_594                         |    9|          2|    8|         16|
    |yr_fu_220                          |    9|          2|    8|         16|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  684|        150|  531|       1501|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln106_1_reg_1642                |  23|   0|   23|          0|
    |add_ln106_2_reg_1647                |  10|   0|   10|          0|
    |add_ln106_reg_1655                  |   6|   0|    6|          0|
    |add_ln107_reg_1673                  |   5|   0|    5|          0|
    |add_ln108_reg_1691                  |   5|   0|    5|          0|
    |add_ln115_reg_1660                  |  64|   0|   64|          0|
    |add_ln128_reg_1821                  |   5|   0|    5|          0|
    |add_ln129_reg_1840                  |   5|   0|    5|          0|
    |add_ln131_reg_1813                  |   9|   0|    9|          0|
    |add_ln31_reg_1594                   |   4|   0|    4|          0|
    |add_ln32_reg_1629                   |   4|   0|    4|          0|
    |add_ln48_reg_1715                   |   5|   0|    5|          0|
    |add_ln49_reg_1728                   |   5|   0|    5|          0|
    |add_ln52_reg_1741                   |   3|   0|    3|          0|
    |add_ln53_reg_1759                   |   3|   0|    3|          0|
    |add_ln61_reg_1787                   |   6|   0|    6|          0|
    |add_ln62_7_reg_1774                 |  10|   0|   10|          0|
    |add_ln62_8_reg_1792                 |  12|   0|   12|          0|
    |add_ln79_reg_1861                   |   8|   0|    8|          0|
    |add_ln80_reg_1874                   |   8|   0|    8|          0|
    |ap_CS_fsm                           |  65|   0|   65|          0|
    |bx_reg_436                          |   5|   0|    5|          0|
    |by_reg_425                          |   5|   0|    5|          0|
    |conv_i_i102_lcssa14_reg_504         |  32|   0|   32|          0|
    |conv_i_i102_lcssa_lcssa15_reg_482   |  32|   0|   32|          0|
    |empty_80_reg_1707                   |   9|   0|    9|          0|
    |empty_83_reg_538                    |  32|   0|   32|          0|
    |empty_89_reg_583                    |   9|   0|    9|          0|
    |empty_reg_380                       |  14|   0|   14|          0|
    |gmem_addr_4_reg_1826                |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_1702           |  32|   0|   32|          0|
    |gmem_addr_5_reg_1696                |  64|   0|   64|          0|
    |gmem_addr_6_reg_1797                |  64|   0|   64|          0|
    |gmem_addr_read_reg_1886             |  32|   0|   32|          0|
    |gmem_addr_reg_1879                  |  64|   0|   64|          0|
    |input_fm_buffer_addr_1_reg_1683     |  14|   0|   14|          0|
    |input_fm_buffer_addr_2_reg_1779     |  14|   0|   14|          0|
    |kx_reg_493                          |   3|   0|    3|          0|
    |ky_reg_471                          |   3|   0|    3|          0|
    |mul_ln107_reg_1665                  |  14|   0|   14|          0|
    |nin_1_reg_527                       |   6|   0|    6|          0|
    |nin_reg_391                         |   6|   0|    6|          0|
    |output_fm_buffer_0_addr_reg_1720    |   9|   0|    9|          0|
    |output_fm_buffer_0_load_1_reg_1845  |  32|   0|   32|          0|
    |phi_mul49_reg_414                   |  23|   0|   23|          0|
    |phi_mul51_reg_516                   |  10|   0|   10|          0|
    |phi_mul53_reg_550                   |  12|   0|   12|          0|
    |phi_mul_reg_402                     |  10|   0|   10|          0|
    |select_ln83_reg_1896                |  31|   0|   31|          0|
    |sext_ln79_reg_1616                  |  17|   0|   32|         15|
    |sext_ln80_reg_1866                  |  62|   0|   64|          2|
    |sext_ln82_1_reg_1621                |  16|   0|   31|         15|
    |sub_ln115_reg_1678                  |  18|   0|   20|          2|
    |ti_reg_368                          |   4|   0|    4|          0|
    |tj_fu_216                           |   4|   0|    4|          0|
    |tmp_reg_1599                        |   8|   0|    8|          0|
    |trunc_ln62_reg_1803                 |  20|   0|   20|          0|
    |trunc_ln82_reg_1891                 |  31|   0|   31|          0|
    |tx_1_reg_572                        |   5|   0|    5|          0|
    |tx_reg_459                          |   5|   0|    5|          0|
    |ty_1_reg_561                        |   5|   0|    5|          0|
    |ty_reg_447                          |   5|   0|    5|          0|
    |xr_reg_594                          |   8|   0|    8|          0|
    |yr_fu_220                           |   8|   0|    8|          0|
    |zext_ln32_reg_1604                  |   8|   0|   10|          2|
    |zext_ln61_reg_1769                  |   3|   0|   12|          9|
    |zext_ln62_1_reg_1751                |   5|   0|   64|         59|
    |zext_ln62_2_reg_1764                |   5|   0|   14|          9|
    |zext_ln62_reg_1746                  |   5|   0|   10|          5|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1152|   0| 1270|        118|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                  gmem|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   15|     ap_none|  conv3_biases_0_0_val|        scalar|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 48 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 7 
18 --> 19 37 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 22 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 23 
37 --> 38 47 
38 --> 39 
39 --> 40 42 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 37 
47 --> 47 3 
48 --> 49 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 66 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 68 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 69 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 70 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 71 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 74 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv3.cpp:31]   --->   Operation 75 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv3.cpp:31]   --->   Operation 76 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_79_10" [src/conv3.cpp:31]   --->   Operation 77 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:31]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:31]   --->   Operation 79 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv3.cpp:31]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv3.cpp:32]   --->   Operation 81 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv3.cpp:32]   --->   Operation 82 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%yr = alloca i32 1"   --->   Operation 83 'alloca' 'yr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i15.i15, i15 %conv3_biases_0_0_val_read, i15 0" [src/conv3.cpp:82]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i30 %shl_ln" [src/conv3.cpp:79]   --->   Operation 85 'sext' 'sext_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i30 %shl_ln" [src/conv3.cpp:82]   --->   Operation 86 'sext' 'sext_ln82_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 0, i8 %yr" [src/conv3.cpp:79]   --->   Operation 87 'store' 'store_ln79' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_80_11" [src/conv3.cpp:79]   --->   Operation 88 'br' 'br_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %VITIS_LOOP_32_2.split, i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit" [src/conv3.cpp:32]   --->   Operation 89 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv3.cpp:32]   --->   Operation 90 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv3.cpp:32]   --->   Operation 91 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc97" [src/conv3.cpp:32]   --->   Operation 92 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:32]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/conv3.cpp:32]   --->   Operation 94 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln104 = br void %memset.loop.i" [src/conv3.cpp:104->src/conv3.cpp:42]   --->   Operation 95 'br' 'br_ln104' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv3.cpp:31]   --->   Operation 96 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 97 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty = phi i14 0, void %for.body4.split, i14 %empty_78, void %memset.loop.i.split"   --->   Operation 98 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.83ns)   --->   "%exitcond273 = icmp_eq  i14 %empty, i14 14112"   --->   Operation 99 'icmp' 'exitcond273' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.83ns)   --->   "%empty_78 = add i14 %empty, i14 1"   --->   Operation 100 'add' 'empty_78' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond273, void %memset.loop.i.split, void %VITIS_LOOP_107_2.i.preheader"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14112, i64 14112, i64 14112"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast56 = zext i14 %empty"   --->   Operation 103 'zext' 'p_cast56' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast56"   --->   Operation 104 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %input_fm_buffer_addr"   --->   Operation 105 'store' 'store_ln0' <Predicate = (!exitcond273)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln106 = br void %VITIS_LOOP_107_2.i" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 107 'br' 'br_ln106' <Predicate = (exitcond273)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%nin = phi i6 %add_ln106, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 108 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln106_2, void %for.inc25.i, i10 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 109 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%phi_mul49 = phi i23 %add_ln106_1, void %for.inc25.i, i23 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 110 'phi' 'phi_mul49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.92ns)   --->   "%add_ln106_1 = add i23 %phi_mul49, i23 260100" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 111 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln106_2 = add i10 %phi_mul, i10 21" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 112 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_eq  i6 %nin, i6 32" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 113 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln106 = add i6 %nin, i6 1" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 114 'add' 'add_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %VITIS_LOOP_107_2.i.split, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 115 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 117 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i23 %phi_mul49" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 118 'zext' 'zext_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.08ns)   --->   "%add_ln115 = add i64 %zext_ln107, i64 %input_ftmap_read" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 119 'add' 'add_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_3.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 120 'br' 'br_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_5 : Operation 121 [1/1] (0.42ns)   --->   "%br_ln0 = br void %VITIS_LOOP_49_5"   --->   Operation 121 'br' 'br_ln0' <Predicate = (icmp_ln106)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln107, void %for.inc22.i, i5 0, void %VITIS_LOOP_107_2.i.split" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 122 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %by" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 123 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln115_3 = add i10 %phi_mul, i10 %zext_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 124 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i10 %add_ln115_3" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 125 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (2.11ns)   --->   "%mul_ln107 = mul i14 %zext_ln107_1, i14 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 126 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %by" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 127 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i5 %by, i5 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 128 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln107 = add i5 %by, i5 1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 129 'add' 'add_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_3.i.split, void %for.inc25.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 130 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 132 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln107_2, i6 62" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 133 'add' 'tmp1' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 134 'sext' 'tmp1_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.76ns)   --->   "%empty_79 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 135 'add' 'empty_79' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_79, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 136 'bitselect' 'tmp_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_79, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_79, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 138 'bitselect' 'tmp_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_5, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 139 'select' 'select_ln51' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_4, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 140 'or' 'or_ln51' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_79" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 141 'select' 'yClamped' <Predicate = (!icmp_ln107)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 142 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln115_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 143 'bitconcatenate' 'shl_ln115_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i12 %shl_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 144 'sext' 'sext_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.89ns)   --->   "%sub_ln115 = sub i20 %shl_ln1, i20 %sext_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 145 'sub' 'sub_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 146 'br' 'br_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln106 = br void %VITIS_LOOP_107_2.i" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 147 'br' 'br_ln106' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.31>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln108, void %for.inc.i.split, i5 0, void %VITIS_LOOP_108_3.i.split" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 148 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %bx" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 149 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.83ns)   --->   "%add_ln115_4 = add i14 %mul_ln107, i14 %zext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 150 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i14 %add_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 151 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 152 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 153 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i5 %bx, i5 21" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 154 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.78ns)   --->   "%add_ln108 = add i5 %bx, i5 1" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 155 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc.i.split, void %for.inc22.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 156 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 157 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %tmp4" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 158 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i6 %zext_ln108, i6 62" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 159 'add' 'add_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i6 %add_ln111_1" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 160 'sext' 'sext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln111 = add i10 %sext_ln111, i10 %zext_ln111" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 161 'add' 'add_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 162 'bitselect' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln111, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 163 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 164 'bitselect' 'tmp_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln51_1 = or i1 %tmp_6, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 165 'or' 'or_ln51_1' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln51_2 = select i1 %tmp_7, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 166 'select' 'select_ln51_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln111" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 167 'select' 'select_ln51_3' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%shl_ln115_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 168 'bitconcatenate' 'shl_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%sext_ln115_2 = sext i12 %shl_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 169 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln115_1 = add i20 %sub_ln115, i20 %sext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 170 'add' 'add_ln115_1' <Predicate = (!icmp_ln108)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i20 %add_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 171 'sext' 'sext_ln115_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.08ns)   --->   "%add_ln115_2 = add i64 %sext_ln115_3, i64 %add_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 172 'add' 'add_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln115_2, i32 2, i32 63" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 173 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i62 %trunc_ln5" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 174 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 175 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_3.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 176 'br' 'br_ln107' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 177 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 177 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 178 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 179 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 180 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 180 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 181 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 182 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 182 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 183 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 184 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 184 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 185 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_5" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 185 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 187 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %gmem_addr_5_read, i14 %input_fm_buffer_addr_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 188 'store' 'store_ln115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 189 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.78>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48, void %for.inc88, i5 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 190 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv3.cpp:48]   --->   Operation 191 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:48]   --->   Operation 192 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.77ns)   --->   "%empty_80 = add i9 %tmp_2, i9 %ty_cast" [src/conv3.cpp:48]   --->   Operation 193 'add' 'empty_80' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:48]   --->   Operation 194 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %ty, i5 1" [src/conv3.cpp:48]   --->   Operation 195 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_129_3.i.preheader" [src/conv3.cpp:48]   --->   Operation 196 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:48]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/conv3.cpp:48]   --->   Operation 198 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 199 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 200 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_129_3.i" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 200 'br' 'br_ln131' <Predicate = (icmp_ln48)> <Delay = 0.42>

State 19 <SV = 6> <Delay = 2.01>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc85, i5 0, void %VITIS_LOOP_49_5.split" [src/conv3.cpp:49]   --->   Operation 201 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv3.cpp:49]   --->   Operation 202 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.77ns)   --->   "%empty_81 = add i9 %empty_80, i9 %tx_cast" [src/conv3.cpp:48]   --->   Operation 203 'add' 'empty_81' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %empty_81" [src/conv3.cpp:48]   --->   Operation 204 'zext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast60" [src/conv3.cpp:48]   --->   Operation 205 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:49]   --->   Operation 206 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv3.cpp:49]   --->   Operation 207 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc88" [src/conv3.cpp:49]   --->   Operation 208 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 209 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 210 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.23>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:49]   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/conv3.cpp:49]   --->   Operation 212 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 213 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_20 : Operation 214 [1/1] (0.42ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 214 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 21 <SV = 8> <Delay = 1.90>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln52, void %for.inc82, i3 0, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:52]   --->   Operation 215 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%conv_i_i102_lcssa_lcssa15 = phi i32 %conv_i_i102_lcssa14, void %for.inc82, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:62]   --->   Operation 216 'phi' 'conv_i_i102_lcssa_lcssa15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 217 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.67ns)   --->   "%icmp_ln52_2 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:52]   --->   Operation 218 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (0.67ns)   --->   "%add_ln52 = add i3 %ky, i3 1" [src/conv3.cpp:52]   --->   Operation 219 'add' 'add_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %VITIS_LOOP_53_7.split, void %for.inc85" [src/conv3.cpp:52]   --->   Operation 220 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:52]   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [src/conv3.cpp:52]   --->   Operation 222 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.78ns)   --->   "%empty_82 = add i5 %zext_ln52, i5 %ty" [src/conv3.cpp:52]   --->   Operation 223 'add' 'empty_82' <Predicate = (!icmp_ln52_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_82" [src/conv3.cpp:62]   --->   Operation 224 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:62]   --->   Operation 225 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:62]   --->   Operation 226 'bitconcatenate' 'shl_ln62_1' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %shl_ln62_1" [src/conv3.cpp:53]   --->   Operation 227 'zext' 'zext_ln53' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.77ns)   --->   "%add_ln62 = add i7 %shl_ln2, i7 %zext_ln53" [src/conv3.cpp:62]   --->   Operation 228 'add' 'add_ln62' <Predicate = (!icmp_ln52_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i7 %add_ln62" [src/conv3.cpp:62]   --->   Operation 229 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.42ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 230 'br' 'br_ln53' <Predicate = (!icmp_ln52_2)> <Delay = 0.42>
ST_21 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %conv_i_i102_lcssa_lcssa15, i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 231 'store' 'store_ln62' <Predicate = (icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 232 'br' 'br_ln49' <Predicate = (icmp_ln52_2)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 0.78>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln53, void %for.inc79, i3 0, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:53]   --->   Operation 233 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%conv_i_i102_lcssa14 = phi i32 %empty_83, void %for.inc79, i32 %conv_i_i102_lcssa_lcssa15, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:62]   --->   Operation 234 'phi' 'conv_i_i102_lcssa14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 235 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.67ns)   --->   "%icmp_ln53 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:53]   --->   Operation 236 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %kx, i3 1" [src/conv3.cpp:53]   --->   Operation 237 'add' 'add_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc82" [src/conv3.cpp:53]   --->   Operation 238 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:53]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv3.cpp:53]   --->   Operation 240 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53_1, i5 %tx" [src/conv3.cpp:57]   --->   Operation 241 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i5 %add_ln57" [src/conv3.cpp:62]   --->   Operation 242 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln62_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %kx, i2 0" [src/conv3.cpp:62]   --->   Operation 243 'bitconcatenate' 'shl_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %shl_ln62_2" [src/conv3.cpp:61]   --->   Operation 244 'zext' 'zext_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.42ns)   --->   "%br_ln61 = br void %for.body60" [src/conv3.cpp:61]   --->   Operation 245 'br' 'br_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 246 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 2.69>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%phi_mul51 = phi i10 0, void %VITIS_LOOP_61_8.split, i10 %add_ln62_7, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 247 'phi' 'phi_mul51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.78ns)   --->   "%add_ln62_7 = add i10 %phi_mul51, i10 21" [src/conv3.cpp:62]   --->   Operation 248 'add' 'add_ln62_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 249 [1/1] (1.69ns) (grouped into DSP with root node add_ln62_6)   --->   "%add_ln62_5 = add i10 %phi_mul51, i10 %zext_ln62" [src/conv3.cpp:62]   --->   Operation 249 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%zext_ln62_3 = zext i10 %add_ln62_5" [src/conv3.cpp:62]   --->   Operation 250 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [3/3] (0.99ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 251 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 11> <Delay = 0.99>
ST_24 : Operation 252 [2/3] (0.99ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 252 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 12> <Delay = 0.64>
ST_25 : Operation 253 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 253 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 254 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_6 = add i14 %mul_ln62, i14 %zext_ln62_2" [src/conv3.cpp:62]   --->   Operation 254 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 13> <Delay = 1.62>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%nin_1 = phi i6 0, void %VITIS_LOOP_61_8.split, i6 %add_ln61, void %for.body60.split" [src/conv3.cpp:61]   --->   Operation 255 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%empty_83 = phi i32 %conv_i_i102_lcssa14, void %VITIS_LOOP_61_8.split, i32 %trunc_ln62_1, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 256 'phi' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%phi_mul53 = phi i12 0, void %VITIS_LOOP_61_8.split, i12 %add_ln62_8, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 257 'phi' 'phi_mul53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_6 = add i14 %mul_ln62, i14 %zext_ln62_2" [src/conv3.cpp:62]   --->   Operation 258 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i14 %add_ln62_6" [src/conv3.cpp:62]   --->   Operation 259 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln62_5" [src/conv3.cpp:62]   --->   Operation 260 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.78ns)   --->   "%icmp_ln61 = icmp_eq  i6 %nin_1, i6 32" [src/conv3.cpp:61]   --->   Operation 261 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln61 = add i6 %nin_1, i6 1" [src/conv3.cpp:61]   --->   Operation 262 'add' 'add_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body60.split, void %for.inc79" [src/conv3.cpp:61]   --->   Operation 263 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.80ns)   --->   "%add_ln62_8 = add i12 %phi_mul53, i12 100" [src/conv3.cpp:62]   --->   Operation 264 'add' 'add_ln62_8' <Predicate = (!icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.80ns)   --->   "%add_ln62_1 = add i12 %zext_ln61, i12 %phi_mul53" [src/conv3.cpp:62]   --->   Operation 265 'add' 'add_ln62_1' <Predicate = (!icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i12 %add_ln62_1" [src/conv3.cpp:62]   --->   Operation 266 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_4 = add i64 %zext_ln62_4, i64 %conv3_weights_read" [src/conv3.cpp:62]   --->   Operation 267 'add' 'add_ln62_4' <Predicate = (!icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 268 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %zext_ln62_1" [src/conv3.cpp:62]   --->   Operation 268 'add' 'add_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62_2, i32 2, i32 63" [src/conv3.cpp:62]   --->   Operation 269 'partselect' 'trunc_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i62 %trunc_ln62_2" [src/conv3.cpp:62]   --->   Operation 270 'sext' 'sext_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln62_2" [src/conv3.cpp:62]   --->   Operation 271 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 272 'br' 'br_ln53' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 273 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 273 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 274 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 274 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 275 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 275 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 276 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 276 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 277 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 277 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 278 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 278 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 279 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 279 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 280 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 280 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 7.30>
ST_35 : Operation 281 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_6" [src/conv3.cpp:62]   --->   Operation 281 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %gmem_addr_6_read" [src/conv3.cpp:62]   --->   Operation 282 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_2" [src/conv3.cpp:62]   --->   Operation 283 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>

State 36 <SV = 23> <Delay = 5.75>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:61]   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:61]   --->   Operation 285 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i20 %trunc_ln62" [src/conv3.cpp:62]   --->   Operation 286 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_2" [src/conv3.cpp:62]   --->   Operation 287 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i32 %input_fm_buffer_load" [src/conv3.cpp:62]   --->   Operation 288 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (3.42ns)   --->   "%mul_ln62_1 = mul i52 %sext_ln62_1, i52 %sext_ln62" [src/conv3.cpp:62]   --->   Operation 289 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln62_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i32.i21, i32 %empty_83, i21 0" [src/conv3.cpp:62]   --->   Operation 290 'bitconcatenate' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i52 %mul_ln62_1" [src/conv3.cpp:62]   --->   Operation 291 'sext' 'sext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (1.10ns)   --->   "%add_ln62_3 = add i53 %shl_ln62_3, i53 %sext_ln62_3" [src/conv3.cpp:62]   --->   Operation 292 'add' 'add_ln62_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i32 @_ssdm_op_PartSelect.i32.i53.i32.i32, i53 %add_ln62_3, i32 21, i32 52" [src/conv3.cpp:62]   --->   Operation 293 'partselect' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body60" [src/conv3.cpp:61]   --->   Operation 294 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 2.45>
ST_37 : Operation 295 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln128, void %for.inc20.i, i5 0, void %VITIS_LOOP_129_3.i.preheader" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 295 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i5 %ty_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 296 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 297 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.77ns)   --->   "%add_ln131 = add i9 %tmp_3, i9 %zext_ln131" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 298 'add' 'add_ln131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %ty_1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 299 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (0.78ns)   --->   "%icmp_ln128 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 300 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.78ns)   --->   "%add_ln128 = add i5 %ty_1, i5 1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 301 'add' 'add_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %VITIS_LOOP_129_3.i.split, void %memset.loop.i23.preheader" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 302 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.76ns)   --->   "%empty_84 = add i8 %zext_ln128, i8 %tmp" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 303 'add' 'empty_84' <Predicate = (!icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_84, i10 0" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 304 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i18 %p_shl9" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 305 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_84, i2 0" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 306 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i10 %p_shl1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 307 'zext' 'p_shl10_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.87ns)   --->   "%empty_85 = sub i19 %p_shl9_cast, i19 %p_shl10_cast" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 308 'sub' 'empty_85' <Predicate = (!icmp_ln128)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast35 = sext i19 %empty_85" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 309 'sext' 'p_cast35' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv3.cpp:32]   --->   Operation 310 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%tmp13_cast = zext i10 %tmp3" [src/conv3.cpp:32]   --->   Operation 311 'zext' 'tmp13_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i64 %p_cast35, i64 %output_ftmap_read" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 312 'add' 'tmp14' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 313 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_86 = add i64 %tmp14, i64 %tmp13_cast" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 313 'add' 'empty_86' <Predicate = (!icmp_ln128)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_86, i32 2, i32 63" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 314 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i62 %trunc_ln4" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 315 'sext' 'sext_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln129" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 316 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i23"   --->   Operation 317 'br' 'br_ln0' <Predicate = (icmp_ln128)> <Delay = 0.42>

State 38 <SV = 7> <Delay = 7.30>
ST_38 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 319 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (7.30ns)   --->   "%empty_87 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_4, i32 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 320 'writereq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 321 [1/1] (0.42ns)   --->   "%br_ln129 = br void %for.inc.i21" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 321 'br' 'br_ln129' <Predicate = true> <Delay = 0.42>

State 39 <SV = 8> <Delay = 2.01>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln129, void %for.inc.i21.split, i5 0, void %VITIS_LOOP_129_3.i.split" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 322 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i5 %tx_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 323 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 324 [1/1] (0.77ns)   --->   "%add_ln131_1 = add i9 %add_ln131, i9 %zext_ln131_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 324 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i9 %add_ln131_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 325 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln131_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 326 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 327 [1/1] (0.78ns)   --->   "%icmp_ln129 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 327 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 328 [1/1] (0.78ns)   --->   "%add_ln129 = add i5 %tx_1, i5 1" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 328 'add' 'add_ln129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc.i21.split, void %for.inc20.i" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 329 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 330 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 330 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 40 <SV = 9> <Delay = 1.23>
ST_40 : Operation 331 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 331 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 41 <SV = 10> <Delay = 7.30>
ST_41 : Operation 332 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 332 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 333 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 333 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 334 [1/1] (7.30ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_4, i32 %output_fm_buffer_0_load_1, i4 15" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 334 'write' 'write_ln131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc.i21" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 335 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 42 <SV = 9> <Delay = 7.30>
ST_42 : Operation 336 [5/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 336 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 7.30>
ST_43 : Operation 337 [4/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 337 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 11> <Delay = 7.30>
ST_44 : Operation 338 [3/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 338 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 12> <Delay = 7.30>
ST_45 : Operation 339 [2/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 339 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 13> <Delay = 7.30>
ST_46 : Operation 340 [1/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 340 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_129_3.i" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 341 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 47 <SV = 7> <Delay = 2.01>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%empty_89 = phi i9 %empty_90, void %memset.loop.i23.split, i9 0, void %memset.loop.i23.preheader"   --->   Operation 342 'phi' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.77ns)   --->   "%exitcond6414 = icmp_eq  i9 %empty_89, i9 289"   --->   Operation 343 'icmp' 'exitcond6414' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 344 [1/1] (0.77ns)   --->   "%empty_90 = add i9 %empty_89, i9 1"   --->   Operation 344 'add' 'empty_90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6414, void %memset.loop.i23.split, void %_Z21export_buffer_tile_c3PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit"   --->   Operation 345 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 346 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 346 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 347 [1/1] (0.00ns)   --->   "%p_cast64 = zext i9 %empty_89"   --->   Operation 347 'zext' 'p_cast64' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 348 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast64"   --->   Operation 348 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 349 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr_1"   --->   Operation 349 'store' 'store_ln0' <Predicate = (!exitcond6414)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i23"   --->   Operation 350 'br' 'br_ln0' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv3.cpp:32]   --->   Operation 351 'br' 'br_ln32' <Predicate = (exitcond6414)> <Delay = 0.00>

State 48 <SV = 2> <Delay = 0.87>
ST_48 : Operation 352 [1/1] (0.00ns)   --->   "%yr_1 = load i8 %yr" [src/conv3.cpp:79]   --->   Operation 352 'load' 'yr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 353 [1/1] (0.76ns)   --->   "%icmp_ln79 = icmp_eq  i8 %yr_1, i8 255" [src/conv3.cpp:79]   --->   Operation 353 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 354 [1/1] (0.76ns)   --->   "%add_ln79 = add i8 %yr_1, i8 1" [src/conv3.cpp:79]   --->   Operation 354 'add' 'add_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_80_11.split, void %for.end143" [src/conv3.cpp:79]   --->   Operation 355 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 356 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:79]   --->   Operation 356 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:79]   --->   Operation 357 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln82_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yr_1, i10 0" [src/conv3.cpp:82]   --->   Operation 358 'bitconcatenate' 'shl_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i18 %shl_ln82_1" [src/conv3.cpp:82]   --->   Operation 359 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln82_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yr_1, i2 0" [src/conv3.cpp:82]   --->   Operation 360 'bitconcatenate' 'shl_ln82_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i10 %shl_ln82_2" [src/conv3.cpp:82]   --->   Operation 361 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 362 [1/1] (0.87ns)   --->   "%sub_ln82 = sub i19 %zext_ln82, i19 %zext_ln82_1" [src/conv3.cpp:82]   --->   Operation 362 'sub' 'sub_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i19 %sub_ln82" [src/conv3.cpp:80]   --->   Operation 363 'sext' 'sext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 364 [1/1] (0.42ns)   --->   "%br_ln80 = br void %for.body111" [src/conv3.cpp:80]   --->   Operation 364 'br' 'br_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_48 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [src/conv3.cpp:88]   --->   Operation 365 'ret' 'ret_ln88' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 49 <SV = 3> <Delay = 1.19>
ST_49 : Operation 366 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %VITIS_LOOP_80_11.split, i8 %add_ln80, void %for.body111.split" [src/conv3.cpp:80]   --->   Operation 366 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 367 [1/1] (0.76ns)   --->   "%icmp_ln80 = icmp_eq  i8 %xr, i8 255" [src/conv3.cpp:80]   --->   Operation 367 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 368 [1/1] (0.76ns)   --->   "%add_ln80 = add i8 %xr, i8 1" [src/conv3.cpp:80]   --->   Operation 368 'add' 'add_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body111.split, void %for.inc138" [src/conv3.cpp:80]   --->   Operation 369 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln82_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xr, i2 0" [src/conv3.cpp:82]   --->   Operation 370 'bitconcatenate' 'shl_ln82_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i10 %shl_ln82_3" [src/conv3.cpp:82]   --->   Operation 371 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82 = add i64 %zext_ln82_2, i64 %output_ftmap_read" [src/conv3.cpp:82]   --->   Operation 372 'add' 'add_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 373 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82_1 = add i64 %add_ln82, i64 %sext_ln80" [src/conv3.cpp:82]   --->   Operation 373 'add' 'add_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_1, i32 2, i32 63" [src/conv3.cpp:82]   --->   Operation 374 'partselect' 'trunc_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i62 %trunc_ln" [src/conv3.cpp:82]   --->   Operation 375 'sext' 'sext_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 376 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln82" [src/conv3.cpp:82]   --->   Operation 376 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 377 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 %add_ln79, i8 %yr" [src/conv3.cpp:79]   --->   Operation 377 'store' 'store_ln79' <Predicate = (icmp_ln80)> <Delay = 0.42>
ST_49 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_80_11" [src/conv3.cpp:79]   --->   Operation 378 'br' 'br_ln79' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 50 <SV = 4> <Delay = 7.30>
ST_50 : Operation 379 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 379 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 5> <Delay = 7.30>
ST_51 : Operation 380 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 380 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 6> <Delay = 7.30>
ST_52 : Operation 381 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 381 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 7> <Delay = 7.30>
ST_53 : Operation 382 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 382 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 8> <Delay = 7.30>
ST_54 : Operation 383 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 383 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 9> <Delay = 7.30>
ST_55 : Operation 384 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 384 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 10> <Delay = 7.30>
ST_56 : Operation 385 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 385 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 11> <Delay = 7.30>
ST_57 : Operation 386 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 386 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 12> <Delay = 7.30>
ST_58 : Operation 387 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 387 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %gmem_addr_read" [src/conv3.cpp:82]   --->   Operation 388 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>

State 59 <SV = 13> <Delay = 7.30>
ST_59 : Operation 389 [1/1] (1.01ns)   --->   "%add_ln82_2 = add i32 %gmem_addr_read, i32 %sext_ln79" [src/conv3.cpp:82]   --->   Operation 389 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 390 [1/1] (1.00ns)   --->   "%add_ln83 = add i31 %trunc_ln82, i31 %sext_ln82_1" [src/conv3.cpp:83]   --->   Operation 390 'add' 'add_ln83' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln82_2, i32 31" [src/conv3.cpp:83]   --->   Operation 391 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 392 [1/1] (0.41ns)   --->   "%select_ln83 = select i1 %tmp_1, i31 0, i31 %add_ln83" [src/conv3.cpp:83]   --->   Operation 392 'select' 'select_ln83' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 393 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 393 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 14> <Delay = 7.30>
ST_60 : Operation 394 [1/1] (0.00ns)   --->   "%select_ln83_cast = zext i31 %select_ln83" [src/conv3.cpp:83]   --->   Operation 394 'zext' 'select_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 395 [1/1] (7.30ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %select_ln83_cast, i4 15" [src/conv3.cpp:82]   --->   Operation 395 'write' 'write_ln82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 15> <Delay = 7.30>
ST_61 : Operation 396 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 396 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 16> <Delay = 7.30>
ST_62 : Operation 397 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 397 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 17> <Delay = 7.30>
ST_63 : Operation 398 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 398 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 18> <Delay = 7.30>
ST_64 : Operation 399 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 399 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 19> <Delay = 7.30>
ST_65 : Operation 400 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:80]   --->   Operation 400 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 401 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv3.cpp:80]   --->   Operation 401 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 402 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 402 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body111" [src/conv3.cpp:80]   --->   Operation 403 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                        (alloca           ) [ 011111111111111111111111111111111111111111111111000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
conv3_weights_read        (read             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
input_ftmap_read          (read             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
store_ln31                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tj_1                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln31                  (add              ) [ 000111111111111111111111111111111111111111111111000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln31    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp                       (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111000000000000000000]
zext_ln32                 (zext             ) [ 000111111111111111111111111111111111111111111111000000000000000000]
br_ln32                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
yr                        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111]
shl_ln                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln79                 (sext             ) [ 000000000000000000000000000000000000000000000000111111111111111111]
sext_ln82_1               (sext             ) [ 000000000000000000000000000000000000000000000000111111111111111111]
store_ln79                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ti                        (phi              ) [ 000111111111111111111111111111111111111111111110000000000000000000]
icmp_ln32                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln32                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln32                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln32         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln104                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
store_ln31                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty                     (phi              ) [ 000010000000000000000000000000000000000000000000000000000000000000]
exitcond273               (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_78                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast56                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln106                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
nin                       (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000]
phi_mul                   (phi              ) [ 000001111111111111000000000000000000000000000000000000000000000000]
phi_mul49                 (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000]
add_ln106_1               (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln106_2               (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
icmp_ln106                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln106                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln106                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln106   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln106        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115                 (add              ) [ 000000111111111111000000000000000000000000000000000000000000000000]
br_ln107                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
by                        (phi              ) [ 000000100000000000000000000000000000000000000000000000000000000000]
zext_ln115                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_3               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
mul_ln107                 (mul              ) [ 000000011111111111000000000000000000000000000000000000000000000000]
zext_ln107_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln107                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln107                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln107                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln107   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln107        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp1                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp1_cast                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_79                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln51               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln51                   (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
yClamped                  (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln115_1               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sub_ln115                 (sub              ) [ 000000011111111111000000000000000000000000000000000000000000000000]
br_ln108                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln106                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
bx                        (phi              ) [ 000000010000000000000000000000000000000000000000000000000000000000]
zext_ln115_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_4               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln115_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_1    (getelementptr    ) [ 000000001111111111000000000000000000000000000000000000000000000000]
zext_ln108                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln108                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln108                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln108                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp4                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln111                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln111_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln111                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln111                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52_1               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln51_1                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_2             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_3             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln115_2               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_2              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_3              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_2               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_1              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5               (getelementptr    ) [ 000000001111111110000000000000000000000000000000000000000000000000]
br_ln107                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
gmem_load_1_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5_read          (read             ) [ 000000000000000001000000000000000000000000000000000000000000000000]
speclooptripcount_ln108   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln108        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln115               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln108                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
ty                        (phi              ) [ 000000000000000000101111111111111111100000000000000000000000000000]
ty_cast                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_80                  (add              ) [ 000000000000000000011111111111111111100000000000000000000000000000]
icmp_ln48                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln48                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln48                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln48    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln48         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln49                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln131                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
tx                        (phi              ) [ 000000000000000000010011111111111111100000000000000000000000000000]
tx_cast                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_81                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast60                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr   (getelementptr    ) [ 000000000000000000001111111111111111100000000000000000000000000000]
icmp_ln49                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln49                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln49                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln48                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
speclooptripcount_ln49    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln49         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load   (load             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln52                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
ky                        (phi              ) [ 000000000000000000000100000000000000000000000000000000000000000000]
conv_i_i102_lcssa_lcssa15 (phi              ) [ 000000000000000000000111111111111111100000000000000000000000000000]
zext_ln52                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52_2               (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln52                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln52                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln52    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln52         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_82                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62                 (zext             ) [ 000000000000000000000011111111111111100000000000000000000000000000]
shl_ln2                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln62_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_1               (zext             ) [ 000000000000000000000011111111111111100000000000000000000000000000]
br_ln53                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
store_ln62                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln49                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
kx                        (phi              ) [ 000000000000000000000010000000000000000000000000000000000000000000]
conv_i_i102_lcssa14       (phi              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
zext_ln53_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln53                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln53                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln53    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln53         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln57                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_2               (zext             ) [ 000000000000000000000001111111111111100000000000000000000000000000]
shl_ln62_2                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61                 (zext             ) [ 000000000000000000000001111111111111100000000000000000000000000000]
br_ln61                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln52                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
phi_mul51                 (phi              ) [ 000000000000000000000001000000000000000000000000000000000000000000]
add_ln62_7                (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln62_5                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_3               (zext             ) [ 000000000000000000000000110000000000000000000000000000000000000000]
mul_ln62                  (mul              ) [ 000000000000000000000000001000000000000000000000000000000000000000]
nin_1                     (phi              ) [ 000000000000000000000000001000000000000000000000000000000000000000]
empty_83                  (phi              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
phi_mul53                 (phi              ) [ 000000000000000000000000001000000000000000000000000000000000000000]
add_ln62_6                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_5               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2    (getelementptr    ) [ 000000000000000000000000000111111111100000000000000000000000000000]
icmp_ln61                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln61                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln61                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_8                (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln62_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_4               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_4                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_2                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62_2              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62_2               (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6               (getelementptr    ) [ 000000000000000000000000000111111111000000000000000000000000000000]
br_ln53                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
gmem_load_2_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6_read          (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62                (trunc            ) [ 000000000000000000000000000000000000100000000000000000000000000000]
speclooptripcount_ln61    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln61         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62_1               (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
mul_ln62_1                (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln62_3                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62_3               (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_3                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62_1              (partselect       ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln61                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
ty_1                      (phi              ) [ 000000000000000000000000000000000000010000000000000000000000000000]
zext_ln131                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln131                 (add              ) [ 000000000000000000000000000000000000001111000000000000000000000000]
zext_ln128                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln128                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln128                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_84                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl9                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl9_cast               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl10_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_85                  (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast35                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp3                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp13_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp14                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_86                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln129                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4               (getelementptr    ) [ 000000000000000000000000000000000000001111111110000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
speclooptripcount_ln128   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln128        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_87                  (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln129                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
tx_1                      (phi              ) [ 000000000000000000000000000000000000000100000000000000000000000000]
zext_ln131_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln131_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_2 (getelementptr    ) [ 000000000000000000000000000000000000000010000000000000000000000000]
icmp_ln129                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln129                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln129                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load_1 (load             ) [ 000000000000000000000000000000000000000001000000000000000000000000]
speclooptripcount_ln129   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln129        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln131               (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln129                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_88                  (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln128                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_89                  (phi              ) [ 000000000000000000000000000000000000000000000001000000000000000000]
exitcond6414              (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_90                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast64                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln32                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
yr_1                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln79                 (icmp             ) [ 000000000000000000000000000000000000000000000000111111111111111111]
add_ln79                  (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111]
br_ln79                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln79    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln79         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln82_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln82_2                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sub_ln82                  (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln80                 (sext             ) [ 000000000000000000000000000000000000000000000000011111111111111111]
br_ln80                   (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111]
ret_ln88                  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
xr                        (phi              ) [ 000000000000000000000000000000000000000000000000010000000000000000]
icmp_ln80                 (icmp             ) [ 000000000000000000000000000000000000000000000000111111111111111111]
add_ln80                  (add              ) [ 000000000000000000000000000000000000000000000000111111111111111111]
br_ln80                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln82_3                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82_2               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln82                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln82_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln82                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000001111111111111111]
store_ln79                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000001000000]
trunc_ln82                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000001000000]
add_ln82_2                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln83                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln83               (select           ) [ 000000000000000000000000000000000000000000000000000000000000100000]
gmem_addr_req             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln83_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln82                (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln80    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_resp            (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln80                   (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i15.i15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i32.i21"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i53.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="tj_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="yr_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="output_ftmap_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv3_biases_0_0_val_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="0" index="1" bw="15" slack="0"/>
<pin id="233" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv3_weights_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_ftmap_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_readreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="gmem_addr_5_read_read_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="9"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/16 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_readreq_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/27 "/>
</bind>
</comp>

<comp id="267" class="1004" name="gmem_addr_6_read_read_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="9"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/35 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_writeresp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_87/38 empty_88/42 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln131_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="4"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="1" slack="0"/>
<pin id="284" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/41 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_writeresp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/50 gmem_addr_req/59 gmem_addr_resp/61 "/>
</bind>
</comp>

<comp id="295" class="1004" name="gmem_addr_read_read_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="9"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/58 "/>
</bind>
</comp>

<comp id="301" class="1004" name="write_ln82_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="11"/>
<pin id="304" dir="0" index="2" bw="31" slack="0"/>
<pin id="305" dir="0" index="3" bw="1" slack="0"/>
<pin id="306" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/60 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_fm_buffer_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="14" slack="0"/>
<pin id="314" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln115/17 input_fm_buffer_load/35 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_fm_buffer_addr_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="14" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="output_fm_buffer_0_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="9" slack="0"/>
<pin id="335" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/19 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/19 store_ln62/21 output_fm_buffer_0_load_1/39 store_ln0/47 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_fm_buffer_addr_2_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="14" slack="0"/>
<pin id="348" dir="1" index="3" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/26 "/>
</bind>
</comp>

<comp id="351" class="1004" name="output_fm_buffer_0_addr_2_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_2/39 "/>
</bind>
</comp>

<comp id="359" class="1004" name="output_fm_buffer_0_addr_1_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_1/47 "/>
</bind>
</comp>

<comp id="368" class="1005" name="ti_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="ti_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="empty_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="empty_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="14" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="nin_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="1"/>
<pin id="393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nin (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="nin_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin/5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="phi_mul_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="phi_mul_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="414" class="1005" name="phi_mul49_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="1"/>
<pin id="416" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul49 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="phi_mul49_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="23" slack="0"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul49/5 "/>
</bind>
</comp>

<comp id="425" class="1005" name="by_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="1"/>
<pin id="427" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="by_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="1" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/6 "/>
</bind>
</comp>

<comp id="436" class="1005" name="bx_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="bx_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="1" slack="1"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/7 "/>
</bind>
</comp>

<comp id="447" class="1005" name="ty_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="1"/>
<pin id="449" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="ty_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/18 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tx_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="tx_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="1" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/19 "/>
</bind>
</comp>

<comp id="471" class="1005" name="ky_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="1"/>
<pin id="473" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="ky_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="1" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/21 "/>
</bind>
</comp>

<comp id="482" class="1005" name="conv_i_i102_lcssa_lcssa15_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i102_lcssa_lcssa15 (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="conv_i_i102_lcssa_lcssa15_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="32" slack="1"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i102_lcssa_lcssa15/21 "/>
</bind>
</comp>

<comp id="493" class="1005" name="kx_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="1"/>
<pin id="495" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="kx_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="1" slack="1"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/22 "/>
</bind>
</comp>

<comp id="504" class="1005" name="conv_i_i102_lcssa14_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i102_lcssa14 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="conv_i_i102_lcssa14_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="32" slack="1"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i102_lcssa14/22 "/>
</bind>
</comp>

<comp id="516" class="1005" name="phi_mul51_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul51 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="phi_mul51_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="10" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul51/23 "/>
</bind>
</comp>

<comp id="527" class="1005" name="nin_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="4"/>
<pin id="529" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="nin_1 (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="nin_1_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="4"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin_1/26 "/>
</bind>
</comp>

<comp id="538" class="1005" name="empty_83_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 (phireg) "/>
</bind>
</comp>

<comp id="542" class="1004" name="empty_83_phi_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="4"/>
<pin id="544" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="32" slack="1"/>
<pin id="546" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_83/26 "/>
</bind>
</comp>

<comp id="550" class="1005" name="phi_mul53_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="4"/>
<pin id="552" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="phi_mul53 (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="phi_mul53_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="4"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="12" slack="0"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul53/26 "/>
</bind>
</comp>

<comp id="561" class="1005" name="ty_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="1"/>
<pin id="563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty_1 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="ty_1_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="1"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_1/37 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tx_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="1"/>
<pin id="574" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx_1 (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="tx_1_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="1" slack="1"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_1/39 "/>
</bind>
</comp>

<comp id="583" class="1005" name="empty_89_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="1"/>
<pin id="585" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_89 (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="empty_89_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="1" slack="1"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_89/47 "/>
</bind>
</comp>

<comp id="594" class="1005" name="xr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xr (phireg) "/>
</bind>
</comp>

<comp id="598" class="1004" name="xr_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xr/49 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mul_ln62_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="20" slack="0"/>
<pin id="608" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_1/36 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln31_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="4" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tj_1_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="1"/>
<pin id="616" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln31_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="4" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln31_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="0" index="2" bw="4" slack="0"/>
<pin id="633" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln32_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="shl_ln_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="30" slack="0"/>
<pin id="643" dir="0" index="1" bw="15" slack="1"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln79_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="30" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln82_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="30" slack="0"/>
<pin id="654" dir="1" index="1" bw="31" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln79_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln32_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="4" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln32_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln31_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="1"/>
<pin id="675" dir="0" index="1" bw="4" slack="2"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="exitcond273_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="14" slack="0"/>
<pin id="679" dir="0" index="1" bw="14" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond273/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="empty_78_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_cast56_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="14" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast56/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln106_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="23" slack="0"/>
<pin id="696" dir="0" index="1" bw="19" slack="0"/>
<pin id="697" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln106_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="0" index="1" bw="6" slack="0"/>
<pin id="703" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln106_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="0" index="1" bw="6" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln106_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln107_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="23" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln115_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="23" slack="0"/>
<pin id="724" dir="0" index="1" bw="64" slack="4"/>
<pin id="725" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln115_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln115_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="1"/>
<pin id="733" dir="0" index="1" bw="5" slack="0"/>
<pin id="734" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln107_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="mul_ln107_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln107/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln107_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln107_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="0"/>
<pin id="753" dir="0" index="1" bw="5" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln107_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="2" slack="0"/>
<pin id="766" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp1_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="0"/>
<pin id="771" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="empty_79_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="4"/>
<pin id="776" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_79/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="10" slack="0"/>
<pin id="781" dir="0" index="2" bw="5" slack="0"/>
<pin id="782" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="icmp_ln52_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="10" slack="0"/>
<pin id="788" dir="0" index="1" bw="10" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_5_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="0" index="2" bw="5" slack="0"/>
<pin id="796" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln51_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="10" slack="0"/>
<pin id="803" dir="0" index="2" bw="10" slack="0"/>
<pin id="804" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="or_ln51_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="yClamped_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="10" slack="0"/>
<pin id="817" dir="0" index="2" bw="10" slack="0"/>
<pin id="818" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="shl_ln1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="20" slack="0"/>
<pin id="824" dir="0" index="1" bw="10" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="shl_ln115_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="0"/>
<pin id="832" dir="0" index="1" bw="10" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln115_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="0"/>
<pin id="840" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sub_ln115_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="20" slack="0"/>
<pin id="844" dir="0" index="1" bw="12" slack="0"/>
<pin id="845" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln115_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="0"/>
<pin id="850" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln115_4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="1"/>
<pin id="854" dir="0" index="1" bw="5" slack="0"/>
<pin id="855" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_4/7 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln115_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="14" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln108_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="0"/>
<pin id="864" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln108_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="0" index="1" bw="5" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln108_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/7 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="4" slack="4"/>
<pin id="881" dir="0" index="2" bw="4" slack="4"/>
<pin id="882" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln111_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln111_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="0" index="1" bw="2" slack="0"/>
<pin id="893" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sext_ln111_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="0"/>
<pin id="898" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln111_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="6" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_6_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="10" slack="0"/>
<pin id="909" dir="0" index="2" bw="5" slack="0"/>
<pin id="910" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln52_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="0"/>
<pin id="916" dir="0" index="1" bw="10" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_7_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="10" slack="0"/>
<pin id="923" dir="0" index="2" bw="5" slack="0"/>
<pin id="924" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="or_ln51_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_1/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="select_ln51_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="10" slack="0"/>
<pin id="937" dir="0" index="2" bw="10" slack="0"/>
<pin id="938" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="select_ln51_3_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="10" slack="0"/>
<pin id="945" dir="0" index="2" bw="10" slack="0"/>
<pin id="946" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_3/7 "/>
</bind>
</comp>

<comp id="950" class="1004" name="shl_ln115_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="12" slack="0"/>
<pin id="952" dir="0" index="1" bw="10" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_2/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln115_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="12" slack="0"/>
<pin id="960" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln115_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="20" slack="1"/>
<pin id="964" dir="0" index="1" bw="12" slack="0"/>
<pin id="965" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln115_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="20" slack="0"/>
<pin id="969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_3/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="add_ln115_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="20" slack="0"/>
<pin id="973" dir="0" index="1" bw="64" slack="2"/>
<pin id="974" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln5_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="62" slack="0"/>
<pin id="978" dir="0" index="1" bw="64" slack="0"/>
<pin id="979" dir="0" index="2" bw="3" slack="0"/>
<pin id="980" dir="0" index="3" bw="7" slack="0"/>
<pin id="981" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln115_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="62" slack="0"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="gmem_addr_5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="64" slack="0"/>
<pin id="992" dir="0" index="1" bw="64" slack="0"/>
<pin id="993" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="ty_cast_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="0"/>
<pin id="998" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_cast/18 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="0"/>
<pin id="1002" dir="0" index="1" bw="5" slack="0"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="empty_80_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="9" slack="0"/>
<pin id="1010" dir="0" index="1" bw="5" slack="0"/>
<pin id="1011" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/18 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="icmp_ln48_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="0"/>
<pin id="1016" dir="0" index="1" bw="5" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/18 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="add_ln48_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="5" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/18 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tx_cast_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="0"/>
<pin id="1028" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/19 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="empty_81_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="1"/>
<pin id="1032" dir="0" index="1" bw="5" slack="0"/>
<pin id="1033" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_81/19 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_cast60_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="9" slack="0"/>
<pin id="1037" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast60/19 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln49_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="0"/>
<pin id="1042" dir="0" index="1" bw="5" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/19 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln49_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/19 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln52_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="0"/>
<pin id="1054" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/21 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="icmp_ln52_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="3" slack="0"/>
<pin id="1058" dir="0" index="1" bw="3" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/21 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="add_ln52_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/21 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="empty_82_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="0"/>
<pin id="1070" dir="0" index="1" bw="5" slack="3"/>
<pin id="1071" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_82/21 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln62_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="5" slack="0"/>
<pin id="1076" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/21 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="shl_ln2_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="7" slack="0"/>
<pin id="1080" dir="0" index="1" bw="3" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/21 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="shl_ln62_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="5" slack="0"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_1/21 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln53_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="5" slack="0"/>
<pin id="1096" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/21 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="add_ln62_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="7" slack="0"/>
<pin id="1100" dir="0" index="1" bw="5" slack="0"/>
<pin id="1101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/21 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="zext_ln62_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="7" slack="0"/>
<pin id="1106" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/21 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="zext_ln53_1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="0"/>
<pin id="1110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/22 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="icmp_ln53_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="3" slack="0"/>
<pin id="1114" dir="0" index="1" bw="3" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/22 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="add_ln53_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="3" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/22 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="add_ln57_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="0"/>
<pin id="1126" dir="0" index="1" bw="5" slack="3"/>
<pin id="1127" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/22 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln62_2_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="5" slack="0"/>
<pin id="1132" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/22 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="shl_ln62_2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="5" slack="0"/>
<pin id="1136" dir="0" index="1" bw="3" slack="0"/>
<pin id="1137" dir="0" index="2" bw="1" slack="0"/>
<pin id="1138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_2/22 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="zext_ln61_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="5" slack="0"/>
<pin id="1144" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/22 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln62_7_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="10" slack="0"/>
<pin id="1148" dir="0" index="1" bw="6" slack="0"/>
<pin id="1149" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_7/23 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln62_5_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="14" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_5/26 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="icmp_ln61_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="6" slack="0"/>
<pin id="1158" dir="0" index="1" bw="6" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/26 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="add_ln61_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/26 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="add_ln62_8_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="12" slack="0"/>
<pin id="1170" dir="0" index="1" bw="8" slack="0"/>
<pin id="1171" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_8/26 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="add_ln62_1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="5" slack="4"/>
<pin id="1176" dir="0" index="1" bw="12" slack="0"/>
<pin id="1177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/26 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="zext_ln62_4_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="12" slack="0"/>
<pin id="1181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_4/26 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="add_ln62_4_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="12" slack="0"/>
<pin id="1185" dir="0" index="1" bw="64" slack="13"/>
<pin id="1186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_4/26 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="add_ln62_2_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="64" slack="0"/>
<pin id="1190" dir="0" index="1" bw="7" slack="5"/>
<pin id="1191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/26 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="trunc_ln62_2_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="62" slack="0"/>
<pin id="1195" dir="0" index="1" bw="64" slack="0"/>
<pin id="1196" dir="0" index="2" bw="3" slack="0"/>
<pin id="1197" dir="0" index="3" bw="7" slack="0"/>
<pin id="1198" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_2/26 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sext_ln62_2_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="62" slack="0"/>
<pin id="1205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_2/26 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="gmem_addr_6_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="64" slack="0"/>
<pin id="1209" dir="0" index="1" bw="64" slack="0"/>
<pin id="1210" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/26 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="trunc_ln62_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="0"/>
<pin id="1215" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/35 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln62_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="20" slack="1"/>
<pin id="1219" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/36 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln62_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/36 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="shl_ln62_3_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="53" slack="0"/>
<pin id="1228" dir="0" index="1" bw="32" slack="10"/>
<pin id="1229" dir="0" index="2" bw="1" slack="0"/>
<pin id="1230" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_3/36 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="sext_ln62_3_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="52" slack="0"/>
<pin id="1236" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_3/36 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="add_ln62_3_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="53" slack="0"/>
<pin id="1240" dir="0" index="1" bw="52" slack="0"/>
<pin id="1241" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/36 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="trunc_ln62_1_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="0"/>
<pin id="1246" dir="0" index="1" bw="53" slack="0"/>
<pin id="1247" dir="0" index="2" bw="6" slack="0"/>
<pin id="1248" dir="0" index="3" bw="7" slack="0"/>
<pin id="1249" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_1/36 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="zext_ln131_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="0"/>
<pin id="1256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/37 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_3_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="9" slack="0"/>
<pin id="1260" dir="0" index="1" bw="5" slack="0"/>
<pin id="1261" dir="0" index="2" bw="1" slack="0"/>
<pin id="1262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/37 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="add_ln131_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="9" slack="0"/>
<pin id="1268" dir="0" index="1" bw="5" slack="0"/>
<pin id="1269" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/37 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="zext_ln128_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="0"/>
<pin id="1274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/37 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="icmp_ln128_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="5" slack="0"/>
<pin id="1278" dir="0" index="1" bw="5" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/37 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln128_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="5" slack="0"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/37 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="empty_84_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="5" slack="0"/>
<pin id="1290" dir="0" index="1" bw="8" slack="5"/>
<pin id="1291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_84/37 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="p_shl9_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="18" slack="0"/>
<pin id="1295" dir="0" index="1" bw="8" slack="0"/>
<pin id="1296" dir="0" index="2" bw="1" slack="0"/>
<pin id="1297" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/37 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="p_shl9_cast_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="18" slack="0"/>
<pin id="1303" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/37 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="p_shl1_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="0"/>
<pin id="1307" dir="0" index="1" bw="8" slack="0"/>
<pin id="1308" dir="0" index="2" bw="1" slack="0"/>
<pin id="1309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/37 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="p_shl10_cast_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="10" slack="0"/>
<pin id="1315" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/37 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="empty_85_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="18" slack="0"/>
<pin id="1319" dir="0" index="1" bw="10" slack="0"/>
<pin id="1320" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_85/37 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="p_cast35_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="19" slack="0"/>
<pin id="1325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast35/37 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp3_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="0"/>
<pin id="1329" dir="0" index="1" bw="4" slack="4"/>
<pin id="1330" dir="0" index="2" bw="4" slack="4"/>
<pin id="1331" dir="0" index="3" bw="1" slack="0"/>
<pin id="1332" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/37 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp13_cast_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="10" slack="0"/>
<pin id="1339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp13_cast/37 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp14_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="19" slack="0"/>
<pin id="1343" dir="0" index="1" bw="64" slack="6"/>
<pin id="1344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/37 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="empty_86_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="64" slack="0"/>
<pin id="1348" dir="0" index="1" bw="10" slack="0"/>
<pin id="1349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_86/37 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="trunc_ln4_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="62" slack="0"/>
<pin id="1354" dir="0" index="1" bw="64" slack="0"/>
<pin id="1355" dir="0" index="2" bw="3" slack="0"/>
<pin id="1356" dir="0" index="3" bw="7" slack="0"/>
<pin id="1357" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/37 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="sext_ln129_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="62" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/37 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="gmem_addr_4_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="0"/>
<pin id="1368" dir="0" index="1" bw="64" slack="0"/>
<pin id="1369" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/37 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln131_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="5" slack="0"/>
<pin id="1374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/39 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="add_ln131_1_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="9" slack="2"/>
<pin id="1378" dir="0" index="1" bw="5" slack="0"/>
<pin id="1379" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_1/39 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="zext_ln131_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="9" slack="0"/>
<pin id="1383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/39 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="icmp_ln129_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="5" slack="0"/>
<pin id="1388" dir="0" index="1" bw="5" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/39 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="add_ln129_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="5" slack="0"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/39 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="exitcond6414_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="9" slack="0"/>
<pin id="1400" dir="0" index="1" bw="9" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6414/47 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="empty_90_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="9" slack="0"/>
<pin id="1406" dir="0" index="1" bw="1" slack="0"/>
<pin id="1407" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_90/47 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="p_cast64_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="9" slack="0"/>
<pin id="1412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast64/47 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="yr_1_load_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="8" slack="1"/>
<pin id="1417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yr_1/48 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="icmp_ln79_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="0"/>
<pin id="1420" dir="0" index="1" bw="8" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/48 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="add_ln79_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="0"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/48 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="shl_ln82_1_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="18" slack="0"/>
<pin id="1432" dir="0" index="1" bw="8" slack="0"/>
<pin id="1433" dir="0" index="2" bw="1" slack="0"/>
<pin id="1434" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln82_1/48 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln82_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="18" slack="0"/>
<pin id="1440" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/48 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="shl_ln82_2_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="10" slack="0"/>
<pin id="1444" dir="0" index="1" bw="8" slack="0"/>
<pin id="1445" dir="0" index="2" bw="1" slack="0"/>
<pin id="1446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln82_2/48 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="zext_ln82_1_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="10" slack="0"/>
<pin id="1452" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/48 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="sub_ln82_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="18" slack="0"/>
<pin id="1456" dir="0" index="1" bw="10" slack="0"/>
<pin id="1457" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln82/48 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="sext_ln80_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="19" slack="0"/>
<pin id="1462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/48 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="icmp_ln80_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="0"/>
<pin id="1466" dir="0" index="1" bw="8" slack="0"/>
<pin id="1467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/49 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="add_ln80_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="0"/>
<pin id="1472" dir="0" index="1" bw="1" slack="0"/>
<pin id="1473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/49 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="shl_ln82_3_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="10" slack="0"/>
<pin id="1478" dir="0" index="1" bw="8" slack="0"/>
<pin id="1479" dir="0" index="2" bw="1" slack="0"/>
<pin id="1480" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln82_3/49 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="zext_ln82_2_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="10" slack="0"/>
<pin id="1486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_2/49 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="add_ln82_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="10" slack="0"/>
<pin id="1490" dir="0" index="1" bw="64" slack="3"/>
<pin id="1491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/49 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="add_ln82_1_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="64" slack="0"/>
<pin id="1495" dir="0" index="1" bw="19" slack="1"/>
<pin id="1496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/49 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="trunc_ln_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="62" slack="0"/>
<pin id="1500" dir="0" index="1" bw="64" slack="0"/>
<pin id="1501" dir="0" index="2" bw="3" slack="0"/>
<pin id="1502" dir="0" index="3" bw="7" slack="0"/>
<pin id="1503" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/49 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="sext_ln82_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="62" slack="0"/>
<pin id="1510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/49 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="gmem_addr_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="64" slack="0"/>
<pin id="1514" dir="0" index="1" bw="64" slack="0"/>
<pin id="1515" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/49 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="store_ln79_store_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="8" slack="1"/>
<pin id="1520" dir="0" index="1" bw="8" slack="2"/>
<pin id="1521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/49 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="trunc_ln82_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="0"/>
<pin id="1524" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/58 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="add_ln82_2_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="0" index="1" bw="30" slack="12"/>
<pin id="1529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/59 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="add_ln83_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="31" slack="1"/>
<pin id="1532" dir="0" index="1" bw="30" slack="12"/>
<pin id="1533" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/59 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="tmp_1_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="0"/>
<pin id="1536" dir="0" index="1" bw="32" slack="0"/>
<pin id="1537" dir="0" index="2" bw="6" slack="0"/>
<pin id="1538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/59 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="select_ln83_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="0"/>
<pin id="1544" dir="0" index="1" bw="31" slack="0"/>
<pin id="1545" dir="0" index="2" bw="31" slack="0"/>
<pin id="1546" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/59 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="select_ln83_cast_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="31" slack="1"/>
<pin id="1552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln83_cast/60 "/>
</bind>
</comp>

<comp id="1554" class="1007" name="grp_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="10" slack="0"/>
<pin id="1556" dir="0" index="1" bw="5" slack="2"/>
<pin id="1557" dir="0" index="2" bw="5" slack="0"/>
<pin id="1558" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="1559" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln62_5/23 zext_ln62_3/23 mul_ln62/23 add_ln62_6/25 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tj_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="4" slack="0"/>
<pin id="1565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1570" class="1005" name="output_ftmap_read_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="64" slack="3"/>
<pin id="1572" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1576" class="1005" name="conv3_biases_0_0_val_read_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="15" slack="1"/>
<pin id="1578" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1581" class="1005" name="conv3_weights_read_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="64" slack="13"/>
<pin id="1583" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="1586" class="1005" name="input_ftmap_read_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="64" slack="4"/>
<pin id="1588" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1594" class="1005" name="add_ln31_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="4" slack="1"/>
<pin id="1596" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="tmp_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="8" slack="5"/>
<pin id="1601" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1604" class="1005" name="zext_ln32_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="10" slack="4"/>
<pin id="1606" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="yr_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="0"/>
<pin id="1611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="yr "/>
</bind>
</comp>

<comp id="1616" class="1005" name="sext_ln79_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="12"/>
<pin id="1618" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="sext_ln79 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="sext_ln82_1_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="31" slack="12"/>
<pin id="1623" dir="1" index="1" bw="31" slack="12"/>
</pin_list>
<bind>
<opset="sext_ln82_1 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="add_ln32_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="4" slack="0"/>
<pin id="1631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="empty_78_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="14" slack="0"/>
<pin id="1639" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="add_ln106_1_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="23" slack="0"/>
<pin id="1644" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106_1 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="add_ln106_2_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="10" slack="0"/>
<pin id="1649" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106_2 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="add_ln106_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="6" slack="0"/>
<pin id="1657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="add_ln115_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="64" slack="2"/>
<pin id="1662" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="mul_ln107_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="14" slack="1"/>
<pin id="1667" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln107 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="add_ln107_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="5" slack="0"/>
<pin id="1675" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="sub_ln115_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="20" slack="1"/>
<pin id="1680" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln115 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="input_fm_buffer_addr_1_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="14" slack="10"/>
<pin id="1685" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="add_ln108_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="5" slack="0"/>
<pin id="1693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="gmem_addr_5_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="1"/>
<pin id="1698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="gmem_addr_5_read_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="32" slack="1"/>
<pin id="1704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1707" class="1005" name="empty_80_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="9" slack="1"/>
<pin id="1709" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="add_ln48_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="5" slack="0"/>
<pin id="1717" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="output_fm_buffer_0_addr_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="9" slack="1"/>
<pin id="1722" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="1728" class="1005" name="add_ln49_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="5" slack="0"/>
<pin id="1730" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="output_fm_buffer_0_load_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="1"/>
<pin id="1735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="1741" class="1005" name="add_ln52_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="3" slack="0"/>
<pin id="1743" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="zext_ln62_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="10" slack="2"/>
<pin id="1748" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="zext_ln62_1_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="64" slack="5"/>
<pin id="1753" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln62_1 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="add_ln53_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="3" slack="0"/>
<pin id="1761" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="zext_ln62_2_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="14" slack="3"/>
<pin id="1766" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln62_2 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="zext_ln61_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="12" slack="4"/>
<pin id="1771" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="add_ln62_7_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="10" slack="0"/>
<pin id="1776" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62_7 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="input_fm_buffer_addr_2_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="14" slack="9"/>
<pin id="1781" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_2 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="add_ln61_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="6" slack="0"/>
<pin id="1789" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="add_ln62_8_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="12" slack="0"/>
<pin id="1794" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62_8 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="gmem_addr_6_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="trunc_ln62_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="20" slack="1"/>
<pin id="1805" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="trunc_ln62_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="1"/>
<pin id="1810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="add_ln131_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="9" slack="2"/>
<pin id="1815" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="add_ln128_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="5" slack="0"/>
<pin id="1823" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="gmem_addr_4_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="1"/>
<pin id="1828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="output_fm_buffer_0_addr_2_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="9" slack="1"/>
<pin id="1834" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="add_ln129_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="5" slack="0"/>
<pin id="1842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="output_fm_buffer_0_load_1_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="32" slack="1"/>
<pin id="1847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load_1 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="empty_90_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="9" slack="0"/>
<pin id="1855" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty_90 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="add_ln79_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="8" slack="1"/>
<pin id="1863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="sext_ln80_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="64" slack="1"/>
<pin id="1868" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="add_ln80_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="8" slack="0"/>
<pin id="1876" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="gmem_addr_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="1"/>
<pin id="1881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1886" class="1005" name="gmem_addr_read_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="1"/>
<pin id="1888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1891" class="1005" name="trunc_ln82_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="31" slack="1"/>
<pin id="1893" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="select_ln83_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="31" slack="1"/>
<pin id="1898" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="120" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="122" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="120" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="122" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="176" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="178" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="182" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="287"><net_src comp="184" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="293"><net_src comp="120" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="122" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="208" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="307"><net_src comp="210" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="309"><net_src comp="212" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="10" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="88" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="470"><net_src comp="463" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="474"><net_src comp="136" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="491"><net_src comp="485" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="492"><net_src comp="485" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="496"><net_src comp="136" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="514"><net_src comp="482" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="515"><net_src comp="508" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="538" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="548"><net_src comp="504" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="542" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="553"><net_src comp="152" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="88" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="186" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="597"><net_src comp="56" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="38" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="614" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="40" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="50" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="614" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="614" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="54" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="651"><net_src comp="641" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="641" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="56" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="372" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="38" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="372" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="40" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="681"><net_src comp="384" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="62" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="384" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="64" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="384" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="698"><net_src comp="418" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="76" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="406" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="395" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="80" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="395" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="82" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="418" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="429" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="402" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="90" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="429" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="429" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="92" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="429" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="94" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="747" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="100" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="102" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="773" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="104" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="773" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="106" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="102" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="773" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="104" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="805"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="72" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="106" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="778" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="786" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="800" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="773" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="108" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="814" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="72" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="835"><net_src comp="110" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="814" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="112" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="841"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="822" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="440" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="865"><net_src comp="440" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="440" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="92" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="440" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="94" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="50" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="368" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="368" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="889"><net_src comp="878" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="862" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="100" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="886" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="102" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="104" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="918"><net_src comp="900" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="106" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="925"><net_src comp="102" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="900" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="104" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="932"><net_src comp="906" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="914" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="939"><net_src comp="920" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="72" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="106" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="947"><net_src comp="928" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="934" pin="3"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="900" pin="2"/><net_sink comp="942" pin=2"/></net>

<net id="955"><net_src comp="110" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="942" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="112" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="961"><net_src comp="950" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="962" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="982"><net_src comp="114" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="971" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="116" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="118" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="989"><net_src comp="976" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="0" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="451" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="126" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="451" pin="4"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="36" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1012"><net_src comp="1000" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="996" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="451" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="128" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="451" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="94" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="463" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1038"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1044"><net_src comp="463" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="128" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="463" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="94" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="475" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="475" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="138" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="475" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="140" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1052" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="447" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="146" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="475" pin="4"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="36" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1091"><net_src comp="148" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="475" pin="4"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="112" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1097"><net_src comp="1086" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1078" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="497" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="497" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="138" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="497" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="140" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1108" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="459" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1139"><net_src comp="148" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="497" pin="4"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="112" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="1134" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1150"><net_src comp="520" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="78" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="1152" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1160"><net_src comp="531" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="80" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="531" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="82" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="554" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="154" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="554" pin="4"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="1174" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1192"><net_src comp="1183" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1199"><net_src comp="114" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="1188" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1201"><net_src comp="116" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1202"><net_src comp="118" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1206"><net_src comp="1193" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1211"><net_src comp="0" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1203" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1216"><net_src comp="267" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="1217" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1224"><net_src comp="317" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1231"><net_src comp="158" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="538" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="160" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1237"><net_src comp="605" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1242"><net_src comp="1226" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1234" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1250"><net_src comp="162" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1251"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1252"><net_src comp="164" pin="0"/><net_sink comp="1244" pin=2"/></net>

<net id="1253"><net_src comp="166" pin="0"/><net_sink comp="1244" pin=3"/></net>

<net id="1257"><net_src comp="565" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1263"><net_src comp="126" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="565" pin="4"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="36" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1270"><net_src comp="1258" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1254" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1275"><net_src comp="565" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="565" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="128" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="565" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="94" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1292"><net_src comp="1272" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1298"><net_src comp="168" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="1288" pin="2"/><net_sink comp="1293" pin=1"/></net>

<net id="1300"><net_src comp="72" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1304"><net_src comp="1293" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1310"><net_src comp="170" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1311"><net_src comp="1288" pin="2"/><net_sink comp="1305" pin=1"/></net>

<net id="1312"><net_src comp="112" pin="0"/><net_sink comp="1305" pin=2"/></net>

<net id="1316"><net_src comp="1305" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1321"><net_src comp="1301" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1313" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1326"><net_src comp="1317" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1333"><net_src comp="172" pin="0"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="368" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1335"><net_src comp="368" pin="1"/><net_sink comp="1327" pin=2"/></net>

<net id="1336"><net_src comp="112" pin="0"/><net_sink comp="1327" pin=3"/></net>

<net id="1340"><net_src comp="1327" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1345"><net_src comp="1323" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1350"><net_src comp="1341" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1337" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1358"><net_src comp="114" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=1"/></net>

<net id="1360"><net_src comp="116" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1361"><net_src comp="118" pin="0"/><net_sink comp="1352" pin=3"/></net>

<net id="1365"><net_src comp="1352" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="1370"><net_src comp="0" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1375"><net_src comp="576" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1372" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1384"><net_src comp="1376" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1390"><net_src comp="576" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="128" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="576" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="94" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1402"><net_src comp="587" pin="4"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="188" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="587" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="190" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1413"><net_src comp="587" pin="4"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1422"><net_src comp="1415" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="194" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="1415" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="196" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1435"><net_src comp="168" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="1415" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1437"><net_src comp="72" pin="0"/><net_sink comp="1430" pin=2"/></net>

<net id="1441"><net_src comp="1430" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1447"><net_src comp="170" pin="0"/><net_sink comp="1442" pin=0"/></net>

<net id="1448"><net_src comp="1415" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1449"><net_src comp="112" pin="0"/><net_sink comp="1442" pin=2"/></net>

<net id="1453"><net_src comp="1442" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1458"><net_src comp="1438" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="1450" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1463"><net_src comp="1454" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1468"><net_src comp="598" pin="4"/><net_sink comp="1464" pin=0"/></net>

<net id="1469"><net_src comp="194" pin="0"/><net_sink comp="1464" pin=1"/></net>

<net id="1474"><net_src comp="598" pin="4"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="196" pin="0"/><net_sink comp="1470" pin=1"/></net>

<net id="1481"><net_src comp="170" pin="0"/><net_sink comp="1476" pin=0"/></net>

<net id="1482"><net_src comp="598" pin="4"/><net_sink comp="1476" pin=1"/></net>

<net id="1483"><net_src comp="112" pin="0"/><net_sink comp="1476" pin=2"/></net>

<net id="1487"><net_src comp="1476" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1492"><net_src comp="1484" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1497"><net_src comp="1488" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1504"><net_src comp="114" pin="0"/><net_sink comp="1498" pin=0"/></net>

<net id="1505"><net_src comp="1493" pin="2"/><net_sink comp="1498" pin=1"/></net>

<net id="1506"><net_src comp="116" pin="0"/><net_sink comp="1498" pin=2"/></net>

<net id="1507"><net_src comp="118" pin="0"/><net_sink comp="1498" pin=3"/></net>

<net id="1511"><net_src comp="1498" pin="4"/><net_sink comp="1508" pin=0"/></net>

<net id="1516"><net_src comp="0" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1517"><net_src comp="1508" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="1525"><net_src comp="295" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1539"><net_src comp="202" pin="0"/><net_sink comp="1534" pin=0"/></net>

<net id="1540"><net_src comp="1526" pin="2"/><net_sink comp="1534" pin=1"/></net>

<net id="1541"><net_src comp="204" pin="0"/><net_sink comp="1534" pin=2"/></net>

<net id="1547"><net_src comp="1534" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1548"><net_src comp="206" pin="0"/><net_sink comp="1542" pin=1"/></net>

<net id="1549"><net_src comp="1530" pin="2"/><net_sink comp="1542" pin=2"/></net>

<net id="1553"><net_src comp="1550" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1560"><net_src comp="520" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="90" pin="0"/><net_sink comp="1554" pin=2"/></net>

<net id="1562"><net_src comp="1554" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1566"><net_src comp="216" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1569"><net_src comp="1563" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1573"><net_src comp="224" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="1579"><net_src comp="230" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1584"><net_src comp="236" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1589"><net_src comp="242" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1597"><net_src comp="623" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1602"><net_src comp="629" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1607"><net_src comp="637" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1612"><net_src comp="220" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1614"><net_src comp="1609" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1615"><net_src comp="1609" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1619"><net_src comp="648" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="1624"><net_src comp="652" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1632"><net_src comp="667" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1640"><net_src comp="683" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1645"><net_src comp="694" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1650"><net_src comp="700" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1658"><net_src comp="712" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1663"><net_src comp="722" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1668"><net_src comp="741" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1676"><net_src comp="757" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1681"><net_src comp="842" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1686"><net_src comp="324" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1694"><net_src comp="872" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1699"><net_src comp="990" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1701"><net_src comp="1696" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1705"><net_src comp="255" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1710"><net_src comp="1008" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1718"><net_src comp="1020" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1723"><net_src comp="331" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1731"><net_src comp="1046" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1736"><net_src comp="338" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1744"><net_src comp="1062" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1749"><net_src comp="1074" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1554" pin=1"/></net>

<net id="1754"><net_src comp="1104" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1762"><net_src comp="1118" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1767"><net_src comp="1130" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1554" pin=1"/></net>

<net id="1772"><net_src comp="1142" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1777"><net_src comp="1146" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1782"><net_src comp="344" pin="3"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1790"><net_src comp="1162" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1795"><net_src comp="1168" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1800"><net_src comp="1207" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1806"><net_src comp="1213" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1811"><net_src comp="1244" pin="4"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1816"><net_src comp="1266" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1824"><net_src comp="1282" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1829"><net_src comp="1366" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1835"><net_src comp="351" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1843"><net_src comp="1392" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1848"><net_src comp="338" pin="3"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1856"><net_src comp="1404" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1864"><net_src comp="1424" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1869"><net_src comp="1460" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1877"><net_src comp="1470" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1882"><net_src comp="1512" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1884"><net_src comp="1879" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1885"><net_src comp="1879" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1889"><net_src comp="295" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1894"><net_src comp="1522" pin="1"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1899"><net_src comp="1542" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="1550" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {38 41 42 43 44 45 46 59 60 61 62 63 64 65 }
	Port: input_fm_buffer | {4 17 }
	Port: output_fm_buffer_0 | {21 47 }
 - Input state : 
	Port: conv3 : gmem | {8 9 10 11 12 13 14 15 16 27 28 29 30 31 32 33 34 35 50 51 52 53 54 55 56 57 58 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {35 36 }
	Port: conv3 : output_fm_buffer_0 | {19 20 39 40 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		tmp : 1
		zext_ln32 : 2
		sext_ln79 : 1
		sext_ln82_1 : 1
		store_ln79 : 1
	State 3
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
	State 4
		exitcond273 : 1
		empty_78 : 1
		br_ln0 : 2
		p_cast56 : 1
		input_fm_buffer_addr : 2
		store_ln0 : 3
	State 5
		add_ln106_1 : 1
		add_ln106_2 : 1
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
		zext_ln107 : 1
		add_ln115 : 2
	State 6
		zext_ln115 : 1
		add_ln115_3 : 2
		zext_ln107_1 : 3
		mul_ln107 : 4
		zext_ln107_2 : 1
		icmp_ln107 : 1
		add_ln107 : 1
		br_ln107 : 2
		tmp1 : 2
		tmp1_cast : 3
		empty_79 : 4
		tmp_4 : 5
		icmp_ln52 : 5
		tmp_5 : 5
		select_ln51 : 6
		or_ln51 : 6
		yClamped : 7
		shl_ln1 : 8
		shl_ln115_1 : 8
		sext_ln115 : 9
		sub_ln115 : 10
	State 7
		zext_ln115_1 : 1
		add_ln115_4 : 2
		zext_ln115_2 : 3
		input_fm_buffer_addr_1 : 4
		zext_ln108 : 1
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln111 : 1
		add_ln111_1 : 2
		sext_ln111 : 3
		add_ln111 : 4
		tmp_6 : 5
		icmp_ln52_1 : 5
		tmp_7 : 5
		or_ln51_1 : 6
		select_ln51_2 : 6
		select_ln51_3 : 7
		shl_ln115_2 : 8
		sext_ln115_2 : 9
		add_ln115_1 : 10
		sext_ln115_3 : 11
		add_ln115_2 : 12
		trunc_ln5 : 13
		sext_ln115_1 : 14
		gmem_addr_5 : 15
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		ty_cast : 1
		tmp_2 : 1
		empty_80 : 2
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
	State 19
		tx_cast : 1
		empty_81 : 2
		p_cast60 : 3
		output_fm_buffer_0_addr : 4
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		output_fm_buffer_0_load : 5
	State 20
	State 21
		zext_ln52 : 1
		icmp_ln52_2 : 1
		add_ln52 : 1
		br_ln52 : 2
		empty_82 : 2
		zext_ln62 : 3
		shl_ln2 : 1
		shl_ln62_1 : 1
		zext_ln53 : 2
		add_ln62 : 3
		zext_ln62_1 : 4
		store_ln62 : 1
	State 22
		zext_ln53_1 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		add_ln57 : 2
		zext_ln62_2 : 3
		shl_ln62_2 : 1
		zext_ln61 : 2
	State 23
		add_ln62_7 : 1
		add_ln62_5 : 1
		zext_ln62_3 : 2
		mul_ln62 : 3
	State 24
	State 25
		add_ln62_6 : 1
	State 26
		zext_ln62_5 : 1
		input_fm_buffer_addr_2 : 2
		icmp_ln61 : 1
		add_ln61 : 1
		br_ln61 : 2
		add_ln62_8 : 1
		add_ln62_1 : 1
		zext_ln62_4 : 2
		add_ln62_4 : 3
		add_ln62_2 : 4
		trunc_ln62_2 : 5
		sext_ln62_2 : 6
		gmem_addr_6 : 7
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		sext_ln62_1 : 1
		mul_ln62_1 : 2
		sext_ln62_3 : 3
		add_ln62_3 : 4
		trunc_ln62_1 : 5
	State 37
		zext_ln131 : 1
		tmp_3 : 1
		add_ln131 : 2
		zext_ln128 : 1
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		empty_84 : 2
		p_shl9 : 3
		p_shl9_cast : 4
		p_shl1 : 3
		p_shl10_cast : 4
		empty_85 : 5
		p_cast35 : 6
		tmp13_cast : 1
		tmp14 : 7
		empty_86 : 8
		trunc_ln4 : 9
		sext_ln129 : 10
		gmem_addr_4 : 11
	State 38
	State 39
		zext_ln131_1 : 1
		add_ln131_1 : 2
		zext_ln131_2 : 3
		output_fm_buffer_0_addr_2 : 4
		icmp_ln129 : 1
		add_ln129 : 1
		br_ln129 : 2
		output_fm_buffer_0_load_1 : 5
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		exitcond6414 : 1
		empty_90 : 1
		br_ln0 : 2
		p_cast64 : 1
		output_fm_buffer_0_addr_1 : 2
		store_ln0 : 3
	State 48
		icmp_ln79 : 1
		add_ln79 : 1
		br_ln79 : 2
		shl_ln82_1 : 1
		zext_ln82 : 2
		shl_ln82_2 : 1
		zext_ln82_1 : 2
		sub_ln82 : 3
		sext_ln80 : 4
	State 49
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		shl_ln82_3 : 1
		zext_ln82_2 : 2
		add_ln82 : 3
		add_ln82_1 : 4
		trunc_ln : 5
		sext_ln82 : 6
		gmem_addr : 7
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		tmp_1 : 1
		select_ln83 : 2
	State 60
		write_ln82 : 1
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln31_fu_623            |    0    |    0    |    12   |
|          |            add_ln32_fu_667            |    0    |    0    |    12   |
|          |            empty_78_fu_683            |    0    |    0    |    21   |
|          |           add_ln106_1_fu_694          |    0    |    0    |    30   |
|          |           add_ln106_2_fu_700          |    0    |    0    |    17   |
|          |            add_ln106_fu_712           |    0    |    0    |    13   |
|          |            add_ln115_fu_722           |    0    |    0    |    71   |
|          |           add_ln115_3_fu_731          |    0    |    0    |    17   |
|          |            add_ln107_fu_757           |    0    |    0    |    12   |
|          |              tmp1_fu_763              |    0    |    0    |    12   |
|          |            empty_79_fu_773            |    0    |    0    |    15   |
|          |           add_ln115_4_fu_852          |    0    |    0    |    21   |
|          |            add_ln108_fu_872           |    0    |    0    |    12   |
|          |           add_ln111_1_fu_890          |    0    |    0    |    12   |
|          |            add_ln111_fu_900           |    0    |    0    |    15   |
|          |           add_ln115_1_fu_962          |    0    |    0    |    27   |
|          |           add_ln115_2_fu_971          |    0    |    0    |    71   |
|          |            empty_80_fu_1008           |    0    |    0    |    16   |
|          |            add_ln48_fu_1020           |    0    |    0    |    12   |
|          |            empty_81_fu_1030           |    0    |    0    |    16   |
|          |            add_ln49_fu_1046           |    0    |    0    |    12   |
|          |            add_ln52_fu_1062           |    0    |    0    |    10   |
|          |            empty_82_fu_1068           |    0    |    0    |    12   |
|    add   |            add_ln62_fu_1098           |    0    |    0    |    14   |
|          |            add_ln53_fu_1118           |    0    |    0    |    10   |
|          |            add_ln57_fu_1124           |    0    |    0    |    12   |
|          |           add_ln62_7_fu_1146          |    0    |    0    |    17   |
|          |            add_ln61_fu_1162           |    0    |    0    |    13   |
|          |           add_ln62_8_fu_1168          |    0    |    0    |    19   |
|          |           add_ln62_1_fu_1174          |    0    |    0    |    19   |
|          |           add_ln62_4_fu_1183          |    0    |    0    |    64   |
|          |           add_ln62_2_fu_1188          |    0    |    0    |    64   |
|          |           add_ln62_3_fu_1238          |    0    |    0    |    60   |
|          |           add_ln131_fu_1266           |    0    |    0    |    16   |
|          |           add_ln128_fu_1282           |    0    |    0    |    12   |
|          |            empty_84_fu_1288           |    0    |    0    |    15   |
|          |             tmp14_fu_1341             |    0    |    0    |    64   |
|          |            empty_86_fu_1346           |    0    |    0    |    64   |
|          |          add_ln131_1_fu_1376          |    0    |    0    |    16   |
|          |           add_ln129_fu_1392           |    0    |    0    |    12   |
|          |            empty_90_fu_1404           |    0    |    0    |    16   |
|          |            add_ln79_fu_1424           |    0    |    0    |    15   |
|          |            add_ln80_fu_1470           |    0    |    0    |    15   |
|          |            add_ln82_fu_1488           |    0    |    0    |    64   |
|          |           add_ln82_1_fu_1493          |    0    |    0    |    64   |
|          |           add_ln82_2_fu_1526          |    0    |    0    |    39   |
|          |            add_ln83_fu_1530           |    0    |    0    |    38   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln31_fu_617           |    0    |    0    |    12   |
|          |            icmp_ln32_fu_661           |    0    |    0    |    12   |
|          |           exitcond273_fu_677          |    0    |    0    |    21   |
|          |           icmp_ln106_fu_706           |    0    |    0    |    13   |
|          |           icmp_ln107_fu_751           |    0    |    0    |    12   |
|          |            icmp_ln52_fu_786           |    0    |    0    |    17   |
|          |           icmp_ln108_fu_866           |    0    |    0    |    12   |
|          |           icmp_ln52_1_fu_914          |    0    |    0    |    17   |
|   icmp   |           icmp_ln48_fu_1014           |    0    |    0    |    12   |
|          |           icmp_ln49_fu_1040           |    0    |    0    |    12   |
|          |          icmp_ln52_2_fu_1056          |    0    |    0    |    10   |
|          |           icmp_ln53_fu_1112           |    0    |    0    |    10   |
|          |           icmp_ln61_fu_1156           |    0    |    0    |    13   |
|          |           icmp_ln128_fu_1276          |    0    |    0    |    12   |
|          |           icmp_ln129_fu_1386          |    0    |    0    |    12   |
|          |          exitcond6414_fu_1398         |    0    |    0    |    16   |
|          |           icmp_ln79_fu_1418           |    0    |    0    |    15   |
|          |           icmp_ln80_fu_1464           |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |           mul_ln62_1_fu_605           |    2    |    0    |    20   |
|          |            mul_ln107_fu_741           |    0    |    0    |    62   |
|----------|---------------------------------------|---------|---------|---------|
|          |            sub_ln115_fu_842           |    0    |    0    |    27   |
|    sub   |            empty_85_fu_1317           |    0    |    0    |    25   |
|          |            sub_ln82_fu_1454           |    0    |    0    |    25   |
|----------|---------------------------------------|---------|---------|---------|
|          |           select_ln51_fu_800          |    0    |    0    |    10   |
|          |            yClamped_fu_814            |    0    |    0    |    10   |
|  select  |          select_ln51_2_fu_934         |    0    |    0    |    10   |
|          |          select_ln51_3_fu_942         |    0    |    0    |    10   |
|          |          select_ln83_fu_1542          |    0    |    0    |    31   |
|----------|---------------------------------------|---------|---------|---------|
|    or    |             or_ln51_fu_808            |    0    |    0    |    2    |
|          |            or_ln51_1_fu_928           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
| addmuladd|              grp_fu_1554              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_224     |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_230 |    0    |    0    |    0    |
|          |     conv3_weights_read_read_fu_236    |    0    |    0    |    0    |
|   read   |      input_ftmap_read_read_fu_242     |    0    |    0    |    0    |
|          |      gmem_addr_5_read_read_fu_255     |    0    |    0    |    0    |
|          |      gmem_addr_6_read_read_fu_267     |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_295      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_248          |    0    |    0    |    0    |
|          |           grp_readreq_fu_260          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_272         |    0    |    0    |    0    |
|          |          grp_writeresp_fu_288         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln131_write_fu_279       |    0    |    0    |    0    |
|          |        write_ln82_write_fu_301        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_629              |    0    |    0    |    0    |
|          |             shl_ln_fu_641             |    0    |    0    |    0    |
|          |             shl_ln1_fu_822            |    0    |    0    |    0    |
|          |           shl_ln115_1_fu_830          |    0    |    0    |    0    |
|          |              tmp4_fu_878              |    0    |    0    |    0    |
|          |           shl_ln115_2_fu_950          |    0    |    0    |    0    |
|          |             tmp_2_fu_1000             |    0    |    0    |    0    |
|          |            shl_ln2_fu_1078            |    0    |    0    |    0    |
|bitconcatenate|           shl_ln62_1_fu_1086          |    0    |    0    |    0    |
|          |           shl_ln62_2_fu_1134          |    0    |    0    |    0    |
|          |           shl_ln62_3_fu_1226          |    0    |    0    |    0    |
|          |             tmp_3_fu_1258             |    0    |    0    |    0    |
|          |             p_shl9_fu_1293            |    0    |    0    |    0    |
|          |             p_shl1_fu_1305            |    0    |    0    |    0    |
|          |              tmp3_fu_1327             |    0    |    0    |    0    |
|          |           shl_ln82_1_fu_1430          |    0    |    0    |    0    |
|          |           shl_ln82_2_fu_1442          |    0    |    0    |    0    |
|          |           shl_ln82_3_fu_1476          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln32_fu_637           |    0    |    0    |    0    |
|          |            p_cast56_fu_689            |    0    |    0    |    0    |
|          |           zext_ln107_fu_718           |    0    |    0    |    0    |
|          |           zext_ln115_fu_727           |    0    |    0    |    0    |
|          |          zext_ln107_1_fu_737          |    0    |    0    |    0    |
|          |          zext_ln107_2_fu_747          |    0    |    0    |    0    |
|          |          zext_ln115_1_fu_848          |    0    |    0    |    0    |
|          |          zext_ln115_2_fu_857          |    0    |    0    |    0    |
|          |           zext_ln108_fu_862           |    0    |    0    |    0    |
|          |           zext_ln111_fu_886           |    0    |    0    |    0    |
|          |             ty_cast_fu_996            |    0    |    0    |    0    |
|          |            tx_cast_fu_1026            |    0    |    0    |    0    |
|          |            p_cast60_fu_1035           |    0    |    0    |    0    |
|          |           zext_ln52_fu_1052           |    0    |    0    |    0    |
|          |           zext_ln62_fu_1074           |    0    |    0    |    0    |
|          |           zext_ln53_fu_1094           |    0    |    0    |    0    |
|   zext   |          zext_ln62_1_fu_1104          |    0    |    0    |    0    |
|          |          zext_ln53_1_fu_1108          |    0    |    0    |    0    |
|          |          zext_ln62_2_fu_1130          |    0    |    0    |    0    |
|          |           zext_ln61_fu_1142           |    0    |    0    |    0    |
|          |          zext_ln62_5_fu_1152          |    0    |    0    |    0    |
|          |          zext_ln62_4_fu_1179          |    0    |    0    |    0    |
|          |           zext_ln131_fu_1254          |    0    |    0    |    0    |
|          |           zext_ln128_fu_1272          |    0    |    0    |    0    |
|          |          p_shl9_cast_fu_1301          |    0    |    0    |    0    |
|          |          p_shl10_cast_fu_1313         |    0    |    0    |    0    |
|          |           tmp13_cast_fu_1337          |    0    |    0    |    0    |
|          |          zext_ln131_1_fu_1372         |    0    |    0    |    0    |
|          |          zext_ln131_2_fu_1381         |    0    |    0    |    0    |
|          |            p_cast64_fu_1410           |    0    |    0    |    0    |
|          |           zext_ln82_fu_1438           |    0    |    0    |    0    |
|          |          zext_ln82_1_fu_1450          |    0    |    0    |    0    |
|          |          zext_ln82_2_fu_1484          |    0    |    0    |    0    |
|          |        select_ln83_cast_fu_1550       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sext_ln79_fu_648           |    0    |    0    |    0    |
|          |           sext_ln82_1_fu_652          |    0    |    0    |    0    |
|          |            tmp1_cast_fu_769           |    0    |    0    |    0    |
|          |           sext_ln115_fu_838           |    0    |    0    |    0    |
|          |           sext_ln111_fu_896           |    0    |    0    |    0    |
|          |          sext_ln115_2_fu_958          |    0    |    0    |    0    |
|          |          sext_ln115_3_fu_967          |    0    |    0    |    0    |
|   sext   |          sext_ln115_1_fu_986          |    0    |    0    |    0    |
|          |          sext_ln62_2_fu_1203          |    0    |    0    |    0    |
|          |           sext_ln62_fu_1217           |    0    |    0    |    0    |
|          |          sext_ln62_1_fu_1221          |    0    |    0    |    0    |
|          |          sext_ln62_3_fu_1234          |    0    |    0    |    0    |
|          |            p_cast35_fu_1323           |    0    |    0    |    0    |
|          |           sext_ln129_fu_1362          |    0    |    0    |    0    |
|          |           sext_ln80_fu_1460           |    0    |    0    |    0    |
|          |           sext_ln82_fu_1508           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp_4_fu_778             |    0    |    0    |    0    |
|          |              tmp_5_fu_792             |    0    |    0    |    0    |
| bitselect|              tmp_6_fu_906             |    0    |    0    |    0    |
|          |              tmp_7_fu_920             |    0    |    0    |    0    |
|          |             tmp_1_fu_1534             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            trunc_ln5_fu_976           |    0    |    0    |    0    |
|          |          trunc_ln62_2_fu_1193         |    0    |    0    |    0    |
|partselect|          trunc_ln62_1_fu_1244         |    0    |    0    |    0    |
|          |           trunc_ln4_fu_1352           |    0    |    0    |    0    |
|          |            trunc_ln_fu_1498           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln62_fu_1213          |    0    |    0    |    0    |
|          |           trunc_ln82_fu_1522          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    3    |    0    |   1687  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       add_ln106_1_reg_1642       |   23   |
|       add_ln106_2_reg_1647       |   10   |
|        add_ln106_reg_1655        |    6   |
|        add_ln107_reg_1673        |    5   |
|        add_ln108_reg_1691        |    5   |
|        add_ln115_reg_1660        |   64   |
|        add_ln128_reg_1821        |    5   |
|        add_ln129_reg_1840        |    5   |
|        add_ln131_reg_1813        |    9   |
|         add_ln31_reg_1594        |    4   |
|         add_ln32_reg_1629        |    4   |
|         add_ln48_reg_1715        |    5   |
|         add_ln49_reg_1728        |    5   |
|         add_ln52_reg_1741        |    3   |
|         add_ln53_reg_1759        |    3   |
|         add_ln61_reg_1787        |    6   |
|        add_ln62_7_reg_1774       |   10   |
|        add_ln62_8_reg_1792       |   12   |
|         add_ln79_reg_1861        |    8   |
|         add_ln80_reg_1874        |    8   |
|            bx_reg_436            |    5   |
|            by_reg_425            |    5   |
|conv3_biases_0_0_val_read_reg_1576|   15   |
|    conv3_weights_read_reg_1581   |   64   |
|    conv_i_i102_lcssa14_reg_504   |   32   |
| conv_i_i102_lcssa_lcssa15_reg_482|   32   |
|         empty_78_reg_1637        |   14   |
|         empty_80_reg_1707        |    9   |
|         empty_83_reg_538         |   32   |
|         empty_89_reg_583         |    9   |
|         empty_90_reg_1853        |    9   |
|           empty_reg_380          |   14   |
|       gmem_addr_4_reg_1826       |   32   |
|     gmem_addr_5_read_reg_1702    |   32   |
|       gmem_addr_5_reg_1696       |   32   |
|       gmem_addr_6_reg_1797       |   32   |
|      gmem_addr_read_reg_1886     |   32   |
|        gmem_addr_reg_1879        |   32   |
|  input_fm_buffer_addr_1_reg_1683 |   14   |
|  input_fm_buffer_addr_2_reg_1779 |   14   |
|     input_ftmap_read_reg_1586    |   64   |
|            kx_reg_493            |    3   |
|            ky_reg_471            |    3   |
|        mul_ln107_reg_1665        |   14   |
|           nin_1_reg_527          |    6   |
|            nin_reg_391           |    6   |
|output_fm_buffer_0_addr_2_reg_1832|    9   |
| output_fm_buffer_0_addr_reg_1720 |    9   |
|output_fm_buffer_0_load_1_reg_1845|   32   |
| output_fm_buffer_0_load_reg_1733 |   32   |
|    output_ftmap_read_reg_1570    |   64   |
|         phi_mul49_reg_414        |   23   |
|         phi_mul51_reg_516        |   10   |
|         phi_mul53_reg_550        |   12   |
|          phi_mul_reg_402         |   10   |
|       select_ln83_reg_1896       |   31   |
|        sext_ln79_reg_1616        |   32   |
|        sext_ln80_reg_1866        |   64   |
|       sext_ln82_1_reg_1621       |   31   |
|        sub_ln115_reg_1678        |   20   |
|            ti_reg_368            |    4   |
|            tj_reg_1563           |    4   |
|           tmp_reg_1599           |    8   |
|       trunc_ln62_1_reg_1808      |   32   |
|        trunc_ln62_reg_1803       |   20   |
|        trunc_ln82_reg_1891       |   31   |
|           tx_1_reg_572           |    5   |
|            tx_reg_459            |    5   |
|           ty_1_reg_561           |    5   |
|            ty_reg_447            |    5   |
|            xr_reg_594            |    8   |
|            yr_reg_1609           |    8   |
|        zext_ln32_reg_1604        |   10   |
|        zext_ln61_reg_1769        |   12   |
|       zext_ln62_1_reg_1751       |   64   |
|       zext_ln62_2_reg_1764       |   14   |
|        zext_ln62_reg_1746        |   10   |
+----------------------------------+--------+
|               Total              |  1380  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_272 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_288 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_317  |  p0  |   3  |  14  |   42   ||    14   |
|   grp_access_fu_317  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_338  |  p0  |   5  |   9  |   45   ||    26   |
|   grp_access_fu_338  |  p1  |   2  |  32  |   64   ||    9    |
|      ti_reg_368      |  p0  |   2  |   4  |    8   ||    9    |
|    phi_mul_reg_402   |  p0  |   2  |  10  |   20   ||    9    |
|      ty_reg_447      |  p0  |   2  |   5  |   10   ||    9    |
|      tx_reg_459      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_1554     |  p1  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   278  ||  4.942  ||   103   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |  1687  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   103  |
|  Register |    -   |    -   |  1380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |  1380  |  1790  |
+-----------+--------+--------+--------+--------+
