Synopsys Microsemi Technology Mapper, Version mapact, Build 1346R, Built Oct 10 2014 10:43:41
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 62MB peak: 64MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 63MB peak: 64MB)

@N:"z:\fpga_vision\xorfi_demo\hdl\data_rate.v":39:0:39:5|Found counter in view:work.data_rate(verilog) inst bit_index[3:0]
@N:"z:\fpga_vision\xorfi_demo\hdl\data_rate.v":39:0:39:5|Found counter in view:work.data_rate(verilog) inst counter[7:0]
@N: MF238 :"z:\fpga_vision\xorfi_demo\hdl\main_clock.v":42:23:42:32|Found 8-bit incrementor, 'un5_counter_1[7:0]'
@N:"z:\fpga_vision\xorfi_demo\hdl\modulator.v":26:0:26:5|Found counter in view:work.modulator(verilog) inst clock_counter[15:0]
@N: MF238 :"z:\fpga_vision\xorfi_demo\hdl\ten_mhz_clock.v":42:23:42:32|Found 12-bit incrementor, 'un5_counter_1[11:0]'
@N: MF238 :"z:\fpga_vision\xorfi_demo\hdl\two_mhz_clock.v":42:23:42:32|Found 12-bit incrementor, 'un5_counter[11:0]'

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 63MB peak: 64MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 63MB peak: 64MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 64MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                 
-------------------------------------------------------------
reset_pad / Y                  76 : 76 asynchronous set/reset
=============================================================

@N: FP130 |Promoting Net reset_c on CLKBUF  reset_pad 
@N: FP130 |Promoting Net modulator_0_output_signal on CLKINT  modulator_0.output_signal_inferred_clock 
@N: FP130 |Promoting Net ten_mhz_clock_0_clock_out on CLKINT  ten_mhz_clock_0.clock_out_inferred_clock 
@N: FP130 |Promoting Net two_mhz_clock_output_pin on CLKINT  two_mhz_clock_0.clock_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 instances converted, 76 sequential instances remain driven by gated/generated clocks

============================================================================================================= Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_core_0.Core               PLL                    35         two_mhz_clock_0.counter[11]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       ten_mhz_clock_0.clock_out     DFN1C0                 17         modulator_0.clock_counter[15]     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       two_mhz_clock_0.clock_out     DFN1C0                 14         data_rate_0.packet_start_flag     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       modulator_0.output_signal     DFN1C0                 10         data_rate_0.data[9]               No generated or derived clock directive on output of sequential instance                                                      
==================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base Z:\fpga_vision\xorfi_demo\synthesis\top.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 64MB peak: 65MB)

Writing Analyst data base Z:\fpga_vision\xorfi_demo\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 64MB peak: 65MB)

Writing EDIF Netlist and constraint files
I-2014.03M-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 64MB peak: 65MB)

@W: MT420 |Found inferred clock two_mhz_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:two_mhz_clock_0.clock_out"

@W: MT420 |Found inferred clock ten_mhz_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ten_mhz_clock_0.clock_out"

@W: MT420 |Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"

@W: MT420 |Found inferred clock modulator|output_signal_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:modulator_0.output_signal"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 11 14:44:58 2016
#


Top view:               top
Library name:           IGLOO_V2
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 3.70, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        igloo
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 962.738

                                           Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                             Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
modulator|output_signal_inferred_clock     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_1
pll_core|GLA_inferred_clock                1.0 MHz       54.7 MHz      1000.000      18.284        981.716     inferred     Inferred_clkgroup_3
ten_mhz_clock|clock_out_inferred_clock     1.0 MHz       26.8 MHz      1000.000      37.262        962.738     inferred     Inferred_clkgroup_0
two_mhz_clock|clock_out_inferred_clock     1.0 MHz       42.8 MHz      1000.000      23.362        976.638     inferred     Inferred_clkgroup_2
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                Ending                                  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ten_mhz_clock|clock_out_inferred_clock  ten_mhz_clock|clock_out_inferred_clock  |  1000.000    962.738  |  No paths    -      |  No paths    -      |  No paths    -    
ten_mhz_clock|clock_out_inferred_clock  two_mhz_clock|clock_out_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
modulator|output_signal_inferred_clock  two_mhz_clock|clock_out_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
two_mhz_clock|clock_out_inferred_clock  two_mhz_clock|clock_out_inferred_clock  |  1000.000    976.638  |  No paths    -      |  No paths    -      |  No paths    -    
pll_core|GLA_inferred_clock             pll_core|GLA_inferred_clock             |  1000.000    981.716  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_core|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                          Arrival            
Instance                       Reference                       Type       Pin     Net            Time        Slack  
                               Clock                                                                                
--------------------------------------------------------------------------------------------------------------------
two_mhz_clock_0.counter[6]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[6]     1.771       981.716
two_mhz_clock_0.counter[8]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[8]     1.771       982.050
two_mhz_clock_0.counter[0]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[0]     1.771       982.464
two_mhz_clock_0.counter[1]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[1]     1.771       982.468
ten_mhz_clock_0.counter[1]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[1]     1.771       982.468
ten_mhz_clock_0.counter[2]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[2]     1.771       982.614
two_mhz_clock_0.counter[2]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[2]     1.771       982.614
ten_mhz_clock_0.counter[0]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[0]     1.771       982.811
two_mhz_clock_0.counter[3]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[3]     1.771       982.944
ten_mhz_clock_0.counter[3]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[3]     1.771       982.944
====================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                               Required            
Instance                        Reference                       Type       Pin     Net                 Time         Slack  
                                Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------
two_mhz_clock_0.clock_out       pll_core|GLA_inferred_clock     DFN1C0     D       clock_out_RNO_1     998.705      981.716
two_mhz_clock_0.counter[1]      pll_core|GLA_inferred_clock     DFN1C0     D       counter_3[1]        998.622      982.435
two_mhz_clock_0.counter[4]      pll_core|GLA_inferred_clock     DFN1C0     D       counter_3[4]        998.622      982.435
two_mhz_clock_0.counter[5]      pll_core|GLA_inferred_clock     DFN1C0     D       counter_3[5]        998.622      982.435
two_mhz_clock_0.counter[9]      pll_core|GLA_inferred_clock     DFN1C0     D       I_26_0              998.705      982.464
ten_mhz_clock_0.counter[9]      pll_core|GLA_inferred_clock     DFN1C0     D       I_26                998.705      982.468
two_mhz_clock_0.counter[10]     pll_core|GLA_inferred_clock     DFN1C0     D       I_28_0              998.705      982.794
ten_mhz_clock_0.counter[10]     pll_core|GLA_inferred_clock     DFN1C0     D       I_28                998.705      982.861
two_mhz_clock_0.counter[11]     pll_core|GLA_inferred_clock     DFN1C0     D       I_32_0              998.705      982.948
ten_mhz_clock_0.counter[11]     pll_core|GLA_inferred_clock     DFN1C0     D       I_32                998.705      983.015
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.705

    - Propagation time:                      16.989
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 981.716

    Number of logic level(s):                4
    Starting point:                          two_mhz_clock_0.counter[6] / Q
    Ending point:                            two_mhz_clock_0.clock_out / D
    The start point is clocked by            pll_core|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_core|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                     Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
two_mhz_clock_0.counter[6]               DFN1C0     Q        Out     1.771     1.771       -         
counter[6]                               Net        -        -       3.074     -           5         
two_mhz_clock_0.counter_RNIUT6U[6]       NOR2       B        In      -         4.845       -         
two_mhz_clock_0.counter_RNIUT6U[6]       NOR2       Y        Out     1.554     6.398       -         
counter14_3                              Net        -        -       0.773     -           1         
two_mhz_clock_0.counter_RNILKDS1[2]      NOR3B      B        In      -         7.171       -         
two_mhz_clock_0.counter_RNILKDS1[2]      NOR3B      Y        Out     1.499     8.670       -         
counter14_7                              Net        -        -       0.773     -           1         
two_mhz_clock_0.counter_RNI82AV2[11]     NOR3C      C        In      -         9.443       -         
two_mhz_clock_0.counter_RNI82AV2[11]     NOR3C      Y        Out     1.599     11.042      -         
counter14_9                              Net        -        -       2.844     -           4         
two_mhz_clock_0.clock_out_RNO            AX1C       B        In      -         13.886      -         
two_mhz_clock_0.clock_out_RNO            AX1C       Y        Out     2.330     16.217      -         
clock_out_RNO_1                          Net        -        -       0.773     -           1         
two_mhz_clock_0.clock_out                DFN1C0     D        In      -         16.989      -         
=====================================================================================================
Total path delay (propagation time + setup) of 18.284 is 10.048(55.0%) logic and 8.236(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ten_mhz_clock|clock_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival            
Instance                         Reference                                  Type       Pin     Net                  Time        Slack  
                                 Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------
modulator_0.clock_counter[0]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       clock_counter[0]     1.771       962.738
modulator_0.clock_counter[1]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       clock_counter[1]     1.771       963.373
modulator_0.clock_counter[2]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       clock_counter[2]     1.771       965.537
modulator_0.clock_counter[3]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       un3lto3              1.771       966.794
modulator_0.clock_counter[4]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       un3lto4              1.771       968.957
modulator_0.clock_counter[5]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       un3lto5              1.771       971.120
modulator_0.clock_counter[6]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       clock_counter[6]     1.771       973.284
modulator_0.clock_counter[7]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       clock_counter[7]     1.771       975.447
modulator_0.clock_counter[8]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       clock_counter[8]     1.771       977.611
modulator_0.clock_counter[9]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     Q       un4lto9              1.771       979.774
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required            
Instance                          Reference                                  Type       Pin     Net                     Time         Slack  
                                  Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------
modulator_0.clock_counter[14]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n14       998.622      962.738
modulator_0.clock_counter[15]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n15       998.705      962.926
modulator_0.clock_counter[13]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n13       998.622      964.902
modulator_0.clock_counter[12]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n12       998.622      967.065
modulator_0.clock_counter[11]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n11       998.622      969.228
modulator_0.clock_counter[10]     ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n10       998.622      971.392
modulator_0.clock_counter[9]      ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n9        998.622      973.555
modulator_0.clock_counter[8]      ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n8        998.622      975.719
modulator_0.clock_counter[7]      ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       clock_counter_n7        998.622      977.882
modulator_0.output_signal         ten_mhz_clock|clock_out_inferred_clock     DFN1C0     D       output_signal_3_0_0     998.622      978.375
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.622

    - Propagation time:                      35.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     962.738

    Number of logic level(s):                14
    Starting point:                          modulator_0.clock_counter[0] / Q
    Ending point:                            modulator_0.clock_counter[14] / D
    The start point is clocked by            ten_mhz_clock|clock_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ten_mhz_clock|clock_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
modulator_0.clock_counter[0]               DFN1C0     Q        Out     1.771     1.771       -         
clock_counter[0]                           Net        -        -       2.844     -           4         
modulator_0.clock_counter_RNIFVF2[1]       NOR2B      A        In      -         4.615       -         
modulator_0.clock_counter_RNIFVF2[1]       NOR2B      Y        Out     1.236     5.851       -         
clock_counter_c1                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIO0O3[2]       NOR2B      A        In      -         6.778       -         
modulator_0.clock_counter_RNIO0O3[2]       NOR2B      Y        Out     1.236     8.014       -         
clock_counter_c2                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNI2305[3]       NOR2B      A        In      -         8.942       -         
modulator_0.clock_counter_RNI2305[3]       NOR2B      Y        Out     1.236     10.178      -         
clock_counter_c3                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNID686[4]       NOR2B      A        In      -         11.105      -         
modulator_0.clock_counter_RNID686[4]       NOR2B      Y        Out     1.236     12.341      -         
clock_counter_c4                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIPAG7[5]       NOR2B      A        In      -         13.268      -         
modulator_0.clock_counter_RNIPAG7[5]       NOR2B      Y        Out     1.236     14.505      -         
clock_counter_c5                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNI6GO8[6]       NOR2B      A        In      -         15.432      -         
modulator_0.clock_counter_RNI6GO8[6]       NOR2B      Y        Out     1.236     16.668      -         
clock_counter_c6                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIKM0A[7]       NOR2B      A        In      -         17.595      -         
modulator_0.clock_counter_RNIKM0A[7]       NOR2B      Y        Out     1.236     18.831      -         
clock_counter_c7                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNI3U8B[8]       NOR2B      A        In      -         19.759      -         
modulator_0.clock_counter_RNI3U8B[8]       NOR2B      Y        Out     1.236     20.995      -         
clock_counter_c8                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIJ6HC[9]       NOR2B      A        In      -         21.922      -         
modulator_0.clock_counter_RNIJ6HC[9]       NOR2B      Y        Out     1.236     23.158      -         
clock_counter_c9                           Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIB3OL[10]      NOR2B      A        In      -         24.085      -         
modulator_0.clock_counter_RNIB3OL[10]      NOR2B      Y        Out     1.236     25.322      -         
clock_counter_c10                          Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNI41VU[11]      NOR2B      A        In      -         26.249      -         
modulator_0.clock_counter_RNI41VU[11]      NOR2B      Y        Out     1.236     27.485      -         
clock_counter_c11                          Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIUV581[12]     NOR2B      A        In      -         28.412      -         
modulator_0.clock_counter_RNIUV581[12]     NOR2B      Y        Out     1.236     29.648      -         
clock_counter_c12                          Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNIPVCH1[13]     NOR2B      A        In      -         30.576      -         
modulator_0.clock_counter_RNIPVCH1[13]     NOR2B      Y        Out     1.236     31.812      -         
clock_counter_c13                          Net        -        -       0.927     -           2         
modulator_0.clock_counter_RNO[14]          XA1        B        In      -         32.739      -         
modulator_0.clock_counter_RNO[14]          XA1        Y        Out     2.372     35.111      -         
clock_counter_n14                          Net        -        -       0.773     -           1         
modulator_0.clock_counter[14]              DFN1C0     D        In      -         35.884      -         
=======================================================================================================
Total path delay (propagation time + setup) of 37.262 is 21.592(57.9%) logic and 15.670(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: two_mhz_clock|clock_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                         Arrival            
Instance                     Reference                                  Type         Pin     Net              Time        Slack  
                             Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------
data_rate_0.counter[5]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[5]       1.771       976.638
data_rate_0.counter[0]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[0]       1.771       976.938
data_rate_0.counter[1]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[1]       1.395       977.469
data_rate_0.counter[4]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[4]       1.771       977.732
data_rate_0.counter[2]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[2]       1.771       977.991
data_rate_0.counter[3]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[3]       1.771       979.173
data_rate_0.counter[6]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[6]       1.771       979.904
data_rate_0.counter[7]       two_mhz_clock|clock_out_inferred_clock     DFN1C0       Q       counter[7]       1.771       980.367
data_rate_0.bit_index[0]     two_mhz_clock|clock_out_inferred_clock     DFN1E0C0     Q       bit_index[0]     1.771       980.985
data_rate_0.bit_index[1]     two_mhz_clock|clock_out_inferred_clock     DFN1E0C0     Q       bit_index[1]     1.771       981.182
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.705

    - Propagation time:                      22.067
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 976.638

    Number of logic level(s):                6
    Starting point:                          data_rate_0.counter[5] / Q
    Ending point:                            data_rate_0.counter[1] / D
    The start point is clocked by            two_mhz_clock|clock_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            two_mhz_clock|clock_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
data_rate_0.counter[5]                     DFN1C0     Q        Out     1.771     1.771       -         
counter[5]                                 Net        -        -       2.844     -           4         
data_rate_0.counter_RNIT3RS[4]             NOR2A      A        In      -         4.615       -         
data_rate_0.counter_RNIT3RS[4]             NOR2A      Y        Out     1.508     6.122       -         
bit_index21_2                              Net        -        -       0.773     -           1         
data_rate_0.counter_RNIUBMP1[7]            NOR3A      A        In      -         6.895       -         
data_rate_0.counter_RNIUBMP1[7]            NOR3A      Y        Out     1.541     8.436       -         
bit_index21_4_0                            Net        -        -       0.927     -           2         
data_rate_0.counter_RNIC7CJ3[3]            NOR3C      C        In      -         9.363       -         
data_rate_0.counter_RNIC7CJ3[3]            NOR3C      Y        Out     1.541     10.904      -         
packet_start_flag6                         Net        -        -       0.927     -           2         
data_rate_0.packet_start_flag_RNIOJ5E7     MX2        B        In      -         11.831      -         
data_rate_0.packet_start_flag_RNIOJ5E7     MX2        Y        Out     1.374     13.205      -         
un1_bit_index21[0]                         Net        -        -       0.773     -           1         
data_rate_0.packet_start_flag_RNIQDMR7     NOR2A      B        In      -         13.978      -         
data_rate_0.packet_start_flag_RNIQDMR7     NOR2A      Y        Out     0.977     14.955      -         
bit_index_1_sqmuxa_1                       Net        -        -       4.790     -           12        
data_rate_0.counter_RNO[1]                 XA1        C        In      -         19.746      -         
data_rate_0.counter_RNO[1]                 XA1        Y        Out     1.549     21.295      -         
counter_n1                                 Net        -        -       0.773     -           1         
data_rate_0.counter[1]                     DFN1C0     D        In      -         22.067      -         
=======================================================================================================
Total path delay (propagation time + setup) of 23.362 is 11.555(49.5%) logic and 11.807(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: AGLN250V2_VQFP100_STD
Report for cell top.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     9      1.0        9.0
              AND3    30      1.0       30.0
               AO1     3      1.0        3.0
              AO1A     1      1.0        1.0
              AOI1     4      1.0        4.0
             AOI1B     5      1.0        5.0
              AX1C     8      1.0        8.0
            CLKINT     3      0.0        0.0
               GND     7      0.0        0.0
               INV     5      1.0        5.0
               MX2     1      1.0        1.0
              NOR2    10      1.0       10.0
             NOR2A    10      1.0       10.0
             NOR2B    33      1.0       33.0
              NOR3     3      1.0        3.0
             NOR3A    10      1.0       10.0
             NOR3B    12      1.0       12.0
             NOR3C    12      1.0       12.0
               OA1     4      1.0        4.0
              OAI1     1      1.0        1.0
               OR2     5      1.0        5.0
              OR2A     1      1.0        1.0
               OR3     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     7      0.0        0.0
               XA1    15      1.0       15.0
              XA1B     1      1.0        1.0
              XOR2    33      1.0       33.0


            DFN1C0    70      1.0       70.0
          DFN1E0C0     5      1.0        5.0
          DFN1E0P0     1      1.0        1.0
                   -----          ----------
             TOTAL   313               294.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF    12
            OUTBUF     3
                   -----
             TOTAL    16


Core Cells         : 294 of 6144 (5%)
IO Cells           : 16

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 65MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Nov 11 14:44:58 2016

###########################################################]
