<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>acoustic_delay_buffer/Control</NAME>
<BUILD_YEAR>2018</BUILD_YEAR>
<DOCPATH>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'Control' of the CONTROL block
</DESCRIPTION>
<HELP>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/CONTROL_help.html</HELP>
<BLOCKTYPE>CONTROL</BLOCKTYPE>
<MEMORYMAPS path="acoustic_delay_buffer">
  <REGS numregs="1" desc="Number of samples of delay to compensate for acoustic propagation delay" origin="acoustic_delay_buffer/adb/RegField" clashes="false" rwmode="Read/Write" bitwidth="12" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Number of samples of delay to compensate for acoustic propagation delay" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="12" msb="11" lsb="0" addr="0"/>
    </REG>
  </REGS>
</MEMORYMAPS>
<RESOURCES>
<FUNIT>
 <FUNAME>acoustic_delay_buffer/adb</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>49</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>acoustic_delay_buffer/adb/AStInput</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>acoustic_delay_buffer/adb/AStOutput</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>acoustic_delay_buffer/adb/delay_buffer</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>133</LUT4>
 <MULT>0</MULT>
 <BITS>131072</BITS>
 <BLOCKS>7</BLOCKS>
</FUNIT>
</RESOURCES>
</MODEL>
