Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                   random # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 11597
gpu_sim_insn = 6559671
gpu_ipc =     565.6352
gpu_tot_sim_cycle = 11597
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     565.6352
gpu_tot_issued_cta = 51
gpu_occupancy = 37.5447% 
gpu_tot_occupancy = 37.5447% 
max_total_param_size = 0
gpu_stall_dramfull = 70
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3923
partiton_level_parallism_total  =       3.3923
partiton_level_parallism_util =       7.6778
partiton_level_parallism_util_total  =       7.6778
L2_BW  =     130.2660 GB/Sec
L2_BW_total  =     130.2660 GB/Sec
gpu_total_sim_rate=1639917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 179, Reservation_fails = 20
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 168, Reservation_fails = 62
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 169, Reservation_fails = 17
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 167, Reservation_fails = 25
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 159, Reservation_fails = 20
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 169, Reservation_fails = 39
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 156, Reservation_fails = 93
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 154, Reservation_fails = 112
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 172, Reservation_fails = 158
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 177, Reservation_fails = 61
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 179, Reservation_fails = 193
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 177, Reservation_fails = 141
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 179, Reservation_fails = 125
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 88, Reservation_fails = 49
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 80, Reservation_fails = 57
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 83, Reservation_fails = 58
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 81, Reservation_fails = 59
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 54
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 90, Reservation_fails = 64
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 84, Reservation_fails = 50
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 93, Reservation_fails = 52
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 56
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 86, Reservation_fails = 70
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 86, Reservation_fails = 58
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 62
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 85, Reservation_fails = 55
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 88, Reservation_fails = 57
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 84, Reservation_fails = 54
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 90, Reservation_fails = 59
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 82, Reservation_fails = 61
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 84, Reservation_fails = 71
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 85, Reservation_fails = 54
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 55
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 88, Reservation_fails = 57
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 87, Reservation_fails = 58
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 89, Reservation_fails = 56
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 83, Reservation_fails = 66
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 89, Reservation_fails = 58
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 4361
	L1D_total_cache_reservation_fails = 2516
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4361
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 159
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104592	W0_Idle:146499	W0_Scoreboard:490804	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:61381	WS1:61272	WS2:60749	WS3:60735	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1012 
max_icnt2mem_latency = 138 
maxmrqlatency = 163 
max_icnt2sh_latency = 71 
averagemflatency = 361 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:6165 	185 	202 	409 	899 	1776 	561 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26292 	1998 	11051 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36915 	2413 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30947 	5822 	1714 	578 	265 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         7        14         8         7        12        10         8        13        12        11         9         7         8         6         4 
dram[1]:         7         7        14        22        13        12        18        19        10         7        15        19         8        18        23        10 
dram[2]:         5         8        15        11        12        14        11         8        21        12        15        14        14        17        10         8 
dram[3]:        14         7        13         6        12        13        10         8         7        14        18        20         7        10         4        10 
dram[4]:         8        10        15        12         8         6        10        11         9         6        21        18         5         8         8         5 
dram[5]:         7         7         9        17         9        10         6         7        13        13        19        22         0         0         5         9 
dram[6]:        10         8         8        10         8        11        13        13        14        11        15        15        11        10         8        10 
dram[7]:        11         5        12        11        12        12        13        12         9         9        12        10        11        16        14        12 
dram[8]:         6         6        10        14         9         8         9        11        23        23        12         8         9         8        14        17 
dram[9]:         7        11        11        10        10        18         8         6        10        17        16        14         7        10         4         9 
dram[10]:         8         8        10        15        14        13         7        11        12         8        21        20         4         7        14         8 
dram[11]:         5         9        18        22         8        11        17        14         8        14        14        13         7        17        15         7 
dram[12]:        12        10        10         8        13         9        14         8        11        10         9        14         7        12        10         8 
dram[13]:         7         5        15        13        14        12         8         8        11         7        15        11        13        20        13        16 
dram[14]:         7        16        22         9        12         7        12         8        10        10         0        21        10        13         9        12 
dram[15]:        12        12        26        16        14        12        14        13        12        20        17        20         0         0         7         8 
maximum service time to same row:
dram[0]:      6010      6002      5997      5989      6041      6001      5995      5994      5999      5996      6060      6110      6049      5995      6011      6008 
dram[1]:      6057      6004      6010      6005      6013      6007      6003      6007      6031      6972      5181      6090      6006      6009      6005      6018 
dram[2]:      5998      6028      5988      6014      6049      6057      6000      5995      6036      6021      6059      6054      6039      6027      5997      6004 
dram[3]:      6024      6027      6049      5989      6017      6044      5988      5990      6056      6079      6215      6213      6055      6058      6007      6007 
dram[4]:      6010      6010      6019      6017      6039      6028      6008      5988      6040      6040      6042      6459      6004      6003      5999      6020 
dram[5]:      6044      5998      5996      5995      5999      6036      6015      6012      6031      6085      6086      6042      6014      6054      6032      6003 
dram[6]:      6015      6009      6008      6020      6020      6038      5987      6022      6027      6010      6086      6012      5990      5998      6033      6027 
dram[7]:      6008      6423      6037      6013      6033      6055      6020      6000      6092      6109      6006      6963      6019      5994      6027      6008 
dram[8]:      6062      6031      6005      6022      6000      6075      5987      6015      6037      6041      6060      6435      6002      6013      6007      6031 
dram[9]:      6034      6031      6025      6033      5991      6023      6012      5990      6005      6038      6039      6048      6043      5995      5993      5992 
dram[10]:      5994      6022      5997      6014      6020      6050      6000      6019      6008      6005      6113      6040      6001      6315      6003      6000 
dram[11]:      6009      5996      6005      6002      6114      6006      6037      6467      6018      6017      5323      5998      6008      5995      5993      6000 
dram[12]:      6035      6054      6099      6077      6029      6019      6005      5991      6023      6024      6046      6296      6002      6011      5994      6012 
dram[13]:      5996      6007      5986      6002      6011      6001      5990      6000      6004      6036      5171      6039      6020      6006      6021      5996 
dram[14]:      6060      6030      6007      5987      6281      6046      6000      6413      6011      6010      6036      6076      6019      6117      5992      6023 
dram[15]:      6004      6014      6026      6147      6048      6012      6023      5985      6071      6086      5308      6168      6984      6142      6018      6170 
average row accesses per activate:
dram[0]:  2.769231  3.545455  2.882353  3.916667  4.428571  4.142857  4.363636  4.000000  5.750000  4.555555  6.833333  4.000000 10.500000  2.714286  3.333333  4.000000 
dram[1]:  5.625000  3.500000  8.000000  6.625000  4.307693  5.800000  4.444445  3.666667  4.333333  3.777778  8.333333 15.000000  4.500000  8.400000  7.333333  6.428571 
dram[2]:  4.000000  5.000000  4.454545  4.888889  4.454545  5.875000  5.000000  5.111111  7.250000  5.500000 10.333333  6.500000  7.000000  6.666667  5.000000  3.833333 
dram[3]:  6.000000  3.714286  4.181818  3.230769  4.692307  3.312500  3.714286  4.583333  4.222222  3.545455  8.250000 17.000000  4.000000  6.666667  7.000000  7.666667 
dram[4]:  4.200000  3.800000  4.200000  3.583333  3.750000  4.600000  5.111111  3.357143  4.300000  2.875000  8.333333  7.666667  5.800000  4.285714  3.571429  3.833333 
dram[5]:  3.562500  3.857143  4.222222  4.333333  3.250000  4.727273  3.375000  3.642857  4.833333  3.600000  7.000000 10.333333 18.000000 20.000000  2.818182  3.444444 
dram[6]:  3.363636  4.100000  3.454545  3.272727  3.500000  5.200000  5.636364  4.846154  3.066667  4.400000 17.000000  7.000000  6.750000  5.250000  3.300000  5.000000 
dram[7]:  5.000000  6.500000  3.600000  4.300000  4.400000  4.200000  4.461538  4.000000  4.333333  3.888889 12.000000  4.200000  3.625000  4.500000  5.111111  4.666667 
dram[8]:  3.625000  5.000000  3.384615  3.538461  4.076923  3.000000  4.090909  3.538461  9.333333  6.166667  9.333333  3.375000  5.428571  4.222222  5.285714  4.777778 
dram[9]:  7.500000  3.666667  4.250000  3.583333  5.600000  5.666667  3.666667  3.466667  5.500000  5.428571  6.125000  7.666667  4.800000  5.500000 10.500000  5.750000 
dram[10]:  4.500000  4.000000  4.181818  5.250000  5.727273  5.363636  3.357143  5.100000  6.142857  3.500000  8.000000  8.500000  5.750000  5.000000  5.166667  7.750000 
dram[11]:  3.900000  4.111111  6.857143 10.250000  3.928571  5.454545  6.500000  5.857143  3.250000  5.111111  5.000000  4.666667  4.000000  5.500000  6.142857  4.777778 
dram[12]:  5.142857  4.000000  5.000000  3.545455  4.181818  4.500000  4.500000  4.214286  4.600000  4.600000  7.750000  4.833333  4.166667  7.666667  3.875000  3.875000 
dram[13]:  4.000000  4.375000  6.428571  5.000000  4.875000  5.500000  4.285714  4.666667  6.600000  3.444444  5.142857  3.875000  8.500000 15.500000  5.428571  4.500000 
dram[14]:  3.916667  5.666667 10.750000  4.181818  6.000000  4.777778  4.454545  4.181818  4.777778  5.571429 21.000000 11.000000  6.000000  4.222222  3.466667  3.538461 
dram[15]:  3.916667  4.363636  8.200000  6.000000  5.888889  5.500000  4.307693  3.785714  4.230769  5.600000  5.600000  6.750000 18.000000 18.000000  3.777778  5.400000 
average row locality = 10226/2202 = 4.643960
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1457      1387      1347      1287      1351      1280      1236      1253      1288      1414      1275      1298      1775      1917      1657      1672
dram[1]:       1297      1234      1300      1352      1245      1270      1303      1288      1401      1462      2488      1512      1404      1329      1350      1382
dram[2]:       1609      1441      1312      1338      1225      1327      1395      1375      1522      1447      1519      1577      1336      1385      1426      1282
dram[3]:       1539      1742      1269      1380      1220      1261      1303      1364      1322      1272      1509      1468      1716      1963      1738      1745
dram[4]:       1355      1425      1475      1384      1349      1377      1314      1371      1311      1312      1656      1726      1543      1524      1329      1336
dram[5]:       1252      1292      1366      1416      1290      1320      1339      1316      1253      1223      1570      1527      1973      1930      1510      1508
dram[6]:       1440      1332      1405      1387      1322      1226      1328      1235      1280      1293      1381      1606      1690      1893      1396      1533
dram[7]:       1851      1661      1469      1292      1276      1363      1242      1310      1278      1360      1789      2004      1627      1409      1252      1371
dram[8]:       1534      1540      1302      1417      1265      1321      1330      1421      1542      1319      1579      1580      1415      1398      1400      1360
dram[9]:       1481      1417      1214      1343      1267      1311      1345      1349      1385      1349      1305      1191      1805      1782      1827      1602
dram[10]:       1233      1494      1302      1441      1254      1287      1360      1309      1359      1316      1451      1383      1752      1900      1575      1627
dram[11]:       1371      1438      1340      1401      1251      1241      1301      1293      1440      1335      2027      1611      1409      1515      1381      1339
dram[12]:       1416      1467      1473      1377      1365      1280      1214      1236      1231      1292      1476      1632      1677      1868      1560      1483
dram[13]:       1487      1511      1378      1254      1361      1274      1272      1319      1375      1542      1681      1462      1445      1463      1433      1318
dram[14]:       1345      1300      1327      1255      1343      1325      1270      1378      1336      1381      1768      1743      1524      1337      1267      1363
dram[15]:       1304      1342      1369      1428      1273      1201      1329      1253      1299      1214      1955      1632      2004      2026      1477      1564
maximum mf latency per bank:
dram[0]:        772       818       815       722       747       827       732       771       691       700       693       723       742       784       732       732
dram[1]:        720       778       765       807       800       792       699       740       776       724      1012       723       836       797       695       806
dram[2]:        768       716       822       794       746       737       799       725       712       722       700       684       745       744       759       781
dram[3]:        720       717       728       734       766       731       760       744       703       726       683       674       708       763       768       742
dram[4]:        748       808       771       811       729       744       739       777       697       740       698       684       791       763       766       815
dram[5]:        736       758       718       714       733       779       761       788       740       723       699       671       703       705       782       788
dram[6]:        761       739       788       764       827       746       797       780       723       715       711       694       677       678       796       700
dram[7]:        745       695       715       743       720       733       741       799       720       722       675       675       746       702       693       735
dram[8]:        714       808       712       828       789       722       788       802       675       731       694       684       767       808       699       798
dram[9]:        781       725       785       743       726       800       818       769       687       699       700       718       735       692       720       731
dram[10]:        716       687       783       756       733       725       794       766       729       724       698       712       701       671       689       726
dram[11]:        776       721       765       790       758       787       699       694       706       723       698       680       718       738       698       723
dram[12]:        695       691       699       794       786       752       769       809       737       701       685       708       745       734       771       770
dram[13]:        677       804       833       838       759       729       830       726       677       700       738       714       676       715       760       760
dram[14]:        817       792       705       786       685       724       728       686       703       695       680       682       719       713       784       802
dram[15]:        786       803       818       794       792       860       864       863       795       823       699       819       662       795       776       825
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66699 n_act=163 n_pre=147 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009711
n_activity=23108 dram_eff=0.02843
bk0: 36a 64122i bk1: 39a 64823i bk2: 49a 62815i bk3: 47a 64661i bk4: 62a 63506i bk5: 58a 63780i bk6: 48a 64608i bk7: 52a 64271i bk8: 46a 65701i bk9: 41a 65516i bk10: 41a 66214i bk11: 40a 65407i bk12: 21a 67068i bk13: 19a 65925i bk14: 30a 65236i bk15: 28a 65652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751903
Row_Buffer_Locality_read = 0.751903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.602186
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.152207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528118 

BW Util details:
bwutil = 0.009711 
total_CMD = 67653 
util_bw = 657 
Wasted_Col = 11574 
Wasted_Row = 4601 
Idle = 50821 

BW Util Bottlenecks: 
RCDc_limit = 15397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7215 
rwq = 0 
CCDLc_limit_alone = 7215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66699 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 657 
Row_Bus_Util =  0.004582 
CoL_Bus_Util = 0.009711 
Either_Row_CoL_Bus_Util = 0.014101 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.013627 
queue_avg = 0.910499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.910499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66738 n_act=129 n_pre=113 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01017
n_activity=21649 dram_eff=0.03178
bk0: 45a 65691i bk1: 49a 64000i bk2: 48a 65892i bk3: 53a 64707i bk4: 56a 63732i bk5: 58a 64643i bk6: 40a 65472i bk7: 44a 64380i bk8: 39a 65259i bk9: 34a 65450i bk10: 25a 66868i bk11: 30a 66989i bk12: 36a 64980i bk13: 42a 65773i bk14: 44a 66106i bk15: 45a 65123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.391094
Bank_Level_Parallism_Col = 1.892964
Bank_Level_Parallism_Ready = 1.248546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477531 

BW Util details:
bwutil = 0.010170 
total_CMD = 67653 
util_bw = 688 
Wasted_Col = 10375 
Wasted_Row = 4859 
Idle = 51731 

BW Util Bottlenecks: 
RCDc_limit = 12105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8456 
rwq = 0 
CCDLc_limit_alone = 8456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66738 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 688 
Row_Bus_Util =  0.003577 
CoL_Bus_Util = 0.010170 
Either_Row_CoL_Bus_Util = 0.013525 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.016393 
queue_avg = 1.042821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66812 n_act=120 n_pre=104 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009297
n_activity=19880 dram_eff=0.03164
bk0: 32a 65378i bk1: 35a 65872i bk2: 49a 64437i bk3: 44a 65178i bk4: 49a 65007i bk5: 47a 65642i bk6: 45a 65093i bk7: 46a 65523i bk8: 29a 66646i bk9: 33a 66157i bk10: 31a 66975i bk11: 26a 66804i bk12: 42a 65770i bk13: 40a 65862i bk14: 35a 65734i bk15: 46a 64176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809221
Row_Buffer_Locality_read = 0.809221
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.362727
Bank_Level_Parallism_Col = 1.845722
Bank_Level_Parallism_Ready = 1.154213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537668 

BW Util details:
bwutil = 0.009297 
total_CMD = 67653 
util_bw = 629 
Wasted_Col = 9396 
Wasted_Row = 3867 
Idle = 53761 

BW Util Bottlenecks: 
RCDc_limit = 11305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6744 
rwq = 0 
CCDLc_limit_alone = 6744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66812 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 629 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.009297 
Either_Row_CoL_Bus_Util = 0.012431 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.014269 
queue_avg = 0.964421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.964421
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66824 n_act=132 n_pre=116 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008824
n_activity=20928 dram_eff=0.02853
bk0: 30a 66369i bk1: 26a 66054i bk2: 46a 64764i bk3: 42a 64846i bk4: 61a 63908i bk5: 53a 63945i bk6: 52a 63809i bk7: 55a 64282i bk8: 38a 65409i bk9: 39a 65188i bk10: 33a 66716i bk11: 34a 67224i bk12: 24a 66295i bk13: 20a 66886i bk14: 21a 66798i bk15: 23a 66978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778894
Row_Buffer_Locality_read = 0.778894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.160350
Bank_Level_Parallism_Col = 1.691705
Bank_Level_Parallism_Ready = 1.072027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491402 

BW Util details:
bwutil = 0.008824 
total_CMD = 67653 
util_bw = 597 
Wasted_Col = 10039 
Wasted_Row = 4905 
Idle = 52112 

BW Util Bottlenecks: 
RCDc_limit = 12453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5636 
rwq = 0 
CCDLc_limit_alone = 5636 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66824 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 597 
Row_Bus_Util =  0.003666 
CoL_Bus_Util = 0.008824 
Either_Row_CoL_Bus_Util = 0.012254 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.019300 
queue_avg = 0.729812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.729812
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66730 n_act=157 n_pre=141 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009475
n_activity=21775 dram_eff=0.02944
bk0: 42a 65110i bk1: 38a 64974i bk2: 42a 65091i bk3: 43a 64058i bk4: 45a 64650i bk5: 46a 65029i bk6: 46a 65317i bk7: 47a 63697i bk8: 43a 65286i bk9: 46a 63623i bk10: 25a 66746i bk11: 23a 67029i bk12: 29a 66032i bk13: 30a 65887i bk14: 50a 63987i bk15: 46a 64350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755070
Row_Buffer_Locality_read = 0.755070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.625808
Bank_Level_Parallism_Col = 1.855476
Bank_Level_Parallism_Ready = 1.106084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558178 

BW Util details:
bwutil = 0.009475 
total_CMD = 67653 
util_bw = 641 
Wasted_Col = 10807 
Wasted_Row = 4632 
Idle = 51573 

BW Util Bottlenecks: 
RCDc_limit = 14802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6665 
rwq = 0 
CCDLc_limit_alone = 6665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66730 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 641 
Row_Bus_Util =  0.004405 
CoL_Bus_Util = 0.009475 
Either_Row_CoL_Bus_Util = 0.013643 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.017335 
queue_avg = 0.864884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.864884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66693 n_act=161 n_pre=145 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009874
n_activity=23123 dram_eff=0.02889
bk0: 57a 63587i bk1: 54a 63890i bk2: 38a 65371i bk3: 39a 65473i bk4: 52a 63412i bk5: 52a 64436i bk6: 54a 63240i bk7: 51a 64009i bk8: 58a 64314i bk9: 54a 64027i bk10: 28a 66635i bk11: 31a 66956i bk12: 18a 67091i bk13: 20a 67207i bk14: 31a 64947i bk15: 31a 65365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758982
Row_Buffer_Locality_read = 0.758982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.571565
Bank_Level_Parallism_Col = 1.819168
Bank_Level_Parallism_Ready = 1.152695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534564 

BW Util details:
bwutil = 0.009874 
total_CMD = 67653 
util_bw = 668 
Wasted_Col = 11738 
Wasted_Row = 4376 
Idle = 50871 

BW Util Bottlenecks: 
RCDc_limit = 15243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7313 
rwq = 0 
CCDLc_limit_alone = 7313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66693 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 668 
Row_Bus_Util =  0.004523 
CoL_Bus_Util = 0.009874 
Either_Row_CoL_Bus_Util = 0.014190 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.014583 
queue_avg = 0.888061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.888061
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66747 n_act=146 n_pre=130 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009475
n_activity=21897 dram_eff=0.02927
bk0: 37a 64671i bk1: 41a 65149i bk2: 38a 64829i bk3: 36a 64706i bk4: 49a 63810i bk5: 52a 65220i bk6: 62a 64634i bk7: 63a 64165i bk8: 46a 63916i bk9: 44a 64867i bk10: 34a 67122i bk11: 28a 66620i bk12: 27a 66791i bk13: 21a 66767i bk14: 33a 65291i bk15: 30a 66149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772231
Row_Buffer_Locality_read = 0.772231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.242201
Bank_Level_Parallism_Col = 1.746824
Bank_Level_Parallism_Ready = 1.137285
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464535 

BW Util details:
bwutil = 0.009475 
total_CMD = 67653 
util_bw = 641 
Wasted_Col = 11304 
Wasted_Row = 5173 
Idle = 50535 

BW Util Bottlenecks: 
RCDc_limit = 13830 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6830 
rwq = 0 
CCDLc_limit_alone = 6830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66747 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 641 
Row_Bus_Util =  0.004080 
CoL_Bus_Util = 0.009475 
Either_Row_CoL_Bus_Util = 0.013392 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.012141 
queue_avg = 0.866968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.866968
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66807 n_act=135 n_pre=119 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008898
n_activity=22169 dram_eff=0.02716
bk0: 25a 66275i bk1: 26a 66702i bk2: 36a 65319i bk3: 43a 65035i bk4: 44a 64952i bk5: 42a 65300i bk6: 58a 64072i bk7: 56a 63751i bk8: 39a 65427i bk9: 35a 65563i bk10: 24a 67146i bk11: 21a 66604i bk12: 29a 65860i bk13: 36a 65850i bk14: 46a 65279i bk15: 42a 65273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775748
Row_Buffer_Locality_read = 0.775748
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.160669
Bank_Level_Parallism_Col = 1.641774
Bank_Level_Parallism_Ready = 1.093023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459404 

BW Util details:
bwutil = 0.008898 
total_CMD = 67653 
util_bw = 602 
Wasted_Col = 10658 
Wasted_Row = 4773 
Idle = 51620 

BW Util Bottlenecks: 
RCDc_limit = 12865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5559 
rwq = 0 
CCDLc_limit_alone = 5559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66807 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 602 
Row_Bus_Util =  0.003754 
CoL_Bus_Util = 0.008898 
Either_Row_CoL_Bus_Util = 0.012505 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.011820 
queue_avg = 0.578733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.578733
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66771 n_act=146 n_pre=130 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009164
n_activity=21170 dram_eff=0.02929
bk0: 29a 65866i bk1: 30a 65769i bk2: 44a 64682i bk3: 46a 63818i bk4: 53a 64160i bk5: 51a 63452i bk6: 45a 64681i bk7: 46a 64153i bk8: 28a 66932i bk9: 37a 65990i bk10: 28a 67022i bk11: 27a 65971i bk12: 38a 65704i bk13: 38a 65166i bk14: 37a 65981i bk15: 43a 64992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764516
Row_Buffer_Locality_read = 0.764516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.498806
Bank_Level_Parallism_Col = 1.785988
Bank_Level_Parallism_Ready = 1.103226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494436 

BW Util details:
bwutil = 0.009164 
total_CMD = 67653 
util_bw = 620 
Wasted_Col = 10667 
Wasted_Row = 4212 
Idle = 52154 

BW Util Bottlenecks: 
RCDc_limit = 13760 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6667 
rwq = 0 
CCDLc_limit_alone = 6667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66771 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 620 
Row_Bus_Util =  0.004080 
CoL_Bus_Util = 0.009164 
Either_Row_CoL_Bus_Util = 0.013037 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.015873 
queue_avg = 0.833932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.833932
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66799 n_act=128 n_pre=112 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009268
n_activity=20545 dram_eff=0.03052
bk0: 30a 66636i bk1: 33a 65573i bk2: 51a 64568i bk3: 43a 64391i bk4: 56a 65085i bk5: 51a 65171i bk6: 55a 63378i bk7: 52a 64049i bk8: 33a 66252i bk9: 38a 66058i bk10: 49a 65591i bk11: 46a 65963i bk12: 24a 66385i bk13: 22a 66649i bk14: 21a 67095i bk15: 23a 66745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795853
Row_Buffer_Locality_read = 0.795853
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.441916
Bank_Level_Parallism_Col = 1.714795
Bank_Level_Parallism_Ready = 1.055821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505594 

BW Util details:
bwutil = 0.009268 
total_CMD = 67653 
util_bw = 627 
Wasted_Col = 9785 
Wasted_Row = 3301 
Idle = 53940 

BW Util Bottlenecks: 
RCDc_limit = 12077 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5837 
rwq = 0 
CCDLc_limit_alone = 5837 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66799 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 627 
Row_Bus_Util =  0.003548 
CoL_Bus_Util = 0.009268 
Either_Row_CoL_Bus_Util = 0.012623 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.015222 
queue_avg = 0.707094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.707094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66786 n_act=128 n_pre=112 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009475
n_activity=20711 dram_eff=0.03095
bk0: 45a 65156i bk1: 32a 65794i bk2: 46a 64843i bk3: 42a 65428i bk4: 63a 64719i bk5: 59a 64447i bk6: 47a 63826i bk7: 51a 64746i bk8: 43a 65368i bk9: 42a 64539i bk10: 32a 66620i bk11: 34a 66640i bk12: 23a 66777i bk13: 20a 66809i bk14: 31a 66105i bk15: 31a 66562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800312
Row_Buffer_Locality_read = 0.800312
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.223717
Bank_Level_Parallism_Col = 1.785300
Bank_Level_Parallism_Ready = 1.166927
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475468 

BW Util details:
bwutil = 0.009475 
total_CMD = 67653 
util_bw = 641 
Wasted_Col = 10090 
Wasted_Row = 4878 
Idle = 52044 

BW Util Bottlenecks: 
RCDc_limit = 12105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6879 
rwq = 0 
CCDLc_limit_alone = 6879 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66786 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 641 
Row_Bus_Util =  0.003548 
CoL_Bus_Util = 0.009475 
Either_Row_CoL_Bus_Util = 0.012815 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.016148 
queue_avg = 0.774289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.774289
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66772 n_act=130 n_pre=114 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009593
n_activity=20552 dram_eff=0.03158
bk0: 39a 65144i bk1: 37a 65432i bk2: 48a 65586i bk3: 41a 66317i bk4: 55a 64380i bk5: 60a 64457i bk6: 39a 65996i bk7: 41a 66082i bk8: 39a 64954i bk9: 46a 65232i bk10: 25a 66243i bk11: 28a 66416i bk12: 32a 65852i bk13: 33a 66063i bk14: 43a 65948i bk15: 43a 65248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799692
Row_Buffer_Locality_read = 0.799692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.387140
Bank_Level_Parallism_Col = 1.799942
Bank_Level_Parallism_Ready = 1.103236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536855 

BW Util details:
bwutil = 0.009593 
total_CMD = 67653 
util_bw = 649 
Wasted_Col = 9690 
Wasted_Row = 3798 
Idle = 53516 

BW Util Bottlenecks: 
RCDc_limit = 12274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6317 
rwq = 0 
CCDLc_limit_alone = 6317 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66772 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 649 
Row_Bus_Util =  0.003607 
CoL_Bus_Util = 0.009593 
Either_Row_CoL_Bus_Util = 0.013022 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.013621 
queue_avg = 0.643637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.643637
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66791 n_act=138 n_pre=122 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009179
n_activity=21248 dram_eff=0.02923
bk0: 36a 65826i bk1: 32a 65982i bk2: 30a 66100i bk3: 39a 64512i bk4: 46a 64616i bk5: 54a 64315i bk6: 63a 64005i bk7: 59a 63547i bk8: 46a 65138i bk9: 46a 65141i bk10: 31a 66742i bk11: 29a 66162i bk12: 25a 66146i bk13: 23a 66936i bk14: 31a 65507i bk15: 31a 65535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.502138
Bank_Level_Parallism_Col = 1.925303
Bank_Level_Parallism_Ready = 1.123994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606422 

BW Util details:
bwutil = 0.009179 
total_CMD = 67653 
util_bw = 621 
Wasted_Col = 9828 
Wasted_Row = 4282 
Idle = 52922 

BW Util Bottlenecks: 
RCDc_limit = 12914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7397 
rwq = 0 
CCDLc_limit_alone = 7397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66791 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 621 
Row_Bus_Util =  0.003843 
CoL_Bus_Util = 0.009179 
Either_Row_CoL_Bus_Util = 0.012741 
Issued_on_Two_Bus_Simul_Util = 0.000281 
issued_two_Eff = 0.022042 
queue_avg = 0.980489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.980489
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66799 n_act=126 n_pre=110 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009386
n_activity=21880 dram_eff=0.02902
bk0: 32a 65758i bk1: 35a 65286i bk2: 45a 65424i bk3: 45a 65069i bk4: 39a 65434i bk5: 44a 65452i bk6: 60a 63602i bk7: 56a 64570i bk8: 33a 66468i bk9: 31a 65740i bk10: 36a 66053i bk11: 31a 65886i bk12: 34a 66670i bk13: 31a 67043i bk14: 38a 65503i bk15: 45a 64669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801575
Row_Buffer_Locality_read = 0.801575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.352267
Bank_Level_Parallism_Col = 1.887366
Bank_Level_Parallism_Ready = 1.185827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482197 

BW Util details:
bwutil = 0.009386 
total_CMD = 67653 
util_bw = 635 
Wasted_Col = 9555 
Wasted_Row = 4458 
Idle = 53005 

BW Util Bottlenecks: 
RCDc_limit = 11833 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7276 
rwq = 0 
CCDLc_limit_alone = 7276 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66799 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 635 
Row_Bus_Util =  0.003488 
CoL_Bus_Util = 0.009386 
Either_Row_CoL_Bus_Util = 0.012623 
Issued_on_Two_Bus_Simul_Util = 0.000251 
issued_two_Eff = 0.019906 
queue_avg = 0.908090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.90809
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66754 n_act=135 n_pre=119 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009726
n_activity=19828 dram_eff=0.03319
bk0: 47a 64421i bk1: 51a 65398i bk2: 43a 66467i bk3: 46a 64909i bk4: 42a 65831i bk5: 43a 65537i bk6: 49a 64939i bk7: 46a 65128i bk8: 43a 65410i bk9: 39a 65979i bk10: 21a 67353i bk11: 22a 67201i bk12: 30a 66347i bk13: 38a 65559i bk14: 52a 63668i bk15: 46a 63998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794833
Row_Buffer_Locality_read = 0.794833
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.436137
Bank_Level_Parallism_Col = 1.733753
Bank_Level_Parallism_Ready = 1.100304
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481451 

BW Util details:
bwutil = 0.009726 
total_CMD = 67653 
util_bw = 658 
Wasted_Col = 10354 
Wasted_Row = 3339 
Idle = 53302 

BW Util Bottlenecks: 
RCDc_limit = 12750 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6385 
rwq = 0 
CCDLc_limit_alone = 6385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66754 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 658 
Row_Bus_Util =  0.003754 
CoL_Bus_Util = 0.009726 
Either_Row_CoL_Bus_Util = 0.013288 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.014461 
queue_avg = 0.665928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.665928
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=67653 n_nop=66772 n_act=128 n_pre=112 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009637
n_activity=21491 dram_eff=0.03034
bk0: 47a 64370i bk1: 48a 64929i bk2: 41a 66543i bk3: 36a 66300i bk4: 53a 65377i bk5: 55a 64982i bk6: 56a 64323i bk7: 53a 63996i bk8: 55a 64375i bk9: 56a 65088i bk10: 28a 66523i bk11: 27a 66667i bk12: 18a 67414i bk13: 18a 67440i bk14: 34a 65437i bk15: 27a 66304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803681
Row_Buffer_Locality_read = 0.803681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.017098
Bank_Level_Parallism_Col = 1.555055
Bank_Level_Parallism_Ready = 1.075153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401629 

BW Util details:
bwutil = 0.009637 
total_CMD = 67653 
util_bw = 652 
Wasted_Col = 10953 
Wasted_Row = 4771 
Idle = 51277 

BW Util Bottlenecks: 
RCDc_limit = 12186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5534 
rwq = 0 
CCDLc_limit_alone = 5534 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67653 
n_nop = 66772 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 652 
Row_Bus_Util =  0.003548 
CoL_Bus_Util = 0.009637 
Either_Row_CoL_Bus_Util = 0.013022 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.012486 
queue_avg = 0.635596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.635596

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 43, Reservation_fails = 769
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 50, Reservation_fails = 386
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 52, Reservation_fails = 351
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 51, Reservation_fails = 720
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 27, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 1380
L2_total_cache_reservation_fails = 2226
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1380
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2226
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 11597
Req_Network_injected_packets_per_cycle =       3.3923 
Req_Network_conflicts_per_cycle =       1.1251
Req_Network_conflicts_per_cycle_util =       2.5464
Req_Bank_Level_Parallism =       7.6778
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2643
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1063

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 11597
Reply_Network_injected_packets_per_cycle =        3.3923
Reply_Network_conflicts_per_cycle =        1.2050
Reply_Network_conflicts_per_cycle_util =       2.8236
Reply_Bank_Level_Parallism =       7.9493
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1620
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0893
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1639917 (inst/sec)
gpgpu_simulation_rate = 2899 (cycle/sec)
gpgpu_silicon_slowdown = 413935x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
