// Seed: 1249968627
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  id_6 :
  assert property (@(*) (1 ==? id_2)) if (1);
  wand id_7;
  assign id_7 = 1 & id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2;
  assign id_1 = (1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_13[1] = id_3;
  nor primCall (id_10, id_12, id_13, id_14, id_15, id_2, id_3, id_5, id_7, id_8);
  module_2 modCall_1 ();
endmodule
