TimeQuest Timing Analyzer report for vga_module
Sat Oct 08 09:42:37 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; vga_module                                          ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6F17C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 94.24 MHz ; 94.24 MHz       ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 14.389 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.858  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.218 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.389 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 10.535     ;
; 14.590 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 10.334     ;
; 14.693 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 10.231     ;
; 14.879 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 10.045     ;
; 15.783 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 9.136      ;
; 15.786 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 9.133      ;
; 15.786 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 9.133      ;
; 15.786 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 9.133      ;
; 15.786 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 9.133      ;
; 15.824 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 9.100      ;
; 15.898 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 9.026      ;
; 15.984 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.935      ;
; 15.987 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.932      ;
; 15.987 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.932      ;
; 15.987 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.932      ;
; 15.987 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.932      ;
; 16.087 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.832      ;
; 16.090 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.829      ;
; 16.090 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.829      ;
; 16.090 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.829      ;
; 16.090 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.829      ;
; 16.126 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.794      ;
; 16.128 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.792      ;
; 16.281 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.638      ;
; 16.285 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.634      ;
; 16.285 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.634      ;
; 16.285 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.634      ;
; 16.286 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.633      ;
; 16.327 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.593      ;
; 16.329 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.591      ;
; 16.430 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.490      ;
; 16.432 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.488      ;
; 16.561 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.357      ;
; 16.562 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.356      ;
; 16.562 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.356      ;
; 16.616 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.304      ;
; 16.619 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 8.301      ;
; 16.735 ; sync_module:U2|Count_H[0] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.183      ;
; 16.762 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.156      ;
; 16.763 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.155      ;
; 16.763 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.155      ;
; 16.782 ; sync_module:U2|Count_H[2] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.136      ;
; 16.865 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.053      ;
; 16.866 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.052      ;
; 16.866 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 8.052      ;
; 17.059 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.859      ;
; 17.060 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.858      ;
; 17.061 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.857      ;
; 17.226 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.693      ;
; 17.230 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.689      ;
; 17.230 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.689      ;
; 17.230 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.689      ;
; 17.231 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.688      ;
; 17.292 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.628      ;
; 17.300 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.619      ;
; 17.304 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.615      ;
; 17.304 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.615      ;
; 17.304 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.615      ;
; 17.305 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.614      ;
; 17.312 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.608      ;
; 17.418 ; sync_module:U2|Count_H[7] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.500      ;
; 17.422 ; sync_module:U2|Count_H[6] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.496      ;
; 17.434 ; sync_module:U2|Count_H[4] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.484      ;
; 17.466 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.454      ;
; 17.481 ; sync_module:U2|Count_H[8] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.437      ;
; 17.487 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.433      ;
; 17.507 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.413      ;
; 17.561 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.359      ;
; 17.564 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.356      ;
; 17.568 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.352      ;
; 17.588 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.332      ;
; 17.635 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.285      ;
; 17.638 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.282      ;
; 17.661 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.259      ;
; 17.702 ; sync_module:U2|Count_H[1] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.216      ;
; 17.730 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.190      ;
; 17.742 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.178      ;
; 17.750 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.170      ;
; 17.904 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 7.016      ;
; 18.004 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.914      ;
; 18.005 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.913      ;
; 18.006 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.912      ;
; 18.009 ; sync_module:U2|Count_V[1] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 6.915      ;
; 18.061 ; sync_module:U2|Count_V[3] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 6.860      ;
; 18.078 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.840      ;
; 18.079 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.839      ;
; 18.080 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.838      ;
; 18.096 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 6.829      ;
; 18.212 ; sync_module:U2|Count_H[3] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.706      ;
; 18.216 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 6.708      ;
; 18.242 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 6.683      ;
; 18.370 ; sync_module:U2|Count_H[5] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.548      ;
; 18.394 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 6.531      ;
; 18.407 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 6.518      ;
; 18.475 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 6.450      ;
; 18.594 ; sync_module:U2|Count_H[3] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 6.350      ;
; 18.594 ; sync_module:U2|Count_H[0] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 6.350      ;
; 18.638 ; sync_module:U2|Count_H[4] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 6.306      ;
; 18.675 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.245      ;
; 18.695 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.225      ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.532 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.532 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.761 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.773 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 1.115 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.144 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.169 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.462      ;
; 1.179 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.471      ;
; 1.217 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.510      ;
; 1.247 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.256 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.273 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.284 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.331 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.621      ;
; 1.331 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.621      ;
; 1.332 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.622      ;
; 1.360 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.653      ;
; 1.388 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.395 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.404 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.406 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.413 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.415 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.427 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.720      ;
; 1.493 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.786      ;
; 1.506 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.799      ;
; 1.507 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.800      ;
; 1.514 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.807      ;
; 1.517 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.810      ;
; 1.518 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.811      ;
; 1.527 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.821      ;
; 1.532 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.825      ;
; 1.533 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.826      ;
; 1.536 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.538 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.831      ;
; 1.544 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.837      ;
; 1.545 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.554 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.847      ;
; 1.629 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.922      ;
; 1.645 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.938      ;
; 1.654 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.656 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.949      ;
; 1.667 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.960      ;
; 1.675 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.968      ;
; 1.685 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.978      ;
; 1.695 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.988      ;
; 1.702 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.994      ;
; 1.705 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.997      ;
; 1.723 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.016      ;
; 1.754 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.047      ;
; 1.756 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.049      ;
; 1.768 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.061      ;
; 1.778 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.071      ;
; 1.786 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.079      ;
; 1.797 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.090      ;
; 1.814 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.106      ;
; 1.833 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.125      ;
; 1.841 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.133      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.366 ; 12.554       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.368 ; 12.556       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.370 ; 12.558       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.370 ; 12.558       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.370 ; 12.558       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.370 ; 12.558       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.370 ; 12.558       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.372 ; 12.560       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.372 ; 12.560       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.489 ; 12.489       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.489 ; 12.489       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.489 ; 12.489       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.489 ; 12.489       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.489 ; 12.489       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.490 ; 12.490       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.491 ; 12.491       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.491 ; 12.491       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.491 ; 12.491       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.491 ; 12.491       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.494 ; 12.494       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.506 ; 12.506       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.508 ; 12.508       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.509 ; 12.509       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.509 ; 12.509       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.509 ; 12.509       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.509 ; 12.509       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.509 ; 12.509       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.512 ; 12.512       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.512 ; 12.512       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 7.757  ; 7.475  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 7.471  ; 7.083  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 12.560 ; 12.381 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.613  ; 8.207  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.274 ; 6.029 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.000 ; 5.653 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.812 ; 5.480 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.271 ; 5.000 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 100.12 MHz ; 100.12 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 15.012 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.855  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.217 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.012 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 9.917      ;
; 15.195 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 9.734      ;
; 15.297 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 9.632      ;
; 15.569 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 9.360      ;
; 16.363 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.564      ;
; 16.366 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.561      ;
; 16.366 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.561      ;
; 16.367 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.560      ;
; 16.367 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.560      ;
; 16.388 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 8.541      ;
; 16.497 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 8.432      ;
; 16.546 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.381      ;
; 16.549 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.378      ;
; 16.549 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.378      ;
; 16.550 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.377      ;
; 16.550 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.377      ;
; 16.648 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.279      ;
; 16.651 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.276      ;
; 16.651 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.276      ;
; 16.652 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.275      ;
; 16.652 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.275      ;
; 16.689 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 8.236      ;
; 16.691 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 8.234      ;
; 16.872 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 8.053      ;
; 16.874 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 8.051      ;
; 16.957 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.970      ;
; 16.960 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.967      ;
; 16.960 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.967      ;
; 16.961 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.966      ;
; 16.961 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.966      ;
; 16.974 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 7.951      ;
; 16.976 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 7.949      ;
; 17.063 ; sync_module:U2|Count_H[0] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.864      ;
; 17.101 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.826      ;
; 17.101 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.826      ;
; 17.102 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.825      ;
; 17.112 ; sync_module:U2|Count_H[2] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.815      ;
; 17.245 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 7.680      ;
; 17.248 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 7.677      ;
; 17.284 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.643      ;
; 17.284 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.643      ;
; 17.285 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.642      ;
; 17.386 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.541      ;
; 17.386 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.541      ;
; 17.387 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.540      ;
; 17.655 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.272      ;
; 17.656 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.271      ;
; 17.657 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.270      ;
; 17.702 ; sync_module:U2|Count_H[7] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.225      ;
; 17.713 ; sync_module:U2|Count_H[6] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.214      ;
; 17.735 ; sync_module:U2|Count_H[4] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.192      ;
; 17.739 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.188      ;
; 17.742 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.185      ;
; 17.742 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.185      ;
; 17.743 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.184      ;
; 17.743 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.184      ;
; 17.759 ; sync_module:U2|Count_H[8] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.168      ;
; 17.848 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.079      ;
; 17.851 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.076      ;
; 17.851 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.076      ;
; 17.852 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.075      ;
; 17.852 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 7.075      ;
; 17.857 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 7.072      ;
; 17.866 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 7.063      ;
; 18.002 ; sync_module:U2|Count_H[1] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.925      ;
; 18.013 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.916      ;
; 18.018 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.911      ;
; 18.027 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.902      ;
; 18.065 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 6.860      ;
; 18.067 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 6.858      ;
; 18.101 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.828      ;
; 18.110 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.819      ;
; 18.174 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 6.751      ;
; 18.174 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.755      ;
; 18.176 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 6.749      ;
; 18.252 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.677      ;
; 18.257 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.672      ;
; 18.261 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.668      ;
; 18.408 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.521      ;
; 18.458 ; sync_module:U2|Count_V[1] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 6.475      ;
; 18.466 ; sync_module:U2|Count_H[3] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.461      ;
; 18.477 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.450      ;
; 18.477 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.450      ;
; 18.478 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.449      ;
; 18.503 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 6.428      ;
; 18.506 ; sync_module:U2|Count_V[3] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 6.424      ;
; 18.586 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.341      ;
; 18.586 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.341      ;
; 18.587 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.340      ;
; 18.618 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 6.315      ;
; 18.621 ; sync_module:U2|Count_H[5] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 6.306      ;
; 18.641 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 6.290      ;
; 18.793 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 6.138      ;
; 18.830 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 6.101      ;
; 18.885 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 6.046      ;
; 18.948 ; sync_module:U2|Count_H[3] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 5.998      ;
; 18.981 ; sync_module:U2|Count_H[0] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 5.965      ;
; 18.992 ; sync_module:U2|Count_H[4] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 5.954      ;
; 19.061 ; sync_module:U2|Count_H[6] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 5.885      ;
; 19.112 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.817      ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.489 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.705 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.718 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 1.026 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.032 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.035 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.037 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.041 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.047 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.055 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.065 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.333      ;
; 1.070 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.120 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.131 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.138 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.149 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.154 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.157 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.163 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.166 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.177 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.445      ;
; 1.178 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.446      ;
; 1.194 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.459      ;
; 1.194 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.459      ;
; 1.195 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.460      ;
; 1.249 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.264 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.532      ;
; 1.269 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.537      ;
; 1.270 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.273 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.276 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.279 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.547      ;
; 1.285 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.553      ;
; 1.288 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.556      ;
; 1.309 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.577      ;
; 1.320 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.588      ;
; 1.364 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.632      ;
; 1.371 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.639      ;
; 1.372 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.640      ;
; 1.373 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.641      ;
; 1.375 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.643      ;
; 1.384 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.652      ;
; 1.391 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.659      ;
; 1.392 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.660      ;
; 1.393 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.661      ;
; 1.394 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.662      ;
; 1.399 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.667      ;
; 1.402 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.670      ;
; 1.410 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.678      ;
; 1.411 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.679      ;
; 1.428 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.696      ;
; 1.482 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.750      ;
; 1.486 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.754      ;
; 1.491 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.759      ;
; 1.496 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.764      ;
; 1.508 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.776      ;
; 1.516 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.784      ;
; 1.519 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.786      ;
; 1.526 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.794      ;
; 1.569 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.837      ;
; 1.574 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.844      ;
; 1.585 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.849      ;
; 1.588 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.852      ;
; 1.596 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.864      ;
; 1.599 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.867      ;
; 1.605 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.873      ;
; 1.616 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.884      ;
; 1.623 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.891      ;
; 1.629 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.899      ;
; 1.633 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.900      ;
; 1.695 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.965      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.376 ; 12.560       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.378 ; 12.562       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.465 ; 12.465       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.465 ; 12.465       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.487 ; 12.487       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.488 ; 12.488       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.491 ; 12.491       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.509 ; 12.509       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.510 ; 12.510       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.511 ; 12.511       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.533 ; 12.533       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.533 ; 12.533       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 7.387  ; 6.829  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 7.140  ; 6.475  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 11.713 ; 11.418 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.066  ; 7.481  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.966 ; 5.510 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.730 ; 5.171 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.500 ; 4.964 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 4.949 ; 4.533 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 20.264 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.423  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.297 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 20.264 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.681      ;
; 20.356 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.589      ;
; 20.387 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.558      ;
; 20.522 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.423      ;
; 20.836 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.112      ;
; 20.839 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.109      ;
; 20.840 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.108      ;
; 20.840 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.108      ;
; 20.840 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.108      ;
; 20.852 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.093      ;
; 20.916 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.029      ;
; 20.928 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.020      ;
; 20.931 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.017      ;
; 20.932 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.016      ;
; 20.932 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.016      ;
; 20.932 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 4.016      ;
; 20.959 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.989      ;
; 20.962 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.986      ;
; 20.963 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.985      ;
; 20.963 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.985      ;
; 20.963 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.985      ;
; 20.986 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.961      ;
; 20.989 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.958      ;
; 21.078 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.869      ;
; 21.081 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.866      ;
; 21.094 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.854      ;
; 21.097 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.851      ;
; 21.098 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.850      ;
; 21.098 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.850      ;
; 21.098 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.850      ;
; 21.109 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.838      ;
; 21.112 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.835      ;
; 21.229 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.718      ;
; 21.230 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.717      ;
; 21.231 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.716      ;
; 21.244 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.703      ;
; 21.247 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.700      ;
; 21.264 ; sync_module:U2|Count_H[0] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.683      ;
; 21.277 ; sync_module:U2|Count_H[2] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.670      ;
; 21.321 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.626      ;
; 21.322 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.625      ;
; 21.323 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.624      ;
; 21.352 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.595      ;
; 21.353 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.594      ;
; 21.354 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.593      ;
; 21.424 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.524      ;
; 21.427 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.521      ;
; 21.428 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.520      ;
; 21.428 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.520      ;
; 21.428 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.520      ;
; 21.487 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.460      ;
; 21.488 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.460      ;
; 21.488 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.459      ;
; 21.489 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.458      ;
; 21.491 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.457      ;
; 21.492 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.456      ;
; 21.492 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.456      ;
; 21.492 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.456      ;
; 21.536 ; sync_module:U2|Count_H[4] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.411      ;
; 21.549 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.401      ;
; 21.561 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.389      ;
; 21.563 ; sync_module:U2|Count_H[6] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.384      ;
; 21.574 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.373      ;
; 21.577 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.370      ;
; 21.588 ; sync_module:U2|Count_H[7] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.359      ;
; 21.594 ; sync_module:U2|Count_H[8] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.353      ;
; 21.621 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.329      ;
; 21.638 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.309      ;
; 21.641 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.306      ;
; 21.641 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.309      ;
; 21.653 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.297      ;
; 21.672 ; sync_module:U2|Count_H[1] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.275      ;
; 21.672 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.278      ;
; 21.684 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.266      ;
; 21.713 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.237      ;
; 21.744 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.206      ;
; 21.807 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.143      ;
; 21.817 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.130      ;
; 21.818 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.129      ;
; 21.819 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.128      ;
; 21.819 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.131      ;
; 21.879 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 3.071      ;
; 21.881 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.066      ;
; 21.882 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.065      ;
; 21.883 ; sync_module:U2|Count_H[3] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.064      ;
; 21.922 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 3.026      ;
; 21.929 ; sync_module:U2|Count_H[3] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.018      ;
; 21.965 ; sync_module:U2|Count_V[1] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.983      ;
; 21.968 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.980      ;
; 21.974 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.974      ;
; 21.989 ; sync_module:U2|Count_V[3] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.961      ;
; 21.998 ; sync_module:U2|Count_H[5] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.949      ;
; 22.060 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.888      ;
; 22.065 ; sync_module:U2|Count_H[3] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 2.892      ;
; 22.121 ; sync_module:U2|Count_H[1] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 2.836      ;
; 22.134 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.814      ;
; 22.137 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.813      ;
; 22.149 ; sync_module:U2|Count_H[4] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.801      ;
; 22.151 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.797      ;
; 22.167 ; sync_module:U2|Count_H[5] ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 2.790      ;
+--------+---------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.219 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.304 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.445 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.453 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.458 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.463 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.489 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.504 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.516 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.530 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.547 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.548 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.669      ;
; 0.574 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.581 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.713      ;
; 0.595 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.714      ;
; 0.596 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.715      ;
; 0.598 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.606 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.606 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.610 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.617 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.738      ;
; 0.618 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.739      ;
; 0.619 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.621 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.622 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.648 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.661 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.665 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.786      ;
; 0.670 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.674 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.794      ;
; 0.675 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 0.676 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.797      ;
; 0.682 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.803      ;
; 0.684 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.689 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.809      ;
; 0.714 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.728 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.735 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.856      ;
; 0.736 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.857      ;
; 0.737 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.858      ;
; 0.737 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.738 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 0.740 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.861      ;
; 0.747 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.868      ;
; 0.749 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.870      ;
; 0.752 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.789 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.301 ; 12.517       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.477 ; 12.477       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.478 ; 12.478       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.478 ; 12.478       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.479 ; 12.479       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.499 ; 12.499       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.499 ; 12.499       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.501 ; 12.501       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.501 ; 12.501       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.520 ; 12.520       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.521 ; 12.521       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.521 ; 12.521       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.521 ; 12.521       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.521 ; 12.521       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.522 ; 12.522       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.523 ; 12.523       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 3.392 ; 3.586 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 3.230 ; 3.378 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.662 ; 5.651 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.727 ; 3.774 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.747 ; 2.886 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.593 ; 2.687 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.538 ; 2.596 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.305 ; 2.342 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 14.389 ; 0.186 ; N/A      ; N/A     ; 9.423               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 14.389 ; 0.186 ; N/A      ; N/A     ; 12.217              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 7.757  ; 7.475  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 7.471  ; 7.083  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 12.560 ; 12.381 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.613  ; 8.207  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.747 ; 2.886 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.593 ; 2.687 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.538 ; 2.596 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.305 ; 2.342 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------+
; Input Transition Times                                  ;
+------+--------------+-----------------+-----------------+
; Pin  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------+--------------+-----------------+-----------------+
; RSTn ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 565      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 565      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Oct 08 09:42:34 2016
Info: Command: quartus_sta vga_module -c vga_module
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.389               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 CLK 
    Info (332119):    12.218               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.012               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 CLK 
    Info (332119):    12.217               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 20.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.264               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 CLK 
    Info (332119):    12.297               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 715 megabytes
    Info: Processing ended: Sat Oct 08 09:42:37 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


