Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Oct 27 09:57:05 2023
| Host         : pc8ce55rt running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file I2CMASTER_control_sets_placed.rpt
| Design       : I2CMASTER
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------+------------------+------------------+----------------+--------------+
|  MCLK_IBUF_BUFG | NACK_i_1_n_0       | state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_IBUF_BUFG | SCL_OUT_i_1_n_0    | state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_IBUF_BUFG | SDA_OUT_i_1_n_0    | state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_IBUF_BUFG | DATA_VALID_i_1_n_0 | state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_IBUF_BUFG | QUEUED_i_1_n_0     | state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_IBUF_BUFG | STOP_i_1_n_0       | state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_IBUF_BUFG |                    |                  |                2 |              2 |         1.00 |
|  MCLK_IBUF_BUFG | STATUS[2]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              3 |         3.00 |
|  MCLK_IBUF_BUFG |                    | state[4]_i_3_n_0 |                2 |              4 |         2.00 |
|  MCLK_IBUF_BUFG | counter            | state[4]_i_3_n_0 |                2 |              4 |         2.00 |
|  MCLK_IBUF_BUFG | state[4]_i_1_n_0   | state[4]_i_3_n_0 |                4 |              5 |         1.25 |
|  MCLK_IBUF_BUFG | shift[7]_i_1_n_0   | state[4]_i_3_n_0 |                2 |              7 |         3.50 |
|  MCLK_IBUF_BUFG | DOUT[7]_i_1_n_0    | state[4]_i_3_n_0 |                2 |              8 |         4.00 |
+-----------------+--------------------+------------------+------------------+----------------+--------------+


