read_verilog ../../common/latches.v
proc
write_intersynth result.out
