
Radio_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013e4c  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  08014100  08014100  00015100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080149e4  080149e4  000159e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080149ec  080149ec  000159ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080149f0  080149f0  000159f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080149f4  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004da0  240001dc  08014bd0  000161dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004f7c  08014bd0  00016f7c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000161dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003248b  00000000  00000000  0001620a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005f68  00000000  00000000  00048695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ed8  00000000  00000000  0004e600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017e6  00000000  00000000  000504d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a166  00000000  00000000  00051cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002dcad  00000000  00000000  0008be24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00152455  00000000  00000000  000b9ad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020bf26  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009520  00000000  00000000  0020bf6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  0021548c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001dc 	.word	0x240001dc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080140e4 	.word	0x080140e4

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	080140e4 	.word	0x080140e4

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b9a2 	b.w	8000a74 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f83e 	bl	80007b8 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__aeabi_d2lz>:
 8000748:	b508      	push	{r3, lr}
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	ec43 2b17 	vmov	d7, r2, r3
 8000752:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d403      	bmi.n	8000764 <__aeabi_d2lz+0x1c>
 800075c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000760:	f000 b80a 	b.w	8000778 <__aeabi_d2ulz>
 8000764:	eeb1 7b47 	vneg.f64	d7, d7
 8000768:	ec51 0b17 	vmov	r0, r1, d7
 800076c:	f000 f804 	bl	8000778 <__aeabi_d2ulz>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	bd08      	pop	{r3, pc}

08000778 <__aeabi_d2ulz>:
 8000778:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007a8 <__aeabi_d2ulz+0x30>
 800077c:	ec41 0b17 	vmov	d7, r0, r1
 8000780:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007b0 <__aeabi_d2ulz+0x38>
 8000784:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000788:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800078c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000790:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000794:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000798:	ee16 1a10 	vmov	r1, s12
 800079c:	ee17 0a90 	vmov	r0, s15
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	f3af 8000 	nop.w
 80007a8:	00000000 	.word	0x00000000
 80007ac:	3df00000 	.word	0x3df00000
 80007b0:	00000000 	.word	0x00000000
 80007b4:	41f00000 	.word	0x41f00000

080007b8 <__udivmoddi4>:
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007bc:	9d08      	ldr	r5, [sp, #32]
 80007be:	460c      	mov	r4, r1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14e      	bne.n	8000862 <__udivmoddi4+0xaa>
 80007c4:	4694      	mov	ip, r2
 80007c6:	458c      	cmp	ip, r1
 80007c8:	4686      	mov	lr, r0
 80007ca:	fab2 f282 	clz	r2, r2
 80007ce:	d962      	bls.n	8000896 <__udivmoddi4+0xde>
 80007d0:	b14a      	cbz	r2, 80007e6 <__udivmoddi4+0x2e>
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	4091      	lsls	r1, r2
 80007d8:	fa20 f303 	lsr.w	r3, r0, r3
 80007dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e0:	4319      	orrs	r1, r3
 80007e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ea:	fa1f f68c 	uxth.w	r6, ip
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f6:	fb07 1114 	mls	r1, r7, r4, r1
 80007fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007fe:	fb04 f106 	mul.w	r1, r4, r6
 8000802:	4299      	cmp	r1, r3
 8000804:	d90a      	bls.n	800081c <__udivmoddi4+0x64>
 8000806:	eb1c 0303 	adds.w	r3, ip, r3
 800080a:	f104 30ff 	add.w	r0, r4, #4294967295
 800080e:	f080 8112 	bcs.w	8000a36 <__udivmoddi4+0x27e>
 8000812:	4299      	cmp	r1, r3
 8000814:	f240 810f 	bls.w	8000a36 <__udivmoddi4+0x27e>
 8000818:	3c02      	subs	r4, #2
 800081a:	4463      	add	r3, ip
 800081c:	1a59      	subs	r1, r3, r1
 800081e:	fa1f f38e 	uxth.w	r3, lr
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800082e:	fb00 f606 	mul.w	r6, r0, r6
 8000832:	429e      	cmp	r6, r3
 8000834:	d90a      	bls.n	800084c <__udivmoddi4+0x94>
 8000836:	eb1c 0303 	adds.w	r3, ip, r3
 800083a:	f100 31ff 	add.w	r1, r0, #4294967295
 800083e:	f080 80fc 	bcs.w	8000a3a <__udivmoddi4+0x282>
 8000842:	429e      	cmp	r6, r3
 8000844:	f240 80f9 	bls.w	8000a3a <__udivmoddi4+0x282>
 8000848:	4463      	add	r3, ip
 800084a:	3802      	subs	r0, #2
 800084c:	1b9b      	subs	r3, r3, r6
 800084e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	b11d      	cbz	r5, 800085e <__udivmoddi4+0xa6>
 8000856:	40d3      	lsrs	r3, r2
 8000858:	2200      	movs	r2, #0
 800085a:	e9c5 3200 	strd	r3, r2, [r5]
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	428b      	cmp	r3, r1
 8000864:	d905      	bls.n	8000872 <__udivmoddi4+0xba>
 8000866:	b10d      	cbz	r5, 800086c <__udivmoddi4+0xb4>
 8000868:	e9c5 0100 	strd	r0, r1, [r5]
 800086c:	2100      	movs	r1, #0
 800086e:	4608      	mov	r0, r1
 8000870:	e7f5      	b.n	800085e <__udivmoddi4+0xa6>
 8000872:	fab3 f183 	clz	r1, r3
 8000876:	2900      	cmp	r1, #0
 8000878:	d146      	bne.n	8000908 <__udivmoddi4+0x150>
 800087a:	42a3      	cmp	r3, r4
 800087c:	d302      	bcc.n	8000884 <__udivmoddi4+0xcc>
 800087e:	4290      	cmp	r0, r2
 8000880:	f0c0 80f0 	bcc.w	8000a64 <__udivmoddi4+0x2ac>
 8000884:	1a86      	subs	r6, r0, r2
 8000886:	eb64 0303 	sbc.w	r3, r4, r3
 800088a:	2001      	movs	r0, #1
 800088c:	2d00      	cmp	r5, #0
 800088e:	d0e6      	beq.n	800085e <__udivmoddi4+0xa6>
 8000890:	e9c5 6300 	strd	r6, r3, [r5]
 8000894:	e7e3      	b.n	800085e <__udivmoddi4+0xa6>
 8000896:	2a00      	cmp	r2, #0
 8000898:	f040 8090 	bne.w	80009bc <__udivmoddi4+0x204>
 800089c:	eba1 040c 	sub.w	r4, r1, ip
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa1f f78c 	uxth.w	r7, ip
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ba:	fb07 f006 	mul.w	r0, r7, r6
 80008be:	4298      	cmp	r0, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x11c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x11a>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	f200 80cd 	bhi.w	8000a6c <__udivmoddi4+0x2b4>
 80008d2:	4626      	mov	r6, r4
 80008d4:	1a1c      	subs	r4, r3, r0
 80008d6:	fa1f f38e 	uxth.w	r3, lr
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008e6:	fb00 f707 	mul.w	r7, r0, r7
 80008ea:	429f      	cmp	r7, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x148>
 80008ee:	eb1c 0303 	adds.w	r3, ip, r3
 80008f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008f6:	d202      	bcs.n	80008fe <__udivmoddi4+0x146>
 80008f8:	429f      	cmp	r7, r3
 80008fa:	f200 80b0 	bhi.w	8000a5e <__udivmoddi4+0x2a6>
 80008fe:	4620      	mov	r0, r4
 8000900:	1bdb      	subs	r3, r3, r7
 8000902:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000906:	e7a5      	b.n	8000854 <__udivmoddi4+0x9c>
 8000908:	f1c1 0620 	rsb	r6, r1, #32
 800090c:	408b      	lsls	r3, r1
 800090e:	fa22 f706 	lsr.w	r7, r2, r6
 8000912:	431f      	orrs	r7, r3
 8000914:	fa20 fc06 	lsr.w	ip, r0, r6
 8000918:	fa04 f301 	lsl.w	r3, r4, r1
 800091c:	ea43 030c 	orr.w	r3, r3, ip
 8000920:	40f4      	lsrs	r4, r6
 8000922:	fa00 f801 	lsl.w	r8, r0, r1
 8000926:	0c38      	lsrs	r0, r7, #16
 8000928:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800092c:	fbb4 fef0 	udiv	lr, r4, r0
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fb00 441e 	mls	r4, r0, lr, r4
 8000938:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800093c:	fb0e f90c 	mul.w	r9, lr, ip
 8000940:	45a1      	cmp	r9, r4
 8000942:	fa02 f201 	lsl.w	r2, r2, r1
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x1a6>
 8000948:	193c      	adds	r4, r7, r4
 800094a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800094e:	f080 8084 	bcs.w	8000a5a <__udivmoddi4+0x2a2>
 8000952:	45a1      	cmp	r9, r4
 8000954:	f240 8081 	bls.w	8000a5a <__udivmoddi4+0x2a2>
 8000958:	f1ae 0e02 	sub.w	lr, lr, #2
 800095c:	443c      	add	r4, r7
 800095e:	eba4 0409 	sub.w	r4, r4, r9
 8000962:	fa1f f983 	uxth.w	r9, r3
 8000966:	fbb4 f3f0 	udiv	r3, r4, r0
 800096a:	fb00 4413 	mls	r4, r0, r3, r4
 800096e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000972:	fb03 fc0c 	mul.w	ip, r3, ip
 8000976:	45a4      	cmp	ip, r4
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x1d2>
 800097a:	193c      	adds	r4, r7, r4
 800097c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000980:	d267      	bcs.n	8000a52 <__udivmoddi4+0x29a>
 8000982:	45a4      	cmp	ip, r4
 8000984:	d965      	bls.n	8000a52 <__udivmoddi4+0x29a>
 8000986:	3b02      	subs	r3, #2
 8000988:	443c      	add	r4, r7
 800098a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800098e:	fba0 9302 	umull	r9, r3, r0, r2
 8000992:	eba4 040c 	sub.w	r4, r4, ip
 8000996:	429c      	cmp	r4, r3
 8000998:	46ce      	mov	lr, r9
 800099a:	469c      	mov	ip, r3
 800099c:	d351      	bcc.n	8000a42 <__udivmoddi4+0x28a>
 800099e:	d04e      	beq.n	8000a3e <__udivmoddi4+0x286>
 80009a0:	b155      	cbz	r5, 80009b8 <__udivmoddi4+0x200>
 80009a2:	ebb8 030e 	subs.w	r3, r8, lr
 80009a6:	eb64 040c 	sbc.w	r4, r4, ip
 80009aa:	fa04 f606 	lsl.w	r6, r4, r6
 80009ae:	40cb      	lsrs	r3, r1
 80009b0:	431e      	orrs	r6, r3
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	e9c5 6400 	strd	r6, r4, [r5]
 80009b8:	2100      	movs	r1, #0
 80009ba:	e750      	b.n	800085e <__udivmoddi4+0xa6>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f103 	lsr.w	r1, r0, r3
 80009c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c8:	fa24 f303 	lsr.w	r3, r4, r3
 80009cc:	4094      	lsls	r4, r2
 80009ce:	430c      	orrs	r4, r1
 80009d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d8:	fa1f f78c 	uxth.w	r7, ip
 80009dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009e0:	fb08 3110 	mls	r1, r8, r0, r3
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x24c>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29e>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29e>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b2a4      	uxth	r4, r4
 8000a08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x276>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x296>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x296>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e739      	b.n	80008aa <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f0      	b.n	800081c <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e706      	b.n	800084c <__udivmoddi4+0x94>
 8000a3e:	45c8      	cmp	r8, r9
 8000a40:	d2ae      	bcs.n	80009a0 <__udivmoddi4+0x1e8>
 8000a42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a8      	b.n	80009a0 <__udivmoddi4+0x1e8>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x276>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e799      	b.n	800098a <__udivmoddi4+0x1d2>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x24c>
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	e77f      	b.n	800095e <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74d      	b.n	8000900 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e70f      	b.n	800088c <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e730      	b.n	80008d4 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <_Z18calculate_checksumPKvj>:
 * size_t length - długość bufora (z uwzględnieniem pola na wartość
 *                     CRC) z ktorego należy wyliczyć sume kontrolną.                 
 * Returns:
 * NONE
 *---------------------------------------------------------------*/
uint8_t calculate_checksum(const void *buffer, size_t length) {
 8000a78:	b480      	push	{r7}
 8000a7a:	b087      	sub	sp, #28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
	const size_t bufferOffset = 1;        //In my solution bufferOffset is required because 1st 8 bits of buffer is uint8_t CRC field
 8000a82:	2301      	movs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
	const uint8_t *data = (const uint8_t *)buffer;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	60bb      	str	r3, [r7, #8]
	// Zwraca 0 gdy CRC jest ustawione na NONE
	return 0;

#elif I2C_SLAVE_CRC_METHOD == I2C_SLAVE_CRC_XOR
	// Oblicza sumę kontrolną metodą XOR
	uint8_t checksum = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0 + bufferOffset; i < length; i++) {
 8000a8e:	2301      	movs	r3, #1
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	e009      	b.n	8000aa8 <_Z18calculate_checksumPKvj+0x30>
		checksum ^= data[i];
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	4413      	add	r3, r2
 8000a9a:	781a      	ldrb	r2, [r3, #0]
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
 8000a9e:	4053      	eors	r3, r2
 8000aa0:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0 + bufferOffset; i < length; i++) {
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d3f1      	bcc.n	8000a94 <_Z18calculate_checksumPKvj+0x1c>
	}
	return checksum;
 8000ab0:	7dfb      	ldrb	r3, [r7, #23]
	return crc;

#else
#error "Nieprawidłowa metoda CRC ustawiona w I2C_SLAVE_CRC_METHOD"
#endif
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	371c      	adds	r7, #28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
	...

08000ac0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ac6:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <MX_DMA_Init+0x4c>)
 8000ac8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000acc:	4a0f      	ldr	r2, [pc, #60]	@ (8000b0c <MX_DMA_Init+0x4c>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b0c <MX_DMA_Init+0x4c>)
 8000ad8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2106      	movs	r1, #6
 8000ae8:	200b      	movs	r0, #11
 8000aea:	f001 fbab 	bl	8002244 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aee:	200b      	movs	r0, #11
 8000af0:	f001 fbc2 	bl	8002278 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2106      	movs	r1, #6
 8000af8:	200c      	movs	r0, #12
 8000afa:	f001 fba3 	bl	8002244 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000afe:	200c      	movs	r0, #12
 8000b00:	f001 fbba 	bl	8002278 <HAL_NVIC_EnableIRQ>

}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	58024400 	.word	0x58024400

08000b10 <_ZN27esp32_i2cComunicationDriverC1EP9i2cMaster>:
 *      Author: dbank
 */

#include "esp32i2cComunicationDriver.h"

esp32_i2cComunicationDriver::esp32_i2cComunicationDriver(i2cMaster* pointer_to_i2cMasterObject) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8000b98 <_ZN27esp32_i2cComunicationDriverC1EP9i2cMaster+0x88>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	223c      	movs	r2, #60	@ 0x3c
 8000b24:	711a      	strb	r2, [r3, #4]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a1c      	ldr	r2, [pc, #112]	@ (8000b9c <_ZN27esp32_i2cComunicationDriverC1EP9i2cMaster+0x8c>)
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2215      	movs	r2, #21
 8000b30:	731a      	strb	r2, [r3, #12]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2205      	movs	r2, #5
 8000b36:	81da      	strh	r2, [r3, #14]
	// TODO Auto-generated constructor stub
		this->pi2cMaster = pointer_to_i2cMasterObject;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	683a      	ldr	r2, [r7, #0]
 8000b3c:	611a      	str	r2, [r3, #16]
		configASSERT(this->esp32IntrrruptRequest_CountingSemaphore = xSemaphoreCreateCounting(this->esp32InterruptRequestCountingSemaphore_MAX, 0));
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	7b1b      	ldrb	r3, [r3, #12]
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f00b ff9c 	bl	800ca82 <xQueueCreateCountingSemaphore>
 8000b4a:	4602      	mov	r2, r0
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	615a      	str	r2, [r3, #20]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	695b      	ldr	r3, [r3, #20]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	bf0c      	ite	eq
 8000b58:	2301      	moveq	r3, #1
 8000b5a:	2300      	movne	r3, #0
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d00b      	beq.n	8000b7a <_ZN27esp32_i2cComunicationDriverC1EP9i2cMaster+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b66:	f383 8811 	msr	BASEPRI, r3
 8000b6a:	f3bf 8f6f 	isb	sy
 8000b6e:	f3bf 8f4f 	dsb	sy
 8000b72:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b74:	bf00      	nop
 8000b76:	bf00      	nop
 8000b78:	e7fd      	b.n	8000b76 <_ZN27esp32_i2cComunicationDriverC1EP9i2cMaster+0x66>
		this->esp32DynamicmMemeoryAlocationError=this->esp32InrerruptRequest_CountingSemaphoreOverflowError=pdFALSE;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	699a      	ldr	r2, [r3, #24]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	61da      	str	r2, [r3, #28]
		this->esp32CrcSumCounterError=0;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	841a      	strh	r2, [r3, #32]
}
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4618      	mov	r0, r3
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	08014538 	.word	0x08014538
 8000b9c:	08014100 	.word	0x08014100

08000ba0 <_ZN27esp32_i2cComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueueh>:

BaseType_t esp32_i2cComunicationDriver::isCrcSumCorreect(i2cFrame_transmitQueue I2CReceivedFrame, uint8_t	crcSum){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	4638      	mov	r0, r7
 8000baa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(crcSum==calculate_checksum(I2CReceivedFrame.pData, sizeof(i2cFrame_keyboardFrame)))
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	2105      	movs	r1, #5
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff ff60 	bl	8000a78 <_Z18calculate_checksumPKvj>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	461a      	mov	r2, r3
 8000bbc:	7e3b      	ldrb	r3, [r7, #24]
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	bf0c      	ite	eq
 8000bc2:	2301      	moveq	r3, #1
 8000bc4:	2300      	movne	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d004      	beq.n	8000bd6 <_ZN27esp32_i2cComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueueh+0x36>
	{
		this->esp32CrcSumCounterError=0;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	841a      	strh	r2, [r3, #32]
		return pdPASS;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e00e      	b.n	8000bf4 <_ZN27esp32_i2cComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueueh+0x54>
	}
	else{
		this->esp32CrcSumCounterError++;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	8c1b      	ldrh	r3, [r3, #32]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	841a      	strh	r2, [r3, #32]
		printf("%sCRC sum NOT correct: %d time(s)\r\n", this->TAG, this->esp32CrcSumCounterError);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6899      	ldr	r1, [r3, #8]
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	8c1b      	ldrh	r3, [r3, #32]
 8000bea:	461a      	mov	r2, r3
 8000bec:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <_ZN27esp32_i2cComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueueh+0x5c>)
 8000bee:	f00f ff23 	bl	8010a38 <iprintf>
		return pdFAIL;
 8000bf2:	2300      	movs	r3, #0
	}
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	08014120 	.word	0x08014120

08000c00 <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue>:

void esp32_i2cComunicationDriver::parseReceivedData(i2cFrame_transmitQueue I2CReceivedFrame){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b08a      	sub	sp, #40	@ 0x28
 8000c04:	af02      	add	r7, sp, #8
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	4638      	mov	r0, r7
 8000c0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	i2cFrame_commonHeader tempI2cFrameCommandHeader;														//tymczasowa zmienna, do któej będa kopiowane otrzymane dane (aby zawsze uzyskać sumę crc z prawidłowego miejsca, nawert jeśli zmieni się typredef i2cFrame_commonHeader)
	memcpy(&tempI2cFrameCommandHeader, I2CReceivedFrame.pData, sizeof(i2cFrame_commonHeader));				//kopiowanie danych z otrzymanego bufora do zmiennej tymczasowej
 8000c0e:	68ba      	ldr	r2, [r7, #8]
 8000c10:	f107 031c 	add.w	r3, r7, #28
 8000c14:	8811      	ldrh	r1, [r2, #0]
 8000c16:	7892      	ldrb	r2, [r2, #2]
 8000c18:	8019      	strh	r1, [r3, #0]
 8000c1a:	709a      	strb	r2, [r3, #2]
	if(this->isCrcSumCorreect(I2CReceivedFrame, tempI2cFrameCommandHeader.crcSum))
 8000c1c:	7f3b      	ldrb	r3, [r7, #28]
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	463b      	mov	r3, r7
 8000c22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c24:	68f8      	ldr	r0, [r7, #12]
 8000c26:	f7ff ffbb 	bl	8000ba0 <_ZN27esp32_i2cComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueueh>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	bf14      	ite	ne
 8000c30:	2301      	movne	r3, #1
 8000c32:	2300      	moveq	r3, #0
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d018      	beq.n	8000c6c <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x6c>
	{
		switch(tempI2cFrameCommandHeader.commandGroup){
 8000c3a:	7f7b      	ldrb	r3, [r7, #29]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d108      	bne.n	8000c52 <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x52>
		case I2C_COMMAND_GROUP_KEYBOARD:
			i2cFrame_keyboardFrame tempI2cFrameKeyboard;
			memcpy(&tempI2cFrameKeyboard,I2CReceivedFrame.pData,sizeof(i2cFrame_keyboardFrame));
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	6810      	ldr	r0, [r2, #0]
 8000c48:	6018      	str	r0, [r3, #0]
 8000c4a:	7912      	ldrb	r2, [r2, #4]
 8000c4c:	711a      	strb	r2, [r3, #4]
			break;
 8000c4e:	bf00      	nop
			assert(0);
		}


	}
}
 8000c50:	e00c      	b.n	8000c6c <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x6c>
			printf("%sunknown commandGroup value:0x%x\r\n",this->TAG, tempI2cFrameCommandHeader.commandGroup);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	7f7a      	ldrb	r2, [r7, #29]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	@ (8000c74 <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x74>)
 8000c5c:	f00f feec 	bl	8010a38 <iprintf>
			assert(0);
 8000c60:	4b05      	ldr	r3, [pc, #20]	@ (8000c78 <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x78>)
 8000c62:	4a06      	ldr	r2, [pc, #24]	@ (8000c7c <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x7c>)
 8000c64:	212b      	movs	r1, #43	@ 0x2b
 8000c66:	4806      	ldr	r0, [pc, #24]	@ (8000c80 <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x80>)
 8000c68:	f00e fef4 	bl	800fa54 <__assert_func>
}
 8000c6c:	bf00      	nop
 8000c6e:	3720      	adds	r7, #32
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	08014144 	.word	0x08014144
 8000c78:	08014168 	.word	0x08014168
 8000c7c:	0801416c 	.word	0x0801416c
 8000c80:	080141b8 	.word	0x080141b8

08000c84 <_ZN27esp32_i2cComunicationDriver4pingEv>:


HAL_StatusTypeDef esp32_i2cComunicationDriver::ping(void){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef retVal;
	this->i2cMasterSemaphoreTake();
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 f8a1 	bl	8000dd4 <_ZN27esp32_i2cComunicationDriver22i2cMasterSemaphoreTakeEv>
	this->pi2cMaster->while_I2C_STATE_READY();
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	691b      	ldr	r3, [r3, #16]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 fb9a 	bl	80013d0 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	retVal = this->pi2cMaster->ping(this->esp32i2cSlaveAdress_7bit);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	691a      	ldr	r2, [r3, #16]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	791b      	ldrb	r3, [r3, #4]
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	f000 fb1e 	bl	80012e8 <_ZN9i2cMaster4pingEt>
 8000cac:	4603      	mov	r3, r0
 8000cae:	73fb      	strb	r3, [r7, #15]
	this->i2cMasterSemaphoreGive();
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f000 f89d 	bl	8000df0 <_ZN27esp32_i2cComunicationDriver22i2cMasterSemaphoreGiveEv>
	return retVal;
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <_ZN27esp32_i2cComunicationDriver42incrementInterruptRequestCountingSemaphoreEv>:

void esp32_i2cComunicationDriver::incrementInterruptRequestCountingSemaphore(void){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(this->esp32IntrrruptRequest_CountingSemaphore, &xHigherPriorityTaskWoken);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	f107 020c 	add.w	r2, r7, #12
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f00c f8a8 	bl	800ce2c <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d007      	beq.n	8000cf2 <_ZN27esp32_i2cComunicationDriver42incrementInterruptRequestCountingSemaphoreEv+0x32>
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <_ZN27esp32_i2cComunicationDriver42incrementInterruptRequestCountingSemaphoreEv+0x3c>)
 8000ce4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	f3bf 8f4f 	dsb	sy
 8000cee:	f3bf 8f6f 	isb	sy
}
 8000cf2:	bf00      	nop
 8000cf4:	3710      	adds	r7, #16
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	e000ed04 	.word	0xe000ed04

08000d00 <_ZN27esp32_i2cComunicationDriverD1Ev>:
/*
uint8_t esp32_i2sComunicationDriver::get_i2cSlaveAddress_7bit(void){
	return this->esp32i2cSlaveAdress_7bit;
}*/

esp32_i2cComunicationDriver::~esp32_i2cComunicationDriver() {
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	4a04      	ldr	r2, [pc, #16]	@ (8000d1c <_ZN27esp32_i2cComunicationDriverD1Ev+0x1c>)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	#warning zrobic porzadny destruktor
}
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4618      	mov	r0, r3
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	08014538 	.word	0x08014538

08000d20 <_ZN27esp32_i2cComunicationDriverD0Ev>:
esp32_i2cComunicationDriver::~esp32_i2cComunicationDriver() {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
}
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ffe9 	bl	8000d00 <_ZN27esp32_i2cComunicationDriverD1Ev>
 8000d2e:	2124      	movs	r1, #36	@ 0x24
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f00e fe65 	bl	800fa00 <_ZdlPvj>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <_ZN27esp32_i2cComunicationDriver29isCountingSemaphoreOverflowedEv>:

void esp32_i2cComunicationDriver::isCountingSemaphoreOverflowed(void){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	if( uxSemaphoreGetCount(this->esp32IntrrruptRequest_CountingSemaphore)== this->esp32InterruptRequestCountingSemaphore_MAX){		//sprawdza czy licznik esp32 interrupt request nie jest przepełniony
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	695b      	ldr	r3, [r3, #20]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f00c faef 	bl	800d330 <uxQueueMessagesWaiting>
 8000d52:	4602      	mov	r2, r0
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	7b1b      	ldrb	r3, [r3, #12]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	bf0c      	ite	eq
 8000d5c:	2301      	moveq	r3, #1
 8000d5e:	2300      	movne	r3, #0
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d005      	beq.n	8000d72 <_ZN27esp32_i2cComunicationDriver29isCountingSemaphoreOverflowedEv+0x32>
		this->esp32InrerruptRequest_CountingSemaphoreOverflowError= pdTRUE;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2201      	movs	r2, #1
 8000d6a:	619a      	str	r2, [r3, #24]
		printf("!!! ESP32 interrupt request counter overflowed   !!!\r\n");
 8000d6c:	4803      	ldr	r0, [pc, #12]	@ (8000d7c <_ZN27esp32_i2cComunicationDriver29isCountingSemaphoreOverflowedEv+0x3c>)
 8000d6e:	f00f fecb 	bl	8010b08 <puts>
	}
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	080141e4 	.word	0x080141e4

08000d80 <_ZN27esp32_i2cComunicationDriver32semaphoreTake__CountingSemaphoreEv>:

BaseType_t esp32_i2cComunicationDriver::semaphoreTake__CountingSemaphore(void){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->esp32IntrrruptRequest_CountingSemaphore, portMAX_DELAY) == pdTRUE;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	695b      	ldr	r3, [r3, #20]
 8000d8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d90:	4618      	mov	r0, r3
 8000d92:	f00c f9bd 	bl	800d110 <xQueueSemaphoreTake>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	bf0c      	ite	eq
 8000d9c:	2301      	moveq	r3, #1
 8000d9e:	2300      	movne	r3, #0
 8000da0:	b2db      	uxtb	r3, r3
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <_ZN27esp32_i2cComunicationDriver26masterReceiveFromESP32_DMAEPht>:

BaseType_t esp32_i2cComunicationDriver::masterReceiveFromESP32_DMA(uint8_t *pData, uint16_t Size){
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b084      	sub	sp, #16
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	60f8      	str	r0, [r7, #12]
 8000db2:	60b9      	str	r1, [r7, #8]
 8000db4:	4613      	mov	r3, r2
 8000db6:	80fb      	strh	r3, [r7, #6]
	return this->pi2cMaster->I2C_Master_Receive_DMA(this->esp32i2cSlaveAdress_7bit, pData, Size);
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	6918      	ldr	r0, [r3, #16]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	791b      	ldrb	r3, [r3, #4]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	f000 fb1a 	bl	80013fe <_ZN9i2cMaster22I2C_Master_Receive_DMAEtPht>
 8000dca:	4603      	mov	r3, r0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <_ZN27esp32_i2cComunicationDriver22i2cMasterSemaphoreTakeEv>:


BaseType_t esp32_i2cComunicationDriver::i2cMasterSemaphoreTake(void){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	return this->pi2cMaster->i2cMasterSemaphoreTake();
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 fa61 	bl	80012a8 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
 8000de6:	4603      	mov	r3, r0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <_ZN27esp32_i2cComunicationDriver22i2cMasterSemaphoreGiveEv>:

BaseType_t esp32_i2cComunicationDriver::i2cMasterSemaphoreGive(void){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	return this->pi2cMaster->i2cMasterSemaphoreGive();
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	691b      	ldr	r3, [r3, #16]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 fa63 	bl	80012c8 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
 8000e02:	4603      	mov	r3, r0
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <_ZN27esp32_i2cComunicationDriver21while_I2C_STATE_READYEv>:

void esp32_i2cComunicationDriver::while_I2C_STATE_READY(void){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	pi2cMaster->while_I2C_STATE_READY();
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	691b      	ldr	r3, [r3, #16]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 fad9 	bl	80013d0 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <_ZN27esp32_i2cComunicationDriver33seteDynamicmMemeoryAlocationErrorEv>:

void esp32_i2cComunicationDriver::seteDynamicmMemeoryAlocationError(){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	this->esp32DynamicmMemeoryAlocationError=pdTRUE;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2201      	movs	r2, #1
 8000e34:	61da      	str	r2, [r3, #28]
	printf("error with memory allocation\r\n");
 8000e36:	4803      	ldr	r0, [pc, #12]	@ (8000e44 <_ZN27esp32_i2cComunicationDriver33seteDynamicmMemeoryAlocationErrorEv+0x1c>)
 8000e38:	f00f fe66 	bl	8010b08 <puts>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	0801421c 	.word	0x0801421c

08000e48 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e74:	4a04      	ldr	r2, [pc, #16]	@ (8000e88 <_Z16MX_FREERTOS_Initv+0x18>)
 8000e76:	2100      	movs	r1, #0
 8000e78:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <_Z16MX_FREERTOS_Initv+0x1c>)
 8000e7a:	f00b fb27 	bl	800c4cc <osThreadNew>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	4a03      	ldr	r2, [pc, #12]	@ (8000e90 <_Z16MX_FREERTOS_Initv+0x20>)
 8000e82:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	08014540 	.word	0x08014540
 8000e8c:	08000e95 	.word	0x08000e95
 8000e90:	240001f8 	.word	0x240001f8

08000e94 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	f00b fba7 	bl	800c5f0 <osDelay>
 8000ea2:	e7fb      	b.n	8000e9c <_Z16StartDefaultTaskPv+0x8>

08000ea4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eaa:	f107 030c 	add.w	r3, r7, #12
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	60da      	str	r2, [r3, #12]
 8000eb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	4b1b      	ldr	r3, [pc, #108]	@ (8000f28 <MX_GPIO_Init+0x84>)
 8000ebc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ec0:	4a19      	ldr	r2, [pc, #100]	@ (8000f28 <MX_GPIO_Init+0x84>)
 8000ec2:	f043 0302 	orr.w	r3, r3, #2
 8000ec6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000eca:	4b17      	ldr	r3, [pc, #92]	@ (8000f28 <MX_GPIO_Init+0x84>)
 8000ecc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed8:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <MX_GPIO_Init+0x84>)
 8000eda:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ede:	4a12      	ldr	r2, [pc, #72]	@ (8000f28 <MX_GPIO_Init+0x84>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <MX_GPIO_Init+0x84>)
 8000eea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000ef6:	2320      	movs	r3, #32
 8000ef8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000efa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000efe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4808      	ldr	r0, [pc, #32]	@ (8000f2c <MX_GPIO_Init+0x88>)
 8000f0c:	f004 f836 	bl	8004f7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2105      	movs	r1, #5
 8000f14:	2017      	movs	r0, #23
 8000f16:	f001 f995 	bl	8002244 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f1a:	2017      	movs	r0, #23
 8000f1c:	f001 f9ac 	bl	8002278 <HAL_NVIC_EnableIRQ>

}
 8000f20:	bf00      	nop
 8000f22:	3720      	adds	r7, #32
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	58024400 	.word	0x58024400
 8000f2c:	58020400 	.word	0x58020400

08000f30 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f34:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f36:	4a1c      	ldr	r2, [pc, #112]	@ (8000fa8 <MX_I2C1_Init+0x78>)
 8000f38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fac <MX_I2C1_Init+0x7c>)
 8000f3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f40:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f4c:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f52:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000f64:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f66:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f6c:	480d      	ldr	r0, [pc, #52]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f6e:	f004 fad9 	bl	8005524 <HAL_I2C_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f78:	f000 fba4 	bl	80016c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4809      	ldr	r0, [pc, #36]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f80:	f006 fe28 	bl	8007bd4 <HAL_I2CEx_ConfigAnalogFilter>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000f8a:	f000 fb9b 	bl	80016c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4804      	ldr	r0, [pc, #16]	@ (8000fa4 <MX_I2C1_Init+0x74>)
 8000f92:	f006 fe6a 	bl	8007c6a <HAL_I2CEx_ConfigDigitalFilter>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000f9c:	f000 fb92 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	240001fc 	.word	0x240001fc
 8000fa8:	40005400 	.word	0x40005400
 8000fac:	20b0ccff 	.word	0x20b0ccff

08000fb0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b0ba      	sub	sp, #232	@ 0xe8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fc8:	f107 0310 	add.w	r3, r7, #16
 8000fcc:	22c0      	movs	r2, #192	@ 0xc0
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f00f fe99 	bl	8010d08 <memset>
  if(i2cHandle->Instance==I2C1)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a5c      	ldr	r2, [pc, #368]	@ (800114c <HAL_I2C_MspInit+0x19c>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	f040 80b1 	bne.w	8001144 <HAL_I2C_MspInit+0x194>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fe2:	f04f 0208 	mov.w	r2, #8
 8000fe6:	f04f 0300 	mov.w	r3, #0
 8000fea:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ff4:	f107 0310 	add.w	r3, r7, #16
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f007 febd 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8001004:	f000 fb5e 	bl	80016c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001008:	4b51      	ldr	r3, [pc, #324]	@ (8001150 <HAL_I2C_MspInit+0x1a0>)
 800100a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800100e:	4a50      	ldr	r2, [pc, #320]	@ (8001150 <HAL_I2C_MspInit+0x1a0>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001018:	4b4d      	ldr	r3, [pc, #308]	@ (8001150 <HAL_I2C_MspInit+0x1a0>)
 800101a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001026:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800102a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800102e:	2312      	movs	r3, #18
 8001030:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001040:	2304      	movs	r3, #4
 8001042:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001046:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800104a:	4619      	mov	r1, r3
 800104c:	4841      	ldr	r0, [pc, #260]	@ (8001154 <HAL_I2C_MspInit+0x1a4>)
 800104e:	f003 ff95 	bl	8004f7c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001052:	4b3f      	ldr	r3, [pc, #252]	@ (8001150 <HAL_I2C_MspInit+0x1a0>)
 8001054:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001058:	4a3d      	ldr	r2, [pc, #244]	@ (8001150 <HAL_I2C_MspInit+0x1a0>)
 800105a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800105e:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001062:	4b3b      	ldr	r3, [pc, #236]	@ (8001150 <HAL_I2C_MspInit+0x1a0>)
 8001064:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001070:	4b39      	ldr	r3, [pc, #228]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 8001072:	4a3a      	ldr	r2, [pc, #232]	@ (800115c <HAL_I2C_MspInit+0x1ac>)
 8001074:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8001076:	4b38      	ldr	r3, [pc, #224]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 8001078:	2221      	movs	r2, #33	@ 0x21
 800107a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800107c:	4b36      	ldr	r3, [pc, #216]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001082:	4b35      	ldr	r3, [pc, #212]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 8001084:	2200      	movs	r2, #0
 8001086:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001088:	4b33      	ldr	r3, [pc, #204]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 800108a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800108e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001090:	4b31      	ldr	r3, [pc, #196]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 8001092:	2200      	movs	r2, #0
 8001094:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001096:	4b30      	ldr	r3, [pc, #192]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 8001098:	2200      	movs	r2, #0
 800109a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800109c:	4b2e      	ldr	r3, [pc, #184]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80010ae:	482a      	ldr	r0, [pc, #168]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 80010b0:	f001 f8fe 	bl	80022b0 <HAL_DMA_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 80010ba:	f000 fb03 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a25      	ldr	r2, [pc, #148]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 80010c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010c4:	4a24      	ldr	r2, [pc, #144]	@ (8001158 <HAL_I2C_MspInit+0x1a8>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 80010ca:	4b25      	ldr	r3, [pc, #148]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010cc:	4a25      	ldr	r2, [pc, #148]	@ (8001164 <HAL_I2C_MspInit+0x1b4>)
 80010ce:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80010d0:	4b23      	ldr	r3, [pc, #140]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010d2:	2222      	movs	r2, #34	@ 0x22
 80010d4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010d6:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010d8:	2240      	movs	r2, #64	@ 0x40
 80010da:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010dc:	4b20      	ldr	r3, [pc, #128]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010e8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001102:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 800110a:	f001 f8d1 	bl	80022b0 <HAL_DMA_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_I2C_MspInit+0x168>
    {
      Error_Handler();
 8001114:	f000 fad6 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a11      	ldr	r2, [pc, #68]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 800111c:	639a      	str	r2, [r3, #56]	@ 0x38
 800111e:	4a10      	ldr	r2, [pc, #64]	@ (8001160 <HAL_I2C_MspInit+0x1b0>)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2105      	movs	r1, #5
 8001128:	201f      	movs	r0, #31
 800112a:	f001 f88b 	bl	8002244 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800112e:	201f      	movs	r0, #31
 8001130:	f001 f8a2 	bl	8002278 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2105      	movs	r1, #5
 8001138:	2020      	movs	r0, #32
 800113a:	f001 f883 	bl	8002244 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800113e:	2020      	movs	r0, #32
 8001140:	f001 f89a 	bl	8002278 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001144:	bf00      	nop
 8001146:	37e8      	adds	r7, #232	@ 0xe8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40005400 	.word	0x40005400
 8001150:	58024400 	.word	0x58024400
 8001154:	58020400 	.word	0x58020400
 8001158:	24000250 	.word	0x24000250
 800115c:	40020010 	.word	0x40020010
 8001160:	240002c8 	.word	0x240002c8
 8001164:	40020028 	.word	0x40020028

08001168 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a14      	ldr	r2, [pc, #80]	@ (80011c8 <HAL_I2C_MspDeInit+0x60>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d121      	bne.n	80011be <HAL_I2C_MspDeInit+0x56>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_I2C_MspDeInit+0x64>)
 800117c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001180:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <HAL_I2C_MspDeInit+0x64>)
 8001182:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001186:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800118a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800118e:	4810      	ldr	r0, [pc, #64]	@ (80011d0 <HAL_I2C_MspDeInit+0x68>)
 8001190:	f004 f8a4 	bl	80052dc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001194:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001198:	480d      	ldr	r0, [pc, #52]	@ (80011d0 <HAL_I2C_MspDeInit+0x68>)
 800119a:	f004 f89f 	bl	80052dc <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmarx);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 fc12 	bl	80029cc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 fc0d 	bl	80029cc <HAL_DMA_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80011b2:	201f      	movs	r0, #31
 80011b4:	f001 f86e 	bl	8002294 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80011b8:	2020      	movs	r0, #32
 80011ba:	f001 f86b 	bl	8002294 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40005400 	.word	0x40005400
 80011cc:	58024400 	.word	0x58024400
 80011d0:	58020400 	.word	0x58020400

080011d4 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>:
 *      Author: dbank
 */

#include <i2cEngine.h>

i2cMaster::i2cMaster(I2C_HandleTypeDef *hi2c1) {
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
 80011de:	4a2c      	ldr	r2, [pc, #176]	@ (8001290 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xbc>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc0>)
 80011e8:	60da      	str	r2, [r3, #12]
	// TODO Auto-generated constructor stub
	this->p_hi2c1 =hi2c1;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	609a      	str	r2, [r3, #8]
	this->pReceiveQueueObject = NULL;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	605a      	str	r2, [r3, #4]
	configASSERT(this->pReceiveQueueObject = new i2cQueue4DynamicData(DEFAULT_RECEIVE_QUEUE_SIZE));
 80011f6:	2004      	movs	r0, #4
 80011f8:	f00e fc06 	bl	800fa08 <_Znwj>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461c      	mov	r4, r3
 8001200:	2119      	movs	r1, #25
 8001202:	4620      	mov	r0, r4
 8001204:	f000 f916 	bl	8001434 <_ZN20i2cQueue4DynamicDataC1Em>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	605c      	str	r4, [r3, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	bf0c      	ite	eq
 8001214:	2301      	moveq	r3, #1
 8001216:	2300      	movne	r3, #0
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00b      	beq.n	8001236 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x62>
	__asm volatile
 800121e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001222:	f383 8811 	msr	BASEPRI, r3
 8001226:	f3bf 8f6f 	isb	sy
 800122a:	f3bf 8f4f 	dsb	sy
 800122e:	60fb      	str	r3, [r7, #12]
}
 8001230:	bf00      	nop
 8001232:	bf00      	nop
 8001234:	e7fd      	b.n	8001232 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x5e>

//	this->esp32InterruptCounterOverflow =pdFALSE;		//reset interrupt counter overflow indicator
	assert(this->handle_i2cBinarySemaphore = xSemaphoreCreateBinary());
 8001236:	2203      	movs	r2, #3
 8001238:	2100      	movs	r1, #0
 800123a:	2001      	movs	r0, #1
 800123c:	f00b fbc3 	bl	800c9c6 <xQueueGenericCreate>
 8001240:	4602      	mov	r2, r0
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	611a      	str	r2, [r3, #16]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	691b      	ldr	r3, [r3, #16]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d105      	bne.n	800125a <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x86>
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc4>)
 8001250:	4a12      	ldr	r2, [pc, #72]	@ (800129c <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc8>)
 8001252:	2111      	movs	r1, #17
 8001254:	4812      	ldr	r0, [pc, #72]	@ (80012a0 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xcc>)
 8001256:	f00e fbfd 	bl	800fa54 <__assert_func>
	this->i2cMasterSemaphoreGive();
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f000 f834 	bl	80012c8 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
	this->i2cMasterSemaphoreTake();
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 f821 	bl	80012a8 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	HAL_I2C_DeInit(p_hi2c1);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	4618      	mov	r0, r3
 800126c:	f004 f9f6 	bl	800565c <HAL_I2C_DeInit>
	MX_I2C1_Init();
 8001270:	f7ff fe5e 	bl	8000f30 <MX_I2C1_Init>
	//vTaskDelay(pdMS_TO_TICKS(1000));
	printf("%s bus had been initialized.\r\n",this->TAG);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	4619      	mov	r1, r3
 800127a:	480a      	ldr	r0, [pc, #40]	@ (80012a4 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xd0>)
 800127c:	f00f fbdc 	bl	8010a38 <iprintf>
	this->i2cMasterSemaphoreGive();
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f000 f821 	bl	80012c8 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
}
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4618      	mov	r0, r3
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	bd90      	pop	{r4, r7, pc}
 8001290:	0801456c 	.word	0x0801456c
 8001294:	08014248 	.word	0x08014248
 8001298:	08014258 	.word	0x08014258
 800129c:	08014294 	.word	0x08014294
 80012a0:	080142c0 	.word	0x080142c0
 80012a4:	080142dc 	.word	0x080142dc

080012a8 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>:

BaseType_t i2cMaster::i2cMasterSemaphoreTake(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->handle_i2cBinarySemaphore, portMAX_DELAY);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	f04f 31ff 	mov.w	r1, #4294967295
 80012b8:	4618      	mov	r0, r3
 80012ba:	f00b ff29 	bl	800d110 <xQueueSemaphoreTake>
 80012be:	4603      	mov	r3, r0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>:

BaseType_t i2cMaster::i2cMasterSemaphoreGive(void){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	return xSemaphoreGive(this->handle_i2cBinarySemaphore);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6918      	ldr	r0, [r3, #16]
 80012d4:	2300      	movs	r3, #0
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	f00b fc07 	bl	800caec <xQueueGenericSend>
 80012de:	4603      	mov	r3, r0
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <_ZN9i2cMaster4pingEt>:

HAL_StatusTypeDef i2cMaster::ping(uint16_t DevAddress_7bit){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef retVal;
	//this->while_I2C_STATE_READY();
	//this->i2cMasterSemaphoreTake();
	retVal = HAL_I2C_IsDeviceReady(this->p_hi2c1, DevAddress_7bit<<1, 100, 1000);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6898      	ldr	r0, [r3, #8]
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	b299      	uxth	r1, r3
 80012fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001302:	2264      	movs	r2, #100	@ 0x64
 8001304:	f004 faca 	bl	800589c <HAL_I2C_IsDeviceReady>
 8001308:	4603      	mov	r3, r0
 800130a:	73fb      	strb	r3, [r7, #15]
	//this->i2cMasterSemaphoreGive();
	if(retVal==HAL_OK){
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d107      	bne.n	8001322 <_ZN9i2cMaster4pingEt+0x3a>
			printf("%s i2c slave avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit/*<<1*/);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	887a      	ldrh	r2, [r7, #2]
 8001318:	4619      	mov	r1, r3
 800131a:	480b      	ldr	r0, [pc, #44]	@ (8001348 <_ZN9i2cMaster4pingEt+0x60>)
 800131c:	f00f fb8c 	bl	8010a38 <iprintf>
 8001320:	e00c      	b.n	800133c <_ZN9i2cMaster4pingEt+0x54>
	}
	else{
		printf("%s i2c slave NOT avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit/*<<1*/);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	887a      	ldrh	r2, [r7, #2]
 8001328:	4619      	mov	r1, r3
 800132a:	4808      	ldr	r0, [pc, #32]	@ (800134c <_ZN9i2cMaster4pingEt+0x64>)
 800132c:	f00f fb84 	bl	8010a38 <iprintf>
		assert(0);
 8001330:	4b07      	ldr	r3, [pc, #28]	@ (8001350 <_ZN9i2cMaster4pingEt+0x68>)
 8001332:	4a08      	ldr	r2, [pc, #32]	@ (8001354 <_ZN9i2cMaster4pingEt+0x6c>)
 8001334:	212e      	movs	r1, #46	@ 0x2e
 8001336:	4808      	ldr	r0, [pc, #32]	@ (8001358 <_ZN9i2cMaster4pingEt+0x70>)
 8001338:	f00e fb8c 	bl	800fa54 <__assert_func>
	}
	return retVal;
 800133c:	7bfb      	ldrb	r3, [r7, #15]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	080142fc 	.word	0x080142fc
 800134c:	08014330 	.word	0x08014330
 8001350:	08014368 	.word	0x08014368
 8001354:	0801436c 	.word	0x0801436c
 8001358:	080142c0 	.word	0x080142c0

0800135c <_ZN9i2cMasterD1Ev>:

i2cMaster::~i2cMaster() {
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	4a11      	ldr	r2, [pc, #68]	@ (80013ac <_ZN9i2cMasterD1Ev+0x50>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	this->i2cMasterSemaphoreTake();
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff ff9c 	bl	80012a8 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	HAL_I2C_DeInit(this->p_hi2c1);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	4618      	mov	r0, r3
 8001376:	f004 f971 	bl	800565c <HAL_I2C_DeInit>
	this->p_hi2c1 = NULL;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
	delete this->pReceiveQueueObject;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685c      	ldr	r4, [r3, #4]
 8001384:	2c00      	cmp	r4, #0
 8001386:	d006      	beq.n	8001396 <_ZN9i2cMasterD1Ev+0x3a>
 8001388:	4620      	mov	r0, r4
 800138a:	f000 f87d 	bl	8001488 <_ZN20i2cQueue4DynamicDataD1Ev>
 800138e:	2104      	movs	r1, #4
 8001390:	4620      	mov	r0, r4
 8001392:	f00e fb35 	bl	800fa00 <_ZdlPvj>
	vSemaphoreDelete(this->handle_i2cBinarySemaphore);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	4618      	mov	r0, r3
 800139c:	f00b ffe7 	bl	800d36e <vQueueDelete>
}
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4618      	mov	r0, r3
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd90      	pop	{r4, r7, pc}
 80013aa:	bf00      	nop
 80013ac:	0801456c 	.word	0x0801456c

080013b0 <_ZN9i2cMasterD0Ev>:
i2cMaster::~i2cMaster() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
}
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff ffcf 	bl	800135c <_ZN9i2cMasterD1Ev>
 80013be:	2114      	movs	r1, #20
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f00e fb1d 	bl	800fa00 <_ZdlPvj>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_ZN9i2cMaster21while_I2C_STATE_READYEv>:

void i2cMaster::while_I2C_STATE_READY(void){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	//this->i2cMasterSemaphoreTake();
	while(HAL_I2C_GetState(this->p_hi2c1)!= HAL_I2C_STATE_READY){};
 80013d8:	bf00      	nop
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	4618      	mov	r0, r3
 80013e0:	f004 fc25 	bl	8005c2e <HAL_I2C_GetState>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	bf14      	ite	ne
 80013ea:	2301      	movne	r3, #1
 80013ec:	2300      	moveq	r3, #0
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1f2      	bne.n	80013da <_ZN9i2cMaster21while_I2C_STATE_READYEv+0xa>
	//this->i2cMasterSemaphoreGive();
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <_ZN9i2cMaster22I2C_Master_Receive_DMAEtPht>:

HAL_StatusTypeDef i2cMaster::I2C_Master_Receive_DMA(uint16_t DevAddress_7bit, uint8_t *pData, uint16_t Size){
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	607a      	str	r2, [r7, #4]
 8001408:	461a      	mov	r2, r3
 800140a:	460b      	mov	r3, r1
 800140c:	817b      	strh	r3, [r7, #10]
 800140e:	4613      	mov	r3, r2
 8001410:	813b      	strh	r3, [r7, #8]
	this->while_I2C_STATE_READY();
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f7ff ffdc 	bl	80013d0 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	return HAL_I2C_Master_Receive_DMA(this->p_hi2c1, DevAddress_7bit<<1, pData, Size);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	6898      	ldr	r0, [r3, #8]
 800141c:	897b      	ldrh	r3, [r7, #10]
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	b299      	uxth	r1, r3
 8001422:	893b      	ldrh	r3, [r7, #8]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	f004 f949 	bl	80056bc <HAL_I2C_Master_Receive_DMA>
 800142a:	4603      	mov	r3, r0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <_ZN20i2cQueue4DynamicDataC1Em>:
#include "i2c_slave_master_queueClass.h"


i2cQueue4DynamicData::i2cQueue4DynamicData(UBaseType_t uxQueueLength)
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
{
	this->handler_Queue = NULL;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
	configASSERT(this->handler_Queue = xQueueCreate(uxQueueLength, sizeof(i2cFrame_transmitQueue)));
 8001444:	2200      	movs	r2, #0
 8001446:	210c      	movs	r1, #12
 8001448:	6838      	ldr	r0, [r7, #0]
 800144a:	f00b fabc 	bl	800c9c6 <xQueueGenericCreate>
 800144e:	4602      	mov	r2, r0
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	bf0c      	ite	eq
 800145c:	2301      	moveq	r3, #1
 800145e:	2300      	movne	r3, #0
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d00b      	beq.n	800147e <_ZN20i2cQueue4DynamicDataC1Em+0x4a>
	__asm volatile
 8001466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800146a:	f383 8811 	msr	BASEPRI, r3
 800146e:	f3bf 8f6f 	isb	sy
 8001472:	f3bf 8f4f 	dsb	sy
 8001476:	60fb      	str	r3, [r7, #12]
}
 8001478:	bf00      	nop
 800147a:	bf00      	nop
 800147c:	e7fd      	b.n	800147a <_ZN20i2cQueue4DynamicDataC1Em+0x46>
}
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <_ZN20i2cQueue4DynamicDataD1Ev>:


i2cQueue4DynamicData::~i2cQueue4DynamicData(void)
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
{
	i2cFrame_transmitQueue tempItemToDestrouQueue;
	BaseType_t tempQueueRetVal;
	do
	{
		tempQueueRetVal = xQueueReceive(this->handler_Queue, &tempItemToDestrouQueue, pdMS_TO_TICKS(1));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f107 0108 	add.w	r1, r7, #8
 8001498:	2201      	movs	r2, #1
 800149a:	4618      	mov	r0, r3
 800149c:	f00b fd56 	bl	800cf4c <xQueueReceive>
 80014a0:	6178      	str	r0, [r7, #20]
		if (tempQueueRetVal == pdPASS)
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d105      	bne.n	80014b4 <_ZN20i2cQueue4DynamicDataD1Ev+0x2c>
		{
			this->QueueDeleteDataFromPointer(tempItemToDestrouQueue);
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f80d 	bl	80014ce <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
		}			
	} while (tempQueueRetVal == pdPASS);
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d0ea      	beq.n	8001490 <_ZN20i2cQueue4DynamicDataD1Ev+0x8>
	vQueueDelete(this->handler_Queue);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f00b ff55 	bl	800d36e <vQueueDelete>
}
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4618      	mov	r0, r3
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>:

void i2cQueue4DynamicData::QueueDeleteDataFromPointer(i2cFrame_transmitQueue structWithPointer)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b084      	sub	sp, #16
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	60f8      	str	r0, [r7, #12]
 80014d6:	4638      	mov	r0, r7
 80014d8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	delete[] static_cast<char*>(structWithPointer.pData);	
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue+0x1c>
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f00e fa8d 	bl	800fa04 <_ZdaPv>
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_ZN20i2cQueue4DynamicData12QueueReceiveEPvm>:

BaseType_t  i2cQueue4DynamicData::QueueReceive(void * const pvBuffer, TickType_t xTicksToWait)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b084      	sub	sp, #16
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	60f8      	str	r0, [r7, #12]
 80014fa:	60b9      	str	r1, [r7, #8]
 80014fc:	607a      	str	r2, [r7, #4]
	
	return xQueueReceive(this->handler_Queue, pvBuffer, xTicksToWait);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	68b9      	ldr	r1, [r7, #8]
 8001506:	4618      	mov	r0, r3
 8001508:	f00b fd20 	bl	800cf4c <xQueueReceive>
 800150c:	4603      	mov	r3, r0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <_ZN20i2cQueue4DynamicData9QueueSendEPKv>:


#ifdef I2C_STM32_TO_ESP32_ROLE_MASTER
	BaseType_t i2cQueue4DynamicData::QueueSend(const void * pvItemToQueue){
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
		if (xQueueSend(this->handler_Queue, pvItemToQueue, pdMS_TO_TICKS(700)) == pdTRUE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6818      	ldr	r0, [r3, #0]
 8001524:	2300      	movs	r3, #0
 8001526:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 800152a:	6839      	ldr	r1, [r7, #0]
 800152c:	f00b fade 	bl	800caec <xQueueGenericSend>
 8001530:	4603      	mov	r3, r0
 8001532:	2b01      	cmp	r3, #1
 8001534:	bf0c      	ite	eq
 8001536:	2301      	moveq	r3, #1
 8001538:	2300      	movne	r3, #0
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <_ZN20i2cQueue4DynamicData9QueueSendEPKv+0x2e>
		{
			return pdTRUE;
 8001540:	2301      	movs	r3, #1
 8001542:	e00d      	b.n	8001560 <_ZN20i2cQueue4DynamicData9QueueSendEPKv+0x4a>
		}
		else
		{
			i2cFrame_transmitQueue dataToTransmitQueue;
			memcpy(&dataToTransmitQueue, pvItemToQueue, sizeof(i2cFrame_transmitQueue));
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	220c      	movs	r2, #12
 800154a:	6839      	ldr	r1, [r7, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f00f fd04 	bl	8010f5a <memcpy>
			this->QueueDeleteDataFromPointer(dataToTransmitQueue);
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff ffb8 	bl	80014ce <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
			//delete[] static_cast<char*>(pointerToData);
			return pdFALSE;
 800155e:	2300      	movs	r3, #0
		}
	}
 8001560:	4618      	mov	r0, r3
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800156c:	f000 fd32 	bl	8001fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001570:	f000 f812 	bl	8001598 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001574:	f7ff fc96 	bl	8000ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001578:	f7ff faa2 	bl	8000ac0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800157c:	f000 fc4a 	bl	8001e14 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001580:	f7ff fcd6 	bl	8000f30 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //delay_ms(1000);
  initTaskFunctions();
 8001584:	f000 facc 	bl	8001b20 <_Z17initTaskFunctionsv>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001588:	f00a ff56 	bl	800c438 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800158c:	f7ff fc70 	bl	8000e70 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 8001590:	f00a ff76 	bl	800c480 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <main+0x2c>

08001598 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b09c      	sub	sp, #112	@ 0x70
 800159c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a2:	224c      	movs	r2, #76	@ 0x4c
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f00f fbae 	bl	8010d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	2220      	movs	r2, #32
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f00f fba8 	bl	8010d08 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80015b8:	4b37      	ldr	r3, [pc, #220]	@ (8001698 <_Z18SystemClock_Configv+0x100>)
 80015ba:	f04f 32ff 	mov.w	r2, #4294967295
 80015be:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80015c2:	2002      	movs	r0, #2
 80015c4:	f006 fb9e 	bl	8007d04 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80015c8:	2300      	movs	r3, #0
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	4b33      	ldr	r3, [pc, #204]	@ (800169c <_Z18SystemClock_Configv+0x104>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a32      	ldr	r2, [pc, #200]	@ (800169c <_Z18SystemClock_Configv+0x104>)
 80015d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b30      	ldr	r3, [pc, #192]	@ (800169c <_Z18SystemClock_Configv+0x104>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015e0:	603b      	str	r3, [r7, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80015e4:	bf00      	nop
 80015e6:	4b2d      	ldr	r3, [pc, #180]	@ (800169c <_Z18SystemClock_Configv+0x104>)
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015f2:	bf14      	ite	ne
 80015f4:	2301      	movne	r3, #1
 80015f6:	2300      	moveq	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f3      	bne.n	80015e6 <_Z18SystemClock_Configv+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015fe:	2302      	movs	r3, #2
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001602:	2301      	movs	r3, #1
 8001604:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001606:	2340      	movs	r3, #64	@ 0x40
 8001608:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160a:	2302      	movs	r3, #2
 800160c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800160e:	2300      	movs	r3, #0
 8001610:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001612:	2304      	movs	r3, #4
 8001614:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8001616:	2323      	movs	r3, #35	@ 0x23
 8001618:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800161a:	2302      	movs	r3, #2
 800161c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800161e:	2302      	movs	r3, #2
 8001620:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001622:	2302      	movs	r3, #2
 8001624:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001626:	230c      	movs	r3, #12
 8001628:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800162a:	2300      	movs	r3, #0
 800162c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001636:	4618      	mov	r0, r3
 8001638:	f006 fb9e 	bl	8007d78 <HAL_RCC_OscConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	bf14      	ite	ne
 8001642:	2301      	movne	r3, #1
 8001644:	2300      	moveq	r3, #0
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 800164c:	f000 f83a 	bl	80016c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001650:	233f      	movs	r3, #63	@ 0x3f
 8001652:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001654:	2303      	movs	r3, #3
 8001656:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001660:	2340      	movs	r3, #64	@ 0x40
 8001662:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001664:	2340      	movs	r3, #64	@ 0x40
 8001666:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001668:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800166c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800166e:	2340      	movs	r3, #64	@ 0x40
 8001670:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2106      	movs	r1, #6
 8001676:	4618      	mov	r0, r3
 8001678:	f006 ffb0 	bl	80085dc <HAL_RCC_ClockConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	bf14      	ite	ne
 8001682:	2301      	movne	r3, #1
 8001684:	2300      	moveq	r3, #0
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 800168c:	f000 f81a 	bl	80016c4 <Error_Handler>
  }
}
 8001690:	bf00      	nop
 8001692:	3770      	adds	r7, #112	@ 0x70
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	58024400 	.word	0x58024400
 800169c:	58024800 	.word	0x58024800

080016a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a04      	ldr	r2, [pc, #16]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d101      	bne.n	80016b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016b2:	f000 fccb 	bl	800204c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40010000 	.word	0x40010000

080016c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c8:	b672      	cpsid	i
}
 80016ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <Error_Handler+0x8>

080016d0 <__io_putchar>:

#include <printfRedirect.h>


//printf to uart redirection
void __io_putchar(uint8_t ch) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 80016da:	1df9      	adds	r1, r7, #7
 80016dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016e0:	2201      	movs	r2, #1
 80016e2:	4803      	ldr	r0, [pc, #12]	@ (80016f0 <__io_putchar+0x20>)
 80016e4:	f009 fc46 	bl	800af74 <HAL_UART_Transmit>
}
 80016e8:	bf00      	nop
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	240003a0 	.word	0x240003a0

080016f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fa:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <HAL_MspInit+0x38>)
 80016fc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001700:	4a0a      	ldr	r2, [pc, #40]	@ (800172c <HAL_MspInit+0x38>)
 8001702:	f043 0302 	orr.w	r3, r3, #2
 8001706:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 800170a:	4b08      	ldr	r3, [pc, #32]	@ (800172c <HAL_MspInit+0x38>)
 800170c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001718:	2200      	movs	r2, #0
 800171a:	210f      	movs	r1, #15
 800171c:	f06f 0001 	mvn.w	r0, #1
 8001720:	f000 fd90 	bl	8002244 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	58024400 	.word	0x58024400

08001730 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b0f      	cmp	r3, #15
 800173c:	d844      	bhi.n	80017c8 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 800173e:	2200      	movs	r2, #0
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	2019      	movs	r0, #25
 8001744:	f000 fd7e 	bl	8002244 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001748:	2019      	movs	r0, #25
 800174a:	f000 fd95 	bl	8002278 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800174e:	4a24      	ldr	r2, [pc, #144]	@ (80017e0 <HAL_InitTick+0xb0>)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001754:	4b23      	ldr	r3, [pc, #140]	@ (80017e4 <HAL_InitTick+0xb4>)
 8001756:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800175a:	4a22      	ldr	r2, [pc, #136]	@ (80017e4 <HAL_InitTick+0xb4>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001764:	4b1f      	ldr	r3, [pc, #124]	@ (80017e4 <HAL_InitTick+0xb4>)
 8001766:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001772:	f107 020c 	add.w	r2, r7, #12
 8001776:	f107 0310 	add.w	r3, r7, #16
 800177a:	4611      	mov	r1, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f007 fab9 	bl	8008cf4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001782:	f007 faa1 	bl	8008cc8 <HAL_RCC_GetPCLK2Freq>
 8001786:	4603      	mov	r3, r0
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800178c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800178e:	4a16      	ldr	r2, [pc, #88]	@ (80017e8 <HAL_InitTick+0xb8>)
 8001790:	fba2 2303 	umull	r2, r3, r2, r3
 8001794:	0c9b      	lsrs	r3, r3, #18
 8001796:	3b01      	subs	r3, #1
 8001798:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <HAL_InitTick+0xbc>)
 800179c:	4a14      	ldr	r2, [pc, #80]	@ (80017f0 <HAL_InitTick+0xc0>)
 800179e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80017a0:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <HAL_InitTick+0xbc>)
 80017a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017a6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80017a8:	4a10      	ldr	r2, [pc, #64]	@ (80017ec <HAL_InitTick+0xbc>)
 80017aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017ac:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_InitTick+0xbc>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b4:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <HAL_InitTick+0xbc>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80017ba:	480c      	ldr	r0, [pc, #48]	@ (80017ec <HAL_InitTick+0xbc>)
 80017bc:	f009 f8bc 	bl	800a938 <HAL_TIM_Base_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d107      	bne.n	80017d6 <HAL_InitTick+0xa6>
 80017c6:	e001      	b.n	80017cc <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e005      	b.n	80017d8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80017cc:	4807      	ldr	r0, [pc, #28]	@ (80017ec <HAL_InitTick+0xbc>)
 80017ce:	f009 f915 	bl	800a9fc <HAL_TIM_Base_Start_IT>
 80017d2:	4603      	mov	r3, r0
 80017d4:	e000      	b.n	80017d8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3738      	adds	r7, #56	@ 0x38
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	24000008 	.word	0x24000008
 80017e4:	58024400 	.word	0x58024400
 80017e8:	431bde83 	.word	0x431bde83
 80017ec:	24000340 	.word	0x24000340
 80017f0:	40010000 	.word	0x40010000

080017f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <NMI_Handler+0x4>

080017fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <HardFault_Handler+0x4>

08001804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <MemManage_Handler+0x4>

0800180c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <UsageFault_Handler+0x4>

0800181c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <DMA1_Stream0_IRQHandler+0x10>)
 8001832:	f002 f807 	bl	8003844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	24000250 	.word	0x24000250

08001840 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <DMA1_Stream1_IRQHandler+0x10>)
 8001846:	f001 fffd 	bl	8003844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	240002c8 	.word	0x240002c8

08001854 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 8001858:	2020      	movs	r0, #32
 800185a:	f003 fe49 	bl	80054f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001868:	4802      	ldr	r0, [pc, #8]	@ (8001874 <TIM1_UP_IRQHandler+0x10>)
 800186a:	f009 f93f 	bl	800aaec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	24000340 	.word	0x24000340

08001878 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800187c:	4802      	ldr	r0, [pc, #8]	@ (8001888 <I2C1_EV_IRQHandler+0x10>)
 800187e:	f004 f8f9 	bl	8005a74 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	240001fc 	.word	0x240001fc

0800188c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001890:	4802      	ldr	r0, [pc, #8]	@ (800189c <I2C1_ER_IRQHandler+0x10>)
 8001892:	f004 f909 	bl	8005aa8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	240001fc 	.word	0x240001fc

080018a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return 1;
 80018a4:	2301      	movs	r3, #1
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <_kill>:

int _kill(int pid, int sig)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018ba:	f00f fb21 	bl	8010f00 <__errno>
 80018be:	4603      	mov	r3, r0
 80018c0:	2216      	movs	r2, #22
 80018c2:	601a      	str	r2, [r3, #0]
  return -1;
 80018c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <_exit>:

void _exit (int status)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018d8:	f04f 31ff 	mov.w	r1, #4294967295
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff ffe7 	bl	80018b0 <_kill>
 while (1) {}    /* Make sure we hang here */
 80018e2:	bf00      	nop
 80018e4:	e7fd      	b.n	80018e2 <_exit+0x12>

080018e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b086      	sub	sp, #24
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	e00a      	b.n	800190e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018f8:	f3af 8000 	nop.w
 80018fc:	4601      	mov	r1, r0
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	1c5a      	adds	r2, r3, #1
 8001902:	60ba      	str	r2, [r7, #8]
 8001904:	b2ca      	uxtb	r2, r1
 8001906:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	3301      	adds	r3, #1
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	429a      	cmp	r2, r3
 8001914:	dbf0      	blt.n	80018f8 <_read+0x12>
  }

  return len;
 8001916:	687b      	ldr	r3, [r7, #4]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	e009      	b.n	8001946 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	60ba      	str	r2, [r7, #8]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fec8 	bl	80016d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	3301      	adds	r3, #1
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	429a      	cmp	r2, r3
 800194c:	dbf1      	blt.n	8001932 <_write+0x12>
  }
  return len;
 800194e:	687b      	ldr	r3, [r7, #4]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <_close>:

int _close(int file)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001980:	605a      	str	r2, [r3, #4]
  return 0;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <_isatty>:

int _isatty(int file)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001998:	2301      	movs	r3, #1
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b085      	sub	sp, #20
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	60f8      	str	r0, [r7, #12]
 80019ae:	60b9      	str	r1, [r7, #8]
 80019b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019c8:	4a14      	ldr	r2, [pc, #80]	@ (8001a1c <_sbrk+0x5c>)
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <_sbrk+0x60>)
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019d4:	4b13      	ldr	r3, [pc, #76]	@ (8001a24 <_sbrk+0x64>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d102      	bne.n	80019e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019dc:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <_sbrk+0x64>)
 80019de:	4a12      	ldr	r2, [pc, #72]	@ (8001a28 <_sbrk+0x68>)
 80019e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019e2:	4b10      	ldr	r3, [pc, #64]	@ (8001a24 <_sbrk+0x64>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4413      	add	r3, r2
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d207      	bcs.n	8001a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019f0:	f00f fa86 	bl	8010f00 <__errno>
 80019f4:	4603      	mov	r3, r0
 80019f6:	220c      	movs	r2, #12
 80019f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e009      	b.n	8001a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a00:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <_sbrk+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a06:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <_sbrk+0x64>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	4a05      	ldr	r2, [pc, #20]	@ (8001a24 <_sbrk+0x64>)
 8001a10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a12:	68fb      	ldr	r3, [r7, #12]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	24100000 	.word	0x24100000
 8001a20:	00000400 	.word	0x00000400
 8001a24:	2400038c 	.word	0x2400038c
 8001a28:	24004f80 	.word	0x24004f80

08001a2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a30:	4b32      	ldr	r3, [pc, #200]	@ (8001afc <SystemInit+0xd0>)
 8001a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a36:	4a31      	ldr	r2, [pc, #196]	@ (8001afc <SystemInit+0xd0>)
 8001a38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a40:	4b2f      	ldr	r3, [pc, #188]	@ (8001b00 <SystemInit+0xd4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 030f 	and.w	r3, r3, #15
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d807      	bhi.n	8001a5c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a4c:	4b2c      	ldr	r3, [pc, #176]	@ (8001b00 <SystemInit+0xd4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f023 030f 	bic.w	r3, r3, #15
 8001a54:	4a2a      	ldr	r2, [pc, #168]	@ (8001b00 <SystemInit+0xd4>)
 8001a56:	f043 0303 	orr.w	r3, r3, #3
 8001a5a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001a5c:	4b29      	ldr	r3, [pc, #164]	@ (8001b04 <SystemInit+0xd8>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a28      	ldr	r2, [pc, #160]	@ (8001b04 <SystemInit+0xd8>)
 8001a62:	f043 0301 	orr.w	r3, r3, #1
 8001a66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a68:	4b26      	ldr	r3, [pc, #152]	@ (8001b04 <SystemInit+0xd8>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001a6e:	4b25      	ldr	r3, [pc, #148]	@ (8001b04 <SystemInit+0xd8>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	4924      	ldr	r1, [pc, #144]	@ (8001b04 <SystemInit+0xd8>)
 8001a74:	4b24      	ldr	r3, [pc, #144]	@ (8001b08 <SystemInit+0xdc>)
 8001a76:	4013      	ands	r3, r2
 8001a78:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a7a:	4b21      	ldr	r3, [pc, #132]	@ (8001b00 <SystemInit+0xd4>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d007      	beq.n	8001a96 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <SystemInit+0xd4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f023 030f 	bic.w	r3, r3, #15
 8001a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <SystemInit+0xd4>)
 8001a90:	f043 0303 	orr.w	r3, r3, #3
 8001a94:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001a96:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <SystemInit+0xd8>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001a9c:	4b19      	ldr	r3, [pc, #100]	@ (8001b04 <SystemInit+0xd8>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001aa2:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <SystemInit+0xd8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <SystemInit+0xd8>)
 8001aaa:	4a18      	ldr	r2, [pc, #96]	@ (8001b0c <SystemInit+0xe0>)
 8001aac:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001aae:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <SystemInit+0xd8>)
 8001ab0:	4a17      	ldr	r2, [pc, #92]	@ (8001b10 <SystemInit+0xe4>)
 8001ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001ab4:	4b13      	ldr	r3, [pc, #76]	@ (8001b04 <SystemInit+0xd8>)
 8001ab6:	4a17      	ldr	r2, [pc, #92]	@ (8001b14 <SystemInit+0xe8>)
 8001ab8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001aba:	4b12      	ldr	r3, [pc, #72]	@ (8001b04 <SystemInit+0xd8>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001ac0:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <SystemInit+0xd8>)
 8001ac2:	4a14      	ldr	r2, [pc, #80]	@ (8001b14 <SystemInit+0xe8>)
 8001ac4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b04 <SystemInit+0xd8>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001acc:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <SystemInit+0xd8>)
 8001ace:	4a11      	ldr	r2, [pc, #68]	@ (8001b14 <SystemInit+0xe8>)
 8001ad0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <SystemInit+0xd8>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <SystemInit+0xd8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a09      	ldr	r2, [pc, #36]	@ (8001b04 <SystemInit+0xd8>)
 8001ade:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ae2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001ae4:	4b07      	ldr	r3, [pc, #28]	@ (8001b04 <SystemInit+0xd8>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001aea:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <SystemInit+0xec>)
 8001aec:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001af0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000ed00 	.word	0xe000ed00
 8001b00:	52002000 	.word	0x52002000
 8001b04:	58024400 	.word	0x58024400
 8001b08:	eaf6ed7f 	.word	0xeaf6ed7f
 8001b0c:	02020200 	.word	0x02020200
 8001b10:	01ff0000 	.word	0x01ff0000
 8001b14:	01010280 	.word	0x01010280
 8001b18:	52004000 	.word	0x52004000
 8001b1c:	00000000 	.word	0x00000000

08001b20 <_Z17initTaskFunctionsv>:
static TaskHandle_t taskHandle_i2cMaster_pReceiveQueueObjectParser = NULL;	//uchwyt taska obsługującego parsowanie kolejki odbiorczej pi2cMaster->pReceiveQueueObject
static i2cMaster* pi2cMaster=NULL;  										//wsyaźnik do obiektu służącego do komunikacji stm32 po i2c jako master
static esp32_i2cComunicationDriver* pESP32=NULL; 							//wsyaźnik do obiektu obsługującego komunikację z ESP32


void initTaskFunctions(void){
 8001b20:	b590      	push	{r4, r7, lr}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af02      	add	r7, sp, #8
	assert(pi2cMaster = new i2cMaster(&hi2c1));
 8001b26:	2014      	movs	r0, #20
 8001b28:	f00d ff6e 	bl	800fa08 <_Znwj>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461c      	mov	r4, r3
 8001b30:	494f      	ldr	r1, [pc, #316]	@ (8001c70 <_Z17initTaskFunctionsv+0x150>)
 8001b32:	4620      	mov	r0, r4
 8001b34:	f7ff fb4e 	bl	80011d4 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>
 8001b38:	4b4e      	ldr	r3, [pc, #312]	@ (8001c74 <_Z17initTaskFunctionsv+0x154>)
 8001b3a:	601c      	str	r4, [r3, #0]
 8001b3c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c74 <_Z17initTaskFunctionsv+0x154>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d105      	bne.n	8001b50 <_Z17initTaskFunctionsv+0x30>
 8001b44:	4b4c      	ldr	r3, [pc, #304]	@ (8001c78 <_Z17initTaskFunctionsv+0x158>)
 8001b46:	4a4d      	ldr	r2, [pc, #308]	@ (8001c7c <_Z17initTaskFunctionsv+0x15c>)
 8001b48:	211d      	movs	r1, #29
 8001b4a:	484d      	ldr	r0, [pc, #308]	@ (8001c80 <_Z17initTaskFunctionsv+0x160>)
 8001b4c:	f00d ff82 	bl	800fa54 <__assert_func>
	assert(pESP32 = new esp32_i2cComunicationDriver(pi2cMaster));
 8001b50:	2024      	movs	r0, #36	@ 0x24
 8001b52:	f00d ff59 	bl	800fa08 <_Znwj>
 8001b56:	4603      	mov	r3, r0
 8001b58:	461c      	mov	r4, r3
 8001b5a:	4b46      	ldr	r3, [pc, #280]	@ (8001c74 <_Z17initTaskFunctionsv+0x154>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4620      	mov	r0, r4
 8001b62:	f7fe ffd5 	bl	8000b10 <_ZN27esp32_i2cComunicationDriverC1EP9i2cMaster>
 8001b66:	4b47      	ldr	r3, [pc, #284]	@ (8001c84 <_Z17initTaskFunctionsv+0x164>)
 8001b68:	601c      	str	r4, [r3, #0]
 8001b6a:	4b46      	ldr	r3, [pc, #280]	@ (8001c84 <_Z17initTaskFunctionsv+0x164>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d105      	bne.n	8001b7e <_Z17initTaskFunctionsv+0x5e>
 8001b72:	4b45      	ldr	r3, [pc, #276]	@ (8001c88 <_Z17initTaskFunctionsv+0x168>)
 8001b74:	4a41      	ldr	r2, [pc, #260]	@ (8001c7c <_Z17initTaskFunctionsv+0x15c>)
 8001b76:	211e      	movs	r1, #30
 8001b78:	4841      	ldr	r0, [pc, #260]	@ (8001c80 <_Z17initTaskFunctionsv+0x160>)
 8001b7a:	f00d ff6b 	bl	800fa54 <__assert_func>

	//pętla opóźniająca oczekująza aż zakończy się proces bootowania ESP32
	pi2cMaster->i2cMasterSemaphoreTake();
 8001b7e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c74 <_Z17initTaskFunctionsv+0x154>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff fb90 	bl	80012a8 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	while(HAL_I2C_IsDeviceReady(&hi2c1, pESP32->esp32i2cSlaveAdress_7bit<<1, 10000, 10000) != HAL_OK){
 8001b88:	e002      	b.n	8001b90 <_Z17initTaskFunctionsv+0x70>
		printf("ESP32 i2c bus not responding\r\n");
 8001b8a:	4840      	ldr	r0, [pc, #256]	@ (8001c8c <_Z17initTaskFunctionsv+0x16c>)
 8001b8c:	f00e ffbc 	bl	8010b08 <puts>
	while(HAL_I2C_IsDeviceReady(&hi2c1, pESP32->esp32i2cSlaveAdress_7bit<<1, 10000, 10000) != HAL_OK){
 8001b90:	4b3c      	ldr	r3, [pc, #240]	@ (8001c84 <_Z17initTaskFunctionsv+0x164>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	791b      	ldrb	r3, [r3, #4]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	b299      	uxth	r1, r3
 8001b9a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001b9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001ba2:	4833      	ldr	r0, [pc, #204]	@ (8001c70 <_Z17initTaskFunctionsv+0x150>)
 8001ba4:	f003 fe7a 	bl	800589c <HAL_I2C_IsDeviceReady>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	bf14      	ite	ne
 8001bae:	2301      	movne	r3, #1
 8001bb0:	2300      	moveq	r3, #0
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d1e8      	bne.n	8001b8a <_Z17initTaskFunctionsv+0x6a>
	};
	pi2cMaster->i2cMasterSemaphoreGive();
 8001bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8001c74 <_Z17initTaskFunctionsv+0x154>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fb83 	bl	80012c8 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
	//pętla opóźniająca oczekująza aż zakończy si ę proces bootowania ESP32


	printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
 8001bc2:	a329      	add	r3, pc, #164	@ (adr r3, 8001c68 <_Z17initTaskFunctionsv+0x148>)
 8001bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc8:	4831      	ldr	r0, [pc, #196]	@ (8001c90 <_Z17initTaskFunctionsv+0x170>)
 8001bca:	f00e ff35 	bl	8010a38 <iprintf>

	pi2cMaster->while_I2C_STATE_READY();
 8001bce:	4b29      	ldr	r3, [pc, #164]	@ (8001c74 <_Z17initTaskFunctionsv+0x154>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fbfc 	bl	80013d0 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	pESP32->ping();
 8001bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001c84 <_Z17initTaskFunctionsv+0x164>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f851 	bl	8000c84 <_ZN27esp32_i2cComunicationDriver4pingEv>

	//tworzy task callback na przerwanie od ESP32 informującę, że ESP32 ma jakieś dane do wysłania
	configASSERT(xTaskCreate(esp32IntrrruptRequestCallback, "esp32IntReq", 3*128, NULL, tskIDLE_PRIORITY+1, &taskHandle_esp32IntrrruptRequest));
 8001be2:	4b2c      	ldr	r3, [pc, #176]	@ (8001c94 <_Z17initTaskFunctionsv+0x174>)
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	2301      	movs	r3, #1
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2300      	movs	r3, #0
 8001bec:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001bf0:	4929      	ldr	r1, [pc, #164]	@ (8001c98 <_Z17initTaskFunctionsv+0x178>)
 8001bf2:	482a      	ldr	r0, [pc, #168]	@ (8001c9c <_Z17initTaskFunctionsv+0x17c>)
 8001bf4:	f00b fdf0 	bl	800d7d8 <xTaskCreate>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	bf0c      	ite	eq
 8001bfe:	2301      	moveq	r3, #1
 8001c00:	2300      	movne	r3, #0
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00b      	beq.n	8001c20 <_Z17initTaskFunctionsv+0x100>
	__asm volatile
 8001c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c0c:	f383 8811 	msr	BASEPRI, r3
 8001c10:	f3bf 8f6f 	isb	sy
 8001c14:	f3bf 8f4f 	dsb	sy
 8001c18:	607b      	str	r3, [r7, #4]
}
 8001c1a:	bf00      	nop
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <_Z17initTaskFunctionsv+0xfc>
	//tworzy task przetwarzający dane (parsujący) z kolejki odbiorczej i2c Mastera
	configASSERT(xTaskCreate(i2cMaster_pReceiveQueueObjectParser, "i2cMastRecQue, Pars", 3*128, NULL, tskIDLE_PRIORITY, &taskHandle_i2cMaster_pReceiveQueueObjectParser));
 8001c20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <_Z17initTaskFunctionsv+0x180>)
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	2300      	movs	r3, #0
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001c2e:	491d      	ldr	r1, [pc, #116]	@ (8001ca4 <_Z17initTaskFunctionsv+0x184>)
 8001c30:	481d      	ldr	r0, [pc, #116]	@ (8001ca8 <_Z17initTaskFunctionsv+0x188>)
 8001c32:	f00b fdd1 	bl	800d7d8 <xTaskCreate>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	bf0c      	ite	eq
 8001c3c:	2301      	moveq	r3, #1
 8001c3e:	2300      	movne	r3, #0
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00b      	beq.n	8001c5e <_Z17initTaskFunctionsv+0x13e>
	__asm volatile
 8001c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c4a:	f383 8811 	msr	BASEPRI, r3
 8001c4e:	f3bf 8f6f 	isb	sy
 8001c52:	f3bf 8f4f 	dsb	sy
 8001c56:	603b      	str	r3, [r7, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	bf00      	nop
 8001c5c:	e7fd      	b.n	8001c5a <_Z17initTaskFunctionsv+0x13a>
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd90      	pop	{r4, r7, pc}
 8001c66:	bf00      	nop
 8001c68:	9999999a 	.word	0x9999999a
 8001c6c:	3fb99999 	.word	0x3fb99999
 8001c70:	240001fc 	.word	0x240001fc
 8001c74:	24000398 	.word	0x24000398
 8001c78:	08014398 	.word	0x08014398
 8001c7c:	080143bc 	.word	0x080143bc
 8001c80:	080143d8 	.word	0x080143d8
 8001c84:	2400039c 	.word	0x2400039c
 8001c88:	080143f8 	.word	0x080143f8
 8001c8c:	08014430 	.word	0x08014430
 8001c90:	08014450 	.word	0x08014450
 8001c94:	24000390 	.word	0x24000390
 8001c98:	08014474 	.word	0x08014474
 8001c9c:	08001ccd 	.word	0x08001ccd
 8001ca0:	24000394 	.word	0x24000394
 8001ca4:	08014480 	.word	0x08014480
 8001ca8:	08001d85 	.word	0x08001d85

08001cac <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
		pESP32->incrementInterruptRequestCountingSemaphore();		//inkrementacja semafora daje sygnał ,dla metody esp32_i2sComunicationDriver::intrrruptRequestCallback
 8001cb6:	4b04      	ldr	r3, [pc, #16]	@ (8001cc8 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff f800 	bl	8000cc0 <_ZN27esp32_i2cComunicationDriver42incrementInterruptRequestCountingSemaphoreEv>
}
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	2400039c 	.word	0x2400039c

08001ccc <_ZL29esp32IntrrruptRequestCallbackPv>:


static void esp32IntrrruptRequestCallback(void *pNothing){
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	i2cFrame_transmitQueue tempI2CFrameForESP32;			//
	tempI2CFrameForESP32.slaveDevice7bitAddress = pESP32->esp32i2cSlaveAdress_7bit;		//I2C_SLAVE_ADDRESS_ESP32;
 8001cd4:	4b29      	ldr	r3, [pc, #164]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	791b      	ldrb	r3, [r3, #4]
 8001cda:	733b      	strb	r3, [r7, #12]
	while(1){
		pESP32->isCountingSemaphoreOverflowed();
 8001cdc:	4b27      	ldr	r3, [pc, #156]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff f82d 	bl	8000d40 <_ZN27esp32_i2cComunicationDriver29isCountingSemaphoreOverflowedEv>
		if (pESP32->semaphoreTake__CountingSemaphore()){								//czeka dopuki nie pojawi się esp32 interrupt request
 8001ce6:	4b25      	ldr	r3, [pc, #148]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff f848 	bl	8000d80 <_ZN27esp32_i2cComunicationDriver32semaphoreTake__CountingSemaphoreEv>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	bf14      	ite	ne
 8001cf6:	2301      	movne	r3, #1
 8001cf8:	2300      	moveq	r3, #0
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0ed      	beq.n	8001cdc <_ZL29esp32IntrrruptRequestCallbackPv+0x10>
			pESP32->i2cMasterSemaphoreTake();
 8001d00:	4b1e      	ldr	r3, [pc, #120]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff f865 	bl	8000dd4 <_ZN27esp32_i2cComunicationDriver22i2cMasterSemaphoreTakeEv>
			pESP32->masterReceiveFromESP32_DMA((uint8_t*) &tempI2CFrameForESP32.dataSize, sizeof(size_t));
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d0c:	6818      	ldr	r0, [r3, #0]
 8001d0e:	f107 030c 	add.w	r3, r7, #12
 8001d12:	3304      	adds	r3, #4
 8001d14:	2204      	movs	r2, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	f7ff f847 	bl	8000daa <_ZN27esp32_i2cComunicationDriver26masterReceiveFromESP32_DMAEPht>
			pESP32->while_I2C_STATE_READY();
 8001d1c:	4b17      	ldr	r3, [pc, #92]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff f873 	bl	8000e0c <_ZN27esp32_i2cComunicationDriver21while_I2C_STATE_READYEv>
			tempI2CFrameForESP32.pData = new char[tempI2CFrameForESP32.dataSize];
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f00d fe7e 	bl	800fa2a <_Znaj>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	617b      	str	r3, [r7, #20]
			if (tempI2CFrameForESP32.pData!=nullptr){
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d016      	beq.n	8001d66 <_ZL29esp32IntrrruptRequestCallbackPv+0x9a>
				pESP32->masterReceiveFromESP32_DMA((uint8_t*) tempI2CFrameForESP32.pData, tempI2CFrameForESP32.dataSize);
 8001d38:	4b10      	ldr	r3, [pc, #64]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6979      	ldr	r1, [r7, #20]
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	b292      	uxth	r2, r2
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff f831 	bl	8000daa <_ZN27esp32_i2cComunicationDriver26masterReceiveFromESP32_DMAEPht>
				pESP32->while_I2C_STATE_READY();
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff f85d 	bl	8000e0c <_ZN27esp32_i2cComunicationDriver21while_I2C_STATE_READYEv>
				pi2cMaster->pReceiveQueueObject->QueueSend(&tempI2CFrameForESP32);
 8001d52:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <_ZL29esp32IntrrruptRequestCallbackPv+0xb4>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f107 020c 	add.w	r2, r7, #12
 8001d5c:	4611      	mov	r1, r2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fbd9 	bl	8001516 <_ZN20i2cQueue4DynamicData9QueueSendEPKv>
 8001d64:	e004      	b.n	8001d70 <_ZL29esp32IntrrruptRequestCallbackPv+0xa4>
			}
			else{
				pESP32->seteDynamicmMemeoryAlocationError();
 8001d66:	4b05      	ldr	r3, [pc, #20]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff f85c 	bl	8000e28 <_ZN27esp32_i2cComunicationDriver33seteDynamicmMemeoryAlocationErrorEv>
			}
			pESP32->i2cMasterSemaphoreGive();
 8001d70:	4b02      	ldr	r3, [pc, #8]	@ (8001d7c <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff f83b 	bl	8000df0 <_ZN27esp32_i2cComunicationDriver22i2cMasterSemaphoreGiveEv>
		pESP32->isCountingSemaphoreOverflowed();
 8001d7a:	e7af      	b.n	8001cdc <_ZL29esp32IntrrruptRequestCallbackPv+0x10>
 8001d7c:	2400039c 	.word	0x2400039c
 8001d80:	24000398 	.word	0x24000398

08001d84 <_ZL35i2cMaster_pReceiveQueueObjectParserPv>:
		}
	};
}

static void i2cMaster_pReceiveQueueObjectParser(void *pNothing){
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	i2cFrame_transmitQueue tempI2CReceiveFrame;
	while(1){
		if(pi2cMaster->pReceiveQueueObject->QueueReceive(&tempI2CReceiveFrame, portMAX_DELAY)==pdPASS){
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x78>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f107 010c 	add.w	r1, r7, #12
 8001d96:	f04f 32ff 	mov.w	r2, #4294967295
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fba9 	bl	80014f2 <_ZN20i2cQueue4DynamicData12QueueReceiveEPvm>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	bf0c      	ite	eq
 8001da6:	2301      	moveq	r3, #1
 8001da8:	2300      	movne	r3, #0
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0ed      	beq.n	8001d8c <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x8>
			switch(tempI2CReceiveFrame.slaveDevice7bitAddress)
 8001db0:	7b3b      	ldrb	r3, [r7, #12]
 8001db2:	2b3c      	cmp	r3, #60	@ 0x3c
 8001db4:	d110      	bne.n	8001dd8 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x54>
			{
			case I2C_SLAVE_ADDRESS_ESP32:
				pESP32->parseReceivedData(tempI2CReceiveFrame);
 8001db6:	4b12      	ldr	r3, [pc, #72]	@ (8001e00 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x7c>)
 8001db8:	6818      	ldr	r0, [r3, #0]
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc0:	f7fe ff1e 	bl	8000c00 <_ZN27esp32_i2cComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue>
				break;
 8001dc4:	bf00      	nop
			default:
				printf("i2cMaster_pReceiveQueueObjectParser: Unknown i2c slave address: 0x%x (7bit).\r\n", tempI2CReceiveFrame.slaveDevice7bitAddress);
				pi2cMaster->ping(tempI2CReceiveFrame.slaveDevice7bitAddress);
				assert(0);
			}
			pi2cMaster->pReceiveQueueObject->QueueDeleteDataFromPointer(tempI2CReceiveFrame);			//BARDZO WAŻNA FUNKCJA, po parsowaniu otrzymanego z i2c pakiedy danych, który jest przetrzymywany pod zmienną alokowaną dynamicznie niszczy tą zmienną. Ta funkcja, w tym miejscu zapobiega wyciekom pamięci!!!!!
 8001dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001dfc <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x78>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6858      	ldr	r0, [r3, #4]
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dd2:	f7ff fb7c 	bl	80014ce <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
 8001dd6:	e7d9      	b.n	8001d8c <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x8>
				printf("i2cMaster_pReceiveQueueObjectParser: Unknown i2c slave address: 0x%x (7bit).\r\n", tempI2CReceiveFrame.slaveDevice7bitAddress);
 8001dd8:	7b3b      	ldrb	r3, [r7, #12]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4809      	ldr	r0, [pc, #36]	@ (8001e04 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x80>)
 8001dde:	f00e fe2b 	bl	8010a38 <iprintf>
				pi2cMaster->ping(tempI2CReceiveFrame.slaveDevice7bitAddress);
 8001de2:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x78>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	7b3a      	ldrb	r2, [r7, #12]
 8001de8:	4611      	mov	r1, r2
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff fa7c 	bl	80012e8 <_ZN9i2cMaster4pingEt>
				assert(0);
 8001df0:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x84>)
 8001df2:	4a06      	ldr	r2, [pc, #24]	@ (8001e0c <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x88>)
 8001df4:	215e      	movs	r1, #94	@ 0x5e
 8001df6:	4806      	ldr	r0, [pc, #24]	@ (8001e10 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x8c>)
 8001df8:	f00d fe2c 	bl	800fa54 <__assert_func>
 8001dfc:	24000398 	.word	0x24000398
 8001e00:	2400039c 	.word	0x2400039c
 8001e04:	08014494 	.word	0x08014494
 8001e08:	080144e4 	.word	0x080144e4
 8001e0c:	080144e8 	.word	0x080144e8
 8001e10:	080143d8 	.word	0x080143d8

08001e14 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e18:	4b22      	ldr	r3, [pc, #136]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e1a:	4a23      	ldr	r2, [pc, #140]	@ (8001ea8 <MX_USART1_UART_Init+0x94>)
 8001e1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e1e:	4b21      	ldr	r3, [pc, #132]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e38:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e44:	4b17      	ldr	r3, [pc, #92]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e4a:	4b16      	ldr	r3, [pc, #88]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e50:	4b14      	ldr	r3, [pc, #80]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e56:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e5c:	4811      	ldr	r0, [pc, #68]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e5e:	f009 f839 	bl	800aed4 <HAL_UART_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001e68:	f7ff fc2c 	bl	80016c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	480d      	ldr	r0, [pc, #52]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e70:	f00a f9d3 	bl	800c21a <HAL_UARTEx_SetTxFifoThreshold>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e7a:	f7ff fc23 	bl	80016c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4808      	ldr	r0, [pc, #32]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e82:	f00a fa08 	bl	800c296 <HAL_UARTEx_SetRxFifoThreshold>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e8c:	f7ff fc1a 	bl	80016c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e90:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <MX_USART1_UART_Init+0x90>)
 8001e92:	f00a f989 	bl	800c1a8 <HAL_UARTEx_DisableFifoMode>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e9c:	f7ff fc12 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	240003a0 	.word	0x240003a0
 8001ea8:	40011000 	.word	0x40011000

08001eac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b0ba      	sub	sp, #232	@ 0xe8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	22c0      	movs	r2, #192	@ 0xc0
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f00e ff1b 	bl	8010d08 <memset>
  if(uartHandle->Instance==USART1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a27      	ldr	r2, [pc, #156]	@ (8001f74 <HAL_UART_MspInit+0xc8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d146      	bne.n	8001f6a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001edc:	f04f 0201 	mov.w	r2, #1
 8001ee0:	f04f 0300 	mov.w	r3, #0
 8001ee4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eee:	f107 0310 	add.w	r3, r7, #16
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f006 ff40 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001efe:	f7ff fbe1 	bl	80016c4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f02:	4b1d      	ldr	r3, [pc, #116]	@ (8001f78 <HAL_UART_MspInit+0xcc>)
 8001f04:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001f08:	4a1b      	ldr	r2, [pc, #108]	@ (8001f78 <HAL_UART_MspInit+0xcc>)
 8001f0a:	f043 0310 	orr.w	r3, r3, #16
 8001f0e:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001f12:	4b19      	ldr	r3, [pc, #100]	@ (8001f78 <HAL_UART_MspInit+0xcc>)
 8001f14:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001f18:	f003 0310 	and.w	r3, r3, #16
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f20:	4b15      	ldr	r3, [pc, #84]	@ (8001f78 <HAL_UART_MspInit+0xcc>)
 8001f22:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001f26:	4a14      	ldr	r2, [pc, #80]	@ (8001f78 <HAL_UART_MspInit+0xcc>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001f30:	4b11      	ldr	r3, [pc, #68]	@ (8001f78 <HAL_UART_MspInit+0xcc>)
 8001f32:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	60bb      	str	r3, [r7, #8]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 8001f3e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001f42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2300      	movs	r3, #0
 8001f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001f58:	2304      	movs	r3, #4
 8001f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f62:	4619      	mov	r1, r3
 8001f64:	4805      	ldr	r0, [pc, #20]	@ (8001f7c <HAL_UART_MspInit+0xd0>)
 8001f66:	f003 f809 	bl	8004f7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f6a:	bf00      	nop
 8001f6c:	37e8      	adds	r7, #232	@ 0xe8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40011000 	.word	0x40011000
 8001f78:	58024400 	.word	0x58024400
 8001f7c:	58020400 	.word	0x58020400

08001f80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fb8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f84:	f7ff fd52 	bl	8001a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f88:	480c      	ldr	r0, [pc, #48]	@ (8001fbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f8a:	490d      	ldr	r1, [pc, #52]	@ (8001fc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f90:	e002      	b.n	8001f98 <LoopCopyDataInit>

08001f92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f96:	3304      	adds	r3, #4

08001f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f9c:	d3f9      	bcc.n	8001f92 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fa0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa4:	e001      	b.n	8001faa <LoopFillZerobss>

08001fa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa8:	3204      	adds	r2, #4

08001faa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001faa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fac:	d3fb      	bcc.n	8001fa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fae:	f00e ffad 	bl	8010f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fb2:	f7ff fad9 	bl	8001568 <main>
  bx  lr
 8001fb6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fb8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001fbc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001fc0:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001fc4:	080149f4 	.word	0x080149f4
  ldr r2, =_sbss
 8001fc8:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001fcc:	24004f7c 	.word	0x24004f7c

08001fd0 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fd0:	e7fe      	b.n	8001fd0 <ADC_IRQHandler>
	...

08001fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fda:	2003      	movs	r0, #3
 8001fdc:	f000 f927 	bl	800222e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001fe0:	f006 fcb2 	bl	8008948 <HAL_RCC_GetSysClockFreq>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	4b15      	ldr	r3, [pc, #84]	@ (800203c <HAL_Init+0x68>)
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	0a1b      	lsrs	r3, r3, #8
 8001fec:	f003 030f 	and.w	r3, r3, #15
 8001ff0:	4913      	ldr	r1, [pc, #76]	@ (8002040 <HAL_Init+0x6c>)
 8001ff2:	5ccb      	ldrb	r3, [r1, r3]
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ffc:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800203c <HAL_Init+0x68>)
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	4a0e      	ldr	r2, [pc, #56]	@ (8002040 <HAL_Init+0x6c>)
 8002008:	5cd3      	ldrb	r3, [r2, r3]
 800200a:	f003 031f 	and.w	r3, r3, #31
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	fa22 f303 	lsr.w	r3, r2, r3
 8002014:	4a0b      	ldr	r2, [pc, #44]	@ (8002044 <HAL_Init+0x70>)
 8002016:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002018:	4a0b      	ldr	r2, [pc, #44]	@ (8002048 <HAL_Init+0x74>)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800201e:	200f      	movs	r0, #15
 8002020:	f7ff fb86 	bl	8001730 <HAL_InitTick>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e002      	b.n	8002034 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800202e:	f7ff fb61 	bl	80016f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	58024400 	.word	0x58024400
 8002040:	08014574 	.word	0x08014574
 8002044:	24000004 	.word	0x24000004
 8002048:	24000000 	.word	0x24000000

0800204c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002050:	4b06      	ldr	r3, [pc, #24]	@ (800206c <HAL_IncTick+0x20>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	461a      	mov	r2, r3
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_IncTick+0x24>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4413      	add	r3, r2
 800205c:	4a04      	ldr	r2, [pc, #16]	@ (8002070 <HAL_IncTick+0x24>)
 800205e:	6013      	str	r3, [r2, #0]
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	2400000c 	.word	0x2400000c
 8002070:	24000434 	.word	0x24000434

08002074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return uwTick;
 8002078:	4b03      	ldr	r3, [pc, #12]	@ (8002088 <HAL_GetTick+0x14>)
 800207a:	681b      	ldr	r3, [r3, #0]
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	24000434 	.word	0x24000434

0800208c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800209c:	4b0b      	ldr	r3, [pc, #44]	@ (80020cc <__NVIC_SetPriorityGrouping+0x40>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020a8:	4013      	ands	r3, r2
 80020aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ba:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <__NVIC_SetPriorityGrouping+0x40>)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	60d3      	str	r3, [r2, #12]
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	e000ed00 	.word	0xe000ed00
 80020d0:	05fa0000 	.word	0x05fa0000

080020d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d8:	4b04      	ldr	r3, [pc, #16]	@ (80020ec <__NVIC_GetPriorityGrouping+0x18>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	0a1b      	lsrs	r3, r3, #8
 80020de:	f003 0307 	and.w	r3, r3, #7
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	db0b      	blt.n	800211a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	f003 021f 	and.w	r2, r3, #31
 8002108:	4907      	ldr	r1, [pc, #28]	@ (8002128 <__NVIC_EnableIRQ+0x38>)
 800210a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	2001      	movs	r0, #1
 8002112:	fa00 f202 	lsl.w	r2, r0, r2
 8002116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000e100 	.word	0xe000e100

0800212c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800213a:	2b00      	cmp	r3, #0
 800213c:	db12      	blt.n	8002164 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	f003 021f 	and.w	r2, r3, #31
 8002144:	490a      	ldr	r1, [pc, #40]	@ (8002170 <__NVIC_DisableIRQ+0x44>)
 8002146:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800214a:	095b      	lsrs	r3, r3, #5
 800214c:	2001      	movs	r0, #1
 800214e:	fa00 f202 	lsl.w	r2, r0, r2
 8002152:	3320      	adds	r3, #32
 8002154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002158:	f3bf 8f4f 	dsb	sy
}
 800215c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800215e:	f3bf 8f6f 	isb	sy
}
 8002162:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002164:	bf00      	nop
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000e100 	.word	0xe000e100

08002174 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	6039      	str	r1, [r7, #0]
 800217e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002180:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002184:	2b00      	cmp	r3, #0
 8002186:	db0a      	blt.n	800219e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	b2da      	uxtb	r2, r3
 800218c:	490c      	ldr	r1, [pc, #48]	@ (80021c0 <__NVIC_SetPriority+0x4c>)
 800218e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002192:	0112      	lsls	r2, r2, #4
 8002194:	b2d2      	uxtb	r2, r2
 8002196:	440b      	add	r3, r1
 8002198:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800219c:	e00a      	b.n	80021b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4908      	ldr	r1, [pc, #32]	@ (80021c4 <__NVIC_SetPriority+0x50>)
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	3b04      	subs	r3, #4
 80021ac:	0112      	lsls	r2, r2, #4
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	440b      	add	r3, r1
 80021b2:	761a      	strb	r2, [r3, #24]
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000e100 	.word	0xe000e100
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b089      	sub	sp, #36	@ 0x24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f003 0307 	and.w	r3, r3, #7
 80021da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	f1c3 0307 	rsb	r3, r3, #7
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	bf28      	it	cs
 80021e6:	2304      	movcs	r3, #4
 80021e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	3304      	adds	r3, #4
 80021ee:	2b06      	cmp	r3, #6
 80021f0:	d902      	bls.n	80021f8 <NVIC_EncodePriority+0x30>
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	3b03      	subs	r3, #3
 80021f6:	e000      	b.n	80021fa <NVIC_EncodePriority+0x32>
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43da      	mvns	r2, r3
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	401a      	ands	r2, r3
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002210:	f04f 31ff 	mov.w	r1, #4294967295
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	fa01 f303 	lsl.w	r3, r1, r3
 800221a:	43d9      	mvns	r1, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002220:	4313      	orrs	r3, r2
         );
}
 8002222:	4618      	mov	r0, r3
 8002224:	3724      	adds	r7, #36	@ 0x24
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff ff28 	bl	800208c <__NVIC_SetPriorityGrouping>
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002252:	f7ff ff3f 	bl	80020d4 <__NVIC_GetPriorityGrouping>
 8002256:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	68b9      	ldr	r1, [r7, #8]
 800225c:	6978      	ldr	r0, [r7, #20]
 800225e:	f7ff ffb3 	bl	80021c8 <NVIC_EncodePriority>
 8002262:	4602      	mov	r2, r0
 8002264:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002268:	4611      	mov	r1, r2
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff ff82 	bl	8002174 <__NVIC_SetPriority>
}
 8002270:	bf00      	nop
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002282:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff32 	bl	80020f0 <__NVIC_EnableIRQ>
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800229e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff ff42 	bl	800212c <__NVIC_DisableIRQ>
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80022b8:	f7ff fedc 	bl	8002074 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e37d      	b.n	80029c4 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a66      	ldr	r2, [pc, #408]	@ (8002468 <HAL_DMA_Init+0x1b8>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d04a      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a65      	ldr	r2, [pc, #404]	@ (800246c <HAL_DMA_Init+0x1bc>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d045      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a63      	ldr	r2, [pc, #396]	@ (8002470 <HAL_DMA_Init+0x1c0>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d040      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a62      	ldr	r2, [pc, #392]	@ (8002474 <HAL_DMA_Init+0x1c4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d03b      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a60      	ldr	r2, [pc, #384]	@ (8002478 <HAL_DMA_Init+0x1c8>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d036      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a5f      	ldr	r2, [pc, #380]	@ (800247c <HAL_DMA_Init+0x1cc>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d031      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a5d      	ldr	r2, [pc, #372]	@ (8002480 <HAL_DMA_Init+0x1d0>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d02c      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a5c      	ldr	r2, [pc, #368]	@ (8002484 <HAL_DMA_Init+0x1d4>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d027      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a5a      	ldr	r2, [pc, #360]	@ (8002488 <HAL_DMA_Init+0x1d8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d022      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a59      	ldr	r2, [pc, #356]	@ (800248c <HAL_DMA_Init+0x1dc>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d01d      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a57      	ldr	r2, [pc, #348]	@ (8002490 <HAL_DMA_Init+0x1e0>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d018      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a56      	ldr	r2, [pc, #344]	@ (8002494 <HAL_DMA_Init+0x1e4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d013      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a54      	ldr	r2, [pc, #336]	@ (8002498 <HAL_DMA_Init+0x1e8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d00e      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a53      	ldr	r2, [pc, #332]	@ (800249c <HAL_DMA_Init+0x1ec>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d009      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a51      	ldr	r2, [pc, #324]	@ (80024a0 <HAL_DMA_Init+0x1f0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d004      	beq.n	8002368 <HAL_DMA_Init+0xb8>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a50      	ldr	r2, [pc, #320]	@ (80024a4 <HAL_DMA_Init+0x1f4>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d101      	bne.n	800236c <HAL_DMA_Init+0xbc>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <HAL_DMA_Init+0xbe>
 800236c:	2300      	movs	r3, #0
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 813c 	beq.w	80025ec <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a37      	ldr	r2, [pc, #220]	@ (8002468 <HAL_DMA_Init+0x1b8>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d04a      	beq.n	8002424 <HAL_DMA_Init+0x174>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a36      	ldr	r2, [pc, #216]	@ (800246c <HAL_DMA_Init+0x1bc>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d045      	beq.n	8002424 <HAL_DMA_Init+0x174>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a34      	ldr	r2, [pc, #208]	@ (8002470 <HAL_DMA_Init+0x1c0>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d040      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a33      	ldr	r2, [pc, #204]	@ (8002474 <HAL_DMA_Init+0x1c4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d03b      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a31      	ldr	r2, [pc, #196]	@ (8002478 <HAL_DMA_Init+0x1c8>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d036      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a30      	ldr	r2, [pc, #192]	@ (800247c <HAL_DMA_Init+0x1cc>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d031      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a2e      	ldr	r2, [pc, #184]	@ (8002480 <HAL_DMA_Init+0x1d0>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d02c      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a2d      	ldr	r2, [pc, #180]	@ (8002484 <HAL_DMA_Init+0x1d4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d027      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002488 <HAL_DMA_Init+0x1d8>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d022      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a2a      	ldr	r2, [pc, #168]	@ (800248c <HAL_DMA_Init+0x1dc>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d01d      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a28      	ldr	r2, [pc, #160]	@ (8002490 <HAL_DMA_Init+0x1e0>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d018      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a27      	ldr	r2, [pc, #156]	@ (8002494 <HAL_DMA_Init+0x1e4>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d013      	beq.n	8002424 <HAL_DMA_Init+0x174>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a25      	ldr	r2, [pc, #148]	@ (8002498 <HAL_DMA_Init+0x1e8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d00e      	beq.n	8002424 <HAL_DMA_Init+0x174>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a24      	ldr	r2, [pc, #144]	@ (800249c <HAL_DMA_Init+0x1ec>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d009      	beq.n	8002424 <HAL_DMA_Init+0x174>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a22      	ldr	r2, [pc, #136]	@ (80024a0 <HAL_DMA_Init+0x1f0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d004      	beq.n	8002424 <HAL_DMA_Init+0x174>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a21      	ldr	r2, [pc, #132]	@ (80024a4 <HAL_DMA_Init+0x1f4>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d108      	bne.n	8002436 <HAL_DMA_Init+0x186>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0201 	bic.w	r2, r2, #1
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	e007      	b.n	8002446 <HAL_DMA_Init+0x196>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 0201 	bic.w	r2, r2, #1
 8002444:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002446:	e02f      	b.n	80024a8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002448:	f7ff fe14 	bl	8002074 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b05      	cmp	r3, #5
 8002454:	d928      	bls.n	80024a8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2220      	movs	r2, #32
 800245a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2203      	movs	r2, #3
 8002460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e2ad      	b.n	80029c4 <HAL_DMA_Init+0x714>
 8002468:	40020010 	.word	0x40020010
 800246c:	40020028 	.word	0x40020028
 8002470:	40020040 	.word	0x40020040
 8002474:	40020058 	.word	0x40020058
 8002478:	40020070 	.word	0x40020070
 800247c:	40020088 	.word	0x40020088
 8002480:	400200a0 	.word	0x400200a0
 8002484:	400200b8 	.word	0x400200b8
 8002488:	40020410 	.word	0x40020410
 800248c:	40020428 	.word	0x40020428
 8002490:	40020440 	.word	0x40020440
 8002494:	40020458 	.word	0x40020458
 8002498:	40020470 	.word	0x40020470
 800249c:	40020488 	.word	0x40020488
 80024a0:	400204a0 	.word	0x400204a0
 80024a4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1c8      	bne.n	8002448 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	4b73      	ldr	r3, [pc, #460]	@ (8002690 <HAL_DMA_Init+0x3e0>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80024ce:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024da:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d107      	bne.n	800250c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002504:	4313      	orrs	r3, r2
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	4313      	orrs	r3, r2
 800250a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b28      	cmp	r3, #40	@ 0x28
 8002512:	d903      	bls.n	800251c <HAL_DMA_Init+0x26c>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b2e      	cmp	r3, #46	@ 0x2e
 800251a:	d91f      	bls.n	800255c <HAL_DMA_Init+0x2ac>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b3e      	cmp	r3, #62	@ 0x3e
 8002522:	d903      	bls.n	800252c <HAL_DMA_Init+0x27c>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b42      	cmp	r3, #66	@ 0x42
 800252a:	d917      	bls.n	800255c <HAL_DMA_Init+0x2ac>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b46      	cmp	r3, #70	@ 0x46
 8002532:	d903      	bls.n	800253c <HAL_DMA_Init+0x28c>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b48      	cmp	r3, #72	@ 0x48
 800253a:	d90f      	bls.n	800255c <HAL_DMA_Init+0x2ac>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b4e      	cmp	r3, #78	@ 0x4e
 8002542:	d903      	bls.n	800254c <HAL_DMA_Init+0x29c>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	2b52      	cmp	r3, #82	@ 0x52
 800254a:	d907      	bls.n	800255c <HAL_DMA_Init+0x2ac>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b73      	cmp	r3, #115	@ 0x73
 8002552:	d905      	bls.n	8002560 <HAL_DMA_Init+0x2b0>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b77      	cmp	r3, #119	@ 0x77
 800255a:	d801      	bhi.n	8002560 <HAL_DMA_Init+0x2b0>
 800255c:	2301      	movs	r3, #1
 800255e:	e000      	b.n	8002562 <HAL_DMA_Init+0x2b2>
 8002560:	2300      	movs	r3, #0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800256c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f023 0307 	bic.w	r3, r3, #7
 8002584:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	4313      	orrs	r3, r2
 800258e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002594:	2b04      	cmp	r3, #4
 8002596:	d117      	bne.n	80025c8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	4313      	orrs	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00e      	beq.n	80025c8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f002 fb5c 	bl	8004c68 <DMA_CheckFifoParam>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d008      	beq.n	80025c8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2240      	movs	r2, #64	@ 0x40
 80025ba:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e1fd      	b.n	80029c4 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f002 fa97 	bl	8004b04 <DMA_CalcBaseAndBitshift>
 80025d6:	4603      	mov	r3, r0
 80025d8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	223f      	movs	r2, #63	@ 0x3f
 80025e4:	409a      	lsls	r2, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	e0fd      	b.n	80027e8 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a28      	ldr	r2, [pc, #160]	@ (8002694 <HAL_DMA_Init+0x3e4>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d04a      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a27      	ldr	r2, [pc, #156]	@ (8002698 <HAL_DMA_Init+0x3e8>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d045      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a25      	ldr	r2, [pc, #148]	@ (800269c <HAL_DMA_Init+0x3ec>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d040      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a24      	ldr	r2, [pc, #144]	@ (80026a0 <HAL_DMA_Init+0x3f0>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d03b      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a22      	ldr	r2, [pc, #136]	@ (80026a4 <HAL_DMA_Init+0x3f4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d036      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a21      	ldr	r2, [pc, #132]	@ (80026a8 <HAL_DMA_Init+0x3f8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d031      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1f      	ldr	r2, [pc, #124]	@ (80026ac <HAL_DMA_Init+0x3fc>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d02c      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a1e      	ldr	r2, [pc, #120]	@ (80026b0 <HAL_DMA_Init+0x400>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d027      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a1c      	ldr	r2, [pc, #112]	@ (80026b4 <HAL_DMA_Init+0x404>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d022      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a1b      	ldr	r2, [pc, #108]	@ (80026b8 <HAL_DMA_Init+0x408>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d01d      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a19      	ldr	r2, [pc, #100]	@ (80026bc <HAL_DMA_Init+0x40c>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d018      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a18      	ldr	r2, [pc, #96]	@ (80026c0 <HAL_DMA_Init+0x410>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d013      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a16      	ldr	r2, [pc, #88]	@ (80026c4 <HAL_DMA_Init+0x414>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d00e      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a15      	ldr	r2, [pc, #84]	@ (80026c8 <HAL_DMA_Init+0x418>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d009      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a13      	ldr	r2, [pc, #76]	@ (80026cc <HAL_DMA_Init+0x41c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d004      	beq.n	800268c <HAL_DMA_Init+0x3dc>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a12      	ldr	r2, [pc, #72]	@ (80026d0 <HAL_DMA_Init+0x420>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d123      	bne.n	80026d4 <HAL_DMA_Init+0x424>
 800268c:	2301      	movs	r3, #1
 800268e:	e022      	b.n	80026d6 <HAL_DMA_Init+0x426>
 8002690:	fe10803f 	.word	0xfe10803f
 8002694:	48022c08 	.word	0x48022c08
 8002698:	48022c1c 	.word	0x48022c1c
 800269c:	48022c30 	.word	0x48022c30
 80026a0:	48022c44 	.word	0x48022c44
 80026a4:	48022c58 	.word	0x48022c58
 80026a8:	48022c6c 	.word	0x48022c6c
 80026ac:	48022c80 	.word	0x48022c80
 80026b0:	48022c94 	.word	0x48022c94
 80026b4:	58025408 	.word	0x58025408
 80026b8:	5802541c 	.word	0x5802541c
 80026bc:	58025430 	.word	0x58025430
 80026c0:	58025444 	.word	0x58025444
 80026c4:	58025458 	.word	0x58025458
 80026c8:	5802546c 	.word	0x5802546c
 80026cc:	58025480 	.word	0x58025480
 80026d0:	58025494 	.word	0x58025494
 80026d4:	2300      	movs	r3, #0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d07d      	beq.n	80027d6 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a7f      	ldr	r2, [pc, #508]	@ (80028dc <HAL_DMA_Init+0x62c>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d021      	beq.n	8002728 <HAL_DMA_Init+0x478>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a7d      	ldr	r2, [pc, #500]	@ (80028e0 <HAL_DMA_Init+0x630>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d01c      	beq.n	8002728 <HAL_DMA_Init+0x478>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a7c      	ldr	r2, [pc, #496]	@ (80028e4 <HAL_DMA_Init+0x634>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d017      	beq.n	8002728 <HAL_DMA_Init+0x478>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a7a      	ldr	r2, [pc, #488]	@ (80028e8 <HAL_DMA_Init+0x638>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d012      	beq.n	8002728 <HAL_DMA_Init+0x478>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a79      	ldr	r2, [pc, #484]	@ (80028ec <HAL_DMA_Init+0x63c>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d00d      	beq.n	8002728 <HAL_DMA_Init+0x478>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a77      	ldr	r2, [pc, #476]	@ (80028f0 <HAL_DMA_Init+0x640>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d008      	beq.n	8002728 <HAL_DMA_Init+0x478>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a76      	ldr	r2, [pc, #472]	@ (80028f4 <HAL_DMA_Init+0x644>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d003      	beq.n	8002728 <HAL_DMA_Init+0x478>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a74      	ldr	r2, [pc, #464]	@ (80028f8 <HAL_DMA_Init+0x648>)
 8002726:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2202      	movs	r2, #2
 800272c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	4b6e      	ldr	r3, [pc, #440]	@ (80028fc <HAL_DMA_Init+0x64c>)
 8002744:	4013      	ands	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	2b40      	cmp	r3, #64	@ 0x40
 800274e:	d008      	beq.n	8002762 <HAL_DMA_Init+0x4b2>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b80      	cmp	r3, #128	@ 0x80
 8002756:	d102      	bne.n	800275e <HAL_DMA_Init+0x4ae>
 8002758:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800275c:	e002      	b.n	8002764 <HAL_DMA_Init+0x4b4>
 800275e:	2300      	movs	r3, #0
 8002760:	e000      	b.n	8002764 <HAL_DMA_Init+0x4b4>
 8002762:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	68d2      	ldr	r2, [r2, #12]
 8002768:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800276a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002772:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800277a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002782:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800278a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002792:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	4313      	orrs	r3, r2
 8002798:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b55      	ldr	r3, [pc, #340]	@ (8002900 <HAL_DMA_Init+0x650>)
 80027aa:	4413      	add	r3, r2
 80027ac:	4a55      	ldr	r2, [pc, #340]	@ (8002904 <HAL_DMA_Init+0x654>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	009a      	lsls	r2, r3, #2
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f002 f9a2 	bl	8004b04 <DMA_CalcBaseAndBitshift>
 80027c0:	4603      	mov	r3, r0
 80027c2:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	2201      	movs	r2, #1
 80027ce:	409a      	lsls	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	605a      	str	r2, [r3, #4]
 80027d4:	e008      	b.n	80027e8 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2240      	movs	r2, #64	@ 0x40
 80027da:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2203      	movs	r2, #3
 80027e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0ed      	b.n	80029c4 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a46      	ldr	r2, [pc, #280]	@ (8002908 <HAL_DMA_Init+0x658>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d072      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a45      	ldr	r2, [pc, #276]	@ (800290c <HAL_DMA_Init+0x65c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d06d      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a43      	ldr	r2, [pc, #268]	@ (8002910 <HAL_DMA_Init+0x660>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d068      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a42      	ldr	r2, [pc, #264]	@ (8002914 <HAL_DMA_Init+0x664>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d063      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a40      	ldr	r2, [pc, #256]	@ (8002918 <HAL_DMA_Init+0x668>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d05e      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a3f      	ldr	r2, [pc, #252]	@ (800291c <HAL_DMA_Init+0x66c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d059      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a3d      	ldr	r2, [pc, #244]	@ (8002920 <HAL_DMA_Init+0x670>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d054      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a3c      	ldr	r2, [pc, #240]	@ (8002924 <HAL_DMA_Init+0x674>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d04f      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a3a      	ldr	r2, [pc, #232]	@ (8002928 <HAL_DMA_Init+0x678>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d04a      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a39      	ldr	r2, [pc, #228]	@ (800292c <HAL_DMA_Init+0x67c>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d045      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a37      	ldr	r2, [pc, #220]	@ (8002930 <HAL_DMA_Init+0x680>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d040      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a36      	ldr	r2, [pc, #216]	@ (8002934 <HAL_DMA_Init+0x684>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d03b      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a34      	ldr	r2, [pc, #208]	@ (8002938 <HAL_DMA_Init+0x688>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d036      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a33      	ldr	r2, [pc, #204]	@ (800293c <HAL_DMA_Init+0x68c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d031      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a31      	ldr	r2, [pc, #196]	@ (8002940 <HAL_DMA_Init+0x690>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d02c      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a30      	ldr	r2, [pc, #192]	@ (8002944 <HAL_DMA_Init+0x694>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d027      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a13      	ldr	r2, [pc, #76]	@ (80028dc <HAL_DMA_Init+0x62c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d022      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <HAL_DMA_Init+0x630>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d01d      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a10      	ldr	r2, [pc, #64]	@ (80028e4 <HAL_DMA_Init+0x634>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d018      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a0f      	ldr	r2, [pc, #60]	@ (80028e8 <HAL_DMA_Init+0x638>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d013      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0d      	ldr	r2, [pc, #52]	@ (80028ec <HAL_DMA_Init+0x63c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00e      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a0c      	ldr	r2, [pc, #48]	@ (80028f0 <HAL_DMA_Init+0x640>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d009      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0a      	ldr	r2, [pc, #40]	@ (80028f4 <HAL_DMA_Init+0x644>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d004      	beq.n	80028d8 <HAL_DMA_Init+0x628>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a09      	ldr	r2, [pc, #36]	@ (80028f8 <HAL_DMA_Init+0x648>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d137      	bne.n	8002948 <HAL_DMA_Init+0x698>
 80028d8:	2301      	movs	r3, #1
 80028da:	e036      	b.n	800294a <HAL_DMA_Init+0x69a>
 80028dc:	58025408 	.word	0x58025408
 80028e0:	5802541c 	.word	0x5802541c
 80028e4:	58025430 	.word	0x58025430
 80028e8:	58025444 	.word	0x58025444
 80028ec:	58025458 	.word	0x58025458
 80028f0:	5802546c 	.word	0x5802546c
 80028f4:	58025480 	.word	0x58025480
 80028f8:	58025494 	.word	0x58025494
 80028fc:	fffe000f 	.word	0xfffe000f
 8002900:	a7fdabf8 	.word	0xa7fdabf8
 8002904:	cccccccd 	.word	0xcccccccd
 8002908:	40020010 	.word	0x40020010
 800290c:	40020028 	.word	0x40020028
 8002910:	40020040 	.word	0x40020040
 8002914:	40020058 	.word	0x40020058
 8002918:	40020070 	.word	0x40020070
 800291c:	40020088 	.word	0x40020088
 8002920:	400200a0 	.word	0x400200a0
 8002924:	400200b8 	.word	0x400200b8
 8002928:	40020410 	.word	0x40020410
 800292c:	40020428 	.word	0x40020428
 8002930:	40020440 	.word	0x40020440
 8002934:	40020458 	.word	0x40020458
 8002938:	40020470 	.word	0x40020470
 800293c:	40020488 	.word	0x40020488
 8002940:	400204a0 	.word	0x400204a0
 8002944:	400204b8 	.word	0x400204b8
 8002948:	2300      	movs	r3, #0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d032      	beq.n	80029b4 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f002 fa06 	bl	8004d60 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	2b80      	cmp	r3, #128	@ 0x80
 800295a:	d102      	bne.n	8002962 <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002976:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d010      	beq.n	80029a2 <HAL_DMA_Init+0x6f2>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	2b08      	cmp	r3, #8
 8002986:	d80c      	bhi.n	80029a2 <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f002 fa83 	bl	8004e94 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800299e:	605a      	str	r2, [r3, #4]
 80029a0:	e008      	b.n	80029b4 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e27e      	b.n	8002edc <HAL_DMA_DeInit+0x510>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a6d      	ldr	r2, [pc, #436]	@ (8002b98 <HAL_DMA_DeInit+0x1cc>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d04a      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a6b      	ldr	r2, [pc, #428]	@ (8002b9c <HAL_DMA_DeInit+0x1d0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d045      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a6a      	ldr	r2, [pc, #424]	@ (8002ba0 <HAL_DMA_DeInit+0x1d4>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d040      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a68      	ldr	r2, [pc, #416]	@ (8002ba4 <HAL_DMA_DeInit+0x1d8>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d03b      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a67      	ldr	r2, [pc, #412]	@ (8002ba8 <HAL_DMA_DeInit+0x1dc>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d036      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a65      	ldr	r2, [pc, #404]	@ (8002bac <HAL_DMA_DeInit+0x1e0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d031      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a64      	ldr	r2, [pc, #400]	@ (8002bb0 <HAL_DMA_DeInit+0x1e4>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d02c      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a62      	ldr	r2, [pc, #392]	@ (8002bb4 <HAL_DMA_DeInit+0x1e8>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d027      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a61      	ldr	r2, [pc, #388]	@ (8002bb8 <HAL_DMA_DeInit+0x1ec>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d022      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a5f      	ldr	r2, [pc, #380]	@ (8002bbc <HAL_DMA_DeInit+0x1f0>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d01d      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a5e      	ldr	r2, [pc, #376]	@ (8002bc0 <HAL_DMA_DeInit+0x1f4>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d018      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc4 <HAL_DMA_DeInit+0x1f8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d013      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a5b      	ldr	r2, [pc, #364]	@ (8002bc8 <HAL_DMA_DeInit+0x1fc>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d00e      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a59      	ldr	r2, [pc, #356]	@ (8002bcc <HAL_DMA_DeInit+0x200>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d009      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a58      	ldr	r2, [pc, #352]	@ (8002bd0 <HAL_DMA_DeInit+0x204>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d004      	beq.n	8002a7e <HAL_DMA_DeInit+0xb2>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a56      	ldr	r2, [pc, #344]	@ (8002bd4 <HAL_DMA_DeInit+0x208>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d108      	bne.n	8002a90 <HAL_DMA_DeInit+0xc4>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f022 0201 	bic.w	r2, r2, #1
 8002a8c:	601a      	str	r2, [r3, #0]
 8002a8e:	e007      	b.n	8002aa0 <HAL_DMA_DeInit+0xd4>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0201 	bic.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a3c      	ldr	r2, [pc, #240]	@ (8002b98 <HAL_DMA_DeInit+0x1cc>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d04a      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a3b      	ldr	r2, [pc, #236]	@ (8002b9c <HAL_DMA_DeInit+0x1d0>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d045      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a39      	ldr	r2, [pc, #228]	@ (8002ba0 <HAL_DMA_DeInit+0x1d4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d040      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a38      	ldr	r2, [pc, #224]	@ (8002ba4 <HAL_DMA_DeInit+0x1d8>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d03b      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a36      	ldr	r2, [pc, #216]	@ (8002ba8 <HAL_DMA_DeInit+0x1dc>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d036      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a35      	ldr	r2, [pc, #212]	@ (8002bac <HAL_DMA_DeInit+0x1e0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d031      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a33      	ldr	r2, [pc, #204]	@ (8002bb0 <HAL_DMA_DeInit+0x1e4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d02c      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a32      	ldr	r2, [pc, #200]	@ (8002bb4 <HAL_DMA_DeInit+0x1e8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d027      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a30      	ldr	r2, [pc, #192]	@ (8002bb8 <HAL_DMA_DeInit+0x1ec>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d022      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a2f      	ldr	r2, [pc, #188]	@ (8002bbc <HAL_DMA_DeInit+0x1f0>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d01d      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc0 <HAL_DMA_DeInit+0x1f4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d018      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a2c      	ldr	r2, [pc, #176]	@ (8002bc4 <HAL_DMA_DeInit+0x1f8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d013      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a2a      	ldr	r2, [pc, #168]	@ (8002bc8 <HAL_DMA_DeInit+0x1fc>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00e      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a29      	ldr	r2, [pc, #164]	@ (8002bcc <HAL_DMA_DeInit+0x200>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d009      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a27      	ldr	r2, [pc, #156]	@ (8002bd0 <HAL_DMA_DeInit+0x204>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d004      	beq.n	8002b40 <HAL_DMA_DeInit+0x174>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a26      	ldr	r2, [pc, #152]	@ (8002bd4 <HAL_DMA_DeInit+0x208>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d101      	bne.n	8002b44 <HAL_DMA_DeInit+0x178>
 8002b40:	2301      	movs	r3, #1
 8002b42:	e000      	b.n	8002b46 <HAL_DMA_DeInit+0x17a>
 8002b44:	2300      	movs	r3, #0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d046      	beq.n	8002bd8 <HAL_DMA_DeInit+0x20c>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2200      	movs	r2, #0
 8002b58:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2200      	movs	r2, #0
 8002b68:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2221      	movs	r2, #33	@ 0x21
 8002b78:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f001 ffc2 	bl	8004b04 <DMA_CalcBaseAndBitshift>
 8002b80:	4603      	mov	r3, r0
 8002b82:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	223f      	movs	r2, #63	@ 0x3f
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	e099      	b.n	8002cca <HAL_DMA_DeInit+0x2fe>
 8002b96:	bf00      	nop
 8002b98:	40020010 	.word	0x40020010
 8002b9c:	40020028 	.word	0x40020028
 8002ba0:	40020040 	.word	0x40020040
 8002ba4:	40020058 	.word	0x40020058
 8002ba8:	40020070 	.word	0x40020070
 8002bac:	40020088 	.word	0x40020088
 8002bb0:	400200a0 	.word	0x400200a0
 8002bb4:	400200b8 	.word	0x400200b8
 8002bb8:	40020410 	.word	0x40020410
 8002bbc:	40020428 	.word	0x40020428
 8002bc0:	40020440 	.word	0x40020440
 8002bc4:	40020458 	.word	0x40020458
 8002bc8:	40020470 	.word	0x40020470
 8002bcc:	40020488 	.word	0x40020488
 8002bd0:	400204a0 	.word	0x400204a0
 8002bd4:	400204b8 	.word	0x400204b8
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a78      	ldr	r2, [pc, #480]	@ (8002dc0 <HAL_DMA_DeInit+0x3f4>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d04a      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a77      	ldr	r2, [pc, #476]	@ (8002dc4 <HAL_DMA_DeInit+0x3f8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d045      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a75      	ldr	r2, [pc, #468]	@ (8002dc8 <HAL_DMA_DeInit+0x3fc>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d040      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a74      	ldr	r2, [pc, #464]	@ (8002dcc <HAL_DMA_DeInit+0x400>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d03b      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a72      	ldr	r2, [pc, #456]	@ (8002dd0 <HAL_DMA_DeInit+0x404>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d036      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a71      	ldr	r2, [pc, #452]	@ (8002dd4 <HAL_DMA_DeInit+0x408>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d031      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a6f      	ldr	r2, [pc, #444]	@ (8002dd8 <HAL_DMA_DeInit+0x40c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d02c      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a6e      	ldr	r2, [pc, #440]	@ (8002ddc <HAL_DMA_DeInit+0x410>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d027      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a6c      	ldr	r2, [pc, #432]	@ (8002de0 <HAL_DMA_DeInit+0x414>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d022      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a6b      	ldr	r2, [pc, #428]	@ (8002de4 <HAL_DMA_DeInit+0x418>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d01d      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a69      	ldr	r2, [pc, #420]	@ (8002de8 <HAL_DMA_DeInit+0x41c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d018      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a68      	ldr	r2, [pc, #416]	@ (8002dec <HAL_DMA_DeInit+0x420>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d013      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a66      	ldr	r2, [pc, #408]	@ (8002df0 <HAL_DMA_DeInit+0x424>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d00e      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <HAL_DMA_DeInit+0x428>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d009      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a63      	ldr	r2, [pc, #396]	@ (8002df8 <HAL_DMA_DeInit+0x42c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d004      	beq.n	8002c78 <HAL_DMA_DeInit+0x2ac>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a62      	ldr	r2, [pc, #392]	@ (8002dfc <HAL_DMA_DeInit+0x430>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d101      	bne.n	8002c7c <HAL_DMA_DeInit+0x2b0>
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e000      	b.n	8002c7e <HAL_DMA_DeInit+0x2b2>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d021      	beq.n	8002cc6 <HAL_DMA_DeInit+0x2fa>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f001 ff2a 	bl	8004b04 <DMA_CalcBaseAndBitshift>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb8:	f003 031f 	and.w	r3, r3, #31
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	e001      	b.n	8002cca <HAL_DMA_DeInit+0x2fe>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e108      	b.n	8002edc <HAL_DMA_DeInit+0x510>
  }

#if defined (BDMA1) /* No DMAMUX available for BDMA1 available on  STM32H7Ax/Bx devices only */
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a4c      	ldr	r2, [pc, #304]	@ (8002e00 <HAL_DMA_DeInit+0x434>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d072      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a4a      	ldr	r2, [pc, #296]	@ (8002e04 <HAL_DMA_DeInit+0x438>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d06d      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a49      	ldr	r2, [pc, #292]	@ (8002e08 <HAL_DMA_DeInit+0x43c>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d068      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a47      	ldr	r2, [pc, #284]	@ (8002e0c <HAL_DMA_DeInit+0x440>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d063      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a46      	ldr	r2, [pc, #280]	@ (8002e10 <HAL_DMA_DeInit+0x444>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d05e      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a44      	ldr	r2, [pc, #272]	@ (8002e14 <HAL_DMA_DeInit+0x448>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d059      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a43      	ldr	r2, [pc, #268]	@ (8002e18 <HAL_DMA_DeInit+0x44c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d054      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a41      	ldr	r2, [pc, #260]	@ (8002e1c <HAL_DMA_DeInit+0x450>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d04f      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a40      	ldr	r2, [pc, #256]	@ (8002e20 <HAL_DMA_DeInit+0x454>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d04a      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a3e      	ldr	r2, [pc, #248]	@ (8002e24 <HAL_DMA_DeInit+0x458>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d045      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a3d      	ldr	r2, [pc, #244]	@ (8002e28 <HAL_DMA_DeInit+0x45c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d040      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e2c <HAL_DMA_DeInit+0x460>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d03b      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a3a      	ldr	r2, [pc, #232]	@ (8002e30 <HAL_DMA_DeInit+0x464>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d036      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a38      	ldr	r2, [pc, #224]	@ (8002e34 <HAL_DMA_DeInit+0x468>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d031      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a37      	ldr	r2, [pc, #220]	@ (8002e38 <HAL_DMA_DeInit+0x46c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d02c      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a35      	ldr	r2, [pc, #212]	@ (8002e3c <HAL_DMA_DeInit+0x470>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d027      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002de0 <HAL_DMA_DeInit+0x414>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d022      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a1a      	ldr	r2, [pc, #104]	@ (8002de4 <HAL_DMA_DeInit+0x418>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d01d      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a19      	ldr	r2, [pc, #100]	@ (8002de8 <HAL_DMA_DeInit+0x41c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d018      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a17      	ldr	r2, [pc, #92]	@ (8002dec <HAL_DMA_DeInit+0x420>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d013      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a16      	ldr	r2, [pc, #88]	@ (8002df0 <HAL_DMA_DeInit+0x424>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d00e      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a14      	ldr	r2, [pc, #80]	@ (8002df4 <HAL_DMA_DeInit+0x428>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d009      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a13      	ldr	r2, [pc, #76]	@ (8002df8 <HAL_DMA_DeInit+0x42c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d004      	beq.n	8002dba <HAL_DMA_DeInit+0x3ee>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a11      	ldr	r2, [pc, #68]	@ (8002dfc <HAL_DMA_DeInit+0x430>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d142      	bne.n	8002e40 <HAL_DMA_DeInit+0x474>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e041      	b.n	8002e42 <HAL_DMA_DeInit+0x476>
 8002dbe:	bf00      	nop
 8002dc0:	48022c08 	.word	0x48022c08
 8002dc4:	48022c1c 	.word	0x48022c1c
 8002dc8:	48022c30 	.word	0x48022c30
 8002dcc:	48022c44 	.word	0x48022c44
 8002dd0:	48022c58 	.word	0x48022c58
 8002dd4:	48022c6c 	.word	0x48022c6c
 8002dd8:	48022c80 	.word	0x48022c80
 8002ddc:	48022c94 	.word	0x48022c94
 8002de0:	58025408 	.word	0x58025408
 8002de4:	5802541c 	.word	0x5802541c
 8002de8:	58025430 	.word	0x58025430
 8002dec:	58025444 	.word	0x58025444
 8002df0:	58025458 	.word	0x58025458
 8002df4:	5802546c 	.word	0x5802546c
 8002df8:	58025480 	.word	0x58025480
 8002dfc:	58025494 	.word	0x58025494
 8002e00:	40020010 	.word	0x40020010
 8002e04:	40020028 	.word	0x40020028
 8002e08:	40020040 	.word	0x40020040
 8002e0c:	40020058 	.word	0x40020058
 8002e10:	40020070 	.word	0x40020070
 8002e14:	40020088 	.word	0x40020088
 8002e18:	400200a0 	.word	0x400200a0
 8002e1c:	400200b8 	.word	0x400200b8
 8002e20:	40020410 	.word	0x40020410
 8002e24:	40020428 	.word	0x40020428
 8002e28:	40020440 	.word	0x40020440
 8002e2c:	40020458 	.word	0x40020458
 8002e30:	40020470 	.word	0x40020470
 8002e34:	40020488 	.word	0x40020488
 8002e38:	400204a0 	.word	0x400204a0
 8002e3c:	400204b8 	.word	0x400204b8
 8002e40:	2300      	movs	r3, #0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d02c      	beq.n	8002ea0 <HAL_DMA_DeInit+0x4d4>
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f001 ff8a 	bl	8004d60 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_DMA_DeInit+0x49a>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e64:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00f      	beq.n	8002e8e <HAL_DMA_DeInit+0x4c2>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d80b      	bhi.n	8002e8e <HAL_DMA_DeInit+0x4c2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f002 f80c 	bl	8004e94 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e8c:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
 8002ef0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e226      	b.n	800334e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d101      	bne.n	8002f0e <HAL_DMA_Start_IT+0x2a>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e21f      	b.n	800334e <HAL_DMA_Start_IT+0x46a>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	f040 820a 	bne.w	8003338 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2202      	movs	r2, #2
 8002f28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a68      	ldr	r2, [pc, #416]	@ (80030d8 <HAL_DMA_Start_IT+0x1f4>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d04a      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a66      	ldr	r2, [pc, #408]	@ (80030dc <HAL_DMA_Start_IT+0x1f8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d045      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a65      	ldr	r2, [pc, #404]	@ (80030e0 <HAL_DMA_Start_IT+0x1fc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d040      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a63      	ldr	r2, [pc, #396]	@ (80030e4 <HAL_DMA_Start_IT+0x200>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d03b      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a62      	ldr	r2, [pc, #392]	@ (80030e8 <HAL_DMA_Start_IT+0x204>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d036      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a60      	ldr	r2, [pc, #384]	@ (80030ec <HAL_DMA_Start_IT+0x208>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d031      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a5f      	ldr	r2, [pc, #380]	@ (80030f0 <HAL_DMA_Start_IT+0x20c>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d02c      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a5d      	ldr	r2, [pc, #372]	@ (80030f4 <HAL_DMA_Start_IT+0x210>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d027      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a5c      	ldr	r2, [pc, #368]	@ (80030f8 <HAL_DMA_Start_IT+0x214>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d022      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a5a      	ldr	r2, [pc, #360]	@ (80030fc <HAL_DMA_Start_IT+0x218>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d01d      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a59      	ldr	r2, [pc, #356]	@ (8003100 <HAL_DMA_Start_IT+0x21c>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d018      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a57      	ldr	r2, [pc, #348]	@ (8003104 <HAL_DMA_Start_IT+0x220>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d013      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a56      	ldr	r2, [pc, #344]	@ (8003108 <HAL_DMA_Start_IT+0x224>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d00e      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a54      	ldr	r2, [pc, #336]	@ (800310c <HAL_DMA_Start_IT+0x228>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d009      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a53      	ldr	r2, [pc, #332]	@ (8003110 <HAL_DMA_Start_IT+0x22c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d004      	beq.n	8002fd2 <HAL_DMA_Start_IT+0xee>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a51      	ldr	r2, [pc, #324]	@ (8003114 <HAL_DMA_Start_IT+0x230>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d108      	bne.n	8002fe4 <HAL_DMA_Start_IT+0x100>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0201 	bic.w	r2, r2, #1
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e007      	b.n	8002ff4 <HAL_DMA_Start_IT+0x110>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0201 	bic.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	68b9      	ldr	r1, [r7, #8]
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f001 fb9e 	bl	800473c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a34      	ldr	r2, [pc, #208]	@ (80030d8 <HAL_DMA_Start_IT+0x1f4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d04a      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a33      	ldr	r2, [pc, #204]	@ (80030dc <HAL_DMA_Start_IT+0x1f8>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d045      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a31      	ldr	r2, [pc, #196]	@ (80030e0 <HAL_DMA_Start_IT+0x1fc>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d040      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a30      	ldr	r2, [pc, #192]	@ (80030e4 <HAL_DMA_Start_IT+0x200>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d03b      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a2e      	ldr	r2, [pc, #184]	@ (80030e8 <HAL_DMA_Start_IT+0x204>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d036      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a2d      	ldr	r2, [pc, #180]	@ (80030ec <HAL_DMA_Start_IT+0x208>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d031      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a2b      	ldr	r2, [pc, #172]	@ (80030f0 <HAL_DMA_Start_IT+0x20c>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d02c      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a2a      	ldr	r2, [pc, #168]	@ (80030f4 <HAL_DMA_Start_IT+0x210>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d027      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a28      	ldr	r2, [pc, #160]	@ (80030f8 <HAL_DMA_Start_IT+0x214>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d022      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a27      	ldr	r2, [pc, #156]	@ (80030fc <HAL_DMA_Start_IT+0x218>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d01d      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a25      	ldr	r2, [pc, #148]	@ (8003100 <HAL_DMA_Start_IT+0x21c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d018      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a24      	ldr	r2, [pc, #144]	@ (8003104 <HAL_DMA_Start_IT+0x220>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d013      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a22      	ldr	r2, [pc, #136]	@ (8003108 <HAL_DMA_Start_IT+0x224>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d00e      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a21      	ldr	r2, [pc, #132]	@ (800310c <HAL_DMA_Start_IT+0x228>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d009      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a1f      	ldr	r2, [pc, #124]	@ (8003110 <HAL_DMA_Start_IT+0x22c>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d004      	beq.n	80030a0 <HAL_DMA_Start_IT+0x1bc>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1e      	ldr	r2, [pc, #120]	@ (8003114 <HAL_DMA_Start_IT+0x230>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d101      	bne.n	80030a4 <HAL_DMA_Start_IT+0x1c0>
 80030a0:	2301      	movs	r3, #1
 80030a2:	e000      	b.n	80030a6 <HAL_DMA_Start_IT+0x1c2>
 80030a4:	2300      	movs	r3, #0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d036      	beq.n	8003118 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f023 021e 	bic.w	r2, r3, #30
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f042 0216 	orr.w	r2, r2, #22
 80030bc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d03e      	beq.n	8003144 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 0208 	orr.w	r2, r2, #8
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	e035      	b.n	8003144 <HAL_DMA_Start_IT+0x260>
 80030d8:	40020010 	.word	0x40020010
 80030dc:	40020028 	.word	0x40020028
 80030e0:	40020040 	.word	0x40020040
 80030e4:	40020058 	.word	0x40020058
 80030e8:	40020070 	.word	0x40020070
 80030ec:	40020088 	.word	0x40020088
 80030f0:	400200a0 	.word	0x400200a0
 80030f4:	400200b8 	.word	0x400200b8
 80030f8:	40020410 	.word	0x40020410
 80030fc:	40020428 	.word	0x40020428
 8003100:	40020440 	.word	0x40020440
 8003104:	40020458 	.word	0x40020458
 8003108:	40020470 	.word	0x40020470
 800310c:	40020488 	.word	0x40020488
 8003110:	400204a0 	.word	0x400204a0
 8003114:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f023 020e 	bic.w	r2, r3, #14
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 020a 	orr.w	r2, r2, #10
 800312a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f042 0204 	orr.w	r2, r2, #4
 8003142:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a83      	ldr	r2, [pc, #524]	@ (8003358 <HAL_DMA_Start_IT+0x474>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d072      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a82      	ldr	r2, [pc, #520]	@ (800335c <HAL_DMA_Start_IT+0x478>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d06d      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a80      	ldr	r2, [pc, #512]	@ (8003360 <HAL_DMA_Start_IT+0x47c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d068      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7f      	ldr	r2, [pc, #508]	@ (8003364 <HAL_DMA_Start_IT+0x480>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d063      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a7d      	ldr	r2, [pc, #500]	@ (8003368 <HAL_DMA_Start_IT+0x484>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d05e      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a7c      	ldr	r2, [pc, #496]	@ (800336c <HAL_DMA_Start_IT+0x488>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d059      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a7a      	ldr	r2, [pc, #488]	@ (8003370 <HAL_DMA_Start_IT+0x48c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d054      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a79      	ldr	r2, [pc, #484]	@ (8003374 <HAL_DMA_Start_IT+0x490>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d04f      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a77      	ldr	r2, [pc, #476]	@ (8003378 <HAL_DMA_Start_IT+0x494>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d04a      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a76      	ldr	r2, [pc, #472]	@ (800337c <HAL_DMA_Start_IT+0x498>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d045      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a74      	ldr	r2, [pc, #464]	@ (8003380 <HAL_DMA_Start_IT+0x49c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d040      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a73      	ldr	r2, [pc, #460]	@ (8003384 <HAL_DMA_Start_IT+0x4a0>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d03b      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a71      	ldr	r2, [pc, #452]	@ (8003388 <HAL_DMA_Start_IT+0x4a4>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d036      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a70      	ldr	r2, [pc, #448]	@ (800338c <HAL_DMA_Start_IT+0x4a8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d031      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003390 <HAL_DMA_Start_IT+0x4ac>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d02c      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a6d      	ldr	r2, [pc, #436]	@ (8003394 <HAL_DMA_Start_IT+0x4b0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d027      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a6b      	ldr	r2, [pc, #428]	@ (8003398 <HAL_DMA_Start_IT+0x4b4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d022      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a6a      	ldr	r2, [pc, #424]	@ (800339c <HAL_DMA_Start_IT+0x4b8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d01d      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a68      	ldr	r2, [pc, #416]	@ (80033a0 <HAL_DMA_Start_IT+0x4bc>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d018      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a67      	ldr	r2, [pc, #412]	@ (80033a4 <HAL_DMA_Start_IT+0x4c0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d013      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a65      	ldr	r2, [pc, #404]	@ (80033a8 <HAL_DMA_Start_IT+0x4c4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d00e      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a64      	ldr	r2, [pc, #400]	@ (80033ac <HAL_DMA_Start_IT+0x4c8>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d009      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a62      	ldr	r2, [pc, #392]	@ (80033b0 <HAL_DMA_Start_IT+0x4cc>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d004      	beq.n	8003234 <HAL_DMA_Start_IT+0x350>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a61      	ldr	r2, [pc, #388]	@ (80033b4 <HAL_DMA_Start_IT+0x4d0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d101      	bne.n	8003238 <HAL_DMA_Start_IT+0x354>
 8003234:	2301      	movs	r3, #1
 8003236:	e000      	b.n	800323a <HAL_DMA_Start_IT+0x356>
 8003238:	2300      	movs	r3, #0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d01a      	beq.n	8003274 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d007      	beq.n	800325c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003256:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800325a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003260:	2b00      	cmp	r3, #0
 8003262:	d007      	beq.n	8003274 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800326e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003272:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a37      	ldr	r2, [pc, #220]	@ (8003358 <HAL_DMA_Start_IT+0x474>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d04a      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a36      	ldr	r2, [pc, #216]	@ (800335c <HAL_DMA_Start_IT+0x478>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d045      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a34      	ldr	r2, [pc, #208]	@ (8003360 <HAL_DMA_Start_IT+0x47c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d040      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a33      	ldr	r2, [pc, #204]	@ (8003364 <HAL_DMA_Start_IT+0x480>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d03b      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a31      	ldr	r2, [pc, #196]	@ (8003368 <HAL_DMA_Start_IT+0x484>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d036      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a30      	ldr	r2, [pc, #192]	@ (800336c <HAL_DMA_Start_IT+0x488>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d031      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a2e      	ldr	r2, [pc, #184]	@ (8003370 <HAL_DMA_Start_IT+0x48c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d02c      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a2d      	ldr	r2, [pc, #180]	@ (8003374 <HAL_DMA_Start_IT+0x490>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d027      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003378 <HAL_DMA_Start_IT+0x494>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d022      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a2a      	ldr	r2, [pc, #168]	@ (800337c <HAL_DMA_Start_IT+0x498>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d01d      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a28      	ldr	r2, [pc, #160]	@ (8003380 <HAL_DMA_Start_IT+0x49c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d018      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a27      	ldr	r2, [pc, #156]	@ (8003384 <HAL_DMA_Start_IT+0x4a0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d013      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a25      	ldr	r2, [pc, #148]	@ (8003388 <HAL_DMA_Start_IT+0x4a4>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00e      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a24      	ldr	r2, [pc, #144]	@ (800338c <HAL_DMA_Start_IT+0x4a8>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d009      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a22      	ldr	r2, [pc, #136]	@ (8003390 <HAL_DMA_Start_IT+0x4ac>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d004      	beq.n	8003314 <HAL_DMA_Start_IT+0x430>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a21      	ldr	r2, [pc, #132]	@ (8003394 <HAL_DMA_Start_IT+0x4b0>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d108      	bne.n	8003326 <HAL_DMA_Start_IT+0x442>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f042 0201 	orr.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	e012      	b.n	800334c <HAL_DMA_Start_IT+0x468>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f042 0201 	orr.w	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]
 8003336:	e009      	b.n	800334c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800333e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800334c:	7dfb      	ldrb	r3, [r7, #23]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40020010 	.word	0x40020010
 800335c:	40020028 	.word	0x40020028
 8003360:	40020040 	.word	0x40020040
 8003364:	40020058 	.word	0x40020058
 8003368:	40020070 	.word	0x40020070
 800336c:	40020088 	.word	0x40020088
 8003370:	400200a0 	.word	0x400200a0
 8003374:	400200b8 	.word	0x400200b8
 8003378:	40020410 	.word	0x40020410
 800337c:	40020428 	.word	0x40020428
 8003380:	40020440 	.word	0x40020440
 8003384:	40020458 	.word	0x40020458
 8003388:	40020470 	.word	0x40020470
 800338c:	40020488 	.word	0x40020488
 8003390:	400204a0 	.word	0x400204a0
 8003394:	400204b8 	.word	0x400204b8
 8003398:	58025408 	.word	0x58025408
 800339c:	5802541c 	.word	0x5802541c
 80033a0:	58025430 	.word	0x58025430
 80033a4:	58025444 	.word	0x58025444
 80033a8:	58025458 	.word	0x58025458
 80033ac:	5802546c 	.word	0x5802546c
 80033b0:	58025480 	.word	0x58025480
 80033b4:	58025494 	.word	0x58025494

080033b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e237      	b.n	800383a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d004      	beq.n	80033e0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2280      	movs	r2, #128	@ 0x80
 80033da:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e22c      	b.n	800383a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a5c      	ldr	r2, [pc, #368]	@ (8003558 <HAL_DMA_Abort_IT+0x1a0>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d04a      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a5b      	ldr	r2, [pc, #364]	@ (800355c <HAL_DMA_Abort_IT+0x1a4>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d045      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a59      	ldr	r2, [pc, #356]	@ (8003560 <HAL_DMA_Abort_IT+0x1a8>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d040      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a58      	ldr	r2, [pc, #352]	@ (8003564 <HAL_DMA_Abort_IT+0x1ac>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d03b      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a56      	ldr	r2, [pc, #344]	@ (8003568 <HAL_DMA_Abort_IT+0x1b0>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d036      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a55      	ldr	r2, [pc, #340]	@ (800356c <HAL_DMA_Abort_IT+0x1b4>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d031      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a53      	ldr	r2, [pc, #332]	@ (8003570 <HAL_DMA_Abort_IT+0x1b8>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d02c      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a52      	ldr	r2, [pc, #328]	@ (8003574 <HAL_DMA_Abort_IT+0x1bc>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d027      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a50      	ldr	r2, [pc, #320]	@ (8003578 <HAL_DMA_Abort_IT+0x1c0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d022      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a4f      	ldr	r2, [pc, #316]	@ (800357c <HAL_DMA_Abort_IT+0x1c4>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d01d      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a4d      	ldr	r2, [pc, #308]	@ (8003580 <HAL_DMA_Abort_IT+0x1c8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d018      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a4c      	ldr	r2, [pc, #304]	@ (8003584 <HAL_DMA_Abort_IT+0x1cc>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d013      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a4a      	ldr	r2, [pc, #296]	@ (8003588 <HAL_DMA_Abort_IT+0x1d0>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00e      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a49      	ldr	r2, [pc, #292]	@ (800358c <HAL_DMA_Abort_IT+0x1d4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d009      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a47      	ldr	r2, [pc, #284]	@ (8003590 <HAL_DMA_Abort_IT+0x1d8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d004      	beq.n	8003480 <HAL_DMA_Abort_IT+0xc8>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a46      	ldr	r2, [pc, #280]	@ (8003594 <HAL_DMA_Abort_IT+0x1dc>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d101      	bne.n	8003484 <HAL_DMA_Abort_IT+0xcc>
 8003480:	2301      	movs	r3, #1
 8003482:	e000      	b.n	8003486 <HAL_DMA_Abort_IT+0xce>
 8003484:	2300      	movs	r3, #0
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 8086 	beq.w	8003598 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2204      	movs	r2, #4
 8003490:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a2f      	ldr	r2, [pc, #188]	@ (8003558 <HAL_DMA_Abort_IT+0x1a0>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d04a      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a2e      	ldr	r2, [pc, #184]	@ (800355c <HAL_DMA_Abort_IT+0x1a4>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d045      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003560 <HAL_DMA_Abort_IT+0x1a8>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d040      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a2b      	ldr	r2, [pc, #172]	@ (8003564 <HAL_DMA_Abort_IT+0x1ac>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d03b      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a29      	ldr	r2, [pc, #164]	@ (8003568 <HAL_DMA_Abort_IT+0x1b0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d036      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a28      	ldr	r2, [pc, #160]	@ (800356c <HAL_DMA_Abort_IT+0x1b4>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d031      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a26      	ldr	r2, [pc, #152]	@ (8003570 <HAL_DMA_Abort_IT+0x1b8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d02c      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a25      	ldr	r2, [pc, #148]	@ (8003574 <HAL_DMA_Abort_IT+0x1bc>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d027      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a23      	ldr	r2, [pc, #140]	@ (8003578 <HAL_DMA_Abort_IT+0x1c0>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d022      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a22      	ldr	r2, [pc, #136]	@ (800357c <HAL_DMA_Abort_IT+0x1c4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d01d      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a20      	ldr	r2, [pc, #128]	@ (8003580 <HAL_DMA_Abort_IT+0x1c8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d018      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a1f      	ldr	r2, [pc, #124]	@ (8003584 <HAL_DMA_Abort_IT+0x1cc>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d013      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a1d      	ldr	r2, [pc, #116]	@ (8003588 <HAL_DMA_Abort_IT+0x1d0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00e      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1c      	ldr	r2, [pc, #112]	@ (800358c <HAL_DMA_Abort_IT+0x1d4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a1a      	ldr	r2, [pc, #104]	@ (8003590 <HAL_DMA_Abort_IT+0x1d8>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d004      	beq.n	8003534 <HAL_DMA_Abort_IT+0x17c>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a19      	ldr	r2, [pc, #100]	@ (8003594 <HAL_DMA_Abort_IT+0x1dc>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d108      	bne.n	8003546 <HAL_DMA_Abort_IT+0x18e>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0201 	bic.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e178      	b.n	8003838 <HAL_DMA_Abort_IT+0x480>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0201 	bic.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	e16f      	b.n	8003838 <HAL_DMA_Abort_IT+0x480>
 8003558:	40020010 	.word	0x40020010
 800355c:	40020028 	.word	0x40020028
 8003560:	40020040 	.word	0x40020040
 8003564:	40020058 	.word	0x40020058
 8003568:	40020070 	.word	0x40020070
 800356c:	40020088 	.word	0x40020088
 8003570:	400200a0 	.word	0x400200a0
 8003574:	400200b8 	.word	0x400200b8
 8003578:	40020410 	.word	0x40020410
 800357c:	40020428 	.word	0x40020428
 8003580:	40020440 	.word	0x40020440
 8003584:	40020458 	.word	0x40020458
 8003588:	40020470 	.word	0x40020470
 800358c:	40020488 	.word	0x40020488
 8003590:	400204a0 	.word	0x400204a0
 8003594:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 020e 	bic.w	r2, r2, #14
 80035a6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a6c      	ldr	r2, [pc, #432]	@ (8003760 <HAL_DMA_Abort_IT+0x3a8>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d04a      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a6b      	ldr	r2, [pc, #428]	@ (8003764 <HAL_DMA_Abort_IT+0x3ac>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d045      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a69      	ldr	r2, [pc, #420]	@ (8003768 <HAL_DMA_Abort_IT+0x3b0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d040      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a68      	ldr	r2, [pc, #416]	@ (800376c <HAL_DMA_Abort_IT+0x3b4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d03b      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a66      	ldr	r2, [pc, #408]	@ (8003770 <HAL_DMA_Abort_IT+0x3b8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d036      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a65      	ldr	r2, [pc, #404]	@ (8003774 <HAL_DMA_Abort_IT+0x3bc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d031      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a63      	ldr	r2, [pc, #396]	@ (8003778 <HAL_DMA_Abort_IT+0x3c0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d02c      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a62      	ldr	r2, [pc, #392]	@ (800377c <HAL_DMA_Abort_IT+0x3c4>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d027      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a60      	ldr	r2, [pc, #384]	@ (8003780 <HAL_DMA_Abort_IT+0x3c8>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d022      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a5f      	ldr	r2, [pc, #380]	@ (8003784 <HAL_DMA_Abort_IT+0x3cc>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d01d      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a5d      	ldr	r2, [pc, #372]	@ (8003788 <HAL_DMA_Abort_IT+0x3d0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d018      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a5c      	ldr	r2, [pc, #368]	@ (800378c <HAL_DMA_Abort_IT+0x3d4>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d013      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a5a      	ldr	r2, [pc, #360]	@ (8003790 <HAL_DMA_Abort_IT+0x3d8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d00e      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a59      	ldr	r2, [pc, #356]	@ (8003794 <HAL_DMA_Abort_IT+0x3dc>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d009      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a57      	ldr	r2, [pc, #348]	@ (8003798 <HAL_DMA_Abort_IT+0x3e0>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d004      	beq.n	8003648 <HAL_DMA_Abort_IT+0x290>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a56      	ldr	r2, [pc, #344]	@ (800379c <HAL_DMA_Abort_IT+0x3e4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d108      	bne.n	800365a <HAL_DMA_Abort_IT+0x2a2>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0201 	bic.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e007      	b.n	800366a <HAL_DMA_Abort_IT+0x2b2>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0201 	bic.w	r2, r2, #1
 8003668:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a3c      	ldr	r2, [pc, #240]	@ (8003760 <HAL_DMA_Abort_IT+0x3a8>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d072      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a3a      	ldr	r2, [pc, #232]	@ (8003764 <HAL_DMA_Abort_IT+0x3ac>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d06d      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a39      	ldr	r2, [pc, #228]	@ (8003768 <HAL_DMA_Abort_IT+0x3b0>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d068      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a37      	ldr	r2, [pc, #220]	@ (800376c <HAL_DMA_Abort_IT+0x3b4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d063      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a36      	ldr	r2, [pc, #216]	@ (8003770 <HAL_DMA_Abort_IT+0x3b8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d05e      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a34      	ldr	r2, [pc, #208]	@ (8003774 <HAL_DMA_Abort_IT+0x3bc>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d059      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a33      	ldr	r2, [pc, #204]	@ (8003778 <HAL_DMA_Abort_IT+0x3c0>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d054      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a31      	ldr	r2, [pc, #196]	@ (800377c <HAL_DMA_Abort_IT+0x3c4>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d04f      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a30      	ldr	r2, [pc, #192]	@ (8003780 <HAL_DMA_Abort_IT+0x3c8>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d04a      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a2e      	ldr	r2, [pc, #184]	@ (8003784 <HAL_DMA_Abort_IT+0x3cc>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d045      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003788 <HAL_DMA_Abort_IT+0x3d0>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d040      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a2b      	ldr	r2, [pc, #172]	@ (800378c <HAL_DMA_Abort_IT+0x3d4>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d03b      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a2a      	ldr	r2, [pc, #168]	@ (8003790 <HAL_DMA_Abort_IT+0x3d8>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d036      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a28      	ldr	r2, [pc, #160]	@ (8003794 <HAL_DMA_Abort_IT+0x3dc>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d031      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a27      	ldr	r2, [pc, #156]	@ (8003798 <HAL_DMA_Abort_IT+0x3e0>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d02c      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a25      	ldr	r2, [pc, #148]	@ (800379c <HAL_DMA_Abort_IT+0x3e4>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d027      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a24      	ldr	r2, [pc, #144]	@ (80037a0 <HAL_DMA_Abort_IT+0x3e8>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d022      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a22      	ldr	r2, [pc, #136]	@ (80037a4 <HAL_DMA_Abort_IT+0x3ec>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d01d      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a21      	ldr	r2, [pc, #132]	@ (80037a8 <HAL_DMA_Abort_IT+0x3f0>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d018      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a1f      	ldr	r2, [pc, #124]	@ (80037ac <HAL_DMA_Abort_IT+0x3f4>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a1e      	ldr	r2, [pc, #120]	@ (80037b0 <HAL_DMA_Abort_IT+0x3f8>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d00e      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1c      	ldr	r2, [pc, #112]	@ (80037b4 <HAL_DMA_Abort_IT+0x3fc>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d009      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1b      	ldr	r2, [pc, #108]	@ (80037b8 <HAL_DMA_Abort_IT+0x400>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d004      	beq.n	800375a <HAL_DMA_Abort_IT+0x3a2>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a19      	ldr	r2, [pc, #100]	@ (80037bc <HAL_DMA_Abort_IT+0x404>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d132      	bne.n	80037c0 <HAL_DMA_Abort_IT+0x408>
 800375a:	2301      	movs	r3, #1
 800375c:	e031      	b.n	80037c2 <HAL_DMA_Abort_IT+0x40a>
 800375e:	bf00      	nop
 8003760:	40020010 	.word	0x40020010
 8003764:	40020028 	.word	0x40020028
 8003768:	40020040 	.word	0x40020040
 800376c:	40020058 	.word	0x40020058
 8003770:	40020070 	.word	0x40020070
 8003774:	40020088 	.word	0x40020088
 8003778:	400200a0 	.word	0x400200a0
 800377c:	400200b8 	.word	0x400200b8
 8003780:	40020410 	.word	0x40020410
 8003784:	40020428 	.word	0x40020428
 8003788:	40020440 	.word	0x40020440
 800378c:	40020458 	.word	0x40020458
 8003790:	40020470 	.word	0x40020470
 8003794:	40020488 	.word	0x40020488
 8003798:	400204a0 	.word	0x400204a0
 800379c:	400204b8 	.word	0x400204b8
 80037a0:	58025408 	.word	0x58025408
 80037a4:	5802541c 	.word	0x5802541c
 80037a8:	58025430 	.word	0x58025430
 80037ac:	58025444 	.word	0x58025444
 80037b0:	58025458 	.word	0x58025458
 80037b4:	5802546c 	.word	0x5802546c
 80037b8:	58025480 	.word	0x58025480
 80037bc:	58025494 	.word	0x58025494
 80037c0:	2300      	movs	r3, #0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d028      	beq.n	8003818 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037d4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037da:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	2201      	movs	r2, #1
 80037e6:	409a      	lsls	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80037f4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00c      	beq.n	8003818 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003808:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800380c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003816:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop

08003844 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08a      	sub	sp, #40	@ 0x28
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003850:	4b67      	ldr	r3, [pc, #412]	@ (80039f0 <HAL_DMA_IRQHandler+0x1ac>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a67      	ldr	r2, [pc, #412]	@ (80039f4 <HAL_DMA_IRQHandler+0x1b0>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	0a9b      	lsrs	r3, r3, #10
 800385c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003862:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003868:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800386a:	6a3b      	ldr	r3, [r7, #32]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a5f      	ldr	r2, [pc, #380]	@ (80039f8 <HAL_DMA_IRQHandler+0x1b4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d04a      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a5d      	ldr	r2, [pc, #372]	@ (80039fc <HAL_DMA_IRQHandler+0x1b8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d045      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a5c      	ldr	r2, [pc, #368]	@ (8003a00 <HAL_DMA_IRQHandler+0x1bc>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d040      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a5a      	ldr	r2, [pc, #360]	@ (8003a04 <HAL_DMA_IRQHandler+0x1c0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d03b      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a59      	ldr	r2, [pc, #356]	@ (8003a08 <HAL_DMA_IRQHandler+0x1c4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d036      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a57      	ldr	r2, [pc, #348]	@ (8003a0c <HAL_DMA_IRQHandler+0x1c8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d031      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a56      	ldr	r2, [pc, #344]	@ (8003a10 <HAL_DMA_IRQHandler+0x1cc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d02c      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a54      	ldr	r2, [pc, #336]	@ (8003a14 <HAL_DMA_IRQHandler+0x1d0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d027      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a53      	ldr	r2, [pc, #332]	@ (8003a18 <HAL_DMA_IRQHandler+0x1d4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d022      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a51      	ldr	r2, [pc, #324]	@ (8003a1c <HAL_DMA_IRQHandler+0x1d8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d01d      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a50      	ldr	r2, [pc, #320]	@ (8003a20 <HAL_DMA_IRQHandler+0x1dc>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d018      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003a24 <HAL_DMA_IRQHandler+0x1e0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d013      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a4d      	ldr	r2, [pc, #308]	@ (8003a28 <HAL_DMA_IRQHandler+0x1e4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00e      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a4b      	ldr	r2, [pc, #300]	@ (8003a2c <HAL_DMA_IRQHandler+0x1e8>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d009      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a4a      	ldr	r2, [pc, #296]	@ (8003a30 <HAL_DMA_IRQHandler+0x1ec>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_DMA_IRQHandler+0xd2>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a48      	ldr	r2, [pc, #288]	@ (8003a34 <HAL_DMA_IRQHandler+0x1f0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d101      	bne.n	800391a <HAL_DMA_IRQHandler+0xd6>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_DMA_IRQHandler+0xd8>
 800391a:	2300      	movs	r3, #0
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 842b 	beq.w	8004178 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003926:	f003 031f 	and.w	r3, r3, #31
 800392a:	2208      	movs	r2, #8
 800392c:	409a      	lsls	r2, r3
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	4013      	ands	r3, r2
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 80a2 	beq.w	8003a7c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a2e      	ldr	r2, [pc, #184]	@ (80039f8 <HAL_DMA_IRQHandler+0x1b4>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d04a      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a2d      	ldr	r2, [pc, #180]	@ (80039fc <HAL_DMA_IRQHandler+0x1b8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d045      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a2b      	ldr	r2, [pc, #172]	@ (8003a00 <HAL_DMA_IRQHandler+0x1bc>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d040      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a2a      	ldr	r2, [pc, #168]	@ (8003a04 <HAL_DMA_IRQHandler+0x1c0>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d03b      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a28      	ldr	r2, [pc, #160]	@ (8003a08 <HAL_DMA_IRQHandler+0x1c4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d036      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a27      	ldr	r2, [pc, #156]	@ (8003a0c <HAL_DMA_IRQHandler+0x1c8>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d031      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a25      	ldr	r2, [pc, #148]	@ (8003a10 <HAL_DMA_IRQHandler+0x1cc>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d02c      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a24      	ldr	r2, [pc, #144]	@ (8003a14 <HAL_DMA_IRQHandler+0x1d0>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d027      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a22      	ldr	r2, [pc, #136]	@ (8003a18 <HAL_DMA_IRQHandler+0x1d4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d022      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a21      	ldr	r2, [pc, #132]	@ (8003a1c <HAL_DMA_IRQHandler+0x1d8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d01d      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003a20 <HAL_DMA_IRQHandler+0x1dc>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d018      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1e      	ldr	r2, [pc, #120]	@ (8003a24 <HAL_DMA_IRQHandler+0x1e0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d013      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a28 <HAL_DMA_IRQHandler+0x1e4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00e      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a1b      	ldr	r2, [pc, #108]	@ (8003a2c <HAL_DMA_IRQHandler+0x1e8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d009      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a19      	ldr	r2, [pc, #100]	@ (8003a30 <HAL_DMA_IRQHandler+0x1ec>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d004      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x194>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a18      	ldr	r2, [pc, #96]	@ (8003a34 <HAL_DMA_IRQHandler+0x1f0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d12f      	bne.n	8003a38 <HAL_DMA_IRQHandler+0x1f4>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	bf14      	ite	ne
 80039e6:	2301      	movne	r3, #1
 80039e8:	2300      	moveq	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	e02e      	b.n	8003a4c <HAL_DMA_IRQHandler+0x208>
 80039ee:	bf00      	nop
 80039f0:	24000000 	.word	0x24000000
 80039f4:	1b4e81b5 	.word	0x1b4e81b5
 80039f8:	40020010 	.word	0x40020010
 80039fc:	40020028 	.word	0x40020028
 8003a00:	40020040 	.word	0x40020040
 8003a04:	40020058 	.word	0x40020058
 8003a08:	40020070 	.word	0x40020070
 8003a0c:	40020088 	.word	0x40020088
 8003a10:	400200a0 	.word	0x400200a0
 8003a14:	400200b8 	.word	0x400200b8
 8003a18:	40020410 	.word	0x40020410
 8003a1c:	40020428 	.word	0x40020428
 8003a20:	40020440 	.word	0x40020440
 8003a24:	40020458 	.word	0x40020458
 8003a28:	40020470 	.word	0x40020470
 8003a2c:	40020488 	.word	0x40020488
 8003a30:	400204a0 	.word	0x400204a0
 8003a34:	400204b8 	.word	0x400204b8
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	bf14      	ite	ne
 8003a46:	2301      	movne	r3, #1
 8003a48:	2300      	moveq	r3, #0
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d015      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0204 	bic.w	r2, r2, #4
 8003a5e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	2208      	movs	r2, #8
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a74:	f043 0201 	orr.w	r2, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	fa22 f303 	lsr.w	r3, r2, r3
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d06e      	beq.n	8003b70 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a69      	ldr	r2, [pc, #420]	@ (8003c3c <HAL_DMA_IRQHandler+0x3f8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d04a      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a67      	ldr	r2, [pc, #412]	@ (8003c40 <HAL_DMA_IRQHandler+0x3fc>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d045      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a66      	ldr	r2, [pc, #408]	@ (8003c44 <HAL_DMA_IRQHandler+0x400>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d040      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a64      	ldr	r2, [pc, #400]	@ (8003c48 <HAL_DMA_IRQHandler+0x404>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d03b      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a63      	ldr	r2, [pc, #396]	@ (8003c4c <HAL_DMA_IRQHandler+0x408>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d036      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a61      	ldr	r2, [pc, #388]	@ (8003c50 <HAL_DMA_IRQHandler+0x40c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d031      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a60      	ldr	r2, [pc, #384]	@ (8003c54 <HAL_DMA_IRQHandler+0x410>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d02c      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a5e      	ldr	r2, [pc, #376]	@ (8003c58 <HAL_DMA_IRQHandler+0x414>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d027      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a5d      	ldr	r2, [pc, #372]	@ (8003c5c <HAL_DMA_IRQHandler+0x418>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d022      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a5b      	ldr	r2, [pc, #364]	@ (8003c60 <HAL_DMA_IRQHandler+0x41c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d01d      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a5a      	ldr	r2, [pc, #360]	@ (8003c64 <HAL_DMA_IRQHandler+0x420>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d018      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a58      	ldr	r2, [pc, #352]	@ (8003c68 <HAL_DMA_IRQHandler+0x424>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d013      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a57      	ldr	r2, [pc, #348]	@ (8003c6c <HAL_DMA_IRQHandler+0x428>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d00e      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a55      	ldr	r2, [pc, #340]	@ (8003c70 <HAL_DMA_IRQHandler+0x42c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d009      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a54      	ldr	r2, [pc, #336]	@ (8003c74 <HAL_DMA_IRQHandler+0x430>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d004      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2ee>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a52      	ldr	r2, [pc, #328]	@ (8003c78 <HAL_DMA_IRQHandler+0x434>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10a      	bne.n	8003b48 <HAL_DMA_IRQHandler+0x304>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	bf14      	ite	ne
 8003b40:	2301      	movne	r3, #1
 8003b42:	2300      	moveq	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	e003      	b.n	8003b50 <HAL_DMA_IRQHandler+0x30c>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2300      	movs	r3, #0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00d      	beq.n	8003b70 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	f003 031f 	and.w	r3, r3, #31
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b68:	f043 0202 	orr.w	r2, r3, #2
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b74:	f003 031f 	and.w	r3, r3, #31
 8003b78:	2204      	movs	r2, #4
 8003b7a:	409a      	lsls	r2, r3
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 808f 	beq.w	8003ca4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c3c <HAL_DMA_IRQHandler+0x3f8>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d04a      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a2a      	ldr	r2, [pc, #168]	@ (8003c40 <HAL_DMA_IRQHandler+0x3fc>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d045      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a29      	ldr	r2, [pc, #164]	@ (8003c44 <HAL_DMA_IRQHandler+0x400>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d040      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a27      	ldr	r2, [pc, #156]	@ (8003c48 <HAL_DMA_IRQHandler+0x404>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d03b      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a26      	ldr	r2, [pc, #152]	@ (8003c4c <HAL_DMA_IRQHandler+0x408>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d036      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a24      	ldr	r2, [pc, #144]	@ (8003c50 <HAL_DMA_IRQHandler+0x40c>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d031      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a23      	ldr	r2, [pc, #140]	@ (8003c54 <HAL_DMA_IRQHandler+0x410>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d02c      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a21      	ldr	r2, [pc, #132]	@ (8003c58 <HAL_DMA_IRQHandler+0x414>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d027      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a20      	ldr	r2, [pc, #128]	@ (8003c5c <HAL_DMA_IRQHandler+0x418>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d022      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a1e      	ldr	r2, [pc, #120]	@ (8003c60 <HAL_DMA_IRQHandler+0x41c>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d01d      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a1d      	ldr	r2, [pc, #116]	@ (8003c64 <HAL_DMA_IRQHandler+0x420>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d018      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c68 <HAL_DMA_IRQHandler+0x424>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d013      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a1a      	ldr	r2, [pc, #104]	@ (8003c6c <HAL_DMA_IRQHandler+0x428>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00e      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a18      	ldr	r2, [pc, #96]	@ (8003c70 <HAL_DMA_IRQHandler+0x42c>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d009      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a17      	ldr	r2, [pc, #92]	@ (8003c74 <HAL_DMA_IRQHandler+0x430>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d004      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x3e2>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a15      	ldr	r2, [pc, #84]	@ (8003c78 <HAL_DMA_IRQHandler+0x434>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d12a      	bne.n	8003c7c <HAL_DMA_IRQHandler+0x438>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	bf14      	ite	ne
 8003c34:	2301      	movne	r3, #1
 8003c36:	2300      	moveq	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	e023      	b.n	8003c84 <HAL_DMA_IRQHandler+0x440>
 8003c3c:	40020010 	.word	0x40020010
 8003c40:	40020028 	.word	0x40020028
 8003c44:	40020040 	.word	0x40020040
 8003c48:	40020058 	.word	0x40020058
 8003c4c:	40020070 	.word	0x40020070
 8003c50:	40020088 	.word	0x40020088
 8003c54:	400200a0 	.word	0x400200a0
 8003c58:	400200b8 	.word	0x400200b8
 8003c5c:	40020410 	.word	0x40020410
 8003c60:	40020428 	.word	0x40020428
 8003c64:	40020440 	.word	0x40020440
 8003c68:	40020458 	.word	0x40020458
 8003c6c:	40020470 	.word	0x40020470
 8003c70:	40020488 	.word	0x40020488
 8003c74:	400204a0 	.word	0x400204a0
 8003c78:	400204b8 	.word	0x400204b8
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2300      	movs	r3, #0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00d      	beq.n	8003ca4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	2204      	movs	r2, #4
 8003c92:	409a      	lsls	r2, r3
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9c:	f043 0204 	orr.w	r2, r3, #4
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca8:	f003 031f 	and.w	r3, r3, #31
 8003cac:	2210      	movs	r2, #16
 8003cae:	409a      	lsls	r2, r3
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 80a6 	beq.w	8003e06 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a85      	ldr	r2, [pc, #532]	@ (8003ed4 <HAL_DMA_IRQHandler+0x690>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d04a      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a83      	ldr	r2, [pc, #524]	@ (8003ed8 <HAL_DMA_IRQHandler+0x694>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d045      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a82      	ldr	r2, [pc, #520]	@ (8003edc <HAL_DMA_IRQHandler+0x698>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d040      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a80      	ldr	r2, [pc, #512]	@ (8003ee0 <HAL_DMA_IRQHandler+0x69c>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d03b      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a7f      	ldr	r2, [pc, #508]	@ (8003ee4 <HAL_DMA_IRQHandler+0x6a0>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d036      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a7d      	ldr	r2, [pc, #500]	@ (8003ee8 <HAL_DMA_IRQHandler+0x6a4>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d031      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a7c      	ldr	r2, [pc, #496]	@ (8003eec <HAL_DMA_IRQHandler+0x6a8>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d02c      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a7a      	ldr	r2, [pc, #488]	@ (8003ef0 <HAL_DMA_IRQHandler+0x6ac>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d027      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a79      	ldr	r2, [pc, #484]	@ (8003ef4 <HAL_DMA_IRQHandler+0x6b0>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d022      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a77      	ldr	r2, [pc, #476]	@ (8003ef8 <HAL_DMA_IRQHandler+0x6b4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d01d      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a76      	ldr	r2, [pc, #472]	@ (8003efc <HAL_DMA_IRQHandler+0x6b8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d018      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a74      	ldr	r2, [pc, #464]	@ (8003f00 <HAL_DMA_IRQHandler+0x6bc>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d013      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a73      	ldr	r2, [pc, #460]	@ (8003f04 <HAL_DMA_IRQHandler+0x6c0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d00e      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a71      	ldr	r2, [pc, #452]	@ (8003f08 <HAL_DMA_IRQHandler+0x6c4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d009      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a70      	ldr	r2, [pc, #448]	@ (8003f0c <HAL_DMA_IRQHandler+0x6c8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d004      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x516>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a6e      	ldr	r2, [pc, #440]	@ (8003f10 <HAL_DMA_IRQHandler+0x6cc>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d10a      	bne.n	8003d70 <HAL_DMA_IRQHandler+0x52c>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	e009      	b.n	8003d84 <HAL_DMA_IRQHandler+0x540>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	bf14      	ite	ne
 8003d7e:	2301      	movne	r3, #1
 8003d80:	2300      	moveq	r3, #0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d03e      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d8c:	f003 031f 	and.w	r3, r3, #31
 8003d90:	2210      	movs	r2, #16
 8003d92:	409a      	lsls	r2, r3
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d018      	beq.n	8003dd8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d108      	bne.n	8003dc6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d024      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
 8003dc4:	e01f      	b.n	8003e06 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d01b      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	4798      	blx	r3
 8003dd6:	e016      	b.n	8003e06 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d107      	bne.n	8003df6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 0208 	bic.w	r2, r2, #8
 8003df4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0a:	f003 031f 	and.w	r3, r3, #31
 8003e0e:	2220      	movs	r2, #32
 8003e10:	409a      	lsls	r2, r3
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	4013      	ands	r3, r2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 8110 	beq.w	800403c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a2c      	ldr	r2, [pc, #176]	@ (8003ed4 <HAL_DMA_IRQHandler+0x690>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d04a      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed8 <HAL_DMA_IRQHandler+0x694>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d045      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a29      	ldr	r2, [pc, #164]	@ (8003edc <HAL_DMA_IRQHandler+0x698>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d040      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a28      	ldr	r2, [pc, #160]	@ (8003ee0 <HAL_DMA_IRQHandler+0x69c>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d03b      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a26      	ldr	r2, [pc, #152]	@ (8003ee4 <HAL_DMA_IRQHandler+0x6a0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d036      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a25      	ldr	r2, [pc, #148]	@ (8003ee8 <HAL_DMA_IRQHandler+0x6a4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d031      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a23      	ldr	r2, [pc, #140]	@ (8003eec <HAL_DMA_IRQHandler+0x6a8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02c      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a22      	ldr	r2, [pc, #136]	@ (8003ef0 <HAL_DMA_IRQHandler+0x6ac>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d027      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a20      	ldr	r2, [pc, #128]	@ (8003ef4 <HAL_DMA_IRQHandler+0x6b0>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d022      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ef8 <HAL_DMA_IRQHandler+0x6b4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d01d      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a1d      	ldr	r2, [pc, #116]	@ (8003efc <HAL_DMA_IRQHandler+0x6b8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d018      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a1c      	ldr	r2, [pc, #112]	@ (8003f00 <HAL_DMA_IRQHandler+0x6bc>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d013      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a1a      	ldr	r2, [pc, #104]	@ (8003f04 <HAL_DMA_IRQHandler+0x6c0>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d00e      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a19      	ldr	r2, [pc, #100]	@ (8003f08 <HAL_DMA_IRQHandler+0x6c4>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d009      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a17      	ldr	r2, [pc, #92]	@ (8003f0c <HAL_DMA_IRQHandler+0x6c8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d004      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x678>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a16      	ldr	r2, [pc, #88]	@ (8003f10 <HAL_DMA_IRQHandler+0x6cc>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d12b      	bne.n	8003f14 <HAL_DMA_IRQHandler+0x6d0>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	bf14      	ite	ne
 8003eca:	2301      	movne	r3, #1
 8003ecc:	2300      	moveq	r3, #0
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	e02a      	b.n	8003f28 <HAL_DMA_IRQHandler+0x6e4>
 8003ed2:	bf00      	nop
 8003ed4:	40020010 	.word	0x40020010
 8003ed8:	40020028 	.word	0x40020028
 8003edc:	40020040 	.word	0x40020040
 8003ee0:	40020058 	.word	0x40020058
 8003ee4:	40020070 	.word	0x40020070
 8003ee8:	40020088 	.word	0x40020088
 8003eec:	400200a0 	.word	0x400200a0
 8003ef0:	400200b8 	.word	0x400200b8
 8003ef4:	40020410 	.word	0x40020410
 8003ef8:	40020428 	.word	0x40020428
 8003efc:	40020440 	.word	0x40020440
 8003f00:	40020458 	.word	0x40020458
 8003f04:	40020470 	.word	0x40020470
 8003f08:	40020488 	.word	0x40020488
 8003f0c:	400204a0 	.word	0x400204a0
 8003f10:	400204b8 	.word	0x400204b8
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf14      	ite	ne
 8003f22:	2301      	movne	r3, #1
 8003f24:	2300      	moveq	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 8087 	beq.w	800403c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f32:	f003 031f 	and.w	r3, r3, #31
 8003f36:	2220      	movs	r2, #32
 8003f38:	409a      	lsls	r2, r3
 8003f3a:	6a3b      	ldr	r3, [r7, #32]
 8003f3c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d139      	bne.n	8003fbe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 0216 	bic.w	r2, r2, #22
 8003f58:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695a      	ldr	r2, [r3, #20]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f68:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d103      	bne.n	8003f7a <HAL_DMA_IRQHandler+0x736>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d007      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0208 	bic.w	r2, r2, #8
 8003f88:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	223f      	movs	r2, #63	@ 0x3f
 8003f94:	409a      	lsls	r2, r3
 8003f96:	6a3b      	ldr	r3, [r7, #32]
 8003f98:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 8382 	beq.w	80046b8 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	4798      	blx	r3
          }
          return;
 8003fbc:	e37c      	b.n	80046b8 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d018      	beq.n	8003ffe <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d108      	bne.n	8003fec <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d02c      	beq.n	800403c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	4798      	blx	r3
 8003fea:	e027      	b.n	800403c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d023      	beq.n	800403c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	4798      	blx	r3
 8003ffc:	e01e      	b.n	800403c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10f      	bne.n	800402c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0210 	bic.w	r2, r2, #16
 800401a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 833e 	beq.w	80046c2 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	f000 8088 	beq.w	8004164 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2204      	movs	r2, #4
 8004058:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a89      	ldr	r2, [pc, #548]	@ (8004288 <HAL_DMA_IRQHandler+0xa44>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d04a      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a88      	ldr	r2, [pc, #544]	@ (800428c <HAL_DMA_IRQHandler+0xa48>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d045      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a86      	ldr	r2, [pc, #536]	@ (8004290 <HAL_DMA_IRQHandler+0xa4c>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d040      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a85      	ldr	r2, [pc, #532]	@ (8004294 <HAL_DMA_IRQHandler+0xa50>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d03b      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a83      	ldr	r2, [pc, #524]	@ (8004298 <HAL_DMA_IRQHandler+0xa54>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d036      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a82      	ldr	r2, [pc, #520]	@ (800429c <HAL_DMA_IRQHandler+0xa58>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d031      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a80      	ldr	r2, [pc, #512]	@ (80042a0 <HAL_DMA_IRQHandler+0xa5c>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d02c      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a7f      	ldr	r2, [pc, #508]	@ (80042a4 <HAL_DMA_IRQHandler+0xa60>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d027      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a7d      	ldr	r2, [pc, #500]	@ (80042a8 <HAL_DMA_IRQHandler+0xa64>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d022      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a7c      	ldr	r2, [pc, #496]	@ (80042ac <HAL_DMA_IRQHandler+0xa68>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d01d      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a7a      	ldr	r2, [pc, #488]	@ (80042b0 <HAL_DMA_IRQHandler+0xa6c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d018      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a79      	ldr	r2, [pc, #484]	@ (80042b4 <HAL_DMA_IRQHandler+0xa70>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d013      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a77      	ldr	r2, [pc, #476]	@ (80042b8 <HAL_DMA_IRQHandler+0xa74>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00e      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a76      	ldr	r2, [pc, #472]	@ (80042bc <HAL_DMA_IRQHandler+0xa78>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d009      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a74      	ldr	r2, [pc, #464]	@ (80042c0 <HAL_DMA_IRQHandler+0xa7c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d004      	beq.n	80040fc <HAL_DMA_IRQHandler+0x8b8>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a73      	ldr	r2, [pc, #460]	@ (80042c4 <HAL_DMA_IRQHandler+0xa80>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d108      	bne.n	800410e <HAL_DMA_IRQHandler+0x8ca>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	e007      	b.n	800411e <HAL_DMA_IRQHandler+0x8da>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0201 	bic.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	3301      	adds	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
 8004124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004126:	429a      	cmp	r2, r3
 8004128:	d307      	bcc.n	800413a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1f2      	bne.n	800411e <HAL_DMA_IRQHandler+0x8da>
 8004138:	e000      	b.n	800413c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800413a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2203      	movs	r2, #3
 800414e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004152:	e003      	b.n	800415c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 82aa 	beq.w	80046c2 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	4798      	blx	r3
 8004176:	e2a4      	b.n	80046c2 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a52      	ldr	r2, [pc, #328]	@ (80042c8 <HAL_DMA_IRQHandler+0xa84>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d04a      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a51      	ldr	r2, [pc, #324]	@ (80042cc <HAL_DMA_IRQHandler+0xa88>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d045      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a4f      	ldr	r2, [pc, #316]	@ (80042d0 <HAL_DMA_IRQHandler+0xa8c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d040      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a4e      	ldr	r2, [pc, #312]	@ (80042d4 <HAL_DMA_IRQHandler+0xa90>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d03b      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a4c      	ldr	r2, [pc, #304]	@ (80042d8 <HAL_DMA_IRQHandler+0xa94>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d036      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a4b      	ldr	r2, [pc, #300]	@ (80042dc <HAL_DMA_IRQHandler+0xa98>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d031      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a49      	ldr	r2, [pc, #292]	@ (80042e0 <HAL_DMA_IRQHandler+0xa9c>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d02c      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a48      	ldr	r2, [pc, #288]	@ (80042e4 <HAL_DMA_IRQHandler+0xaa0>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d027      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a46      	ldr	r2, [pc, #280]	@ (80042e8 <HAL_DMA_IRQHandler+0xaa4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d022      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a45      	ldr	r2, [pc, #276]	@ (80042ec <HAL_DMA_IRQHandler+0xaa8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d01d      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a43      	ldr	r2, [pc, #268]	@ (80042f0 <HAL_DMA_IRQHandler+0xaac>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d018      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a42      	ldr	r2, [pc, #264]	@ (80042f4 <HAL_DMA_IRQHandler+0xab0>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d013      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a40      	ldr	r2, [pc, #256]	@ (80042f8 <HAL_DMA_IRQHandler+0xab4>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d00e      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a3f      	ldr	r2, [pc, #252]	@ (80042fc <HAL_DMA_IRQHandler+0xab8>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d009      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a3d      	ldr	r2, [pc, #244]	@ (8004300 <HAL_DMA_IRQHandler+0xabc>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d004      	beq.n	8004218 <HAL_DMA_IRQHandler+0x9d4>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a3c      	ldr	r2, [pc, #240]	@ (8004304 <HAL_DMA_IRQHandler+0xac0>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d101      	bne.n	800421c <HAL_DMA_IRQHandler+0x9d8>
 8004218:	2301      	movs	r3, #1
 800421a:	e000      	b.n	800421e <HAL_DMA_IRQHandler+0x9da>
 800421c:	2300      	movs	r3, #0
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 824f 	beq.w	80046c2 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	2204      	movs	r2, #4
 8004236:	409a      	lsls	r2, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	4013      	ands	r3, r2
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80dd 	beq.w	80043fc <HAL_DMA_IRQHandler+0xbb8>
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 80d7 	beq.w	80043fc <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004252:	f003 031f 	and.w	r3, r3, #31
 8004256:	2204      	movs	r2, #4
 8004258:	409a      	lsls	r2, r3
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d059      	beq.n	800431c <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d14a      	bne.n	8004308 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004276:	2b00      	cmp	r3, #0
 8004278:	f000 8220 	beq.w	80046bc <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004284:	e21a      	b.n	80046bc <HAL_DMA_IRQHandler+0xe78>
 8004286:	bf00      	nop
 8004288:	40020010 	.word	0x40020010
 800428c:	40020028 	.word	0x40020028
 8004290:	40020040 	.word	0x40020040
 8004294:	40020058 	.word	0x40020058
 8004298:	40020070 	.word	0x40020070
 800429c:	40020088 	.word	0x40020088
 80042a0:	400200a0 	.word	0x400200a0
 80042a4:	400200b8 	.word	0x400200b8
 80042a8:	40020410 	.word	0x40020410
 80042ac:	40020428 	.word	0x40020428
 80042b0:	40020440 	.word	0x40020440
 80042b4:	40020458 	.word	0x40020458
 80042b8:	40020470 	.word	0x40020470
 80042bc:	40020488 	.word	0x40020488
 80042c0:	400204a0 	.word	0x400204a0
 80042c4:	400204b8 	.word	0x400204b8
 80042c8:	48022c08 	.word	0x48022c08
 80042cc:	48022c1c 	.word	0x48022c1c
 80042d0:	48022c30 	.word	0x48022c30
 80042d4:	48022c44 	.word	0x48022c44
 80042d8:	48022c58 	.word	0x48022c58
 80042dc:	48022c6c 	.word	0x48022c6c
 80042e0:	48022c80 	.word	0x48022c80
 80042e4:	48022c94 	.word	0x48022c94
 80042e8:	58025408 	.word	0x58025408
 80042ec:	5802541c 	.word	0x5802541c
 80042f0:	58025430 	.word	0x58025430
 80042f4:	58025444 	.word	0x58025444
 80042f8:	58025458 	.word	0x58025458
 80042fc:	5802546c 	.word	0x5802546c
 8004300:	58025480 	.word	0x58025480
 8004304:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 81d5 	beq.w	80046bc <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800431a:	e1cf      	b.n	80046bc <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	f003 0320 	and.w	r3, r3, #32
 8004322:	2b00      	cmp	r3, #0
 8004324:	d160      	bne.n	80043e8 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a7f      	ldr	r2, [pc, #508]	@ (8004528 <HAL_DMA_IRQHandler+0xce4>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d04a      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a7d      	ldr	r2, [pc, #500]	@ (800452c <HAL_DMA_IRQHandler+0xce8>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d045      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a7c      	ldr	r2, [pc, #496]	@ (8004530 <HAL_DMA_IRQHandler+0xcec>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d040      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a7a      	ldr	r2, [pc, #488]	@ (8004534 <HAL_DMA_IRQHandler+0xcf0>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d03b      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a79      	ldr	r2, [pc, #484]	@ (8004538 <HAL_DMA_IRQHandler+0xcf4>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d036      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a77      	ldr	r2, [pc, #476]	@ (800453c <HAL_DMA_IRQHandler+0xcf8>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d031      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a76      	ldr	r2, [pc, #472]	@ (8004540 <HAL_DMA_IRQHandler+0xcfc>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d02c      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a74      	ldr	r2, [pc, #464]	@ (8004544 <HAL_DMA_IRQHandler+0xd00>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d027      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a73      	ldr	r2, [pc, #460]	@ (8004548 <HAL_DMA_IRQHandler+0xd04>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d022      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a71      	ldr	r2, [pc, #452]	@ (800454c <HAL_DMA_IRQHandler+0xd08>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d01d      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a70      	ldr	r2, [pc, #448]	@ (8004550 <HAL_DMA_IRQHandler+0xd0c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d018      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a6e      	ldr	r2, [pc, #440]	@ (8004554 <HAL_DMA_IRQHandler+0xd10>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d013      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a6d      	ldr	r2, [pc, #436]	@ (8004558 <HAL_DMA_IRQHandler+0xd14>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d00e      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a6b      	ldr	r2, [pc, #428]	@ (800455c <HAL_DMA_IRQHandler+0xd18>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d009      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a6a      	ldr	r2, [pc, #424]	@ (8004560 <HAL_DMA_IRQHandler+0xd1c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d004      	beq.n	80043c6 <HAL_DMA_IRQHandler+0xb82>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a68      	ldr	r2, [pc, #416]	@ (8004564 <HAL_DMA_IRQHandler+0xd20>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d108      	bne.n	80043d8 <HAL_DMA_IRQHandler+0xb94>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0208 	bic.w	r2, r2, #8
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	e007      	b.n	80043e8 <HAL_DMA_IRQHandler+0xba4>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0204 	bic.w	r2, r2, #4
 80043e6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 8165 	beq.w	80046bc <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043fa:	e15f      	b.n	80046bc <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004400:	f003 031f 	and.w	r3, r3, #31
 8004404:	2202      	movs	r2, #2
 8004406:	409a      	lsls	r2, r3
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	4013      	ands	r3, r2
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 80c5 	beq.w	800459c <HAL_DMA_IRQHandler+0xd58>
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 80bf 	beq.w	800459c <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004422:	f003 031f 	and.w	r3, r3, #31
 8004426:	2202      	movs	r2, #2
 8004428:	409a      	lsls	r2, r3
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d018      	beq.n	800446a <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d109      	bne.n	8004456 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 813a 	beq.w	80046c0 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004454:	e134      	b.n	80046c0 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 8130 	beq.w	80046c0 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004468:	e12a      	b.n	80046c0 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f003 0320 	and.w	r3, r3, #32
 8004470:	2b00      	cmp	r3, #0
 8004472:	f040 8089 	bne.w	8004588 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a2b      	ldr	r2, [pc, #172]	@ (8004528 <HAL_DMA_IRQHandler+0xce4>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d04a      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a29      	ldr	r2, [pc, #164]	@ (800452c <HAL_DMA_IRQHandler+0xce8>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d045      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a28      	ldr	r2, [pc, #160]	@ (8004530 <HAL_DMA_IRQHandler+0xcec>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d040      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a26      	ldr	r2, [pc, #152]	@ (8004534 <HAL_DMA_IRQHandler+0xcf0>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d03b      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a25      	ldr	r2, [pc, #148]	@ (8004538 <HAL_DMA_IRQHandler+0xcf4>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d036      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a23      	ldr	r2, [pc, #140]	@ (800453c <HAL_DMA_IRQHandler+0xcf8>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d031      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a22      	ldr	r2, [pc, #136]	@ (8004540 <HAL_DMA_IRQHandler+0xcfc>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d02c      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a20      	ldr	r2, [pc, #128]	@ (8004544 <HAL_DMA_IRQHandler+0xd00>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d027      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004548 <HAL_DMA_IRQHandler+0xd04>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d022      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a1d      	ldr	r2, [pc, #116]	@ (800454c <HAL_DMA_IRQHandler+0xd08>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d01d      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a1c      	ldr	r2, [pc, #112]	@ (8004550 <HAL_DMA_IRQHandler+0xd0c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d018      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004554 <HAL_DMA_IRQHandler+0xd10>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d013      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a19      	ldr	r2, [pc, #100]	@ (8004558 <HAL_DMA_IRQHandler+0xd14>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d00e      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a17      	ldr	r2, [pc, #92]	@ (800455c <HAL_DMA_IRQHandler+0xd18>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d009      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a16      	ldr	r2, [pc, #88]	@ (8004560 <HAL_DMA_IRQHandler+0xd1c>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d004      	beq.n	8004516 <HAL_DMA_IRQHandler+0xcd2>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a14      	ldr	r2, [pc, #80]	@ (8004564 <HAL_DMA_IRQHandler+0xd20>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d128      	bne.n	8004568 <HAL_DMA_IRQHandler+0xd24>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f022 0214 	bic.w	r2, r2, #20
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	e027      	b.n	8004578 <HAL_DMA_IRQHandler+0xd34>
 8004528:	40020010 	.word	0x40020010
 800452c:	40020028 	.word	0x40020028
 8004530:	40020040 	.word	0x40020040
 8004534:	40020058 	.word	0x40020058
 8004538:	40020070 	.word	0x40020070
 800453c:	40020088 	.word	0x40020088
 8004540:	400200a0 	.word	0x400200a0
 8004544:	400200b8 	.word	0x400200b8
 8004548:	40020410 	.word	0x40020410
 800454c:	40020428 	.word	0x40020428
 8004550:	40020440 	.word	0x40020440
 8004554:	40020458 	.word	0x40020458
 8004558:	40020470 	.word	0x40020470
 800455c:	40020488 	.word	0x40020488
 8004560:	400204a0 	.word	0x400204a0
 8004564:	400204b8 	.word	0x400204b8
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 020a 	bic.w	r2, r2, #10
 8004576:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 8097 	beq.w	80046c0 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800459a:	e091      	b.n	80046c0 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a0:	f003 031f 	and.w	r3, r3, #31
 80045a4:	2208      	movs	r2, #8
 80045a6:	409a      	lsls	r2, r3
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f000 8088 	beq.w	80046c2 <HAL_DMA_IRQHandler+0xe7e>
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8082 	beq.w	80046c2 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a41      	ldr	r2, [pc, #260]	@ (80046c8 <HAL_DMA_IRQHandler+0xe84>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d04a      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a3f      	ldr	r2, [pc, #252]	@ (80046cc <HAL_DMA_IRQHandler+0xe88>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d045      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a3e      	ldr	r2, [pc, #248]	@ (80046d0 <HAL_DMA_IRQHandler+0xe8c>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d040      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a3c      	ldr	r2, [pc, #240]	@ (80046d4 <HAL_DMA_IRQHandler+0xe90>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d03b      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a3b      	ldr	r2, [pc, #236]	@ (80046d8 <HAL_DMA_IRQHandler+0xe94>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d036      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a39      	ldr	r2, [pc, #228]	@ (80046dc <HAL_DMA_IRQHandler+0xe98>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d031      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a38      	ldr	r2, [pc, #224]	@ (80046e0 <HAL_DMA_IRQHandler+0xe9c>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d02c      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a36      	ldr	r2, [pc, #216]	@ (80046e4 <HAL_DMA_IRQHandler+0xea0>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d027      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a35      	ldr	r2, [pc, #212]	@ (80046e8 <HAL_DMA_IRQHandler+0xea4>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d022      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a33      	ldr	r2, [pc, #204]	@ (80046ec <HAL_DMA_IRQHandler+0xea8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d01d      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a32      	ldr	r2, [pc, #200]	@ (80046f0 <HAL_DMA_IRQHandler+0xeac>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d018      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a30      	ldr	r2, [pc, #192]	@ (80046f4 <HAL_DMA_IRQHandler+0xeb0>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d013      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a2f      	ldr	r2, [pc, #188]	@ (80046f8 <HAL_DMA_IRQHandler+0xeb4>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d00e      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a2d      	ldr	r2, [pc, #180]	@ (80046fc <HAL_DMA_IRQHandler+0xeb8>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d009      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a2c      	ldr	r2, [pc, #176]	@ (8004700 <HAL_DMA_IRQHandler+0xebc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d004      	beq.n	800465e <HAL_DMA_IRQHandler+0xe1a>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a2a      	ldr	r2, [pc, #168]	@ (8004704 <HAL_DMA_IRQHandler+0xec0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d108      	bne.n	8004670 <HAL_DMA_IRQHandler+0xe2c>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 021c 	bic.w	r2, r2, #28
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	e007      	b.n	8004680 <HAL_DMA_IRQHandler+0xe3c>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 020e 	bic.w	r2, r2, #14
 800467e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004684:	f003 031f 	and.w	r3, r3, #31
 8004688:	2201      	movs	r2, #1
 800468a:	409a      	lsls	r2, r3
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d009      	beq.n	80046c2 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	4798      	blx	r3
 80046b6:	e004      	b.n	80046c2 <HAL_DMA_IRQHandler+0xe7e>
          return;
 80046b8:	bf00      	nop
 80046ba:	e002      	b.n	80046c2 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046bc:	bf00      	nop
 80046be:	e000      	b.n	80046c2 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046c0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80046c2:	3728      	adds	r7, #40	@ 0x28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40020010 	.word	0x40020010
 80046cc:	40020028 	.word	0x40020028
 80046d0:	40020040 	.word	0x40020040
 80046d4:	40020058 	.word	0x40020058
 80046d8:	40020070 	.word	0x40020070
 80046dc:	40020088 	.word	0x40020088
 80046e0:	400200a0 	.word	0x400200a0
 80046e4:	400200b8 	.word	0x400200b8
 80046e8:	40020410 	.word	0x40020410
 80046ec:	40020428 	.word	0x40020428
 80046f0:	40020440 	.word	0x40020440
 80046f4:	40020458 	.word	0x40020458
 80046f8:	40020470 	.word	0x40020470
 80046fc:	40020488 	.word	0x40020488
 8004700:	400204a0 	.word	0x400204a0
 8004704:	400204b8 	.word	0x400204b8

08004708 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004716:	b2db      	uxtb	r3, r3
}
 8004718:	4618      	mov	r0, r3
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004730:	4618      	mov	r0, r3
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
 8004748:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004754:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a7f      	ldr	r2, [pc, #508]	@ (8004958 <DMA_SetConfig+0x21c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d072      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a7d      	ldr	r2, [pc, #500]	@ (800495c <DMA_SetConfig+0x220>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d06d      	beq.n	8004846 <DMA_SetConfig+0x10a>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a7c      	ldr	r2, [pc, #496]	@ (8004960 <DMA_SetConfig+0x224>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d068      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a7a      	ldr	r2, [pc, #488]	@ (8004964 <DMA_SetConfig+0x228>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d063      	beq.n	8004846 <DMA_SetConfig+0x10a>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a79      	ldr	r2, [pc, #484]	@ (8004968 <DMA_SetConfig+0x22c>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d05e      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a77      	ldr	r2, [pc, #476]	@ (800496c <DMA_SetConfig+0x230>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d059      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a76      	ldr	r2, [pc, #472]	@ (8004970 <DMA_SetConfig+0x234>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d054      	beq.n	8004846 <DMA_SetConfig+0x10a>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a74      	ldr	r2, [pc, #464]	@ (8004974 <DMA_SetConfig+0x238>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d04f      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a73      	ldr	r2, [pc, #460]	@ (8004978 <DMA_SetConfig+0x23c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d04a      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a71      	ldr	r2, [pc, #452]	@ (800497c <DMA_SetConfig+0x240>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d045      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a70      	ldr	r2, [pc, #448]	@ (8004980 <DMA_SetConfig+0x244>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d040      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a6e      	ldr	r2, [pc, #440]	@ (8004984 <DMA_SetConfig+0x248>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d03b      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a6d      	ldr	r2, [pc, #436]	@ (8004988 <DMA_SetConfig+0x24c>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d036      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a6b      	ldr	r2, [pc, #428]	@ (800498c <DMA_SetConfig+0x250>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d031      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a6a      	ldr	r2, [pc, #424]	@ (8004990 <DMA_SetConfig+0x254>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d02c      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a68      	ldr	r2, [pc, #416]	@ (8004994 <DMA_SetConfig+0x258>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d027      	beq.n	8004846 <DMA_SetConfig+0x10a>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a67      	ldr	r2, [pc, #412]	@ (8004998 <DMA_SetConfig+0x25c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d022      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a65      	ldr	r2, [pc, #404]	@ (800499c <DMA_SetConfig+0x260>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d01d      	beq.n	8004846 <DMA_SetConfig+0x10a>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a64      	ldr	r2, [pc, #400]	@ (80049a0 <DMA_SetConfig+0x264>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d018      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a62      	ldr	r2, [pc, #392]	@ (80049a4 <DMA_SetConfig+0x268>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d013      	beq.n	8004846 <DMA_SetConfig+0x10a>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a61      	ldr	r2, [pc, #388]	@ (80049a8 <DMA_SetConfig+0x26c>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d00e      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a5f      	ldr	r2, [pc, #380]	@ (80049ac <DMA_SetConfig+0x270>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d009      	beq.n	8004846 <DMA_SetConfig+0x10a>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a5e      	ldr	r2, [pc, #376]	@ (80049b0 <DMA_SetConfig+0x274>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d004      	beq.n	8004846 <DMA_SetConfig+0x10a>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a5c      	ldr	r2, [pc, #368]	@ (80049b4 <DMA_SetConfig+0x278>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d101      	bne.n	800484a <DMA_SetConfig+0x10e>
 8004846:	2301      	movs	r3, #1
 8004848:	e000      	b.n	800484c <DMA_SetConfig+0x110>
 800484a:	2300      	movs	r3, #0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00d      	beq.n	800486c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004858:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800485e:	2b00      	cmp	r3, #0
 8004860:	d004      	beq.n	800486c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800486a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a39      	ldr	r2, [pc, #228]	@ (8004958 <DMA_SetConfig+0x21c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d04a      	beq.n	800490c <DMA_SetConfig+0x1d0>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a38      	ldr	r2, [pc, #224]	@ (800495c <DMA_SetConfig+0x220>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d045      	beq.n	800490c <DMA_SetConfig+0x1d0>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a36      	ldr	r2, [pc, #216]	@ (8004960 <DMA_SetConfig+0x224>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d040      	beq.n	800490c <DMA_SetConfig+0x1d0>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a35      	ldr	r2, [pc, #212]	@ (8004964 <DMA_SetConfig+0x228>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d03b      	beq.n	800490c <DMA_SetConfig+0x1d0>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a33      	ldr	r2, [pc, #204]	@ (8004968 <DMA_SetConfig+0x22c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d036      	beq.n	800490c <DMA_SetConfig+0x1d0>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a32      	ldr	r2, [pc, #200]	@ (800496c <DMA_SetConfig+0x230>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d031      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a30      	ldr	r2, [pc, #192]	@ (8004970 <DMA_SetConfig+0x234>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d02c      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004974 <DMA_SetConfig+0x238>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d027      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004978 <DMA_SetConfig+0x23c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d022      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a2c      	ldr	r2, [pc, #176]	@ (800497c <DMA_SetConfig+0x240>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d01d      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004980 <DMA_SetConfig+0x244>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d018      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a29      	ldr	r2, [pc, #164]	@ (8004984 <DMA_SetConfig+0x248>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d013      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a27      	ldr	r2, [pc, #156]	@ (8004988 <DMA_SetConfig+0x24c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00e      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a26      	ldr	r2, [pc, #152]	@ (800498c <DMA_SetConfig+0x250>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d009      	beq.n	800490c <DMA_SetConfig+0x1d0>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a24      	ldr	r2, [pc, #144]	@ (8004990 <DMA_SetConfig+0x254>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d004      	beq.n	800490c <DMA_SetConfig+0x1d0>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a23      	ldr	r2, [pc, #140]	@ (8004994 <DMA_SetConfig+0x258>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d101      	bne.n	8004910 <DMA_SetConfig+0x1d4>
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <DMA_SetConfig+0x1d6>
 8004910:	2300      	movs	r3, #0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d059      	beq.n	80049ca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491a:	f003 031f 	and.w	r3, r3, #31
 800491e:	223f      	movs	r2, #63	@ 0x3f
 8004920:	409a      	lsls	r2, r3
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004934:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	683a      	ldr	r2, [r7, #0]
 800493c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	2b40      	cmp	r3, #64	@ 0x40
 8004944:	d138      	bne.n	80049b8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004956:	e0ae      	b.n	8004ab6 <DMA_SetConfig+0x37a>
 8004958:	40020010 	.word	0x40020010
 800495c:	40020028 	.word	0x40020028
 8004960:	40020040 	.word	0x40020040
 8004964:	40020058 	.word	0x40020058
 8004968:	40020070 	.word	0x40020070
 800496c:	40020088 	.word	0x40020088
 8004970:	400200a0 	.word	0x400200a0
 8004974:	400200b8 	.word	0x400200b8
 8004978:	40020410 	.word	0x40020410
 800497c:	40020428 	.word	0x40020428
 8004980:	40020440 	.word	0x40020440
 8004984:	40020458 	.word	0x40020458
 8004988:	40020470 	.word	0x40020470
 800498c:	40020488 	.word	0x40020488
 8004990:	400204a0 	.word	0x400204a0
 8004994:	400204b8 	.word	0x400204b8
 8004998:	58025408 	.word	0x58025408
 800499c:	5802541c 	.word	0x5802541c
 80049a0:	58025430 	.word	0x58025430
 80049a4:	58025444 	.word	0x58025444
 80049a8:	58025458 	.word	0x58025458
 80049ac:	5802546c 	.word	0x5802546c
 80049b0:	58025480 	.word	0x58025480
 80049b4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	60da      	str	r2, [r3, #12]
}
 80049c8:	e075      	b.n	8004ab6 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a3d      	ldr	r2, [pc, #244]	@ (8004ac4 <DMA_SetConfig+0x388>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d04a      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ac8 <DMA_SetConfig+0x38c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d045      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a3a      	ldr	r2, [pc, #232]	@ (8004acc <DMA_SetConfig+0x390>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d040      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a38      	ldr	r2, [pc, #224]	@ (8004ad0 <DMA_SetConfig+0x394>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d03b      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a37      	ldr	r2, [pc, #220]	@ (8004ad4 <DMA_SetConfig+0x398>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d036      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a35      	ldr	r2, [pc, #212]	@ (8004ad8 <DMA_SetConfig+0x39c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d031      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a34      	ldr	r2, [pc, #208]	@ (8004adc <DMA_SetConfig+0x3a0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d02c      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a32      	ldr	r2, [pc, #200]	@ (8004ae0 <DMA_SetConfig+0x3a4>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d027      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a31      	ldr	r2, [pc, #196]	@ (8004ae4 <DMA_SetConfig+0x3a8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d022      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a2f      	ldr	r2, [pc, #188]	@ (8004ae8 <DMA_SetConfig+0x3ac>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01d      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a2e      	ldr	r2, [pc, #184]	@ (8004aec <DMA_SetConfig+0x3b0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d018      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8004af0 <DMA_SetConfig+0x3b4>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d013      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a2b      	ldr	r2, [pc, #172]	@ (8004af4 <DMA_SetConfig+0x3b8>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00e      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a29      	ldr	r2, [pc, #164]	@ (8004af8 <DMA_SetConfig+0x3bc>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d009      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a28      	ldr	r2, [pc, #160]	@ (8004afc <DMA_SetConfig+0x3c0>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d004      	beq.n	8004a6a <DMA_SetConfig+0x32e>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a26      	ldr	r2, [pc, #152]	@ (8004b00 <DMA_SetConfig+0x3c4>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d101      	bne.n	8004a6e <DMA_SetConfig+0x332>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <DMA_SetConfig+0x334>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d020      	beq.n	8004ab6 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a78:	f003 031f 	and.w	r3, r3, #31
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	409a      	lsls	r2, r3
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	2b40      	cmp	r3, #64	@ 0x40
 8004a92:	d108      	bne.n	8004aa6 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	60da      	str	r2, [r3, #12]
}
 8004aa4:	e007      	b.n	8004ab6 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	60da      	str	r2, [r3, #12]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	48022c08 	.word	0x48022c08
 8004ac8:	48022c1c 	.word	0x48022c1c
 8004acc:	48022c30 	.word	0x48022c30
 8004ad0:	48022c44 	.word	0x48022c44
 8004ad4:	48022c58 	.word	0x48022c58
 8004ad8:	48022c6c 	.word	0x48022c6c
 8004adc:	48022c80 	.word	0x48022c80
 8004ae0:	48022c94 	.word	0x48022c94
 8004ae4:	58025408 	.word	0x58025408
 8004ae8:	5802541c 	.word	0x5802541c
 8004aec:	58025430 	.word	0x58025430
 8004af0:	58025444 	.word	0x58025444
 8004af4:	58025458 	.word	0x58025458
 8004af8:	5802546c 	.word	0x5802546c
 8004afc:	58025480 	.word	0x58025480
 8004b00:	58025494 	.word	0x58025494

08004b04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a42      	ldr	r2, [pc, #264]	@ (8004c1c <DMA_CalcBaseAndBitshift+0x118>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d04a      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a41      	ldr	r2, [pc, #260]	@ (8004c20 <DMA_CalcBaseAndBitshift+0x11c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d045      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a3f      	ldr	r2, [pc, #252]	@ (8004c24 <DMA_CalcBaseAndBitshift+0x120>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d040      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a3e      	ldr	r2, [pc, #248]	@ (8004c28 <DMA_CalcBaseAndBitshift+0x124>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d03b      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a3c      	ldr	r2, [pc, #240]	@ (8004c2c <DMA_CalcBaseAndBitshift+0x128>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d036      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a3b      	ldr	r2, [pc, #236]	@ (8004c30 <DMA_CalcBaseAndBitshift+0x12c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d031      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a39      	ldr	r2, [pc, #228]	@ (8004c34 <DMA_CalcBaseAndBitshift+0x130>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d02c      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a38      	ldr	r2, [pc, #224]	@ (8004c38 <DMA_CalcBaseAndBitshift+0x134>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d027      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a36      	ldr	r2, [pc, #216]	@ (8004c3c <DMA_CalcBaseAndBitshift+0x138>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d022      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a35      	ldr	r2, [pc, #212]	@ (8004c40 <DMA_CalcBaseAndBitshift+0x13c>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d01d      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a33      	ldr	r2, [pc, #204]	@ (8004c44 <DMA_CalcBaseAndBitshift+0x140>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d018      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a32      	ldr	r2, [pc, #200]	@ (8004c48 <DMA_CalcBaseAndBitshift+0x144>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d013      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a30      	ldr	r2, [pc, #192]	@ (8004c4c <DMA_CalcBaseAndBitshift+0x148>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d00e      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a2f      	ldr	r2, [pc, #188]	@ (8004c50 <DMA_CalcBaseAndBitshift+0x14c>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d009      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8004c54 <DMA_CalcBaseAndBitshift+0x150>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d004      	beq.n	8004bac <DMA_CalcBaseAndBitshift+0xa8>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8004c58 <DMA_CalcBaseAndBitshift+0x154>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d101      	bne.n	8004bb0 <DMA_CalcBaseAndBitshift+0xac>
 8004bac:	2301      	movs	r3, #1
 8004bae:	e000      	b.n	8004bb2 <DMA_CalcBaseAndBitshift+0xae>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d024      	beq.n	8004c00 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	3b10      	subs	r3, #16
 8004bbe:	4a27      	ldr	r2, [pc, #156]	@ (8004c5c <DMA_CalcBaseAndBitshift+0x158>)
 8004bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc4:	091b      	lsrs	r3, r3, #4
 8004bc6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f003 0307 	and.w	r3, r3, #7
 8004bce:	4a24      	ldr	r2, [pc, #144]	@ (8004c60 <DMA_CalcBaseAndBitshift+0x15c>)
 8004bd0:	5cd3      	ldrb	r3, [r2, r3]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2b03      	cmp	r3, #3
 8004bdc:	d908      	bls.n	8004bf0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	461a      	mov	r2, r3
 8004be4:	4b1f      	ldr	r3, [pc, #124]	@ (8004c64 <DMA_CalcBaseAndBitshift+0x160>)
 8004be6:	4013      	ands	r3, r2
 8004be8:	1d1a      	adds	r2, r3, #4
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bee:	e00d      	b.n	8004c0c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c64 <DMA_CalcBaseAndBitshift+0x160>)
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bfe:	e005      	b.n	8004c0c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	40020010 	.word	0x40020010
 8004c20:	40020028 	.word	0x40020028
 8004c24:	40020040 	.word	0x40020040
 8004c28:	40020058 	.word	0x40020058
 8004c2c:	40020070 	.word	0x40020070
 8004c30:	40020088 	.word	0x40020088
 8004c34:	400200a0 	.word	0x400200a0
 8004c38:	400200b8 	.word	0x400200b8
 8004c3c:	40020410 	.word	0x40020410
 8004c40:	40020428 	.word	0x40020428
 8004c44:	40020440 	.word	0x40020440
 8004c48:	40020458 	.word	0x40020458
 8004c4c:	40020470 	.word	0x40020470
 8004c50:	40020488 	.word	0x40020488
 8004c54:	400204a0 	.word	0x400204a0
 8004c58:	400204b8 	.word	0x400204b8
 8004c5c:	aaaaaaab 	.word	0xaaaaaaab
 8004c60:	08014584 	.word	0x08014584
 8004c64:	fffffc00 	.word	0xfffffc00

08004c68 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d120      	bne.n	8004cbe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c80:	2b03      	cmp	r3, #3
 8004c82:	d858      	bhi.n	8004d36 <DMA_CheckFifoParam+0xce>
 8004c84:	a201      	add	r2, pc, #4	@ (adr r2, 8004c8c <DMA_CheckFifoParam+0x24>)
 8004c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c8a:	bf00      	nop
 8004c8c:	08004c9d 	.word	0x08004c9d
 8004c90:	08004caf 	.word	0x08004caf
 8004c94:	08004c9d 	.word	0x08004c9d
 8004c98:	08004d37 	.word	0x08004d37
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d048      	beq.n	8004d3a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cac:	e045      	b.n	8004d3a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004cb6:	d142      	bne.n	8004d3e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cbc:	e03f      	b.n	8004d3e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cc6:	d123      	bne.n	8004d10 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ccc:	2b03      	cmp	r3, #3
 8004cce:	d838      	bhi.n	8004d42 <DMA_CheckFifoParam+0xda>
 8004cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd8 <DMA_CheckFifoParam+0x70>)
 8004cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd6:	bf00      	nop
 8004cd8:	08004ce9 	.word	0x08004ce9
 8004cdc:	08004cef 	.word	0x08004cef
 8004ce0:	08004ce9 	.word	0x08004ce9
 8004ce4:	08004d01 	.word	0x08004d01
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	73fb      	strb	r3, [r7, #15]
        break;
 8004cec:	e030      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d025      	beq.n	8004d46 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cfe:	e022      	b.n	8004d46 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d04:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d08:	d11f      	bne.n	8004d4a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d0e:	e01c      	b.n	8004d4a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d902      	bls.n	8004d1e <DMA_CheckFifoParam+0xb6>
 8004d18:	2b03      	cmp	r3, #3
 8004d1a:	d003      	beq.n	8004d24 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004d1c:	e018      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	73fb      	strb	r3, [r7, #15]
        break;
 8004d22:	e015      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00e      	beq.n	8004d4e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	73fb      	strb	r3, [r7, #15]
    break;
 8004d34:	e00b      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
        break;
 8004d36:	bf00      	nop
 8004d38:	e00a      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        break;
 8004d3a:	bf00      	nop
 8004d3c:	e008      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        break;
 8004d3e:	bf00      	nop
 8004d40:	e006      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        break;
 8004d42:	bf00      	nop
 8004d44:	e004      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        break;
 8004d46:	bf00      	nop
 8004d48:	e002      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
        break;
 8004d4a:	bf00      	nop
 8004d4c:	e000      	b.n	8004d50 <DMA_CheckFifoParam+0xe8>
    break;
 8004d4e:	bf00      	nop
    }
  }

  return status;
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3714      	adds	r7, #20
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop

08004d60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a38      	ldr	r2, [pc, #224]	@ (8004e54 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d022      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a36      	ldr	r2, [pc, #216]	@ (8004e58 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d01d      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a35      	ldr	r2, [pc, #212]	@ (8004e5c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d018      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a33      	ldr	r2, [pc, #204]	@ (8004e60 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d013      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a32      	ldr	r2, [pc, #200]	@ (8004e64 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d00e      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a30      	ldr	r2, [pc, #192]	@ (8004e68 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d009      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a2f      	ldr	r2, [pc, #188]	@ (8004e6c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d004      	beq.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a2d      	ldr	r2, [pc, #180]	@ (8004e70 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d101      	bne.n	8004dc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d01a      	beq.n	8004dfe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	3b08      	subs	r3, #8
 8004dd0:	4a28      	ldr	r2, [pc, #160]	@ (8004e74 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd6:	091b      	lsrs	r3, r3, #4
 8004dd8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	4b26      	ldr	r3, [pc, #152]	@ (8004e78 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004dde:	4413      	add	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	461a      	mov	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a24      	ldr	r2, [pc, #144]	@ (8004e7c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004dec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 031f 	and.w	r3, r3, #31
 8004df4:	2201      	movs	r2, #1
 8004df6:	409a      	lsls	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004dfc:	e024      	b.n	8004e48 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	3b10      	subs	r3, #16
 8004e06:	4a1e      	ldr	r2, [pc, #120]	@ (8004e80 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004e08:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0c:	091b      	lsrs	r3, r3, #4
 8004e0e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4a1c      	ldr	r2, [pc, #112]	@ (8004e84 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d806      	bhi.n	8004e26 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e88 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d902      	bls.n	8004e26 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	3308      	adds	r3, #8
 8004e24:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4b18      	ldr	r3, [pc, #96]	@ (8004e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004e2a:	4413      	add	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	461a      	mov	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a16      	ldr	r2, [pc, #88]	@ (8004e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004e38:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f003 031f 	and.w	r3, r3, #31
 8004e40:	2201      	movs	r2, #1
 8004e42:	409a      	lsls	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004e48:	bf00      	nop
 8004e4a:	3714      	adds	r7, #20
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	58025408 	.word	0x58025408
 8004e58:	5802541c 	.word	0x5802541c
 8004e5c:	58025430 	.word	0x58025430
 8004e60:	58025444 	.word	0x58025444
 8004e64:	58025458 	.word	0x58025458
 8004e68:	5802546c 	.word	0x5802546c
 8004e6c:	58025480 	.word	0x58025480
 8004e70:	58025494 	.word	0x58025494
 8004e74:	cccccccd 	.word	0xcccccccd
 8004e78:	16009600 	.word	0x16009600
 8004e7c:	58025880 	.word	0x58025880
 8004e80:	aaaaaaab 	.word	0xaaaaaaab
 8004e84:	400204b8 	.word	0x400204b8
 8004e88:	4002040f 	.word	0x4002040f
 8004e8c:	10008200 	.word	0x10008200
 8004e90:	40020880 	.word	0x40020880

08004e94 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d04a      	beq.n	8004f40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d847      	bhi.n	8004f40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a25      	ldr	r2, [pc, #148]	@ (8004f4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d022      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a24      	ldr	r2, [pc, #144]	@ (8004f50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d01d      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a22      	ldr	r2, [pc, #136]	@ (8004f54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d018      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a21      	ldr	r2, [pc, #132]	@ (8004f58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d013      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a1f      	ldr	r2, [pc, #124]	@ (8004f5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d00e      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8004f60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d009      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8004f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d004      	beq.n	8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a1b      	ldr	r2, [pc, #108]	@ (8004f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d101      	bne.n	8004f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004f00:	2301      	movs	r3, #1
 8004f02:	e000      	b.n	8004f06 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004f04:	2300      	movs	r3, #0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00a      	beq.n	8004f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	4b17      	ldr	r3, [pc, #92]	@ (8004f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004f0e:	4413      	add	r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	461a      	mov	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a15      	ldr	r2, [pc, #84]	@ (8004f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004f1c:	671a      	str	r2, [r3, #112]	@ 0x70
 8004f1e:	e009      	b.n	8004f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	4b14      	ldr	r3, [pc, #80]	@ (8004f74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004f24:	4413      	add	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	461a      	mov	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a11      	ldr	r2, [pc, #68]	@ (8004f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004f32:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	2201      	movs	r2, #1
 8004f3a:	409a      	lsls	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004f40:	bf00      	nop
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	58025408 	.word	0x58025408
 8004f50:	5802541c 	.word	0x5802541c
 8004f54:	58025430 	.word	0x58025430
 8004f58:	58025444 	.word	0x58025444
 8004f5c:	58025458 	.word	0x58025458
 8004f60:	5802546c 	.word	0x5802546c
 8004f64:	58025480 	.word	0x58025480
 8004f68:	58025494 	.word	0x58025494
 8004f6c:	1600963f 	.word	0x1600963f
 8004f70:	58025940 	.word	0x58025940
 8004f74:	1000823f 	.word	0x1000823f
 8004f78:	40020940 	.word	0x40020940

08004f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b089      	sub	sp, #36	@ 0x24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f8a:	4b89      	ldr	r3, [pc, #548]	@ (80051b0 <HAL_GPIO_Init+0x234>)
 8004f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f8e:	e194      	b.n	80052ba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	2101      	movs	r1, #1
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	fa01 f303 	lsl.w	r3, r1, r3
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 8186 	beq.w	80052b4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f003 0303 	and.w	r3, r3, #3
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d005      	beq.n	8004fc0 <HAL_GPIO_Init+0x44>
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f003 0303 	and.w	r3, r3, #3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d130      	bne.n	8005022 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	2203      	movs	r2, #3
 8004fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd0:	43db      	mvns	r3, r3
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	68da      	ldr	r2, [r3, #12]
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffe:	43db      	mvns	r3, r3
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	4013      	ands	r3, r2
 8005004:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	091b      	lsrs	r3, r3, #4
 800500c:	f003 0201 	and.w	r2, r3, #1
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	fa02 f303 	lsl.w	r3, r2, r3
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	4313      	orrs	r3, r2
 800501a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	69ba      	ldr	r2, [r7, #24]
 8005020:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	2b03      	cmp	r3, #3
 800502c:	d017      	beq.n	800505e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	2203      	movs	r2, #3
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	43db      	mvns	r3, r3
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	4013      	ands	r3, r2
 8005044:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	fa02 f303 	lsl.w	r3, r2, r3
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d123      	bne.n	80050b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	08da      	lsrs	r2, r3, #3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	3208      	adds	r2, #8
 8005072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005076:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f003 0307 	and.w	r3, r3, #7
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	220f      	movs	r2, #15
 8005082:	fa02 f303 	lsl.w	r3, r2, r3
 8005086:	43db      	mvns	r3, r3
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	4013      	ands	r3, r2
 800508c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	691a      	ldr	r2, [r3, #16]
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	f003 0307 	and.w	r3, r3, #7
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	08da      	lsrs	r2, r3, #3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	3208      	adds	r2, #8
 80050ac:	69b9      	ldr	r1, [r7, #24]
 80050ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	2203      	movs	r2, #3
 80050be:	fa02 f303 	lsl.w	r3, r2, r3
 80050c2:	43db      	mvns	r3, r3
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	4013      	ands	r3, r2
 80050c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f003 0203 	and.w	r2, r3, #3
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	fa02 f303 	lsl.w	r3, r2, r3
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4313      	orrs	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f000 80e0 	beq.w	80052b4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050f4:	4b2f      	ldr	r3, [pc, #188]	@ (80051b4 <HAL_GPIO_Init+0x238>)
 80050f6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80050fa:	4a2e      	ldr	r2, [pc, #184]	@ (80051b4 <HAL_GPIO_Init+0x238>)
 80050fc:	f043 0302 	orr.w	r3, r3, #2
 8005100:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8005104:	4b2b      	ldr	r3, [pc, #172]	@ (80051b4 <HAL_GPIO_Init+0x238>)
 8005106:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005112:	4a29      	ldr	r2, [pc, #164]	@ (80051b8 <HAL_GPIO_Init+0x23c>)
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	089b      	lsrs	r3, r3, #2
 8005118:	3302      	adds	r3, #2
 800511a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800511e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	220f      	movs	r2, #15
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43db      	mvns	r3, r3
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	4013      	ands	r3, r2
 8005134:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a20      	ldr	r2, [pc, #128]	@ (80051bc <HAL_GPIO_Init+0x240>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d052      	beq.n	80051e4 <HAL_GPIO_Init+0x268>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a1f      	ldr	r2, [pc, #124]	@ (80051c0 <HAL_GPIO_Init+0x244>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d031      	beq.n	80051aa <HAL_GPIO_Init+0x22e>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a1e      	ldr	r2, [pc, #120]	@ (80051c4 <HAL_GPIO_Init+0x248>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d02b      	beq.n	80051a6 <HAL_GPIO_Init+0x22a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a1d      	ldr	r2, [pc, #116]	@ (80051c8 <HAL_GPIO_Init+0x24c>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d025      	beq.n	80051a2 <HAL_GPIO_Init+0x226>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a1c      	ldr	r2, [pc, #112]	@ (80051cc <HAL_GPIO_Init+0x250>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d01f      	beq.n	800519e <HAL_GPIO_Init+0x222>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a1b      	ldr	r2, [pc, #108]	@ (80051d0 <HAL_GPIO_Init+0x254>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d019      	beq.n	800519a <HAL_GPIO_Init+0x21e>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a1a      	ldr	r2, [pc, #104]	@ (80051d4 <HAL_GPIO_Init+0x258>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d013      	beq.n	8005196 <HAL_GPIO_Init+0x21a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a19      	ldr	r2, [pc, #100]	@ (80051d8 <HAL_GPIO_Init+0x25c>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d00d      	beq.n	8005192 <HAL_GPIO_Init+0x216>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a18      	ldr	r2, [pc, #96]	@ (80051dc <HAL_GPIO_Init+0x260>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d007      	beq.n	800518e <HAL_GPIO_Init+0x212>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a17      	ldr	r2, [pc, #92]	@ (80051e0 <HAL_GPIO_Init+0x264>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d101      	bne.n	800518a <HAL_GPIO_Init+0x20e>
 8005186:	2309      	movs	r3, #9
 8005188:	e02d      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 800518a:	230a      	movs	r3, #10
 800518c:	e02b      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 800518e:	2308      	movs	r3, #8
 8005190:	e029      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 8005192:	2307      	movs	r3, #7
 8005194:	e027      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 8005196:	2306      	movs	r3, #6
 8005198:	e025      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 800519a:	2305      	movs	r3, #5
 800519c:	e023      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 800519e:	2304      	movs	r3, #4
 80051a0:	e021      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 80051a2:	2303      	movs	r3, #3
 80051a4:	e01f      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 80051a6:	2302      	movs	r3, #2
 80051a8:	e01d      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 80051aa:	2301      	movs	r3, #1
 80051ac:	e01b      	b.n	80051e6 <HAL_GPIO_Init+0x26a>
 80051ae:	bf00      	nop
 80051b0:	58000080 	.word	0x58000080
 80051b4:	58024400 	.word	0x58024400
 80051b8:	58000400 	.word	0x58000400
 80051bc:	58020000 	.word	0x58020000
 80051c0:	58020400 	.word	0x58020400
 80051c4:	58020800 	.word	0x58020800
 80051c8:	58020c00 	.word	0x58020c00
 80051cc:	58021000 	.word	0x58021000
 80051d0:	58021400 	.word	0x58021400
 80051d4:	58021800 	.word	0x58021800
 80051d8:	58021c00 	.word	0x58021c00
 80051dc:	58022000 	.word	0x58022000
 80051e0:	58022400 	.word	0x58022400
 80051e4:	2300      	movs	r3, #0
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	f002 0203 	and.w	r2, r2, #3
 80051ec:	0092      	lsls	r2, r2, #2
 80051ee:	4093      	lsls	r3, r2
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051f6:	4938      	ldr	r1, [pc, #224]	@ (80052d8 <HAL_GPIO_Init+0x35c>)
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	089b      	lsrs	r3, r3, #2
 80051fc:	3302      	adds	r3, #2
 80051fe:	69ba      	ldr	r2, [r7, #24]
 8005200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	43db      	mvns	r3, r3
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	4013      	ands	r3, r2
 8005214:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	4313      	orrs	r3, r2
 8005228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800522a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	43db      	mvns	r3, r3
 800523e:	69ba      	ldr	r2, [r7, #24]
 8005240:	4013      	ands	r3, r2
 8005242:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4313      	orrs	r3, r2
 8005256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005258:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	43db      	mvns	r3, r3
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	4013      	ands	r3, r2
 800526e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005278:	2b00      	cmp	r3, #0
 800527a:	d003      	beq.n	8005284 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	69ba      	ldr	r2, [r7, #24]
 8005288:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	43db      	mvns	r3, r3
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	4013      	ands	r3, r2
 8005298:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80052a6:	69ba      	ldr	r2, [r7, #24]
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	3301      	adds	r3, #1
 80052b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	fa22 f303 	lsr.w	r3, r2, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f47f ae63 	bne.w	8004f90 <HAL_GPIO_Init+0x14>
  }
}
 80052ca:	bf00      	nop
 80052cc:	bf00      	nop
 80052ce:	3724      	adds	r7, #36	@ 0x24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr
 80052d8:	58000400 	.word	0x58000400

080052dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80052ea:	4b75      	ldr	r3, [pc, #468]	@ (80054c0 <HAL_GPIO_DeInit+0x1e4>)
 80052ec:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 80052ee:	e0d9      	b.n	80054a4 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 80052f0:	2201      	movs	r2, #1
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	4013      	ands	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2b00      	cmp	r3, #0
 8005302:	f000 80cc 	beq.w	800549e <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005306:	4a6f      	ldr	r2, [pc, #444]	@ (80054c4 <HAL_GPIO_DeInit+0x1e8>)
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	089b      	lsrs	r3, r3, #2
 800530c:	3302      	adds	r3, #2
 800530e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005312:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	220f      	movs	r2, #15
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	68ba      	ldr	r2, [r7, #8]
 8005324:	4013      	ands	r3, r2
 8005326:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a67      	ldr	r2, [pc, #412]	@ (80054c8 <HAL_GPIO_DeInit+0x1ec>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d037      	beq.n	80053a0 <HAL_GPIO_DeInit+0xc4>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a66      	ldr	r2, [pc, #408]	@ (80054cc <HAL_GPIO_DeInit+0x1f0>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d031      	beq.n	800539c <HAL_GPIO_DeInit+0xc0>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a65      	ldr	r2, [pc, #404]	@ (80054d0 <HAL_GPIO_DeInit+0x1f4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d02b      	beq.n	8005398 <HAL_GPIO_DeInit+0xbc>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a64      	ldr	r2, [pc, #400]	@ (80054d4 <HAL_GPIO_DeInit+0x1f8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d025      	beq.n	8005394 <HAL_GPIO_DeInit+0xb8>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a63      	ldr	r2, [pc, #396]	@ (80054d8 <HAL_GPIO_DeInit+0x1fc>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d01f      	beq.n	8005390 <HAL_GPIO_DeInit+0xb4>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a62      	ldr	r2, [pc, #392]	@ (80054dc <HAL_GPIO_DeInit+0x200>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d019      	beq.n	800538c <HAL_GPIO_DeInit+0xb0>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a61      	ldr	r2, [pc, #388]	@ (80054e0 <HAL_GPIO_DeInit+0x204>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d013      	beq.n	8005388 <HAL_GPIO_DeInit+0xac>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a60      	ldr	r2, [pc, #384]	@ (80054e4 <HAL_GPIO_DeInit+0x208>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00d      	beq.n	8005384 <HAL_GPIO_DeInit+0xa8>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a5f      	ldr	r2, [pc, #380]	@ (80054e8 <HAL_GPIO_DeInit+0x20c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d007      	beq.n	8005380 <HAL_GPIO_DeInit+0xa4>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a5e      	ldr	r2, [pc, #376]	@ (80054ec <HAL_GPIO_DeInit+0x210>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d101      	bne.n	800537c <HAL_GPIO_DeInit+0xa0>
 8005378:	2309      	movs	r3, #9
 800537a:	e012      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 800537c:	230a      	movs	r3, #10
 800537e:	e010      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 8005380:	2308      	movs	r3, #8
 8005382:	e00e      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 8005384:	2307      	movs	r3, #7
 8005386:	e00c      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 8005388:	2306      	movs	r3, #6
 800538a:	e00a      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 800538c:	2305      	movs	r3, #5
 800538e:	e008      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 8005390:	2304      	movs	r3, #4
 8005392:	e006      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 8005394:	2303      	movs	r3, #3
 8005396:	e004      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 8005398:	2302      	movs	r3, #2
 800539a:	e002      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 800539c:	2301      	movs	r3, #1
 800539e:	e000      	b.n	80053a2 <HAL_GPIO_DeInit+0xc6>
 80053a0:	2300      	movs	r3, #0
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	f002 0203 	and.w	r2, r2, #3
 80053a8:	0092      	lsls	r2, r2, #2
 80053aa:	4093      	lsls	r3, r2
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d136      	bne.n	8005420 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	43db      	mvns	r3, r3
 80053ba:	401a      	ands	r2, r3
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	43db      	mvns	r3, r3
 80053c8:	401a      	ands	r2, r3
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80053ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	43db      	mvns	r3, r3
 80053d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053dc:	4013      	ands	r3, r2
 80053de:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80053e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	43db      	mvns	r3, r3
 80053ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053ee:	4013      	ands	r3, r2
 80053f0:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f003 0303 	and.w	r3, r3, #3
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	220f      	movs	r2, #15
 80053fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005400:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005402:	4a30      	ldr	r2, [pc, #192]	@ (80054c4 <HAL_GPIO_DeInit+0x1e8>)
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	089b      	lsrs	r3, r3, #2
 8005408:	3302      	adds	r3, #2
 800540a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	43da      	mvns	r2, r3
 8005412:	482c      	ldr	r0, [pc, #176]	@ (80054c4 <HAL_GPIO_DeInit+0x1e8>)
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	089b      	lsrs	r3, r3, #2
 8005418:	400a      	ands	r2, r1
 800541a:	3302      	adds	r3, #2
 800541c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	2103      	movs	r1, #3
 800542a:	fa01 f303 	lsl.w	r3, r1, r3
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	08da      	lsrs	r2, r3, #3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	3208      	adds	r2, #8
 800543c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f003 0307 	and.w	r3, r3, #7
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	220f      	movs	r2, #15
 800544a:	fa02 f303 	lsl.w	r3, r2, r3
 800544e:	43db      	mvns	r3, r3
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	08d2      	lsrs	r2, r2, #3
 8005454:	4019      	ands	r1, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	3208      	adds	r2, #8
 800545a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	005b      	lsls	r3, r3, #1
 8005466:	2103      	movs	r1, #3
 8005468:	fa01 f303 	lsl.w	r3, r1, r3
 800546c:	43db      	mvns	r3, r3
 800546e:	401a      	ands	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	2101      	movs	r1, #1
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	fa01 f303 	lsl.w	r3, r1, r3
 8005480:	43db      	mvns	r3, r3
 8005482:	401a      	ands	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	689a      	ldr	r2, [r3, #8]
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	2103      	movs	r1, #3
 8005492:	fa01 f303 	lsl.w	r3, r1, r3
 8005496:	43db      	mvns	r3, r3
 8005498:	401a      	ands	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	3301      	adds	r3, #1
 80054a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	fa22 f303 	lsr.w	r3, r2, r3
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f47f af1f 	bne.w	80052f0 <HAL_GPIO_DeInit+0x14>
  }
}
 80054b2:	bf00      	nop
 80054b4:	bf00      	nop
 80054b6:	371c      	adds	r7, #28
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	58000080 	.word	0x58000080
 80054c4:	58000400 	.word	0x58000400
 80054c8:	58020000 	.word	0x58020000
 80054cc:	58020400 	.word	0x58020400
 80054d0:	58020800 	.word	0x58020800
 80054d4:	58020c00 	.word	0x58020c00
 80054d8:	58021000 	.word	0x58021000
 80054dc:	58021400 	.word	0x58021400
 80054e0:	58021800 	.word	0x58021800
 80054e4:	58021c00 	.word	0x58021c00
 80054e8:	58022000 	.word	0x58022000
 80054ec:	58022400 	.word	0x58022400

080054f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	4603      	mov	r3, r0
 80054f8:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80054fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005502:	88fb      	ldrh	r3, [r7, #6]
 8005504:	4013      	ands	r3, r2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d008      	beq.n	800551c <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800550a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800550e:	88fb      	ldrh	r3, [r7, #6]
 8005510:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005514:	88fb      	ldrh	r3, [r7, #6]
 8005516:	4618      	mov	r0, r3
 8005518:	f7fc fbc8 	bl	8001cac <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800551c:	bf00      	nop
 800551e:	3708      	adds	r7, #8
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e08b      	b.n	800564e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7fb fd30 	bl	8000fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2224      	movs	r2, #36	@ 0x24
 8005554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0201 	bic.w	r2, r2, #1
 8005566:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005574:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005584:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d107      	bne.n	800559e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800559a:	609a      	str	r2, [r3, #8]
 800559c:	e006      	b.n	80055ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80055aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d108      	bne.n	80055c6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055c2:	605a      	str	r2, [r3, #4]
 80055c4:	e007      	b.n	80055d6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6859      	ldr	r1, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005658 <HAL_I2C_Init+0x134>)
 80055e2:	430b      	orrs	r3, r1
 80055e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69d9      	ldr	r1, [r3, #28]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a1a      	ldr	r2, [r3, #32]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2220      	movs	r2, #32
 800563a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	02008000 	.word	0x02008000

0800565c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e021      	b.n	80056b2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2224      	movs	r2, #36	@ 0x24
 8005672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0201 	bic.w	r2, r2, #1
 8005684:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7fb fd6e 	bl	8001168 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
	...

080056bc <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	607a      	str	r2, [r7, #4]
 80056c6:	461a      	mov	r2, r3
 80056c8:	460b      	mov	r3, r1
 80056ca:	817b      	strh	r3, [r7, #10]
 80056cc:	4613      	mov	r3, r2
 80056ce:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	2b20      	cmp	r3, #32
 80056da:	f040 80cd 	bne.w	8005878 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056ec:	d101      	bne.n	80056f2 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 80056ee:	2302      	movs	r3, #2
 80056f0:	e0c3      	b.n	800587a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_I2C_Master_Receive_DMA+0x44>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e0bc      	b.n	800587a <HAL_I2C_Master_Receive_DMA+0x1be>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2222      	movs	r2, #34	@ 0x22
 800570c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2210      	movs	r2, #16
 8005714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	893a      	ldrh	r2, [r7, #8]
 8005728:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4a55      	ldr	r2, [pc, #340]	@ (8005884 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800572e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4a55      	ldr	r2, [pc, #340]	@ (8005888 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8005734:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573a:	b29b      	uxth	r3, r3
 800573c:	2bff      	cmp	r3, #255	@ 0xff
 800573e:	d906      	bls.n	800574e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	22ff      	movs	r2, #255	@ 0xff
 8005744:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005746:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800574a:	617b      	str	r3, [r7, #20]
 800574c:	e007      	b.n	800575e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005752:	b29a      	uxth	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005758:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800575c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005762:	2b00      	cmp	r3, #0
 8005764:	d070      	beq.n	8005848 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576a:	2b00      	cmp	r3, #0
 800576c:	d020      	beq.n	80057b0 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005772:	4a46      	ldr	r2, [pc, #280]	@ (800588c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8005774:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577a:	4a45      	ldr	r2, [pc, #276]	@ (8005890 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800577c:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005782:	2200      	movs	r2, #0
 8005784:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578a:	2200      	movs	r2, #0
 800578c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3324      	adds	r3, #36	@ 0x24
 8005798:	4619      	mov	r1, r3
 800579a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80057a0:	f7fd fba0 	bl	8002ee4 <HAL_DMA_Start_IT>
 80057a4:	4603      	mov	r3, r0
 80057a6:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80057a8:	7cfb      	ldrb	r3, [r7, #19]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d138      	bne.n	8005820 <HAL_I2C_Master_Receive_DMA+0x164>
 80057ae:	e013      	b.n	80057d8 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e050      	b.n	800587a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057dc:	b2da      	uxtb	r2, r3
 80057de:	8979      	ldrh	r1, [r7, #10]
 80057e0:	4b2c      	ldr	r3, [pc, #176]	@ (8005894 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	68f8      	ldr	r0, [r7, #12]
 80057e8:	f002 f8e0 	bl	80079ac <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005806:	2110      	movs	r1, #16
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f002 f901 	bl	8007a10 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800581c:	601a      	str	r2, [r3, #0]
 800581e:	e029      	b.n	8005874 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005834:	f043 0210 	orr.w	r2, r3, #16
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e018      	b.n	800587a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4a13      	ldr	r2, [pc, #76]	@ (8005898 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800584c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005852:	b2da      	uxtb	r2, r3
 8005854:	8979      	ldrh	r1, [r7, #10]
 8005856:	4b0f      	ldr	r3, [pc, #60]	@ (8005894 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f002 f8a4 	bl	80079ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800586c:	2102      	movs	r1, #2
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f002 f8ce 	bl	8007a10 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8005874:	2300      	movs	r3, #0
 8005876:	e000      	b.n	800587a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8005878:	2302      	movs	r3, #2
  }
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	ffff0000 	.word	0xffff0000
 8005888:	0800608b 	.word	0x0800608b
 800588c:	080073f3 	.word	0x080073f3
 8005890:	08007489 	.word	0x08007489
 8005894:	80002400 	.word	0x80002400
 8005898:	08005c4b 	.word	0x08005c4b

0800589c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b08a      	sub	sp, #40	@ 0x28
 80058a0:	af02      	add	r7, sp, #8
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	607a      	str	r2, [r7, #4]
 80058a6:	603b      	str	r3, [r7, #0]
 80058a8:	460b      	mov	r3, r1
 80058aa:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80058ac:	2300      	movs	r3, #0
 80058ae:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	f040 80d2 	bne.w	8005a62 <HAL_I2C_IsDeviceReady+0x1c6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058cc:	d101      	bne.n	80058d2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80058ce:	2302      	movs	r3, #2
 80058d0:	e0c8      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d101      	bne.n	80058e0 <HAL_I2C_IsDeviceReady+0x44>
 80058dc:	2302      	movs	r3, #2
 80058de:	e0c1      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2224      	movs	r2, #36	@ 0x24
 80058ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d105      	bne.n	800590a <HAL_I2C_IsDeviceReady+0x6e>
 80058fe:	897b      	ldrh	r3, [r7, #10]
 8005900:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005904:	4b59      	ldr	r3, [pc, #356]	@ (8005a6c <HAL_I2C_IsDeviceReady+0x1d0>)
 8005906:	4313      	orrs	r3, r2
 8005908:	e004      	b.n	8005914 <HAL_I2C_IsDeviceReady+0x78>
 800590a:	897b      	ldrh	r3, [r7, #10]
 800590c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005910:	4b57      	ldr	r3, [pc, #348]	@ (8005a70 <HAL_I2C_IsDeviceReady+0x1d4>)
 8005912:	4313      	orrs	r3, r2
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	6812      	ldr	r2, [r2, #0]
 8005918:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800591a:	f7fc fbab 	bl	8002074 <HAL_GetTick>
 800591e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	f003 0320 	and.w	r3, r3, #32
 800592a:	2b20      	cmp	r3, #32
 800592c:	bf0c      	ite	eq
 800592e:	2301      	moveq	r3, #1
 8005930:	2300      	movne	r3, #0
 8005932:	b2db      	uxtb	r3, r3
 8005934:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	f003 0310 	and.w	r3, r3, #16
 8005940:	2b10      	cmp	r3, #16
 8005942:	bf0c      	ite	eq
 8005944:	2301      	moveq	r3, #1
 8005946:	2300      	movne	r3, #0
 8005948:	b2db      	uxtb	r3, r3
 800594a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800594c:	e034      	b.n	80059b8 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005954:	d01a      	beq.n	800598c <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005956:	f7fc fb8d 	bl	8002074 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	683a      	ldr	r2, [r7, #0]
 8005962:	429a      	cmp	r2, r3
 8005964:	d302      	bcc.n	800596c <HAL_I2C_IsDeviceReady+0xd0>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10f      	bne.n	800598c <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005978:	f043 0220 	orr.w	r2, r3, #32
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e06b      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	f003 0320 	and.w	r3, r3, #32
 8005996:	2b20      	cmp	r3, #32
 8005998:	bf0c      	ite	eq
 800599a:	2301      	moveq	r3, #1
 800599c:	2300      	movne	r3, #0
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	f003 0310 	and.w	r3, r3, #16
 80059ac:	2b10      	cmp	r3, #16
 80059ae:	bf0c      	ite	eq
 80059b0:	2301      	moveq	r3, #1
 80059b2:	2300      	movne	r3, #0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80059b8:	7ffb      	ldrb	r3, [r7, #31]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d102      	bne.n	80059c4 <HAL_I2C_IsDeviceReady+0x128>
 80059be:	7fbb      	ldrb	r3, [r7, #30]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0c4      	beq.n	800594e <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f003 0310 	and.w	r3, r3, #16
 80059ce:	2b10      	cmp	r3, #16
 80059d0:	d01a      	beq.n	8005a08 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2200      	movs	r2, #0
 80059da:	2120      	movs	r1, #32
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f001 feab 	bl	8007738 <I2C_WaitOnFlagUntilTimeout>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e03b      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2220      	movs	r2, #32
 80059f2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	e02d      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2120      	movs	r1, #32
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f001 fe90 	bl	8007738 <I2C_WaitOnFlagUntilTimeout>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e020      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2210      	movs	r2, #16
 8005a28:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	3301      	adds	r3, #1
 8005a36:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	f63f af5a 	bhi.w	80058f6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2220      	movs	r2, #32
 8005a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4e:	f043 0220 	orr.w	r2, r3, #32
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <HAL_I2C_IsDeviceReady+0x1c8>
  }
  else
  {
    return HAL_BUSY;
 8005a62:	2302      	movs	r3, #2
  }
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3720      	adds	r7, #32
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	02002000 	.word	0x02002000
 8005a70:	02002800 	.word	0x02002800

08005a74 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d005      	beq.n	8005aa0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	68f9      	ldr	r1, [r7, #12]
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	4798      	blx	r3
  }
}
 8005aa0:	bf00      	nop
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b086      	sub	sp, #24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00f      	beq.n	8005aea <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad8:	f043 0201 	orr.w	r2, r3, #1
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ae8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00f      	beq.n	8005b14 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b02:	f043 0208 	orr.w	r2, r3, #8
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b12:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00f      	beq.n	8005b3e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00a      	beq.n	8005b3e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2c:	f043 0202 	orr.w	r2, r3, #2
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b3c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f003 030b 	and.w	r3, r3, #11
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8005b4e:	68f9      	ldr	r1, [r7, #12]
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f001 fb13 	bl	800717c <I2C_ITError>
  }
}
 8005b56:	bf00      	nop
 8005b58:	3718      	adds	r7, #24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b083      	sub	sp, #12
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005b7a:	bf00      	nop
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b083      	sub	sp, #12
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	70fb      	strb	r3, [r7, #3]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005bbe:	bf00      	nop
 8005bc0:	370c      	adds	r7, #12
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005be6:	bf00      	nop
 8005be8:	370c      	adds	r7, #12
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005bfa:	bf00      	nop
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005c0e:	bf00      	nop
 8005c10:	370c      	adds	r7, #12
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr

08005c1a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005c22:	bf00      	nop
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c3c:	b2db      	uxtb	r3, r3
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b088      	sub	sp, #32
 8005c4e:	af02      	add	r7, sp, #8
 8005c50:	60f8      	str	r0, [r7, #12]
 8005c52:	60b9      	str	r1, [r7, #8]
 8005c54:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d101      	bne.n	8005c68 <I2C_Master_ISR_IT+0x1e>
 8005c64:	2302      	movs	r3, #2
 8005c66:	e113      	b.n	8005e90 <I2C_Master_ISR_IT+0x246>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f003 0310 	and.w	r3, r3, #16
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d012      	beq.n	8005ca0 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00d      	beq.n	8005ca0 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2210      	movs	r2, #16
 8005c8a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c90:	f043 0204 	orr.w	r2, r3, #4
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f001 fb86 	bl	80073aa <I2C_Flush_TXDR>
 8005c9e:	e0e4      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	f003 0304 	and.w	r3, r3, #4
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d022      	beq.n	8005cf0 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01d      	beq.n	8005cf0 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f023 0304 	bic.w	r3, r3, #4
 8005cba:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005cee:	e0bc      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d128      	bne.n	8005d4c <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d023      	beq.n	8005d4c <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d01e      	beq.n	8005d4c <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 80a8 	beq.w	8005e6a <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	781a      	ldrb	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d34:	3b01      	subs	r3, #1
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8005d4a:	e08e      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d05c      	beq.n	8005e10 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d057      	beq.n	8005e10 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d040      	beq.n	8005dec <I2C_Master_ISR_IT+0x1a2>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d13c      	bne.n	8005dec <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d7e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	2bff      	cmp	r3, #255	@ 0xff
 8005d88:	d90e      	bls.n	8005da8 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	22ff      	movs	r2, #255	@ 0xff
 8005d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	8a79      	ldrh	r1, [r7, #18]
 8005d98:	2300      	movs	r3, #0
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f001 fe03 	bl	80079ac <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005da6:	e032      	b.n	8005e0e <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005dba:	d00b      	beq.n	8005dd4 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dc0:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005dc6:	8a79      	ldrh	r1, [r7, #18]
 8005dc8:	2000      	movs	r0, #0
 8005dca:	9000      	str	r0, [sp, #0]
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f001 fded 	bl	80079ac <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005dd2:	e01c      	b.n	8005e0e <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd8:	b2da      	uxtb	r2, r3
 8005dda:	8a79      	ldrh	r1, [r7, #18]
 8005ddc:	2300      	movs	r3, #0
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f001 fde1 	bl	80079ac <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005dea:	e010      	b.n	8005e0e <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005dfa:	d003      	beq.n	8005e04 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f000 fdb3 	bl	8006968 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e02:	e032      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005e04:	2140      	movs	r1, #64	@ 0x40
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f001 f9b8 	bl	800717c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e0c:	e02d      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
 8005e0e:	e02c      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d027      	beq.n	8005e6a <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d022      	beq.n	8005e6a <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d119      	bne.n	8005e62 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e3c:	d015      	beq.n	8005e6a <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e42:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005e46:	d108      	bne.n	8005e5a <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e56:	605a      	str	r2, [r3, #4]
 8005e58:	e007      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 fd84 	bl	8006968 <I2C_ITMasterSeqCplt>
 8005e60:	e003      	b.n	8005e6a <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005e62:	2140      	movs	r1, #64	@ 0x40
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f001 f989 	bl	800717c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f003 0320 	and.w	r3, r3, #32
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005e7e:	6979      	ldr	r1, [r7, #20]
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f000 fe0b 	bl	8006a9c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3718      	adds	r7, #24
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d101      	bne.n	8005ebc <I2C_Slave_ISR_IT+0x24>
 8005eb8:	2302      	movs	r3, #2
 8005eba:	e0e2      	b.n	8006082 <I2C_Slave_ISR_IT+0x1ea>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	f003 0320 	and.w	r3, r3, #32
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d009      	beq.n	8005ee2 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d004      	beq.n	8005ee2 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005ed8:	6939      	ldr	r1, [r7, #16]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 fea6 	bl	8006c2c <I2C_ITSlaveCplt>
 8005ee0:	e0ca      	b.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	f003 0310 	and.w	r3, r3, #16
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d04b      	beq.n	8005f84 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d046      	beq.n	8005f84 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d128      	bne.n	8005f52 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b28      	cmp	r3, #40	@ 0x28
 8005f0a:	d108      	bne.n	8005f1e <I2C_Slave_ISR_IT+0x86>
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f12:	d104      	bne.n	8005f1e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005f14:	6939      	ldr	r1, [r7, #16]
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f001 f8dc 	bl	80070d4 <I2C_ITListenCplt>
 8005f1c:	e031      	b.n	8005f82 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b29      	cmp	r3, #41	@ 0x29
 8005f28:	d10e      	bne.n	8005f48 <I2C_Slave_ISR_IT+0xb0>
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f30:	d00a      	beq.n	8005f48 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2210      	movs	r2, #16
 8005f38:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f001 fa35 	bl	80073aa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 fd4e 	bl	80069e2 <I2C_ITSlaveSeqCplt>
 8005f46:	e01c      	b.n	8005f82 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2210      	movs	r2, #16
 8005f4e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005f50:	e08f      	b.n	8006072 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2210      	movs	r2, #16
 8005f58:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f5e:	f043 0204 	orr.w	r2, r3, #4
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d003      	beq.n	8005f74 <I2C_Slave_ISR_IT+0xdc>
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f72:	d17e      	bne.n	8006072 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f78:	4619      	mov	r1, r3
 8005f7a:	68f8      	ldr	r0, [r7, #12]
 8005f7c:	f001 f8fe 	bl	800717c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005f80:	e077      	b.n	8006072 <I2C_Slave_ISR_IT+0x1da>
 8005f82:	e076      	b.n	8006072 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d02f      	beq.n	8005fee <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d02a      	beq.n	8005fee <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d018      	beq.n	8005fd4 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fac:	b2d2      	uxtb	r2, r2
 8005fae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb4:	1c5a      	adds	r2, r3, #1
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d14b      	bne.n	8006076 <I2C_Slave_ISR_IT+0x1de>
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005fe4:	d047      	beq.n	8006076 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 fcfb 	bl	80069e2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005fec:	e043      	b.n	8006076 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d009      	beq.n	800600c <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d004      	beq.n	800600c <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006002:	6939      	ldr	r1, [r7, #16]
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 fc2b 	bl	8006860 <I2C_ITAddrCplt>
 800600a:	e035      	b.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d030      	beq.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800601c:	2b00      	cmp	r3, #0
 800601e:	d02b      	beq.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006024:	b29b      	uxth	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d018      	beq.n	800605c <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602e:	781a      	ldrb	r2, [r3, #0]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006044:	b29b      	uxth	r3, r3
 8006046:	3b01      	subs	r3, #1
 8006048:	b29a      	uxth	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	851a      	strh	r2, [r3, #40]	@ 0x28
 800605a:	e00d      	b.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006062:	d002      	beq.n	800606a <I2C_Slave_ISR_IT+0x1d2>
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 fcb9 	bl	80069e2 <I2C_ITSlaveSeqCplt>
 8006070:	e002      	b.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006072:	bf00      	nop
 8006074:	e000      	b.n	8006078 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006076:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3718      	adds	r7, #24
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800608a:	b580      	push	{r7, lr}
 800608c:	b088      	sub	sp, #32
 800608e:	af02      	add	r7, sp, #8
 8006090:	60f8      	str	r0, [r7, #12]
 8006092:	60b9      	str	r1, [r7, #8]
 8006094:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <I2C_Master_ISR_DMA+0x1a>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e0d9      	b.n	8006258 <I2C_Master_ISR_DMA+0x1ce>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f003 0310 	and.w	r3, r3, #16
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d016      	beq.n	80060e4 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d011      	beq.n	80060e4 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2210      	movs	r2, #16
 80060c6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060cc:	f043 0204 	orr.w	r2, r3, #4
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80060d4:	2120      	movs	r1, #32
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f001 fc9a 	bl	8007a10 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f001 f964 	bl	80073aa <I2C_Flush_TXDR>
 80060e2:	e0b4      	b.n	800624e <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d071      	beq.n	80061d2 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d06c      	beq.n	80061d2 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006106:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610c:	b29b      	uxth	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d04e      	beq.n	80061b0 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	b29b      	uxth	r3, r3
 800611a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800611e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006124:	b29b      	uxth	r3, r3
 8006126:	2bff      	cmp	r3, #255	@ 0xff
 8006128:	d906      	bls.n	8006138 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	22ff      	movs	r2, #255	@ 0xff
 800612e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8006130:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006134:	617b      	str	r3, [r7, #20]
 8006136:	e010      	b.n	800615a <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800613c:	b29a      	uxth	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006146:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800614a:	d003      	beq.n	8006154 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006150:	617b      	str	r3, [r7, #20]
 8006152:	e002      	b.n	800615a <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006154:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006158:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800615e:	b2da      	uxtb	r2, r3
 8006160:	8a79      	ldrh	r1, [r7, #18]
 8006162:	2300      	movs	r3, #0
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f001 fc1f 	bl	80079ac <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006172:	b29a      	uxth	r2, r3
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	b29a      	uxth	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b22      	cmp	r3, #34	@ 0x22
 800618a:	d108      	bne.n	800619e <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800619a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800619c:	e057      	b.n	800624e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061ac:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80061ae:	e04e      	b.n	800624e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061be:	d003      	beq.n	80061c8 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 fbd1 	bl	8006968 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80061c6:	e042      	b.n	800624e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80061c8:	2140      	movs	r1, #64	@ 0x40
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f000 ffd6 	bl	800717c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80061d0:	e03d      	b.n	800624e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d028      	beq.n	800622e <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d023      	beq.n	800622e <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d119      	bne.n	8006224 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061fe:	d025      	beq.n	800624c <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006208:	d108      	bne.n	800621c <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006218:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800621a:	e017      	b.n	800624c <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f000 fba3 	bl	8006968 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006222:	e013      	b.n	800624c <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006224:	2140      	movs	r1, #64	@ 0x40
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f000 ffa8 	bl	800717c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800622c:	e00e      	b.n	800624c <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	f003 0320 	and.w	r3, r3, #32
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800623e:	2b00      	cmp	r3, #0
 8006240:	d005      	beq.n	800624e <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006242:	68b9      	ldr	r1, [r7, #8]
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f000 fc29 	bl	8006a9c <I2C_ITMasterCplt>
 800624a:	e000      	b.n	800624e <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800624c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3718      	adds	r7, #24
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b088      	sub	sp, #32
 8006264:	af02      	add	r7, sp, #8
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800626c:	4b8d      	ldr	r3, [pc, #564]	@ (80064a4 <I2C_Mem_ISR_DMA+0x244>)
 800626e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006276:	2b01      	cmp	r3, #1
 8006278:	d101      	bne.n	800627e <I2C_Mem_ISR_DMA+0x1e>
 800627a:	2302      	movs	r3, #2
 800627c:	e10e      	b.n	800649c <I2C_Mem_ISR_DMA+0x23c>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b00      	cmp	r3, #0
 800628e:	d016      	beq.n	80062be <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006296:	2b00      	cmp	r3, #0
 8006298:	d011      	beq.n	80062be <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	2210      	movs	r2, #16
 80062a0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a6:	f043 0204 	orr.w	r2, r3, #4
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80062ae:	2120      	movs	r1, #32
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f001 fbad 	bl	8007a10 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f001 f877 	bl	80073aa <I2C_Flush_TXDR>
 80062bc:	e0e9      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00e      	beq.n	80062e6 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d009      	beq.n	80062e6 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80062da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f04f 32ff 	mov.w	r2, #4294967295
 80062e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80062e4:	e0d5      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d05f      	beq.n	80063b0 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d05a      	beq.n	80063b0 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80062fa:	2101      	movs	r1, #1
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f001 fc0b 	bl	8007b18 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006302:	2110      	movs	r1, #16
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f001 fb83 	bl	8007a10 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630e:	b29b      	uxth	r3, r3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d048      	beq.n	80063a6 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006318:	b29b      	uxth	r3, r3
 800631a:	2bff      	cmp	r3, #255	@ 0xff
 800631c:	d910      	bls.n	8006340 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	22ff      	movs	r2, #255	@ 0xff
 8006322:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006328:	b299      	uxth	r1, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800632e:	b2da      	uxtb	r2, r3
 8006330:	2300      	movs	r3, #0
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f001 fb37 	bl	80079ac <I2C_TransferConfig>
 800633e:	e011      	b.n	8006364 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006344:	b29a      	uxth	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800634e:	b299      	uxth	r1, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006354:	b2da      	uxtb	r2, r3
 8006356:	2300      	movs	r3, #0
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f001 fb24 	bl	80079ac <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006368:	b29a      	uxth	r2, r3
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	b29a      	uxth	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b22      	cmp	r3, #34	@ 0x22
 8006380:	d108      	bne.n	8006394 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006390:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006392:	e07e      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063a2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80063a4:	e075      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80063a6:	2140      	movs	r1, #64	@ 0x40
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f000 fee7 	bl	800717c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80063ae:	e070      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d05d      	beq.n	8006476 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d058      	beq.n	8006476 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80063c4:	2101      	movs	r1, #1
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f001 fba6 	bl	8007b18 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80063cc:	2110      	movs	r1, #16
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f001 fb1e 	bl	8007a10 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b22      	cmp	r3, #34	@ 0x22
 80063de:	d101      	bne.n	80063e4 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 80063e0:	4b31      	ldr	r3, [pc, #196]	@ (80064a8 <I2C_Mem_ISR_DMA+0x248>)
 80063e2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	2bff      	cmp	r3, #255	@ 0xff
 80063ec:	d910      	bls.n	8006410 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	22ff      	movs	r2, #255	@ 0xff
 80063f2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063f8:	b299      	uxth	r1, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f001 facf 	bl	80079ac <I2C_TransferConfig>
 800640e:	e011      	b.n	8006434 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006414:	b29a      	uxth	r2, r3
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800641e:	b299      	uxth	r1, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006424:	b2da      	uxtb	r2, r3
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	9300      	str	r3, [sp, #0]
 800642a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	f001 fabc 	bl	80079ac <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006438:	b29a      	uxth	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	b29a      	uxth	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b22      	cmp	r3, #34	@ 0x22
 8006450:	d108      	bne.n	8006464 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006460:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006462:	e016      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006472:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006474:	e00d      	b.n	8006492 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f003 0320 	and.w	r3, r3, #32
 800647c:	2b00      	cmp	r3, #0
 800647e:	d008      	beq.n	8006492 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800648a:	68b9      	ldr	r1, [r7, #8]
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 fb05 	bl	8006a9c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	80002000 	.word	0x80002000
 80064a8:	80002400 	.word	0x80002400

080064ac <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064bc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80064be:	2300      	movs	r3, #0
 80064c0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <I2C_Slave_ISR_DMA+0x24>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e1c2      	b.n	8006856 <I2C_Slave_ISR_DMA+0x3aa>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f003 0320 	and.w	r3, r3, #32
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d009      	beq.n	80064f6 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d004      	beq.n	80064f6 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80064ec:	68b9      	ldr	r1, [r7, #8]
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	f000 fb9c 	bl	8006c2c <I2C_ITSlaveCplt>
 80064f4:	e1aa      	b.n	800684c <I2C_Slave_ISR_DMA+0x3a0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	f003 0310 	and.w	r3, r3, #16
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 8197 	beq.w	8006830 <I2C_Slave_ISR_DMA+0x384>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 8191 	beq.w	8006830 <I2C_Slave_ISR_DMA+0x384>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d105      	bne.n	8006524 <I2C_Slave_ISR_DMA+0x78>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 817f 	beq.w	8006822 <I2C_Slave_ISR_DMA+0x376>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006528:	2b00      	cmp	r3, #0
 800652a:	d07b      	beq.n	8006624 <I2C_Slave_ISR_DMA+0x178>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006532:	2b00      	cmp	r3, #0
 8006534:	d076      	beq.n	8006624 <I2C_Slave_ISR_DMA+0x178>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a74      	ldr	r2, [pc, #464]	@ (8006710 <I2C_Slave_ISR_DMA+0x264>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d059      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a72      	ldr	r2, [pc, #456]	@ (8006714 <I2C_Slave_ISR_DMA+0x268>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d053      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a70      	ldr	r2, [pc, #448]	@ (8006718 <I2C_Slave_ISR_DMA+0x26c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d04d      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a6e      	ldr	r2, [pc, #440]	@ (800671c <I2C_Slave_ISR_DMA+0x270>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d047      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a6c      	ldr	r2, [pc, #432]	@ (8006720 <I2C_Slave_ISR_DMA+0x274>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d041      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a6a      	ldr	r2, [pc, #424]	@ (8006724 <I2C_Slave_ISR_DMA+0x278>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d03b      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a68      	ldr	r2, [pc, #416]	@ (8006728 <I2C_Slave_ISR_DMA+0x27c>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d035      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a66      	ldr	r2, [pc, #408]	@ (800672c <I2C_Slave_ISR_DMA+0x280>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d02f      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a64      	ldr	r2, [pc, #400]	@ (8006730 <I2C_Slave_ISR_DMA+0x284>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d029      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a62      	ldr	r2, [pc, #392]	@ (8006734 <I2C_Slave_ISR_DMA+0x288>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d023      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a60      	ldr	r2, [pc, #384]	@ (8006738 <I2C_Slave_ISR_DMA+0x28c>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d01d      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a5e      	ldr	r2, [pc, #376]	@ (800673c <I2C_Slave_ISR_DMA+0x290>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d017      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a5c      	ldr	r2, [pc, #368]	@ (8006740 <I2C_Slave_ISR_DMA+0x294>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d011      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a5a      	ldr	r2, [pc, #360]	@ (8006744 <I2C_Slave_ISR_DMA+0x298>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d00b      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a58      	ldr	r2, [pc, #352]	@ (8006748 <I2C_Slave_ISR_DMA+0x29c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d005      	beq.n	80065f6 <I2C_Slave_ISR_DMA+0x14a>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a56      	ldr	r2, [pc, #344]	@ (800674c <I2C_Slave_ISR_DMA+0x2a0>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d109      	bne.n	800660a <I2C_Slave_ISR_DMA+0x15e>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	bf0c      	ite	eq
 8006602:	2301      	moveq	r3, #1
 8006604:	2300      	movne	r3, #0
 8006606:	b2db      	uxtb	r3, r3
 8006608:	e008      	b.n	800661c <I2C_Slave_ISR_DMA+0x170>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	bf0c      	ite	eq
 8006616:	2301      	moveq	r3, #1
 8006618:	2300      	movne	r3, #0
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <I2C_Slave_ISR_DMA+0x178>
          {
            treatdmanack = 1U;
 8006620:	2301      	movs	r3, #1
 8006622:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006628:	2b00      	cmp	r3, #0
 800662a:	f000 809e 	beq.w	800676a <I2C_Slave_ISR_DMA+0x2be>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006634:	2b00      	cmp	r3, #0
 8006636:	f000 8098 	beq.w	800676a <I2C_Slave_ISR_DMA+0x2be>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a33      	ldr	r2, [pc, #204]	@ (8006710 <I2C_Slave_ISR_DMA+0x264>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d059      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a31      	ldr	r2, [pc, #196]	@ (8006714 <I2C_Slave_ISR_DMA+0x268>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d053      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a2f      	ldr	r2, [pc, #188]	@ (8006718 <I2C_Slave_ISR_DMA+0x26c>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d04d      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a2d      	ldr	r2, [pc, #180]	@ (800671c <I2C_Slave_ISR_DMA+0x270>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d047      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a2b      	ldr	r2, [pc, #172]	@ (8006720 <I2C_Slave_ISR_DMA+0x274>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d041      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a29      	ldr	r2, [pc, #164]	@ (8006724 <I2C_Slave_ISR_DMA+0x278>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d03b      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a27      	ldr	r2, [pc, #156]	@ (8006728 <I2C_Slave_ISR_DMA+0x27c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d035      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a25      	ldr	r2, [pc, #148]	@ (800672c <I2C_Slave_ISR_DMA+0x280>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d02f      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a23      	ldr	r2, [pc, #140]	@ (8006730 <I2C_Slave_ISR_DMA+0x284>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d029      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a21      	ldr	r2, [pc, #132]	@ (8006734 <I2C_Slave_ISR_DMA+0x288>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d023      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006738 <I2C_Slave_ISR_DMA+0x28c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d01d      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a1d      	ldr	r2, [pc, #116]	@ (800673c <I2C_Slave_ISR_DMA+0x290>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d017      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006740 <I2C_Slave_ISR_DMA+0x294>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d011      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a19      	ldr	r2, [pc, #100]	@ (8006744 <I2C_Slave_ISR_DMA+0x298>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d00b      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a17      	ldr	r2, [pc, #92]	@ (8006748 <I2C_Slave_ISR_DMA+0x29c>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d005      	beq.n	80066fa <I2C_Slave_ISR_DMA+0x24e>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a15      	ldr	r2, [pc, #84]	@ (800674c <I2C_Slave_ISR_DMA+0x2a0>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d12a      	bne.n	8006750 <I2C_Slave_ISR_DMA+0x2a4>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	bf0c      	ite	eq
 8006706:	2301      	moveq	r3, #1
 8006708:	2300      	movne	r3, #0
 800670a:	b2db      	uxtb	r3, r3
 800670c:	e029      	b.n	8006762 <I2C_Slave_ISR_DMA+0x2b6>
 800670e:	bf00      	nop
 8006710:	40020010 	.word	0x40020010
 8006714:	40020028 	.word	0x40020028
 8006718:	40020040 	.word	0x40020040
 800671c:	40020058 	.word	0x40020058
 8006720:	40020070 	.word	0x40020070
 8006724:	40020088 	.word	0x40020088
 8006728:	400200a0 	.word	0x400200a0
 800672c:	400200b8 	.word	0x400200b8
 8006730:	40020410 	.word	0x40020410
 8006734:	40020428 	.word	0x40020428
 8006738:	40020440 	.word	0x40020440
 800673c:	40020458 	.word	0x40020458
 8006740:	40020470 	.word	0x40020470
 8006744:	40020488 	.word	0x40020488
 8006748:	400204a0 	.word	0x400204a0
 800674c:	400204b8 	.word	0x400204b8
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	bf0c      	ite	eq
 800675c:	2301      	moveq	r3, #1
 800675e:	2300      	movne	r3, #0
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <I2C_Slave_ISR_DMA+0x2be>
          {
            treatdmanack = 1U;
 8006766:	2301      	movs	r3, #1
 8006768:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d128      	bne.n	80067c2 <I2C_Slave_ISR_DMA+0x316>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b28      	cmp	r3, #40	@ 0x28
 800677a:	d108      	bne.n	800678e <I2C_Slave_ISR_DMA+0x2e2>
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006782:	d104      	bne.n	800678e <I2C_Slave_ISR_DMA+0x2e2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006784:	68b9      	ldr	r1, [r7, #8]
 8006786:	68f8      	ldr	r0, [r7, #12]
 8006788:	f000 fca4 	bl	80070d4 <I2C_ITListenCplt>
 800678c:	e048      	b.n	8006820 <I2C_Slave_ISR_DMA+0x374>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b29      	cmp	r3, #41	@ 0x29
 8006798:	d10e      	bne.n	80067b8 <I2C_Slave_ISR_DMA+0x30c>
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80067a0:	d00a      	beq.n	80067b8 <I2C_Slave_ISR_DMA+0x30c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2210      	movs	r2, #16
 80067a8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 fdfd 	bl	80073aa <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 f916 	bl	80069e2 <I2C_ITSlaveSeqCplt>
 80067b6:	e033      	b.n	8006820 <I2C_Slave_ISR_DMA+0x374>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2210      	movs	r2, #16
 80067be:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80067c0:	e034      	b.n	800682c <I2C_Slave_ISR_DMA+0x380>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2210      	movs	r2, #16
 80067c8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ce:	f043 0204 	orr.w	r2, r3, #4
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067dc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <I2C_Slave_ISR_DMA+0x340>
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ea:	d11f      	bne.n	800682c <I2C_Slave_ISR_DMA+0x380>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80067ec:	7dfb      	ldrb	r3, [r7, #23]
 80067ee:	2b21      	cmp	r3, #33	@ 0x21
 80067f0:	d002      	beq.n	80067f8 <I2C_Slave_ISR_DMA+0x34c>
 80067f2:	7dfb      	ldrb	r3, [r7, #23]
 80067f4:	2b29      	cmp	r3, #41	@ 0x29
 80067f6:	d103      	bne.n	8006800 <I2C_Slave_ISR_DMA+0x354>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2221      	movs	r2, #33	@ 0x21
 80067fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80067fe:	e008      	b.n	8006812 <I2C_Slave_ISR_DMA+0x366>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006800:	7dfb      	ldrb	r3, [r7, #23]
 8006802:	2b22      	cmp	r3, #34	@ 0x22
 8006804:	d002      	beq.n	800680c <I2C_Slave_ISR_DMA+0x360>
 8006806:	7dfb      	ldrb	r3, [r7, #23]
 8006808:	2b2a      	cmp	r3, #42	@ 0x2a
 800680a:	d102      	bne.n	8006812 <I2C_Slave_ISR_DMA+0x366>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2222      	movs	r2, #34	@ 0x22
 8006810:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006816:	4619      	mov	r1, r3
 8006818:	68f8      	ldr	r0, [r7, #12]
 800681a:	f000 fcaf 	bl	800717c <I2C_ITError>
      if (treatdmanack == 1U)
 800681e:	e005      	b.n	800682c <I2C_Slave_ISR_DMA+0x380>
 8006820:	e004      	b.n	800682c <I2C_Slave_ISR_DMA+0x380>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2210      	movs	r2, #16
 8006828:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800682a:	e00f      	b.n	800684c <I2C_Slave_ISR_DMA+0x3a0>
      if (treatdmanack == 1U)
 800682c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800682e:	e00d      	b.n	800684c <I2C_Slave_ISR_DMA+0x3a0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f003 0308 	and.w	r3, r3, #8
 8006836:	2b00      	cmp	r3, #0
 8006838:	d008      	beq.n	800684c <I2C_Slave_ISR_DMA+0x3a0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006840:	2b00      	cmp	r3, #0
 8006842:	d003      	beq.n	800684c <I2C_Slave_ISR_DMA+0x3a0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006844:	68b9      	ldr	r1, [r7, #8]
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f000 f80a 	bl	8006860 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3720      	adds	r7, #32
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop

08006860 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006870:	b2db      	uxtb	r3, r3
 8006872:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006876:	2b28      	cmp	r3, #40	@ 0x28
 8006878:	d16a      	bne.n	8006950 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	699b      	ldr	r3, [r3, #24]
 8006880:	0c1b      	lsrs	r3, r3, #16
 8006882:	b2db      	uxtb	r3, r3
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	0c1b      	lsrs	r3, r3, #16
 8006892:	b29b      	uxth	r3, r3
 8006894:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006898:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068a6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80068b4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d138      	bne.n	8006930 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80068be:	897b      	ldrh	r3, [r7, #10]
 80068c0:	09db      	lsrs	r3, r3, #7
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	89bb      	ldrh	r3, [r7, #12]
 80068c6:	4053      	eors	r3, r2
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	f003 0306 	and.w	r3, r3, #6
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d11c      	bne.n	800690c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80068d2:	897b      	ldrh	r3, [r7, #10]
 80068d4:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068da:	1c5a      	adds	r2, r3, #1
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d13b      	bne.n	8006960 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2208      	movs	r2, #8
 80068f4:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80068fe:	89ba      	ldrh	r2, [r7, #12]
 8006900:	7bfb      	ldrb	r3, [r7, #15]
 8006902:	4619      	mov	r1, r3
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f7ff f952 	bl	8005bae <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800690a:	e029      	b.n	8006960 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800690c:	893b      	ldrh	r3, [r7, #8]
 800690e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006910:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f001 f8ff 	bl	8007b18 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006922:	89ba      	ldrh	r2, [r7, #12]
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	4619      	mov	r1, r3
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f7ff f940 	bl	8005bae <HAL_I2C_AddrCallback>
}
 800692e:	e017      	b.n	8006960 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006930:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f001 f8ef 	bl	8007b18 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006942:	89ba      	ldrh	r2, [r7, #12]
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	4619      	mov	r1, r3
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f7ff f930 	bl	8005bae <HAL_I2C_AddrCallback>
}
 800694e:	e007      	b.n	8006960 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2208      	movs	r2, #8
 8006956:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006960:	bf00      	nop
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800697e:	b2db      	uxtb	r3, r3
 8006980:	2b21      	cmp	r3, #33	@ 0x21
 8006982:	d115      	bne.n	80069b0 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2220      	movs	r2, #32
 8006988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2211      	movs	r2, #17
 8006990:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006998:	2101      	movs	r1, #1
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f001 f8bc 	bl	8007b18 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff f8d8 	bl	8005b5e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80069ae:	e014      	b.n	80069da <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2220      	movs	r2, #32
 80069b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2212      	movs	r2, #18
 80069bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80069c4:	2102      	movs	r1, #2
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f001 f8a6 	bl	8007b18 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f7ff f8cc 	bl	8005b72 <HAL_I2C_MasterRxCpltCallback>
}
 80069da:	bf00      	nop
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b084      	sub	sp, #16
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d008      	beq.n	8006a16 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	e00c      	b.n	8006a30 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d007      	beq.n	8006a30 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a2e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b29      	cmp	r3, #41	@ 0x29
 8006a3a:	d112      	bne.n	8006a62 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2228      	movs	r2, #40	@ 0x28
 8006a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2221      	movs	r2, #33	@ 0x21
 8006a48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006a4a:	2101      	movs	r1, #1
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f001 f863 	bl	8007b18 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7ff f893 	bl	8005b86 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006a60:	e017      	b.n	8006a92 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a6c:	d111      	bne.n	8006a92 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2228      	movs	r2, #40	@ 0x28
 8006a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2222      	movs	r2, #34	@ 0x22
 8006a7a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006a7c:	2102      	movs	r1, #2
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f001 f84a 	bl	8007b18 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f7ff f884 	bl	8005b9a <HAL_I2C_SlaveRxCpltCallback>
}
 8006a92:	bf00      	nop
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
	...

08006a9c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2220      	movs	r2, #32
 8006ab0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b21      	cmp	r3, #33	@ 0x21
 8006abc:	d107      	bne.n	8006ace <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006abe:	2101      	movs	r1, #1
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f001 f829 	bl	8007b18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2211      	movs	r2, #17
 8006aca:	631a      	str	r2, [r3, #48]	@ 0x30
 8006acc:	e00c      	b.n	8006ae8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	2b22      	cmp	r3, #34	@ 0x22
 8006ad8:	d106      	bne.n	8006ae8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006ada:	2102      	movs	r1, #2
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f001 f81b 	bl	8007b18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2212      	movs	r2, #18
 8006ae6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6859      	ldr	r1, [r3, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	4b4c      	ldr	r3, [pc, #304]	@ (8006c24 <I2C_ITMasterCplt+0x188>)
 8006af4:	400b      	ands	r3, r1
 8006af6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a49      	ldr	r2, [pc, #292]	@ (8006c28 <I2C_ITMasterCplt+0x18c>)
 8006b02:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f003 0310 	and.w	r3, r3, #16
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d009      	beq.n	8006b22 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2210      	movs	r2, #16
 8006b14:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b1a:	f043 0204 	orr.w	r2, r3, #4
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	2b60      	cmp	r3, #96	@ 0x60
 8006b2c:	d10a      	bne.n	8006b44 <I2C_ITMasterCplt+0xa8>
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d005      	beq.n	8006b44 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8006b42:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 fc30 	bl	80073aa <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b4e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b60      	cmp	r3, #96	@ 0x60
 8006b5a:	d002      	beq.n	8006b62 <I2C_ITMasterCplt+0xc6>
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d006      	beq.n	8006b70 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 fb07 	bl	800717c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b6e:	e054      	b.n	8006c1a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b21      	cmp	r3, #33	@ 0x21
 8006b7a:	d124      	bne.n	8006bc6 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b40      	cmp	r3, #64	@ 0x40
 8006b94:	d10b      	bne.n	8006bae <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f7ff f819 	bl	8005bde <HAL_I2C_MemTxCpltCallback>
}
 8006bac:	e035      	b.n	8006c1a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f7fe ffcd 	bl	8005b5e <HAL_I2C_MasterTxCpltCallback>
}
 8006bc4:	e029      	b.n	8006c1a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b22      	cmp	r3, #34	@ 0x22
 8006bd0:	d123      	bne.n	8006c1a <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2220      	movs	r2, #32
 8006bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b40      	cmp	r3, #64	@ 0x40
 8006bea:	d10b      	bne.n	8006c04 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f7fe fff8 	bl	8005bf2 <HAL_I2C_MemRxCpltCallback>
}
 8006c02:	e00a      	b.n	8006c1a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f7fe ffac 	bl	8005b72 <HAL_I2C_MasterRxCpltCallback>
}
 8006c1a:	bf00      	nop
 8006c1c:	3718      	adds	r7, #24
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	fe00e800 	.word	0xfe00e800
 8006c28:	ffff0000 	.word	0xffff0000

08006c2c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b086      	sub	sp, #24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c46:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c4e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2220      	movs	r2, #32
 8006c56:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006c58:	7afb      	ldrb	r3, [r7, #11]
 8006c5a:	2b21      	cmp	r3, #33	@ 0x21
 8006c5c:	d002      	beq.n	8006c64 <I2C_ITSlaveCplt+0x38>
 8006c5e:	7afb      	ldrb	r3, [r7, #11]
 8006c60:	2b29      	cmp	r3, #41	@ 0x29
 8006c62:	d108      	bne.n	8006c76 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006c64:	f248 0101 	movw	r1, #32769	@ 0x8001
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 ff55 	bl	8007b18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2221      	movs	r2, #33	@ 0x21
 8006c72:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c74:	e019      	b.n	8006caa <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006c76:	7afb      	ldrb	r3, [r7, #11]
 8006c78:	2b22      	cmp	r3, #34	@ 0x22
 8006c7a:	d002      	beq.n	8006c82 <I2C_ITSlaveCplt+0x56>
 8006c7c:	7afb      	ldrb	r3, [r7, #11]
 8006c7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c80:	d108      	bne.n	8006c94 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006c82:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 ff46 	bl	8007b18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2222      	movs	r2, #34	@ 0x22
 8006c90:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c92:	e00a      	b.n	8006caa <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006c94:	7afb      	ldrb	r3, [r7, #11]
 8006c96:	2b28      	cmp	r3, #40	@ 0x28
 8006c98:	d107      	bne.n	8006caa <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006c9a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 ff3a 	bl	8007b18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006cb8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	6859      	ldr	r1, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	4b7f      	ldr	r3, [pc, #508]	@ (8006ec4 <I2C_ITSlaveCplt+0x298>)
 8006cc6:	400b      	ands	r3, r1
 8006cc8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fb6d 	bl	80073aa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d07a      	beq.n	8006dd0 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006ce8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f000 8111 	beq.w	8006f16 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a73      	ldr	r2, [pc, #460]	@ (8006ec8 <I2C_ITSlaveCplt+0x29c>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d059      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a71      	ldr	r2, [pc, #452]	@ (8006ecc <I2C_ITSlaveCplt+0x2a0>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d053      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a6f      	ldr	r2, [pc, #444]	@ (8006ed0 <I2C_ITSlaveCplt+0x2a4>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d04d      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a6d      	ldr	r2, [pc, #436]	@ (8006ed4 <I2C_ITSlaveCplt+0x2a8>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d047      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a6b      	ldr	r2, [pc, #428]	@ (8006ed8 <I2C_ITSlaveCplt+0x2ac>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d041      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a69      	ldr	r2, [pc, #420]	@ (8006edc <I2C_ITSlaveCplt+0x2b0>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d03b      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a67      	ldr	r2, [pc, #412]	@ (8006ee0 <I2C_ITSlaveCplt+0x2b4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d035      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a65      	ldr	r2, [pc, #404]	@ (8006ee4 <I2C_ITSlaveCplt+0x2b8>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d02f      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a63      	ldr	r2, [pc, #396]	@ (8006ee8 <I2C_ITSlaveCplt+0x2bc>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d029      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a61      	ldr	r2, [pc, #388]	@ (8006eec <I2C_ITSlaveCplt+0x2c0>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d023      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a5f      	ldr	r2, [pc, #380]	@ (8006ef0 <I2C_ITSlaveCplt+0x2c4>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d01d      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a5d      	ldr	r2, [pc, #372]	@ (8006ef4 <I2C_ITSlaveCplt+0x2c8>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d017      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a5b      	ldr	r2, [pc, #364]	@ (8006ef8 <I2C_ITSlaveCplt+0x2cc>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d011      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a59      	ldr	r2, [pc, #356]	@ (8006efc <I2C_ITSlaveCplt+0x2d0>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d00b      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a57      	ldr	r2, [pc, #348]	@ (8006f00 <I2C_ITSlaveCplt+0x2d4>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d005      	beq.n	8006db4 <I2C_ITSlaveCplt+0x188>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a55      	ldr	r2, [pc, #340]	@ (8006f04 <I2C_ITSlaveCplt+0x2d8>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d105      	bne.n	8006dc0 <I2C_ITSlaveCplt+0x194>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	e004      	b.n	8006dca <I2C_ITSlaveCplt+0x19e>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8006dce:	e0a2      	b.n	8006f16 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f000 809d 	beq.w	8006f16 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006dea:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f000 8090 	beq.w	8006f16 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a32      	ldr	r2, [pc, #200]	@ (8006ec8 <I2C_ITSlaveCplt+0x29c>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d059      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a30      	ldr	r2, [pc, #192]	@ (8006ecc <I2C_ITSlaveCplt+0x2a0>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d053      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a2e      	ldr	r2, [pc, #184]	@ (8006ed0 <I2C_ITSlaveCplt+0x2a4>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d04d      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a2c      	ldr	r2, [pc, #176]	@ (8006ed4 <I2C_ITSlaveCplt+0x2a8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d047      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ed8 <I2C_ITSlaveCplt+0x2ac>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d041      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a28      	ldr	r2, [pc, #160]	@ (8006edc <I2C_ITSlaveCplt+0x2b0>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d03b      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a26      	ldr	r2, [pc, #152]	@ (8006ee0 <I2C_ITSlaveCplt+0x2b4>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d035      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a24      	ldr	r2, [pc, #144]	@ (8006ee4 <I2C_ITSlaveCplt+0x2b8>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d02f      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a22      	ldr	r2, [pc, #136]	@ (8006ee8 <I2C_ITSlaveCplt+0x2bc>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d029      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a20      	ldr	r2, [pc, #128]	@ (8006eec <I2C_ITSlaveCplt+0x2c0>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d023      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a1e      	ldr	r2, [pc, #120]	@ (8006ef0 <I2C_ITSlaveCplt+0x2c4>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d01d      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef4 <I2C_ITSlaveCplt+0x2c8>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d017      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ef8 <I2C_ITSlaveCplt+0x2cc>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d011      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a18      	ldr	r2, [pc, #96]	@ (8006efc <I2C_ITSlaveCplt+0x2d0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00b      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a16      	ldr	r2, [pc, #88]	@ (8006f00 <I2C_ITSlaveCplt+0x2d4>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d005      	beq.n	8006eb6 <I2C_ITSlaveCplt+0x28a>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a14      	ldr	r2, [pc, #80]	@ (8006f04 <I2C_ITSlaveCplt+0x2d8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d128      	bne.n	8006f08 <I2C_ITSlaveCplt+0x2dc>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	e027      	b.n	8006f12 <I2C_ITSlaveCplt+0x2e6>
 8006ec2:	bf00      	nop
 8006ec4:	fe00e800 	.word	0xfe00e800
 8006ec8:	40020010 	.word	0x40020010
 8006ecc:	40020028 	.word	0x40020028
 8006ed0:	40020040 	.word	0x40020040
 8006ed4:	40020058 	.word	0x40020058
 8006ed8:	40020070 	.word	0x40020070
 8006edc:	40020088 	.word	0x40020088
 8006ee0:	400200a0 	.word	0x400200a0
 8006ee4:	400200b8 	.word	0x400200b8
 8006ee8:	40020410 	.word	0x40020410
 8006eec:	40020428 	.word	0x40020428
 8006ef0:	40020440 	.word	0x40020440
 8006ef4:	40020458 	.word	0x40020458
 8006ef8:	40020470 	.word	0x40020470
 8006efc:	40020488 	.word	0x40020488
 8006f00:	400204a0 	.word	0x400204a0
 8006f04:	400204b8 	.word	0x400204b8
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f003 0304 	and.w	r3, r3, #4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d020      	beq.n	8006f62 <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f023 0304 	bic.w	r3, r3, #4
 8006f26:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f32:	b2d2      	uxtb	r2, r2
 8006f34:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3a:	1c5a      	adds	r2, r3, #1
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00c      	beq.n	8006f62 <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d005      	beq.n	8006f78 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f70:	f043 0204 	orr.w	r2, r3, #4
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	f003 0310 	and.w	r3, r3, #16
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d049      	beq.n	8007016 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d044      	beq.n	8007016 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d128      	bne.n	8006fe8 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b28      	cmp	r3, #40	@ 0x28
 8006fa0:	d108      	bne.n	8006fb4 <I2C_ITSlaveCplt+0x388>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fa8:	d104      	bne.n	8006fb4 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006faa:	6979      	ldr	r1, [r7, #20]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f891 	bl	80070d4 <I2C_ITListenCplt>
 8006fb2:	e030      	b.n	8007016 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	2b29      	cmp	r3, #41	@ 0x29
 8006fbe:	d10e      	bne.n	8006fde <I2C_ITSlaveCplt+0x3b2>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006fc6:	d00a      	beq.n	8006fde <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2210      	movs	r2, #16
 8006fce:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f9ea 	bl	80073aa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7ff fd03 	bl	80069e2 <I2C_ITSlaveSeqCplt>
 8006fdc:	e01b      	b.n	8007016 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2210      	movs	r2, #16
 8006fe4:	61da      	str	r2, [r3, #28]
 8006fe6:	e016      	b.n	8007016 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2210      	movs	r2, #16
 8006fee:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff4:	f043 0204 	orr.w	r2, r3, #4
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d003      	beq.n	800700a <I2C_ITSlaveCplt+0x3de>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007008:	d105      	bne.n	8007016 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800700e:	4619      	mov	r1, r3
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 f8b3 	bl	800717c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007028:	2b00      	cmp	r3, #0
 800702a:	d010      	beq.n	800704e <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007030:	4619      	mov	r1, r3
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f8a2 	bl	800717c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b28      	cmp	r3, #40	@ 0x28
 8007042:	d141      	bne.n	80070c8 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007044:	6979      	ldr	r1, [r7, #20]
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f844 	bl	80070d4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800704c:	e03c      	b.n	80070c8 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007052:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007056:	d014      	beq.n	8007082 <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f7ff fcc2 	bl	80069e2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a1b      	ldr	r2, [pc, #108]	@ (80070d0 <I2C_ITSlaveCplt+0x4a4>)
 8007062:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2220      	movs	r2, #32
 8007068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f7fe fda5 	bl	8005bca <HAL_I2C_ListenCpltCallback>
}
 8007080:	e022      	b.n	80070c8 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b22      	cmp	r3, #34	@ 0x22
 800708c:	d10e      	bne.n	80070ac <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2220      	movs	r2, #32
 8007092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7fe fd78 	bl	8005b9a <HAL_I2C_SlaveRxCpltCallback>
}
 80070aa:	e00d      	b.n	80070c8 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2220      	movs	r2, #32
 80070b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7fe fd5f 	bl	8005b86 <HAL_I2C_SlaveTxCpltCallback>
}
 80070c8:	bf00      	nop
 80070ca:	3718      	adds	r7, #24
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	ffff0000 	.word	0xffff0000

080070d4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b082      	sub	sp, #8
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a25      	ldr	r2, [pc, #148]	@ (8007178 <I2C_ITListenCplt+0xa4>)
 80070e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2220      	movs	r2, #32
 80070ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	f003 0304 	and.w	r3, r3, #4
 8007106:	2b00      	cmp	r3, #0
 8007108:	d022      	beq.n	8007150 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007114:	b2d2      	uxtb	r2, r2
 8007116:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007126:	2b00      	cmp	r3, #0
 8007128:	d012      	beq.n	8007150 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800712e:	3b01      	subs	r3, #1
 8007130:	b29a      	uxth	r2, r3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713a:	b29b      	uxth	r3, r3
 800713c:	3b01      	subs	r3, #1
 800713e:	b29a      	uxth	r2, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007148:	f043 0204 	orr.w	r2, r3, #4
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007150:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 fcdf 	bl	8007b18 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2210      	movs	r2, #16
 8007160:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7fe fd2d 	bl	8005bca <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007170:	bf00      	nop
 8007172:	3708      	adds	r7, #8
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	ffff0000 	.word	0xffff0000

0800717c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800718c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a6d      	ldr	r2, [pc, #436]	@ (8007350 <I2C_ITError+0x1d4>)
 800719a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	431a      	orrs	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80071ae:	7bfb      	ldrb	r3, [r7, #15]
 80071b0:	2b28      	cmp	r3, #40	@ 0x28
 80071b2:	d005      	beq.n	80071c0 <I2C_ITError+0x44>
 80071b4:	7bfb      	ldrb	r3, [r7, #15]
 80071b6:	2b29      	cmp	r3, #41	@ 0x29
 80071b8:	d002      	beq.n	80071c0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80071ba:	7bfb      	ldrb	r3, [r7, #15]
 80071bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80071be:	d10b      	bne.n	80071d8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80071c0:	2103      	movs	r1, #3
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fca8 	bl	8007b18 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2228      	movs	r2, #40	@ 0x28
 80071cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a60      	ldr	r2, [pc, #384]	@ (8007354 <I2C_ITError+0x1d8>)
 80071d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80071d6:	e030      	b.n	800723a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80071d8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fc9b 	bl	8007b18 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f8e1 	bl	80073aa <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	2b60      	cmp	r3, #96	@ 0x60
 80071f2:	d01f      	beq.n	8007234 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	f003 0320 	and.w	r3, r3, #32
 8007206:	2b20      	cmp	r3, #32
 8007208:	d114      	bne.n	8007234 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	699b      	ldr	r3, [r3, #24]
 8007210:	f003 0310 	and.w	r3, r3, #16
 8007214:	2b10      	cmp	r3, #16
 8007216:	d109      	bne.n	800722c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2210      	movs	r2, #16
 800721e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007224:	f043 0204 	orr.w	r2, r3, #4
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2220      	movs	r2, #32
 8007232:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800723e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007244:	2b00      	cmp	r3, #0
 8007246:	d039      	beq.n	80072bc <I2C_ITError+0x140>
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	2b11      	cmp	r3, #17
 800724c:	d002      	beq.n	8007254 <I2C_ITError+0xd8>
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b21      	cmp	r3, #33	@ 0x21
 8007252:	d133      	bne.n	80072bc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800725e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007262:	d107      	bne.n	8007274 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007272:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007278:	4618      	mov	r0, r3
 800727a:	f7fd fa45 	bl	8004708 <HAL_DMA_GetState>
 800727e:	4603      	mov	r3, r0
 8007280:	2b01      	cmp	r3, #1
 8007282:	d017      	beq.n	80072b4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007288:	4a33      	ldr	r2, [pc, #204]	@ (8007358 <I2C_ITError+0x1dc>)
 800728a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	4618      	mov	r0, r3
 800729a:	f7fc f88d 	bl	80033b8 <HAL_DMA_Abort_IT>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d04d      	beq.n	8007340 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80072ae:	4610      	mov	r0, r2
 80072b0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80072b2:	e045      	b.n	8007340 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f851 	bl	800735c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80072ba:	e041      	b.n	8007340 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d039      	beq.n	8007338 <I2C_ITError+0x1bc>
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	2b12      	cmp	r3, #18
 80072c8:	d002      	beq.n	80072d0 <I2C_ITError+0x154>
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	2b22      	cmp	r3, #34	@ 0x22
 80072ce:	d133      	bne.n	8007338 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072de:	d107      	bne.n	80072f0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072ee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7fd fa07 	bl	8004708 <HAL_DMA_GetState>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d017      	beq.n	8007330 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007304:	4a14      	ldr	r2, [pc, #80]	@ (8007358 <I2C_ITError+0x1dc>)
 8007306:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007314:	4618      	mov	r0, r3
 8007316:	f7fc f84f 	bl	80033b8 <HAL_DMA_Abort_IT>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d011      	beq.n	8007344 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800732a:	4610      	mov	r0, r2
 800732c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800732e:	e009      	b.n	8007344 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 f813 	bl	800735c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007336:	e005      	b.n	8007344 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 f80f 	bl	800735c <I2C_TreatErrorCallback>
  }
}
 800733e:	e002      	b.n	8007346 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007340:	bf00      	nop
 8007342:	e000      	b.n	8007346 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007344:	bf00      	nop
}
 8007346:	bf00      	nop
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	ffff0000 	.word	0xffff0000
 8007354:	08005e99 	.word	0x08005e99
 8007358:	080076fd 	.word	0x080076fd

0800735c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b60      	cmp	r3, #96	@ 0x60
 800736e:	d10e      	bne.n	800738e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2220      	movs	r2, #32
 8007374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f7fe fc47 	bl	8005c1a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800738c:	e009      	b.n	80073a2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7fe fc32 	bl	8005c06 <HAL_I2C_ErrorCallback>
}
 80073a2:	bf00      	nop
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d103      	bne.n	80073c8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2200      	movs	r2, #0
 80073c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	699b      	ldr	r3, [r3, #24]
 80073ce:	f003 0301 	and.w	r3, r3, #1
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d007      	beq.n	80073e6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	699a      	ldr	r2, [r3, #24]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f042 0201 	orr.w	r2, r2, #1
 80073e4:	619a      	str	r2, [r3, #24]
  }
}
 80073e6:	bf00      	nop
 80073e8:	370c      	adds	r7, #12
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b084      	sub	sp, #16
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800740e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007414:	b29b      	uxth	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d104      	bne.n	8007424 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800741a:	2120      	movs	r1, #32
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f000 faf7 	bl	8007a10 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007422:	e02d      	b.n	8007480 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800742c:	441a      	add	r2, r3
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007436:	b29b      	uxth	r3, r3
 8007438:	2bff      	cmp	r3, #255	@ 0xff
 800743a:	d903      	bls.n	8007444 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	22ff      	movs	r2, #255	@ 0xff
 8007440:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007442:	e004      	b.n	800744e <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007448:	b29a      	uxth	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3324      	adds	r3, #36	@ 0x24
 8007458:	4619      	mov	r1, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800745e:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8007464:	f7fb fd3e 	bl	8002ee4 <HAL_DMA_Start_IT>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d004      	beq.n	8007478 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800746e:	2110      	movs	r1, #16
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f7ff fe83 	bl	800717c <I2C_ITError>
}
 8007476:	e003      	b.n	8007480 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007478:	2140      	movs	r1, #64	@ 0x40
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 fac8 	bl	8007a10 <I2C_Enable_IRQ>
}
 8007480:	bf00      	nop
 8007482:	3710      	adds	r7, #16
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8007490:	2300      	movs	r3, #0
 8007492:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007498:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d076      	beq.n	8007590 <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a71      	ldr	r2, [pc, #452]	@ (8007670 <I2C_DMAError+0x1e8>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d059      	beq.n	8007562 <I2C_DMAError+0xda>
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a6f      	ldr	r2, [pc, #444]	@ (8007674 <I2C_DMAError+0x1ec>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d053      	beq.n	8007562 <I2C_DMAError+0xda>
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a6d      	ldr	r2, [pc, #436]	@ (8007678 <I2C_DMAError+0x1f0>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d04d      	beq.n	8007562 <I2C_DMAError+0xda>
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a6b      	ldr	r2, [pc, #428]	@ (800767c <I2C_DMAError+0x1f4>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d047      	beq.n	8007562 <I2C_DMAError+0xda>
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a69      	ldr	r2, [pc, #420]	@ (8007680 <I2C_DMAError+0x1f8>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d041      	beq.n	8007562 <I2C_DMAError+0xda>
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a67      	ldr	r2, [pc, #412]	@ (8007684 <I2C_DMAError+0x1fc>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d03b      	beq.n	8007562 <I2C_DMAError+0xda>
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a65      	ldr	r2, [pc, #404]	@ (8007688 <I2C_DMAError+0x200>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d035      	beq.n	8007562 <I2C_DMAError+0xda>
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a63      	ldr	r2, [pc, #396]	@ (800768c <I2C_DMAError+0x204>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d02f      	beq.n	8007562 <I2C_DMAError+0xda>
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a61      	ldr	r2, [pc, #388]	@ (8007690 <I2C_DMAError+0x208>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d029      	beq.n	8007562 <I2C_DMAError+0xda>
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a5f      	ldr	r2, [pc, #380]	@ (8007694 <I2C_DMAError+0x20c>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d023      	beq.n	8007562 <I2C_DMAError+0xda>
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a5d      	ldr	r2, [pc, #372]	@ (8007698 <I2C_DMAError+0x210>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d01d      	beq.n	8007562 <I2C_DMAError+0xda>
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a5b      	ldr	r2, [pc, #364]	@ (800769c <I2C_DMAError+0x214>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d017      	beq.n	8007562 <I2C_DMAError+0xda>
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a59      	ldr	r2, [pc, #356]	@ (80076a0 <I2C_DMAError+0x218>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d011      	beq.n	8007562 <I2C_DMAError+0xda>
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a57      	ldr	r2, [pc, #348]	@ (80076a4 <I2C_DMAError+0x21c>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d00b      	beq.n	8007562 <I2C_DMAError+0xda>
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a55      	ldr	r2, [pc, #340]	@ (80076a8 <I2C_DMAError+0x220>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d005      	beq.n	8007562 <I2C_DMAError+0xda>
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a53      	ldr	r2, [pc, #332]	@ (80076ac <I2C_DMAError+0x224>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d109      	bne.n	8007576 <I2C_DMAError+0xee>
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	2b00      	cmp	r3, #0
 800756c:	bf0c      	ite	eq
 800756e:	2301      	moveq	r3, #1
 8007570:	2300      	movne	r3, #0
 8007572:	b2db      	uxtb	r3, r3
 8007574:	e008      	b.n	8007588 <I2C_DMAError+0x100>
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	bf0c      	ite	eq
 8007582:	2301      	moveq	r3, #1
 8007584:	2300      	movne	r3, #0
 8007586:	b2db      	uxtb	r3, r3
 8007588:	2b00      	cmp	r3, #0
 800758a:	d001      	beq.n	8007590 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800758c:	2301      	movs	r3, #1
 800758e:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 8098 	beq.w	80076ca <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a33      	ldr	r2, [pc, #204]	@ (8007670 <I2C_DMAError+0x1e8>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d059      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a31      	ldr	r2, [pc, #196]	@ (8007674 <I2C_DMAError+0x1ec>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d053      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007678 <I2C_DMAError+0x1f0>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d04d      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a2d      	ldr	r2, [pc, #180]	@ (800767c <I2C_DMAError+0x1f4>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d047      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a2b      	ldr	r2, [pc, #172]	@ (8007680 <I2C_DMAError+0x1f8>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d041      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a29      	ldr	r2, [pc, #164]	@ (8007684 <I2C_DMAError+0x1fc>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d03b      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a27      	ldr	r2, [pc, #156]	@ (8007688 <I2C_DMAError+0x200>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d035      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a25      	ldr	r2, [pc, #148]	@ (800768c <I2C_DMAError+0x204>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d02f      	beq.n	800765a <I2C_DMAError+0x1d2>
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a23      	ldr	r2, [pc, #140]	@ (8007690 <I2C_DMAError+0x208>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d029      	beq.n	800765a <I2C_DMAError+0x1d2>
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a21      	ldr	r2, [pc, #132]	@ (8007694 <I2C_DMAError+0x20c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d023      	beq.n	800765a <I2C_DMAError+0x1d2>
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1f      	ldr	r2, [pc, #124]	@ (8007698 <I2C_DMAError+0x210>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d01d      	beq.n	800765a <I2C_DMAError+0x1d2>
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a1d      	ldr	r2, [pc, #116]	@ (800769c <I2C_DMAError+0x214>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d017      	beq.n	800765a <I2C_DMAError+0x1d2>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a1b      	ldr	r2, [pc, #108]	@ (80076a0 <I2C_DMAError+0x218>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d011      	beq.n	800765a <I2C_DMAError+0x1d2>
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a19      	ldr	r2, [pc, #100]	@ (80076a4 <I2C_DMAError+0x21c>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d00b      	beq.n	800765a <I2C_DMAError+0x1d2>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a17      	ldr	r2, [pc, #92]	@ (80076a8 <I2C_DMAError+0x220>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d005      	beq.n	800765a <I2C_DMAError+0x1d2>
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a15      	ldr	r2, [pc, #84]	@ (80076ac <I2C_DMAError+0x224>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d12a      	bne.n	80076b0 <I2C_DMAError+0x228>
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	bf0c      	ite	eq
 8007666:	2301      	moveq	r3, #1
 8007668:	2300      	movne	r3, #0
 800766a:	b2db      	uxtb	r3, r3
 800766c:	e029      	b.n	80076c2 <I2C_DMAError+0x23a>
 800766e:	bf00      	nop
 8007670:	40020010 	.word	0x40020010
 8007674:	40020028 	.word	0x40020028
 8007678:	40020040 	.word	0x40020040
 800767c:	40020058 	.word	0x40020058
 8007680:	40020070 	.word	0x40020070
 8007684:	40020088 	.word	0x40020088
 8007688:	400200a0 	.word	0x400200a0
 800768c:	400200b8 	.word	0x400200b8
 8007690:	40020410 	.word	0x40020410
 8007694:	40020428 	.word	0x40020428
 8007698:	40020440 	.word	0x40020440
 800769c:	40020458 	.word	0x40020458
 80076a0:	40020470 	.word	0x40020470
 80076a4:	40020488 	.word	0x40020488
 80076a8:	400204a0 	.word	0x400204a0
 80076ac:	400204b8 	.word	0x400204b8
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	bf0c      	ite	eq
 80076bc:	2301      	moveq	r3, #1
 80076be:	2300      	movne	r3, #0
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 80076c6:	2301      	movs	r3, #1
 80076c8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7fd f82a 	bl	8004724 <HAL_DMA_GetError>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b02      	cmp	r3, #2
 80076d4:	d00e      	beq.n	80076f4 <I2C_DMAError+0x26c>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00b      	beq.n	80076f4 <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	685a      	ldr	r2, [r3, #4]
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076ea:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80076ec:	2110      	movs	r1, #16
 80076ee:	68b8      	ldr	r0, [r7, #8]
 80076f0:	f7ff fd44 	bl	800717c <I2C_ITError>
  }
}
 80076f4:	bf00      	nop
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007708:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770e:	2b00      	cmp	r3, #0
 8007710:	d003      	beq.n	800771a <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007716:	2200      	movs	r2, #0
 8007718:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800771e:	2b00      	cmp	r3, #0
 8007720:	d003      	beq.n	800772a <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007726:	2200      	movs	r2, #0
 8007728:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800772a:	68f8      	ldr	r0, [r7, #12]
 800772c:	f7ff fe16 	bl	800735c <I2C_TreatErrorCallback>
}
 8007730:	bf00      	nop
 8007732:	3710      	adds	r7, #16
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	603b      	str	r3, [r7, #0]
 8007744:	4613      	mov	r3, r2
 8007746:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007748:	e03b      	b.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f000 f84c 	bl	80077ec <I2C_IsErrorOccurred>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e041      	b.n	80077e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007764:	d02d      	beq.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007766:	f7fa fc85 	bl	8002074 <HAL_GetTick>
 800776a:	4602      	mov	r2, r0
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	1ad3      	subs	r3, r2, r3
 8007770:	683a      	ldr	r2, [r7, #0]
 8007772:	429a      	cmp	r2, r3
 8007774:	d302      	bcc.n	800777c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d122      	bne.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	4013      	ands	r3, r2
 8007786:	68ba      	ldr	r2, [r7, #8]
 8007788:	429a      	cmp	r2, r3
 800778a:	bf0c      	ite	eq
 800778c:	2301      	moveq	r3, #1
 800778e:	2300      	movne	r3, #0
 8007790:	b2db      	uxtb	r3, r3
 8007792:	461a      	mov	r2, r3
 8007794:	79fb      	ldrb	r3, [r7, #7]
 8007796:	429a      	cmp	r2, r3
 8007798:	d113      	bne.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800779e:	f043 0220 	orr.w	r2, r3, #32
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e00f      	b.n	80077e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	699a      	ldr	r2, [r3, #24]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	4013      	ands	r3, r2
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	bf0c      	ite	eq
 80077d2:	2301      	moveq	r3, #1
 80077d4:	2300      	movne	r3, #0
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	461a      	mov	r2, r3
 80077da:	79fb      	ldrb	r3, [r7, #7]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d0b4      	beq.n	800774a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
	...

080077ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b08a      	sub	sp, #40	@ 0x28
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077f8:	2300      	movs	r3, #0
 80077fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007806:	2300      	movs	r3, #0
 8007808:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	f003 0310 	and.w	r3, r3, #16
 8007814:	2b00      	cmp	r3, #0
 8007816:	d068      	beq.n	80078ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2210      	movs	r2, #16
 800781e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007820:	e049      	b.n	80078b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007828:	d045      	beq.n	80078b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800782a:	f7fa fc23 	bl	8002074 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	429a      	cmp	r2, r3
 8007838:	d302      	bcc.n	8007840 <I2C_IsErrorOccurred+0x54>
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d13a      	bne.n	80078b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800784a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007852:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800785e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007862:	d121      	bne.n	80078a8 <I2C_IsErrorOccurred+0xbc>
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800786a:	d01d      	beq.n	80078a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800786c:	7cfb      	ldrb	r3, [r7, #19]
 800786e:	2b20      	cmp	r3, #32
 8007870:	d01a      	beq.n	80078a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007880:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007882:	f7fa fbf7 	bl	8002074 <HAL_GetTick>
 8007886:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007888:	e00e      	b.n	80078a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800788a:	f7fa fbf3 	bl	8002074 <HAL_GetTick>
 800788e:	4602      	mov	r2, r0
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	2b19      	cmp	r3, #25
 8007896:	d907      	bls.n	80078a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007898:	6a3b      	ldr	r3, [r7, #32]
 800789a:	f043 0320 	orr.w	r3, r3, #32
 800789e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80078a6:	e006      	b.n	80078b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	f003 0320 	and.w	r3, r3, #32
 80078b2:	2b20      	cmp	r3, #32
 80078b4:	d1e9      	bne.n	800788a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b20      	cmp	r3, #32
 80078c2:	d003      	beq.n	80078cc <I2C_IsErrorOccurred+0xe0>
 80078c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d0aa      	beq.n	8007822 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80078cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d103      	bne.n	80078dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2220      	movs	r2, #32
 80078da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	f043 0304 	orr.w	r3, r3, #4
 80078e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	699b      	ldr	r3, [r3, #24]
 80078f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d00b      	beq.n	8007914 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80078fc:	6a3b      	ldr	r3, [r7, #32]
 80078fe:	f043 0301 	orr.w	r3, r3, #1
 8007902:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800790c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00b      	beq.n	8007936 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	f043 0308 	orr.w	r3, r3, #8
 8007924:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800792e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800793c:	2b00      	cmp	r3, #0
 800793e:	d00b      	beq.n	8007958 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	f043 0302 	orr.w	r3, r3, #2
 8007946:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007950:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800795c:	2b00      	cmp	r3, #0
 800795e:	d01c      	beq.n	800799a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007960:	68f8      	ldr	r0, [r7, #12]
 8007962:	f7ff fd22 	bl	80073aa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	6859      	ldr	r1, [r3, #4]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	4b0d      	ldr	r3, [pc, #52]	@ (80079a8 <I2C_IsErrorOccurred+0x1bc>)
 8007972:	400b      	ands	r3, r1
 8007974:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800797a:	6a3b      	ldr	r3, [r7, #32]
 800797c:	431a      	orrs	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2220      	movs	r2, #32
 8007986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2200      	movs	r2, #0
 800798e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800799a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3728      	adds	r7, #40	@ 0x28
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	fe00e800 	.word	0xfe00e800

080079ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b087      	sub	sp, #28
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	607b      	str	r3, [r7, #4]
 80079b6:	460b      	mov	r3, r1
 80079b8:	817b      	strh	r3, [r7, #10]
 80079ba:	4613      	mov	r3, r2
 80079bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80079be:	897b      	ldrh	r3, [r7, #10]
 80079c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80079c4:	7a7b      	ldrb	r3, [r7, #9]
 80079c6:	041b      	lsls	r3, r3, #16
 80079c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80079cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80079d2:	6a3b      	ldr	r3, [r7, #32]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	6a3b      	ldr	r3, [r7, #32]
 80079e4:	0d5b      	lsrs	r3, r3, #21
 80079e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80079ea:	4b08      	ldr	r3, [pc, #32]	@ (8007a0c <I2C_TransferConfig+0x60>)
 80079ec:	430b      	orrs	r3, r1
 80079ee:	43db      	mvns	r3, r3
 80079f0:	ea02 0103 	and.w	r1, r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80079fe:	bf00      	nop
 8007a00:	371c      	adds	r7, #28
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	03ff63ff 	.word	0x03ff63ff

08007a10 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a24:	4a39      	ldr	r2, [pc, #228]	@ (8007b0c <I2C_Enable_IRQ+0xfc>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d032      	beq.n	8007a90 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007a2e:	4a38      	ldr	r2, [pc, #224]	@ (8007b10 <I2C_Enable_IRQ+0x100>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d02d      	beq.n	8007a90 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007a38:	4a36      	ldr	r2, [pc, #216]	@ (8007b14 <I2C_Enable_IRQ+0x104>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d028      	beq.n	8007a90 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007a3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	da03      	bge.n	8007a4e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007a4c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007a4e:	887b      	ldrh	r3, [r7, #2]
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d003      	beq.n	8007a60 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007a5e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007a60:	887b      	ldrh	r3, [r7, #2]
 8007a62:	f003 0302 	and.w	r3, r3, #2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d003      	beq.n	8007a72 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007a70:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007a72:	887b      	ldrh	r3, [r7, #2]
 8007a74:	2b10      	cmp	r3, #16
 8007a76:	d103      	bne.n	8007a80 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007a7e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a80:	887b      	ldrh	r3, [r7, #2]
 8007a82:	2b20      	cmp	r3, #32
 8007a84:	d133      	bne.n	8007aee <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f043 0320 	orr.w	r3, r3, #32
 8007a8c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a8e:	e02e      	b.n	8007aee <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007a90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	da03      	bge.n	8007aa0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007a9e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007aa0:	887b      	ldrh	r3, [r7, #2]
 8007aa2:	f003 0301 	and.w	r3, r3, #1
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d003      	beq.n	8007ab2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007ab0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007ab2:	887b      	ldrh	r3, [r7, #2]
 8007ab4:	f003 0302 	and.w	r3, r3, #2
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d003      	beq.n	8007ac4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007ac2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007ac4:	887b      	ldrh	r3, [r7, #2]
 8007ac6:	2b10      	cmp	r3, #16
 8007ac8:	d103      	bne.n	8007ad2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007ad0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007ad2:	887b      	ldrh	r3, [r7, #2]
 8007ad4:	2b20      	cmp	r3, #32
 8007ad6:	d103      	bne.n	8007ae0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007ade:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007ae0:	887b      	ldrh	r3, [r7, #2]
 8007ae2:	2b40      	cmp	r3, #64	@ 0x40
 8007ae4:	d103      	bne.n	8007aee <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aec:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	6819      	ldr	r1, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	430a      	orrs	r2, r1
 8007afc:	601a      	str	r2, [r3, #0]
}
 8007afe:	bf00      	nop
 8007b00:	3714      	adds	r7, #20
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop
 8007b0c:	0800608b 	.word	0x0800608b
 8007b10:	080064ad 	.word	0x080064ad
 8007b14:	08006261 	.word	0x08006261

08007b18 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	460b      	mov	r3, r1
 8007b22:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007b24:	2300      	movs	r3, #0
 8007b26:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007b28:	887b      	ldrh	r3, [r7, #2]
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00f      	beq.n	8007b52 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007b38:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b46:	2b28      	cmp	r3, #40	@ 0x28
 8007b48:	d003      	beq.n	8007b52 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007b50:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007b52:	887b      	ldrh	r3, [r7, #2]
 8007b54:	f003 0302 	and.w	r3, r3, #2
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00f      	beq.n	8007b7c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007b62:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b70:	2b28      	cmp	r3, #40	@ 0x28
 8007b72:	d003      	beq.n	8007b7c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007b7a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007b7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	da03      	bge.n	8007b8c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007b8a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007b8c:	887b      	ldrh	r3, [r7, #2]
 8007b8e:	2b10      	cmp	r3, #16
 8007b90:	d103      	bne.n	8007b9a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007b98:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007b9a:	887b      	ldrh	r3, [r7, #2]
 8007b9c:	2b20      	cmp	r3, #32
 8007b9e:	d103      	bne.n	8007ba8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f043 0320 	orr.w	r3, r3, #32
 8007ba6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007ba8:	887b      	ldrh	r3, [r7, #2]
 8007baa:	2b40      	cmp	r3, #64	@ 0x40
 8007bac:	d103      	bne.n	8007bb6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bb4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6819      	ldr	r1, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	43da      	mvns	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	400a      	ands	r2, r1
 8007bc6:	601a      	str	r2, [r3, #0]
}
 8007bc8:	bf00      	nop
 8007bca:	3714      	adds	r7, #20
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	2b20      	cmp	r3, #32
 8007be8:	d138      	bne.n	8007c5c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d101      	bne.n	8007bf8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007bf4:	2302      	movs	r3, #2
 8007bf6:	e032      	b.n	8007c5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2224      	movs	r2, #36	@ 0x24
 8007c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f022 0201 	bic.w	r2, r2, #1
 8007c16:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c26:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6819      	ldr	r1, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	430a      	orrs	r2, r1
 8007c36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f042 0201 	orr.w	r2, r2, #1
 8007c46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e000      	b.n	8007c5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c5c:	2302      	movs	r3, #2
  }
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	370c      	adds	r7, #12
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b085      	sub	sp, #20
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
 8007c72:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	2b20      	cmp	r3, #32
 8007c7e:	d139      	bne.n	8007cf4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d101      	bne.n	8007c8e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007c8a:	2302      	movs	r3, #2
 8007c8c:	e033      	b.n	8007cf6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2201      	movs	r2, #1
 8007c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2224      	movs	r2, #36	@ 0x24
 8007c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f022 0201 	bic.w	r2, r2, #1
 8007cac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007cbc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	021b      	lsls	r3, r3, #8
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f042 0201 	orr.w	r2, r2, #1
 8007cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2200      	movs	r2, #0
 8007cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	e000      	b.n	8007cf6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007cf4:	2302      	movs	r3, #2
  }
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3714      	adds	r7, #20
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
	...

08007d04 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007d0c:	4b19      	ldr	r3, [pc, #100]	@ (8007d74 <HAL_PWREx_ConfigSupply+0x70>)
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	f003 0304 	and.w	r3, r3, #4
 8007d14:	2b04      	cmp	r3, #4
 8007d16:	d00a      	beq.n	8007d2e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007d18:	4b16      	ldr	r3, [pc, #88]	@ (8007d74 <HAL_PWREx_ConfigSupply+0x70>)
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	f003 0307 	and.w	r3, r3, #7
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d001      	beq.n	8007d2a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e01f      	b.n	8007d6a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	e01d      	b.n	8007d6a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007d2e:	4b11      	ldr	r3, [pc, #68]	@ (8007d74 <HAL_PWREx_ConfigSupply+0x70>)
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	f023 0207 	bic.w	r2, r3, #7
 8007d36:	490f      	ldr	r1, [pc, #60]	@ (8007d74 <HAL_PWREx_ConfigSupply+0x70>)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007d3e:	f7fa f999 	bl	8002074 <HAL_GetTick>
 8007d42:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007d44:	e009      	b.n	8007d5a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007d46:	f7fa f995 	bl	8002074 <HAL_GetTick>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	1ad3      	subs	r3, r2, r3
 8007d50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d54:	d901      	bls.n	8007d5a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e007      	b.n	8007d6a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007d5a:	4b06      	ldr	r3, [pc, #24]	@ (8007d74 <HAL_PWREx_ConfigSupply+0x70>)
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d66:	d1ee      	bne.n	8007d46 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	58024800 	.word	0x58024800

08007d78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b08c      	sub	sp, #48	@ 0x30
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d102      	bne.n	8007d8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	f000 bc1f 	b.w	80085ca <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 0301 	and.w	r3, r3, #1
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	f000 80b3 	beq.w	8007f00 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d9a:	4b95      	ldr	r3, [pc, #596]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007da4:	4b92      	ldr	r3, [pc, #584]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dac:	2b10      	cmp	r3, #16
 8007dae:	d007      	beq.n	8007dc0 <HAL_RCC_OscConfig+0x48>
 8007db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007db2:	2b18      	cmp	r3, #24
 8007db4:	d112      	bne.n	8007ddc <HAL_RCC_OscConfig+0x64>
 8007db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db8:	f003 0303 	and.w	r3, r3, #3
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d10d      	bne.n	8007ddc <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dc0:	4b8b      	ldr	r3, [pc, #556]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 8098 	beq.w	8007efe <HAL_RCC_OscConfig+0x186>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f040 8093 	bne.w	8007efe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e3f6      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007de4:	d106      	bne.n	8007df4 <HAL_RCC_OscConfig+0x7c>
 8007de6:	4b82      	ldr	r3, [pc, #520]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a81      	ldr	r2, [pc, #516]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007df0:	6013      	str	r3, [r2, #0]
 8007df2:	e058      	b.n	8007ea6 <HAL_RCC_OscConfig+0x12e>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d112      	bne.n	8007e22 <HAL_RCC_OscConfig+0xaa>
 8007dfc:	4b7c      	ldr	r3, [pc, #496]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a7b      	ldr	r2, [pc, #492]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e06:	6013      	str	r3, [r2, #0]
 8007e08:	4b79      	ldr	r3, [pc, #484]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a78      	ldr	r2, [pc, #480]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e0e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e12:	6013      	str	r3, [r2, #0]
 8007e14:	4b76      	ldr	r3, [pc, #472]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a75      	ldr	r2, [pc, #468]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	e041      	b.n	8007ea6 <HAL_RCC_OscConfig+0x12e>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e2a:	d112      	bne.n	8007e52 <HAL_RCC_OscConfig+0xda>
 8007e2c:	4b70      	ldr	r3, [pc, #448]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a6f      	ldr	r2, [pc, #444]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e36:	6013      	str	r3, [r2, #0]
 8007e38:	4b6d      	ldr	r3, [pc, #436]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a6c      	ldr	r2, [pc, #432]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e3e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e42:	6013      	str	r3, [r2, #0]
 8007e44:	4b6a      	ldr	r3, [pc, #424]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a69      	ldr	r2, [pc, #420]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	e029      	b.n	8007ea6 <HAL_RCC_OscConfig+0x12e>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007e5a:	d112      	bne.n	8007e82 <HAL_RCC_OscConfig+0x10a>
 8007e5c:	4b64      	ldr	r3, [pc, #400]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a63      	ldr	r2, [pc, #396]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	4b61      	ldr	r3, [pc, #388]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a60      	ldr	r2, [pc, #384]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e72:	6013      	str	r3, [r2, #0]
 8007e74:	4b5e      	ldr	r3, [pc, #376]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a5d      	ldr	r2, [pc, #372]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e7e:	6013      	str	r3, [r2, #0]
 8007e80:	e011      	b.n	8007ea6 <HAL_RCC_OscConfig+0x12e>
 8007e82:	4b5b      	ldr	r3, [pc, #364]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a5a      	ldr	r2, [pc, #360]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e8c:	6013      	str	r3, [r2, #0]
 8007e8e:	4b58      	ldr	r3, [pc, #352]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a57      	ldr	r2, [pc, #348]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e98:	6013      	str	r3, [r2, #0]
 8007e9a:	4b55      	ldr	r3, [pc, #340]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a54      	ldr	r2, [pc, #336]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007ea0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007ea4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d013      	beq.n	8007ed6 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007eae:	f7fa f8e1 	bl	8002074 <HAL_GetTick>
 8007eb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007eb4:	e008      	b.n	8007ec8 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007eb6:	f7fa f8dd 	bl	8002074 <HAL_GetTick>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	2b64      	cmp	r3, #100	@ 0x64
 8007ec2:	d901      	bls.n	8007ec8 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e380      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007ec8:	4b49      	ldr	r3, [pc, #292]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d0f0      	beq.n	8007eb6 <HAL_RCC_OscConfig+0x13e>
 8007ed4:	e014      	b.n	8007f00 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ed6:	f7fa f8cd 	bl	8002074 <HAL_GetTick>
 8007eda:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007edc:	e008      	b.n	8007ef0 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ede:	f7fa f8c9 	bl	8002074 <HAL_GetTick>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee6:	1ad3      	subs	r3, r2, r3
 8007ee8:	2b64      	cmp	r3, #100	@ 0x64
 8007eea:	d901      	bls.n	8007ef0 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8007eec:	2303      	movs	r3, #3
 8007eee:	e36c      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007ef0:	4b3f      	ldr	r3, [pc, #252]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1f0      	bne.n	8007ede <HAL_RCC_OscConfig+0x166>
 8007efc:	e000      	b.n	8007f00 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007efe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f003 0302 	and.w	r3, r3, #2
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 808c 	beq.w	8008026 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f0e:	4b38      	ldr	r3, [pc, #224]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f16:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f18:	4b35      	ldr	r3, [pc, #212]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f1c:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007f1e:	6a3b      	ldr	r3, [r7, #32]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d007      	beq.n	8007f34 <HAL_RCC_OscConfig+0x1bc>
 8007f24:	6a3b      	ldr	r3, [r7, #32]
 8007f26:	2b18      	cmp	r3, #24
 8007f28:	d137      	bne.n	8007f9a <HAL_RCC_OscConfig+0x222>
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	f003 0303 	and.w	r3, r3, #3
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d132      	bne.n	8007f9a <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f34:	4b2e      	ldr	r3, [pc, #184]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 0304 	and.w	r3, r3, #4
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d005      	beq.n	8007f4c <HAL_RCC_OscConfig+0x1d4>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d101      	bne.n	8007f4c <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e33e      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007f4c:	4b28      	ldr	r3, [pc, #160]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f023 0219 	bic.w	r2, r3, #25
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	4925      	ldr	r1, [pc, #148]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f5e:	f7fa f889 	bl	8002074 <HAL_GetTick>
 8007f62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f64:	e008      	b.n	8007f78 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f66:	f7fa f885 	bl	8002074 <HAL_GetTick>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	2b02      	cmp	r3, #2
 8007f72:	d901      	bls.n	8007f78 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e328      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f78:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 0304 	and.w	r3, r3, #4
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d0f0      	beq.n	8007f66 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f84:	4b1a      	ldr	r3, [pc, #104]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	691b      	ldr	r3, [r3, #16]
 8007f90:	061b      	lsls	r3, r3, #24
 8007f92:	4917      	ldr	r1, [pc, #92]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f98:	e045      	b.n	8008026 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d028      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007fa2:	4b13      	ldr	r3, [pc, #76]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f023 0219 	bic.w	r2, r3, #25
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	4910      	ldr	r1, [pc, #64]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb4:	f7fa f85e 	bl	8002074 <HAL_GetTick>
 8007fb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fba:	e008      	b.n	8007fce <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fbc:	f7fa f85a 	bl	8002074 <HAL_GetTick>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	d901      	bls.n	8007fce <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8007fca:	2303      	movs	r3, #3
 8007fcc:	e2fd      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fce:	4b08      	ldr	r3, [pc, #32]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 0304 	and.w	r3, r3, #4
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d0f0      	beq.n	8007fbc <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fda:	4b05      	ldr	r3, [pc, #20]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	691b      	ldr	r3, [r3, #16]
 8007fe6:	061b      	lsls	r3, r3, #24
 8007fe8:	4901      	ldr	r1, [pc, #4]	@ (8007ff0 <HAL_RCC_OscConfig+0x278>)
 8007fea:	4313      	orrs	r3, r2
 8007fec:	604b      	str	r3, [r1, #4]
 8007fee:	e01a      	b.n	8008026 <HAL_RCC_OscConfig+0x2ae>
 8007ff0:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ff4:	4b97      	ldr	r3, [pc, #604]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a96      	ldr	r2, [pc, #600]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8007ffa:	f023 0301 	bic.w	r3, r3, #1
 8007ffe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008000:	f7fa f838 	bl	8002074 <HAL_GetTick>
 8008004:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008006:	e008      	b.n	800801a <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008008:	f7fa f834 	bl	8002074 <HAL_GetTick>
 800800c:	4602      	mov	r2, r0
 800800e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	2b02      	cmp	r3, #2
 8008014:	d901      	bls.n	800801a <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8008016:	2303      	movs	r3, #3
 8008018:	e2d7      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800801a:	4b8e      	ldr	r3, [pc, #568]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0304 	and.w	r3, r3, #4
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1f0      	bne.n	8008008 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 0310 	and.w	r3, r3, #16
 800802e:	2b00      	cmp	r3, #0
 8008030:	d06a      	beq.n	8008108 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008032:	4b88      	ldr	r3, [pc, #544]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800803a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800803c:	4b85      	ldr	r3, [pc, #532]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	2b08      	cmp	r3, #8
 8008046:	d007      	beq.n	8008058 <HAL_RCC_OscConfig+0x2e0>
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	2b18      	cmp	r3, #24
 800804c:	d11b      	bne.n	8008086 <HAL_RCC_OscConfig+0x30e>
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	f003 0303 	and.w	r3, r3, #3
 8008054:	2b01      	cmp	r3, #1
 8008056:	d116      	bne.n	8008086 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008058:	4b7e      	ldr	r3, [pc, #504]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008060:	2b00      	cmp	r3, #0
 8008062:	d005      	beq.n	8008070 <HAL_RCC_OscConfig+0x2f8>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	2b80      	cmp	r3, #128	@ 0x80
 800806a:	d001      	beq.n	8008070 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e2ac      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008070:	4b78      	ldr	r3, [pc, #480]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6a1b      	ldr	r3, [r3, #32]
 800807c:	061b      	lsls	r3, r3, #24
 800807e:	4975      	ldr	r1, [pc, #468]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008080:	4313      	orrs	r3, r2
 8008082:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008084:	e040      	b.n	8008108 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	69db      	ldr	r3, [r3, #28]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d023      	beq.n	80080d6 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800808e:	4b71      	ldr	r3, [pc, #452]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a70      	ldr	r2, [pc, #448]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800809a:	f7f9 ffeb 	bl	8002074 <HAL_GetTick>
 800809e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80080a0:	e008      	b.n	80080b4 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80080a2:	f7f9 ffe7 	bl	8002074 <HAL_GetTick>
 80080a6:	4602      	mov	r2, r0
 80080a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d901      	bls.n	80080b4 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e28a      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80080b4:	4b67      	ldr	r3, [pc, #412]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d0f0      	beq.n	80080a2 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80080c0:	4b64      	ldr	r3, [pc, #400]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a1b      	ldr	r3, [r3, #32]
 80080cc:	061b      	lsls	r3, r3, #24
 80080ce:	4961      	ldr	r1, [pc, #388]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80080d0:	4313      	orrs	r3, r2
 80080d2:	60cb      	str	r3, [r1, #12]
 80080d4:	e018      	b.n	8008108 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80080d6:	4b5f      	ldr	r3, [pc, #380]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a5e      	ldr	r2, [pc, #376]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80080dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080e2:	f7f9 ffc7 	bl	8002074 <HAL_GetTick>
 80080e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80080e8:	e008      	b.n	80080fc <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80080ea:	f7f9 ffc3 	bl	8002074 <HAL_GetTick>
 80080ee:	4602      	mov	r2, r0
 80080f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f2:	1ad3      	subs	r3, r2, r3
 80080f4:	2b02      	cmp	r3, #2
 80080f6:	d901      	bls.n	80080fc <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e266      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80080fc:	4b55      	ldr	r3, [pc, #340]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008104:	2b00      	cmp	r3, #0
 8008106:	d1f0      	bne.n	80080ea <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f003 0308 	and.w	r3, r3, #8
 8008110:	2b00      	cmp	r3, #0
 8008112:	d036      	beq.n	8008182 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	695b      	ldr	r3, [r3, #20]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d019      	beq.n	8008150 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800811c:	4b4d      	ldr	r3, [pc, #308]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 800811e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008120:	4a4c      	ldr	r2, [pc, #304]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008122:	f043 0301 	orr.w	r3, r3, #1
 8008126:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008128:	f7f9 ffa4 	bl	8002074 <HAL_GetTick>
 800812c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800812e:	e008      	b.n	8008142 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008130:	f7f9 ffa0 	bl	8002074 <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	2b02      	cmp	r3, #2
 800813c:	d901      	bls.n	8008142 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800813e:	2303      	movs	r3, #3
 8008140:	e243      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008142:	4b44      	ldr	r3, [pc, #272]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008146:	f003 0302 	and.w	r3, r3, #2
 800814a:	2b00      	cmp	r3, #0
 800814c:	d0f0      	beq.n	8008130 <HAL_RCC_OscConfig+0x3b8>
 800814e:	e018      	b.n	8008182 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008150:	4b40      	ldr	r3, [pc, #256]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008152:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008154:	4a3f      	ldr	r2, [pc, #252]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008156:	f023 0301 	bic.w	r3, r3, #1
 800815a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800815c:	f7f9 ff8a 	bl	8002074 <HAL_GetTick>
 8008160:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008162:	e008      	b.n	8008176 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008164:	f7f9 ff86 	bl	8002074 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	2b02      	cmp	r3, #2
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e229      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008176:	4b37      	ldr	r3, [pc, #220]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1f0      	bne.n	8008164 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	d036      	beq.n	80081fc <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d019      	beq.n	80081ca <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008196:	4b2f      	ldr	r3, [pc, #188]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a2e      	ldr	r2, [pc, #184]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 800819c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80081a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80081a2:	f7f9 ff67 	bl	8002074 <HAL_GetTick>
 80081a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80081a8:	e008      	b.n	80081bc <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081aa:	f7f9 ff63 	bl	8002074 <HAL_GetTick>
 80081ae:	4602      	mov	r2, r0
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	d901      	bls.n	80081bc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e206      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80081bc:	4b25      	ldr	r3, [pc, #148]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0f0      	beq.n	80081aa <HAL_RCC_OscConfig+0x432>
 80081c8:	e018      	b.n	80081fc <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80081ca:	4b22      	ldr	r3, [pc, #136]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a21      	ldr	r2, [pc, #132]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80081d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081d4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80081d6:	f7f9 ff4d 	bl	8002074 <HAL_GetTick>
 80081da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80081dc:	e008      	b.n	80081f0 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081de:	f7f9 ff49 	bl	8002074 <HAL_GetTick>
 80081e2:	4602      	mov	r2, r0
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	1ad3      	subs	r3, r2, r3
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d901      	bls.n	80081f0 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e1ec      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80081f0:	4b18      	ldr	r3, [pc, #96]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1f0      	bne.n	80081de <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0304 	and.w	r3, r3, #4
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 80af 	beq.w	8008368 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800820a:	4b13      	ldr	r3, [pc, #76]	@ (8008258 <HAL_RCC_OscConfig+0x4e0>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a12      	ldr	r2, [pc, #72]	@ (8008258 <HAL_RCC_OscConfig+0x4e0>)
 8008210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008214:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008216:	f7f9 ff2d 	bl	8002074 <HAL_GetTick>
 800821a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800821c:	e008      	b.n	8008230 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800821e:	f7f9 ff29 	bl	8002074 <HAL_GetTick>
 8008222:	4602      	mov	r2, r0
 8008224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008226:	1ad3      	subs	r3, r2, r3
 8008228:	2b64      	cmp	r3, #100	@ 0x64
 800822a:	d901      	bls.n	8008230 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	e1cc      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008230:	4b09      	ldr	r3, [pc, #36]	@ (8008258 <HAL_RCC_OscConfig+0x4e0>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008238:	2b00      	cmp	r3, #0
 800823a:	d0f0      	beq.n	800821e <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d10b      	bne.n	800825c <HAL_RCC_OscConfig+0x4e4>
 8008244:	4b03      	ldr	r3, [pc, #12]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 8008246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008248:	4a02      	ldr	r2, [pc, #8]	@ (8008254 <HAL_RCC_OscConfig+0x4dc>)
 800824a:	f043 0301 	orr.w	r3, r3, #1
 800824e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008250:	e05b      	b.n	800830a <HAL_RCC_OscConfig+0x592>
 8008252:	bf00      	nop
 8008254:	58024400 	.word	0x58024400
 8008258:	58024800 	.word	0x58024800
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d112      	bne.n	800828a <HAL_RCC_OscConfig+0x512>
 8008264:	4b9d      	ldr	r3, [pc, #628]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008268:	4a9c      	ldr	r2, [pc, #624]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800826a:	f023 0301 	bic.w	r3, r3, #1
 800826e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008270:	4b9a      	ldr	r3, [pc, #616]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008274:	4a99      	ldr	r2, [pc, #612]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800827a:	6713      	str	r3, [r2, #112]	@ 0x70
 800827c:	4b97      	ldr	r3, [pc, #604]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800827e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008280:	4a96      	ldr	r2, [pc, #600]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008282:	f023 0304 	bic.w	r3, r3, #4
 8008286:	6713      	str	r3, [r2, #112]	@ 0x70
 8008288:	e03f      	b.n	800830a <HAL_RCC_OscConfig+0x592>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	2b05      	cmp	r3, #5
 8008290:	d112      	bne.n	80082b8 <HAL_RCC_OscConfig+0x540>
 8008292:	4b92      	ldr	r3, [pc, #584]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008296:	4a91      	ldr	r2, [pc, #580]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008298:	f043 0304 	orr.w	r3, r3, #4
 800829c:	6713      	str	r3, [r2, #112]	@ 0x70
 800829e:	4b8f      	ldr	r3, [pc, #572]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082a2:	4a8e      	ldr	r2, [pc, #568]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80082aa:	4b8c      	ldr	r3, [pc, #560]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ae:	4a8b      	ldr	r2, [pc, #556]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082b0:	f043 0301 	orr.w	r3, r3, #1
 80082b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80082b6:	e028      	b.n	800830a <HAL_RCC_OscConfig+0x592>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	2b85      	cmp	r3, #133	@ 0x85
 80082be:	d112      	bne.n	80082e6 <HAL_RCC_OscConfig+0x56e>
 80082c0:	4b86      	ldr	r3, [pc, #536]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082c4:	4a85      	ldr	r2, [pc, #532]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082c6:	f043 0304 	orr.w	r3, r3, #4
 80082ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80082cc:	4b83      	ldr	r3, [pc, #524]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082d0:	4a82      	ldr	r2, [pc, #520]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80082d8:	4b80      	ldr	r3, [pc, #512]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082dc:	4a7f      	ldr	r2, [pc, #508]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082de:	f043 0301 	orr.w	r3, r3, #1
 80082e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80082e4:	e011      	b.n	800830a <HAL_RCC_OscConfig+0x592>
 80082e6:	4b7d      	ldr	r3, [pc, #500]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ea:	4a7c      	ldr	r2, [pc, #496]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082ec:	f023 0301 	bic.w	r3, r3, #1
 80082f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80082f2:	4b7a      	ldr	r3, [pc, #488]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082f6:	4a79      	ldr	r2, [pc, #484]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80082f8:	f023 0304 	bic.w	r3, r3, #4
 80082fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80082fe:	4b77      	ldr	r3, [pc, #476]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008302:	4a76      	ldr	r2, [pc, #472]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008304:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008308:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d015      	beq.n	800833e <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008312:	f7f9 feaf 	bl	8002074 <HAL_GetTick>
 8008316:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008318:	e00a      	b.n	8008330 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800831a:	f7f9 feab 	bl	8002074 <HAL_GetTick>
 800831e:	4602      	mov	r2, r0
 8008320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008322:	1ad3      	subs	r3, r2, r3
 8008324:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008328:	4293      	cmp	r3, r2
 800832a:	d901      	bls.n	8008330 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e14c      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008330:	4b6a      	ldr	r3, [pc, #424]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008334:	f003 0302 	and.w	r3, r3, #2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d0ee      	beq.n	800831a <HAL_RCC_OscConfig+0x5a2>
 800833c:	e014      	b.n	8008368 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800833e:	f7f9 fe99 	bl	8002074 <HAL_GetTick>
 8008342:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008344:	e00a      	b.n	800835c <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008346:	f7f9 fe95 	bl	8002074 <HAL_GetTick>
 800834a:	4602      	mov	r2, r0
 800834c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800834e:	1ad3      	subs	r3, r2, r3
 8008350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008354:	4293      	cmp	r3, r2
 8008356:	d901      	bls.n	800835c <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8008358:	2303      	movs	r3, #3
 800835a:	e136      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800835c:	4b5f      	ldr	r3, [pc, #380]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800835e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008360:	f003 0302 	and.w	r3, r3, #2
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1ee      	bne.n	8008346 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	f000 812b 	beq.w	80085c8 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008372:	4b5a      	ldr	r3, [pc, #360]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800837a:	2b18      	cmp	r3, #24
 800837c:	f000 80bb 	beq.w	80084f6 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008384:	2b02      	cmp	r3, #2
 8008386:	f040 8095 	bne.w	80084b4 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800838a:	4b54      	ldr	r3, [pc, #336]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a53      	ldr	r2, [pc, #332]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008390:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008396:	f7f9 fe6d 	bl	8002074 <HAL_GetTick>
 800839a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800839c:	e008      	b.n	80083b0 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800839e:	f7f9 fe69 	bl	8002074 <HAL_GetTick>
 80083a2:	4602      	mov	r2, r0
 80083a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a6:	1ad3      	subs	r3, r2, r3
 80083a8:	2b02      	cmp	r3, #2
 80083aa:	d901      	bls.n	80083b0 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e10c      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80083b0:	4b4a      	ldr	r3, [pc, #296]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d1f0      	bne.n	800839e <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80083bc:	4b47      	ldr	r3, [pc, #284]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80083be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80083c0:	4b47      	ldr	r3, [pc, #284]	@ (80084e0 <HAL_RCC_OscConfig+0x768>)
 80083c2:	4013      	ands	r3, r2
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80083cc:	0112      	lsls	r2, r2, #4
 80083ce:	430a      	orrs	r2, r1
 80083d0:	4942      	ldr	r1, [pc, #264]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80083d2:	4313      	orrs	r3, r2
 80083d4:	628b      	str	r3, [r1, #40]	@ 0x28
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083da:	3b01      	subs	r3, #1
 80083dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083e4:	3b01      	subs	r3, #1
 80083e6:	025b      	lsls	r3, r3, #9
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	431a      	orrs	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f0:	3b01      	subs	r3, #1
 80083f2:	041b      	lsls	r3, r3, #16
 80083f4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80083f8:	431a      	orrs	r2, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083fe:	3b01      	subs	r3, #1
 8008400:	061b      	lsls	r3, r3, #24
 8008402:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008406:	4935      	ldr	r1, [pc, #212]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008408:	4313      	orrs	r3, r2
 800840a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800840c:	4b33      	ldr	r3, [pc, #204]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800840e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008410:	4a32      	ldr	r2, [pc, #200]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008412:	f023 0301 	bic.w	r3, r3, #1
 8008416:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008418:	4b30      	ldr	r3, [pc, #192]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800841a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800841c:	4b31      	ldr	r3, [pc, #196]	@ (80084e4 <HAL_RCC_OscConfig+0x76c>)
 800841e:	4013      	ands	r3, r2
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008424:	00d2      	lsls	r2, r2, #3
 8008426:	492d      	ldr	r1, [pc, #180]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008428:	4313      	orrs	r3, r2
 800842a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800842c:	4b2b      	ldr	r3, [pc, #172]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800842e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008430:	f023 020c 	bic.w	r2, r3, #12
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008438:	4928      	ldr	r1, [pc, #160]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800843a:	4313      	orrs	r3, r2
 800843c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800843e:	4b27      	ldr	r3, [pc, #156]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008442:	f023 0202 	bic.w	r2, r3, #2
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800844a:	4924      	ldr	r1, [pc, #144]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800844c:	4313      	orrs	r3, r2
 800844e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008450:	4b22      	ldr	r3, [pc, #136]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008454:	4a21      	ldr	r2, [pc, #132]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008456:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800845a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800845c:	4b1f      	ldr	r3, [pc, #124]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800845e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008460:	4a1e      	ldr	r2, [pc, #120]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008466:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008468:	4b1c      	ldr	r3, [pc, #112]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800846a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846c:	4a1b      	ldr	r2, [pc, #108]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800846e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008472:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008474:	4b19      	ldr	r3, [pc, #100]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008478:	4a18      	ldr	r2, [pc, #96]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 800847a:	f043 0301 	orr.w	r3, r3, #1
 800847e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008480:	4b16      	ldr	r3, [pc, #88]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a15      	ldr	r2, [pc, #84]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 8008486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800848a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800848c:	f7f9 fdf2 	bl	8002074 <HAL_GetTick>
 8008490:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008492:	e008      	b.n	80084a6 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008494:	f7f9 fdee 	bl	8002074 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d901      	bls.n	80084a6 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e091      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80084a6:	4b0d      	ldr	r3, [pc, #52]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d0f0      	beq.n	8008494 <HAL_RCC_OscConfig+0x71c>
 80084b2:	e089      	b.n	80085c8 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084b4:	4b09      	ldr	r3, [pc, #36]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a08      	ldr	r2, [pc, #32]	@ (80084dc <HAL_RCC_OscConfig+0x764>)
 80084ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084c0:	f7f9 fdd8 	bl	8002074 <HAL_GetTick>
 80084c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084c6:	e00f      	b.n	80084e8 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084c8:	f7f9 fdd4 	bl	8002074 <HAL_GetTick>
 80084cc:	4602      	mov	r2, r0
 80084ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d908      	bls.n	80084e8 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80084d6:	2303      	movs	r3, #3
 80084d8:	e077      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
 80084da:	bf00      	nop
 80084dc:	58024400 	.word	0x58024400
 80084e0:	fffffc0c 	.word	0xfffffc0c
 80084e4:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084e8:	4b3a      	ldr	r3, [pc, #232]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1e9      	bne.n	80084c8 <HAL_RCC_OscConfig+0x750>
 80084f4:	e068      	b.n	80085c8 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80084f6:	4b37      	ldr	r3, [pc, #220]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80084f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084fa:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80084fc:	4b35      	ldr	r3, [pc, #212]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80084fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008500:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008506:	2b01      	cmp	r3, #1
 8008508:	d031      	beq.n	800856e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	f003 0203 	and.w	r2, r3, #3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008514:	429a      	cmp	r2, r3
 8008516:	d12a      	bne.n	800856e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	091b      	lsrs	r3, r3, #4
 800851c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008524:	429a      	cmp	r2, r3
 8008526:	d122      	bne.n	800856e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008532:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008534:	429a      	cmp	r2, r3
 8008536:	d11a      	bne.n	800856e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	0a5b      	lsrs	r3, r3, #9
 800853c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008544:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008546:	429a      	cmp	r2, r3
 8008548:	d111      	bne.n	800856e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	0c1b      	lsrs	r3, r3, #16
 800854e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008556:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008558:	429a      	cmp	r2, r3
 800855a:	d108      	bne.n	800856e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	0e1b      	lsrs	r3, r3, #24
 8008560:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008568:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800856a:	429a      	cmp	r2, r3
 800856c:	d001      	beq.n	8008572 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e02b      	b.n	80085ca <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008572:	4b18      	ldr	r3, [pc, #96]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 8008574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008576:	08db      	lsrs	r3, r3, #3
 8008578:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800857c:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008582:	693a      	ldr	r2, [r7, #16]
 8008584:	429a      	cmp	r2, r3
 8008586:	d01f      	beq.n	80085c8 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008588:	4b12      	ldr	r3, [pc, #72]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 800858a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800858c:	4a11      	ldr	r2, [pc, #68]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 800858e:	f023 0301 	bic.w	r3, r3, #1
 8008592:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008594:	f7f9 fd6e 	bl	8002074 <HAL_GetTick>
 8008598:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800859a:	bf00      	nop
 800859c:	f7f9 fd6a 	bl	8002074 <HAL_GetTick>
 80085a0:	4602      	mov	r2, r0
 80085a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d0f9      	beq.n	800859c <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80085a8:	4b0a      	ldr	r3, [pc, #40]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80085aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085ac:	4b0a      	ldr	r3, [pc, #40]	@ (80085d8 <HAL_RCC_OscConfig+0x860>)
 80085ae:	4013      	ands	r3, r2
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80085b4:	00d2      	lsls	r2, r2, #3
 80085b6:	4907      	ldr	r1, [pc, #28]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80085bc:	4b05      	ldr	r3, [pc, #20]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80085be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c0:	4a04      	ldr	r2, [pc, #16]	@ (80085d4 <HAL_RCC_OscConfig+0x85c>)
 80085c2:	f043 0301 	orr.w	r3, r3, #1
 80085c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3730      	adds	r7, #48	@ 0x30
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	58024400 	.word	0x58024400
 80085d8:	ffff0007 	.word	0xffff0007

080085dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e19c      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80085f0:	4b8a      	ldr	r3, [pc, #552]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 030f 	and.w	r3, r3, #15
 80085f8:	683a      	ldr	r2, [r7, #0]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d910      	bls.n	8008620 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085fe:	4b87      	ldr	r3, [pc, #540]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f023 020f 	bic.w	r2, r3, #15
 8008606:	4985      	ldr	r1, [pc, #532]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	4313      	orrs	r3, r2
 800860c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800860e:	4b83      	ldr	r3, [pc, #524]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 030f 	and.w	r3, r3, #15
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	429a      	cmp	r2, r3
 800861a:	d001      	beq.n	8008620 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e184      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d010      	beq.n	800864e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	691a      	ldr	r2, [r3, #16]
 8008630:	4b7b      	ldr	r3, [pc, #492]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008632:	699b      	ldr	r3, [r3, #24]
 8008634:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008638:	429a      	cmp	r2, r3
 800863a:	d908      	bls.n	800864e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800863c:	4b78      	ldr	r3, [pc, #480]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800863e:	699b      	ldr	r3, [r3, #24]
 8008640:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	4975      	ldr	r1, [pc, #468]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800864a:	4313      	orrs	r3, r2
 800864c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0308 	and.w	r3, r3, #8
 8008656:	2b00      	cmp	r3, #0
 8008658:	d010      	beq.n	800867c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	695a      	ldr	r2, [r3, #20]
 800865e:	4b70      	ldr	r3, [pc, #448]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008660:	69db      	ldr	r3, [r3, #28]
 8008662:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008666:	429a      	cmp	r2, r3
 8008668:	d908      	bls.n	800867c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800866a:	4b6d      	ldr	r3, [pc, #436]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	496a      	ldr	r1, [pc, #424]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008678:	4313      	orrs	r3, r2
 800867a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 0310 	and.w	r3, r3, #16
 8008684:	2b00      	cmp	r3, #0
 8008686:	d010      	beq.n	80086aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	699a      	ldr	r2, [r3, #24]
 800868c:	4b64      	ldr	r3, [pc, #400]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008694:	429a      	cmp	r2, r3
 8008696:	d908      	bls.n	80086aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008698:	4b61      	ldr	r3, [pc, #388]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800869a:	69db      	ldr	r3, [r3, #28]
 800869c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	495e      	ldr	r1, [pc, #376]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80086a6:	4313      	orrs	r3, r2
 80086a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f003 0320 	and.w	r3, r3, #32
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d010      	beq.n	80086d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	69da      	ldr	r2, [r3, #28]
 80086ba:	4b59      	ldr	r3, [pc, #356]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d908      	bls.n	80086d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80086c6:	4b56      	ldr	r3, [pc, #344]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	69db      	ldr	r3, [r3, #28]
 80086d2:	4953      	ldr	r1, [pc, #332]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80086d4:	4313      	orrs	r3, r2
 80086d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0302 	and.w	r3, r3, #2
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d010      	beq.n	8008706 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	68da      	ldr	r2, [r3, #12]
 80086e8:	4b4d      	ldr	r3, [pc, #308]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80086ea:	699b      	ldr	r3, [r3, #24]
 80086ec:	f003 030f 	and.w	r3, r3, #15
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d908      	bls.n	8008706 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086f4:	4b4a      	ldr	r3, [pc, #296]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80086f6:	699b      	ldr	r3, [r3, #24]
 80086f8:	f023 020f 	bic.w	r2, r3, #15
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	4947      	ldr	r1, [pc, #284]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008702:	4313      	orrs	r3, r2
 8008704:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0301 	and.w	r3, r3, #1
 800870e:	2b00      	cmp	r3, #0
 8008710:	d055      	beq.n	80087be <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008712:	4b43      	ldr	r3, [pc, #268]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008714:	699b      	ldr	r3, [r3, #24]
 8008716:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	4940      	ldr	r1, [pc, #256]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008720:	4313      	orrs	r3, r2
 8008722:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	2b02      	cmp	r3, #2
 800872a:	d107      	bne.n	800873c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800872c:	4b3c      	ldr	r3, [pc, #240]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d121      	bne.n	800877c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e0f6      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	2b03      	cmp	r3, #3
 8008742:	d107      	bne.n	8008754 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008744:	4b36      	ldr	r3, [pc, #216]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800874c:	2b00      	cmp	r3, #0
 800874e:	d115      	bne.n	800877c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e0ea      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	2b01      	cmp	r3, #1
 800875a:	d107      	bne.n	800876c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800875c:	4b30      	ldr	r3, [pc, #192]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008764:	2b00      	cmp	r3, #0
 8008766:	d109      	bne.n	800877c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	e0de      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800876c:	4b2c      	ldr	r3, [pc, #176]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 0304 	and.w	r3, r3, #4
 8008774:	2b00      	cmp	r3, #0
 8008776:	d101      	bne.n	800877c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	e0d6      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800877c:	4b28      	ldr	r3, [pc, #160]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	f023 0207 	bic.w	r2, r3, #7
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	4925      	ldr	r1, [pc, #148]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 800878a:	4313      	orrs	r3, r2
 800878c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800878e:	f7f9 fc71 	bl	8002074 <HAL_GetTick>
 8008792:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008794:	e00a      	b.n	80087ac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008796:	f7f9 fc6d 	bl	8002074 <HAL_GetTick>
 800879a:	4602      	mov	r2, r0
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	1ad3      	subs	r3, r2, r3
 80087a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d901      	bls.n	80087ac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e0be      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087ac:	4b1c      	ldr	r3, [pc, #112]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	00db      	lsls	r3, r3, #3
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d1eb      	bne.n	8008796 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 0302 	and.w	r3, r3, #2
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d010      	beq.n	80087ec <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	68da      	ldr	r2, [r3, #12]
 80087ce:	4b14      	ldr	r3, [pc, #80]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80087d0:	699b      	ldr	r3, [r3, #24]
 80087d2:	f003 030f 	and.w	r3, r3, #15
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d208      	bcs.n	80087ec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087da:	4b11      	ldr	r3, [pc, #68]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80087dc:	699b      	ldr	r3, [r3, #24]
 80087de:	f023 020f 	bic.w	r2, r3, #15
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	490e      	ldr	r1, [pc, #56]	@ (8008820 <HAL_RCC_ClockConfig+0x244>)
 80087e8:	4313      	orrs	r3, r2
 80087ea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80087ec:	4b0b      	ldr	r3, [pc, #44]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 030f 	and.w	r3, r3, #15
 80087f4:	683a      	ldr	r2, [r7, #0]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d214      	bcs.n	8008824 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087fa:	4b08      	ldr	r3, [pc, #32]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f023 020f 	bic.w	r2, r3, #15
 8008802:	4906      	ldr	r1, [pc, #24]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	4313      	orrs	r3, r2
 8008808:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800880a:	4b04      	ldr	r3, [pc, #16]	@ (800881c <HAL_RCC_ClockConfig+0x240>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 030f 	and.w	r3, r3, #15
 8008812:	683a      	ldr	r2, [r7, #0]
 8008814:	429a      	cmp	r2, r3
 8008816:	d005      	beq.n	8008824 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e086      	b.n	800892a <HAL_RCC_ClockConfig+0x34e>
 800881c:	52002000 	.word	0x52002000
 8008820:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0304 	and.w	r3, r3, #4
 800882c:	2b00      	cmp	r3, #0
 800882e:	d010      	beq.n	8008852 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	691a      	ldr	r2, [r3, #16]
 8008834:	4b3f      	ldr	r3, [pc, #252]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 8008836:	699b      	ldr	r3, [r3, #24]
 8008838:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800883c:	429a      	cmp	r2, r3
 800883e:	d208      	bcs.n	8008852 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008840:	4b3c      	ldr	r3, [pc, #240]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	691b      	ldr	r3, [r3, #16]
 800884c:	4939      	ldr	r1, [pc, #228]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 800884e:	4313      	orrs	r3, r2
 8008850:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f003 0308 	and.w	r3, r3, #8
 800885a:	2b00      	cmp	r3, #0
 800885c:	d010      	beq.n	8008880 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	695a      	ldr	r2, [r3, #20]
 8008862:	4b34      	ldr	r3, [pc, #208]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 8008864:	69db      	ldr	r3, [r3, #28]
 8008866:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800886a:	429a      	cmp	r2, r3
 800886c:	d208      	bcs.n	8008880 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800886e:	4b31      	ldr	r3, [pc, #196]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 8008870:	69db      	ldr	r3, [r3, #28]
 8008872:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	492e      	ldr	r1, [pc, #184]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 800887c:	4313      	orrs	r3, r2
 800887e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f003 0310 	and.w	r3, r3, #16
 8008888:	2b00      	cmp	r3, #0
 800888a:	d010      	beq.n	80088ae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	699a      	ldr	r2, [r3, #24]
 8008890:	4b28      	ldr	r3, [pc, #160]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 8008892:	69db      	ldr	r3, [r3, #28]
 8008894:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008898:	429a      	cmp	r2, r3
 800889a:	d208      	bcs.n	80088ae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800889c:	4b25      	ldr	r3, [pc, #148]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 800889e:	69db      	ldr	r3, [r3, #28]
 80088a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	699b      	ldr	r3, [r3, #24]
 80088a8:	4922      	ldr	r1, [pc, #136]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 80088aa:	4313      	orrs	r3, r2
 80088ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f003 0320 	and.w	r3, r3, #32
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d010      	beq.n	80088dc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	69da      	ldr	r2, [r3, #28]
 80088be:	4b1d      	ldr	r3, [pc, #116]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d208      	bcs.n	80088dc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80088ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	69db      	ldr	r3, [r3, #28]
 80088d6:	4917      	ldr	r1, [pc, #92]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 80088d8:	4313      	orrs	r3, r2
 80088da:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80088dc:	f000 f834 	bl	8008948 <HAL_RCC_GetSysClockFreq>
 80088e0:	4602      	mov	r2, r0
 80088e2:	4b14      	ldr	r3, [pc, #80]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 80088e4:	699b      	ldr	r3, [r3, #24]
 80088e6:	0a1b      	lsrs	r3, r3, #8
 80088e8:	f003 030f 	and.w	r3, r3, #15
 80088ec:	4912      	ldr	r1, [pc, #72]	@ (8008938 <HAL_RCC_ClockConfig+0x35c>)
 80088ee:	5ccb      	ldrb	r3, [r1, r3]
 80088f0:	f003 031f 	and.w	r3, r3, #31
 80088f4:	fa22 f303 	lsr.w	r3, r2, r3
 80088f8:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80088fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008934 <HAL_RCC_ClockConfig+0x358>)
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	f003 030f 	and.w	r3, r3, #15
 8008902:	4a0d      	ldr	r2, [pc, #52]	@ (8008938 <HAL_RCC_ClockConfig+0x35c>)
 8008904:	5cd3      	ldrb	r3, [r2, r3]
 8008906:	f003 031f 	and.w	r3, r3, #31
 800890a:	693a      	ldr	r2, [r7, #16]
 800890c:	fa22 f303 	lsr.w	r3, r2, r3
 8008910:	4a0a      	ldr	r2, [pc, #40]	@ (800893c <HAL_RCC_ClockConfig+0x360>)
 8008912:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008914:	4a0a      	ldr	r2, [pc, #40]	@ (8008940 <HAL_RCC_ClockConfig+0x364>)
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800891a:	4b0a      	ldr	r3, [pc, #40]	@ (8008944 <HAL_RCC_ClockConfig+0x368>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4618      	mov	r0, r3
 8008920:	f7f8 ff06 	bl	8001730 <HAL_InitTick>
 8008924:	4603      	mov	r3, r0
 8008926:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008928:	7bfb      	ldrb	r3, [r7, #15]
}
 800892a:	4618      	mov	r0, r3
 800892c:	3718      	adds	r7, #24
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	58024400 	.word	0x58024400
 8008938:	08014574 	.word	0x08014574
 800893c:	24000004 	.word	0x24000004
 8008940:	24000000 	.word	0x24000000
 8008944:	24000008 	.word	0x24000008

08008948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008948:	b480      	push	{r7}
 800894a:	b089      	sub	sp, #36	@ 0x24
 800894c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800894e:	4bb3      	ldr	r3, [pc, #716]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008956:	2b18      	cmp	r3, #24
 8008958:	f200 8155 	bhi.w	8008c06 <HAL_RCC_GetSysClockFreq+0x2be>
 800895c:	a201      	add	r2, pc, #4	@ (adr r2, 8008964 <HAL_RCC_GetSysClockFreq+0x1c>)
 800895e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008962:	bf00      	nop
 8008964:	080089c9 	.word	0x080089c9
 8008968:	08008c07 	.word	0x08008c07
 800896c:	08008c07 	.word	0x08008c07
 8008970:	08008c07 	.word	0x08008c07
 8008974:	08008c07 	.word	0x08008c07
 8008978:	08008c07 	.word	0x08008c07
 800897c:	08008c07 	.word	0x08008c07
 8008980:	08008c07 	.word	0x08008c07
 8008984:	080089ef 	.word	0x080089ef
 8008988:	08008c07 	.word	0x08008c07
 800898c:	08008c07 	.word	0x08008c07
 8008990:	08008c07 	.word	0x08008c07
 8008994:	08008c07 	.word	0x08008c07
 8008998:	08008c07 	.word	0x08008c07
 800899c:	08008c07 	.word	0x08008c07
 80089a0:	08008c07 	.word	0x08008c07
 80089a4:	080089f5 	.word	0x080089f5
 80089a8:	08008c07 	.word	0x08008c07
 80089ac:	08008c07 	.word	0x08008c07
 80089b0:	08008c07 	.word	0x08008c07
 80089b4:	08008c07 	.word	0x08008c07
 80089b8:	08008c07 	.word	0x08008c07
 80089bc:	08008c07 	.word	0x08008c07
 80089c0:	08008c07 	.word	0x08008c07
 80089c4:	080089fb 	.word	0x080089fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089c8:	4b94      	ldr	r3, [pc, #592]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f003 0320 	and.w	r3, r3, #32
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d009      	beq.n	80089e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089d4:	4b91      	ldr	r3, [pc, #580]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	08db      	lsrs	r3, r3, #3
 80089da:	f003 0303 	and.w	r3, r3, #3
 80089de:	4a90      	ldr	r2, [pc, #576]	@ (8008c20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089e0:	fa22 f303 	lsr.w	r3, r2, r3
 80089e4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80089e6:	e111      	b.n	8008c0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80089e8:	4b8d      	ldr	r3, [pc, #564]	@ (8008c20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089ea:	61bb      	str	r3, [r7, #24]
      break;
 80089ec:	e10e      	b.n	8008c0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80089ee:	4b8d      	ldr	r3, [pc, #564]	@ (8008c24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80089f0:	61bb      	str	r3, [r7, #24]
      break;
 80089f2:	e10b      	b.n	8008c0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80089f4:	4b8c      	ldr	r3, [pc, #560]	@ (8008c28 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80089f6:	61bb      	str	r3, [r7, #24]
      break;
 80089f8:	e108      	b.n	8008c0c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089fa:	4b88      	ldr	r3, [pc, #544]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089fe:	f003 0303 	and.w	r3, r3, #3
 8008a02:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008a04:	4b85      	ldr	r3, [pc, #532]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a08:	091b      	lsrs	r3, r3, #4
 8008a0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008a0e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008a10:	4b82      	ldr	r3, [pc, #520]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008a1a:	4b80      	ldr	r3, [pc, #512]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1e:	08db      	lsrs	r3, r3, #3
 8008a20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	fb02 f303 	mul.w	r3, r2, r3
 8008a2a:	ee07 3a90 	vmov	s15, r3
 8008a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a32:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 80e1 	beq.w	8008c00 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	f000 8083 	beq.w	8008b4c <HAL_RCC_GetSysClockFreq+0x204>
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	2b02      	cmp	r3, #2
 8008a4a:	f200 80a1 	bhi.w	8008b90 <HAL_RCC_GetSysClockFreq+0x248>
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d003      	beq.n	8008a5c <HAL_RCC_GetSysClockFreq+0x114>
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d056      	beq.n	8008b08 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008a5a:	e099      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a5c:	4b6f      	ldr	r3, [pc, #444]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f003 0320 	and.w	r3, r3, #32
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d02d      	beq.n	8008ac4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a68:	4b6c      	ldr	r3, [pc, #432]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	08db      	lsrs	r3, r3, #3
 8008a6e:	f003 0303 	and.w	r3, r3, #3
 8008a72:	4a6b      	ldr	r2, [pc, #428]	@ (8008c20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008a74:	fa22 f303 	lsr.w	r3, r2, r3
 8008a78:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	ee07 3a90 	vmov	s15, r3
 8008a80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	ee07 3a90 	vmov	s15, r3
 8008a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a92:	4b62      	ldr	r3, [pc, #392]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aa2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aa6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008c2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008abe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008ac2:	e087      	b.n	8008bd4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ace:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008c30 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ad6:	4b51      	ldr	r3, [pc, #324]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ae6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008c2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b06:	e065      	b.n	8008bd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	ee07 3a90 	vmov	s15, r3
 8008b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b12:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008c34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b1a:	4b40      	ldr	r3, [pc, #256]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b22:	ee07 3a90 	vmov	s15, r3
 8008b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b2e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008c2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b4a:	e043      	b.n	8008bd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	ee07 3a90 	vmov	s15, r3
 8008b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b56:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008c38 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b66:	ee07 3a90 	vmov	s15, r3
 8008b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b72:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008c2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b8e:	e021      	b.n	8008bd4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	ee07 3a90 	vmov	s15, r3
 8008b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008c34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008baa:	ee07 3a90 	vmov	s15, r3
 8008bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008bb6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008c2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008bd2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008bd4:	4b11      	ldr	r3, [pc, #68]	@ (8008c1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bd8:	0a5b      	lsrs	r3, r3, #9
 8008bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bde:	3301      	adds	r3, #1
 8008be0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	ee07 3a90 	vmov	s15, r3
 8008be8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008bec:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bf8:	ee17 3a90 	vmov	r3, s15
 8008bfc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008bfe:	e005      	b.n	8008c0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008c00:	2300      	movs	r3, #0
 8008c02:	61bb      	str	r3, [r7, #24]
      break;
 8008c04:	e002      	b.n	8008c0c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008c06:	4b07      	ldr	r3, [pc, #28]	@ (8008c24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008c08:	61bb      	str	r3, [r7, #24]
      break;
 8008c0a:	bf00      	nop
  }

  return sysclockfreq;
 8008c0c:	69bb      	ldr	r3, [r7, #24]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3724      	adds	r7, #36	@ 0x24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	58024400 	.word	0x58024400
 8008c20:	03d09000 	.word	0x03d09000
 8008c24:	003d0900 	.word	0x003d0900
 8008c28:	016e3600 	.word	0x016e3600
 8008c2c:	46000000 	.word	0x46000000
 8008c30:	4c742400 	.word	0x4c742400
 8008c34:	4a742400 	.word	0x4a742400
 8008c38:	4bb71b00 	.word	0x4bb71b00

08008c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8008c42:	f7ff fe81 	bl	8008948 <HAL_RCC_GetSysClockFreq>
 8008c46:	4602      	mov	r2, r0
 8008c48:	4b10      	ldr	r3, [pc, #64]	@ (8008c8c <HAL_RCC_GetHCLKFreq+0x50>)
 8008c4a:	699b      	ldr	r3, [r3, #24]
 8008c4c:	0a1b      	lsrs	r3, r3, #8
 8008c4e:	f003 030f 	and.w	r3, r3, #15
 8008c52:	490f      	ldr	r1, [pc, #60]	@ (8008c90 <HAL_RCC_GetHCLKFreq+0x54>)
 8008c54:	5ccb      	ldrb	r3, [r1, r3]
 8008c56:	f003 031f 	and.w	r3, r3, #31
 8008c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8008c5e:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8008c60:	4b0a      	ldr	r3, [pc, #40]	@ (8008c8c <HAL_RCC_GetHCLKFreq+0x50>)
 8008c62:	699b      	ldr	r3, [r3, #24]
 8008c64:	f003 030f 	and.w	r3, r3, #15
 8008c68:	4a09      	ldr	r2, [pc, #36]	@ (8008c90 <HAL_RCC_GetHCLKFreq+0x54>)
 8008c6a:	5cd3      	ldrb	r3, [r2, r3]
 8008c6c:	f003 031f 	and.w	r3, r3, #31
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	fa22 f303 	lsr.w	r3, r2, r3
 8008c76:	4a07      	ldr	r2, [pc, #28]	@ (8008c94 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c78:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008c7a:	4a07      	ldr	r2, [pc, #28]	@ (8008c98 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008c80:	4b04      	ldr	r3, [pc, #16]	@ (8008c94 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c82:	681b      	ldr	r3, [r3, #0]
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3708      	adds	r7, #8
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	58024400 	.word	0x58024400
 8008c90:	08014574 	.word	0x08014574
 8008c94:	24000004 	.word	0x24000004
 8008c98:	24000000 	.word	0x24000000

08008c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8008ca0:	f7ff ffcc 	bl	8008c3c <HAL_RCC_GetHCLKFreq>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	4b06      	ldr	r3, [pc, #24]	@ (8008cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ca8:	69db      	ldr	r3, [r3, #28]
 8008caa:	091b      	lsrs	r3, r3, #4
 8008cac:	f003 0307 	and.w	r3, r3, #7
 8008cb0:	4904      	ldr	r1, [pc, #16]	@ (8008cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008cb2:	5ccb      	ldrb	r3, [r1, r3]
 8008cb4:	f003 031f 	and.w	r3, r3, #31
 8008cb8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	58024400 	.word	0x58024400
 8008cc4:	08014574 	.word	0x08014574

08008cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8008ccc:	f7ff ffb6 	bl	8008c3c <HAL_RCC_GetHCLKFreq>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	4b06      	ldr	r3, [pc, #24]	@ (8008cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	0a1b      	lsrs	r3, r3, #8
 8008cd8:	f003 0307 	and.w	r3, r3, #7
 8008cdc:	4904      	ldr	r1, [pc, #16]	@ (8008cf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008cde:	5ccb      	ldrb	r3, [r1, r3]
 8008ce0:	f003 031f 	and.w	r3, r3, #31
 8008ce4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	58024400 	.word	0x58024400
 8008cf0:	08014574 	.word	0x08014574

08008cf4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	223f      	movs	r2, #63	@ 0x3f
 8008d02:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d04:	4b1a      	ldr	r3, [pc, #104]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	f003 0207 	and.w	r2, r3, #7
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8008d10:	4b17      	ldr	r3, [pc, #92]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d12:	699b      	ldr	r3, [r3, #24]
 8008d14:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8008d1c:	4b14      	ldr	r3, [pc, #80]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d1e:	699b      	ldr	r3, [r3, #24]
 8008d20:	f003 020f 	and.w	r2, r3, #15
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8008d28:	4b11      	ldr	r3, [pc, #68]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d2a:	699b      	ldr	r3, [r3, #24]
 8008d2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8008d34:	4b0e      	ldr	r3, [pc, #56]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d36:	69db      	ldr	r3, [r3, #28]
 8008d38:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8008d40:	4b0b      	ldr	r3, [pc, #44]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d42:	69db      	ldr	r3, [r3, #28]
 8008d44:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8008d4c:	4b08      	ldr	r3, [pc, #32]	@ (8008d70 <HAL_RCC_GetClockConfig+0x7c>)
 8008d4e:	6a1b      	ldr	r3, [r3, #32]
 8008d50:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d58:	4b06      	ldr	r3, [pc, #24]	@ (8008d74 <HAL_RCC_GetClockConfig+0x80>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 020f 	and.w	r2, r3, #15
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	601a      	str	r2, [r3, #0]
}
 8008d64:	bf00      	nop
 8008d66:	370c      	adds	r7, #12
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr
 8008d70:	58024400 	.word	0x58024400
 8008d74:	52002000 	.word	0x52002000

08008d78 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d7c:	b0c8      	sub	sp, #288	@ 0x120
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008d84:	2300      	movs	r3, #0
 8008d86:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008d90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d98:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008d9c:	2500      	movs	r5, #0
 8008d9e:	ea54 0305 	orrs.w	r3, r4, r5
 8008da2:	d049      	beq.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008da4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008daa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008dae:	d02f      	beq.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008db0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008db4:	d828      	bhi.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008db6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008dba:	d01a      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008dbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008dc0:	d822      	bhi.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d003      	beq.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008dc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008dca:	d007      	beq.n	8008ddc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008dcc:	e01c      	b.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dce:	4ba7      	ldr	r3, [pc, #668]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd2:	4aa6      	ldr	r2, [pc, #664]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008dda:	e01a      	b.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008ddc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008de0:	3308      	adds	r3, #8
 8008de2:	2102      	movs	r1, #2
 8008de4:	4618      	mov	r0, r3
 8008de6:	f001 fc43 	bl	800a670 <RCCEx_PLL2_Config>
 8008dea:	4603      	mov	r3, r0
 8008dec:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008df0:	e00f      	b.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008df2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008df6:	3328      	adds	r3, #40	@ 0x28
 8008df8:	2102      	movs	r1, #2
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f001 fcea 	bl	800a7d4 <RCCEx_PLL3_Config>
 8008e00:	4603      	mov	r3, r0
 8008e02:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008e06:	e004      	b.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008e0e:	e000      	b.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008e10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e12:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10a      	bne.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008e1a:	4b94      	ldr	r3, [pc, #592]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e1e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008e22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e28:	4a90      	ldr	r2, [pc, #576]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e2a:	430b      	orrs	r3, r1
 8008e2c:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e2e:	e003      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e30:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008e34:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008e38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e40:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008e44:	f04f 0900 	mov.w	r9, #0
 8008e48:	ea58 0309 	orrs.w	r3, r8, r9
 8008e4c:	d047      	beq.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008e4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	d82a      	bhi.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008e58:	a201      	add	r2, pc, #4	@ (adr r2, 8008e60 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5e:	bf00      	nop
 8008e60:	08008e75 	.word	0x08008e75
 8008e64:	08008e83 	.word	0x08008e83
 8008e68:	08008e99 	.word	0x08008e99
 8008e6c:	08008eb7 	.word	0x08008eb7
 8008e70:	08008eb7 	.word	0x08008eb7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e74:	4b7d      	ldr	r3, [pc, #500]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e78:	4a7c      	ldr	r2, [pc, #496]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e80:	e01a      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e86:	3308      	adds	r3, #8
 8008e88:	2100      	movs	r1, #0
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f001 fbf0 	bl	800a670 <RCCEx_PLL2_Config>
 8008e90:	4603      	mov	r3, r0
 8008e92:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e96:	e00f      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e9c:	3328      	adds	r3, #40	@ 0x28
 8008e9e:	2100      	movs	r1, #0
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f001 fc97 	bl	800a7d4 <RCCEx_PLL3_Config>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008eac:	e004      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008eb4:	e000      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008eb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008eb8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10a      	bne.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008ec0:	4b6a      	ldr	r3, [pc, #424]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ec4:	f023 0107 	bic.w	r1, r3, #7
 8008ec8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ece:	4a67      	ldr	r2, [pc, #412]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ed0:	430b      	orrs	r3, r1
 8008ed2:	6513      	str	r3, [r2, #80]	@ 0x50
 8008ed4:	e003      	b.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ed6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008eda:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008eea:	f04f 0b00 	mov.w	fp, #0
 8008eee:	ea5a 030b 	orrs.w	r3, sl, fp
 8008ef2:	d054      	beq.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8008ef4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008efa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008efe:	d036      	beq.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8008f00:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008f04:	d82f      	bhi.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f0a:	d032      	beq.n	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008f0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f10:	d829      	bhi.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008f12:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f14:	d02f      	beq.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8008f16:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f18:	d825      	bhi.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008f1a:	2b80      	cmp	r3, #128	@ 0x80
 8008f1c:	d018      	beq.n	8008f50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8008f1e:	2b80      	cmp	r3, #128	@ 0x80
 8008f20:	d821      	bhi.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d002      	beq.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8008f26:	2b40      	cmp	r3, #64	@ 0x40
 8008f28:	d007      	beq.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8008f2a:	e01c      	b.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f2c:	4b4f      	ldr	r3, [pc, #316]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f30:	4a4e      	ldr	r2, [pc, #312]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008f38:	e01e      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f3e:	3308      	adds	r3, #8
 8008f40:	2100      	movs	r1, #0
 8008f42:	4618      	mov	r0, r3
 8008f44:	f001 fb94 	bl	800a670 <RCCEx_PLL2_Config>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008f4e:	e013      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f54:	3328      	adds	r3, #40	@ 0x28
 8008f56:	2100      	movs	r1, #0
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f001 fc3b 	bl	800a7d4 <RCCEx_PLL3_Config>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008f64:	e008      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008f6c:	e004      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008f6e:	bf00      	nop
 8008f70:	e002      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008f72:	bf00      	nop
 8008f74:	e000      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008f76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f78:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10a      	bne.n	8008f96 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8008f80:	4b3a      	ldr	r3, [pc, #232]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f84:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008f88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f8e:	4a37      	ldr	r2, [pc, #220]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f90:	430b      	orrs	r3, r1
 8008f92:	6513      	str	r3, [r2, #80]	@ 0x50
 8008f94:	e003      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f96:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008f9a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8008f9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008faa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008fae:	2300      	movs	r3, #0
 8008fb0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008fb4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	d05c      	beq.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8008fbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008fc8:	d03b      	beq.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008fca:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008fce:	d834      	bhi.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fd4:	d037      	beq.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8008fd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fda:	d82e      	bhi.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008fdc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008fe0:	d033      	beq.n	800904a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008fe2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008fe6:	d828      	bhi.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008fe8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fec:	d01a      	beq.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8008fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ff2:	d822      	bhi.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d003      	beq.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8008ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ffc:	d007      	beq.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8008ffe:	e01c      	b.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009000:	4b1a      	ldr	r3, [pc, #104]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009004:	4a19      	ldr	r2, [pc, #100]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009006:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800900a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800900c:	e01e      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800900e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009012:	3308      	adds	r3, #8
 8009014:	2100      	movs	r1, #0
 8009016:	4618      	mov	r0, r3
 8009018:	f001 fb2a 	bl	800a670 <RCCEx_PLL2_Config>
 800901c:	4603      	mov	r3, r0
 800901e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8009022:	e013      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009024:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009028:	3328      	adds	r3, #40	@ 0x28
 800902a:	2100      	movs	r1, #0
 800902c:	4618      	mov	r0, r3
 800902e:	f001 fbd1 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009032:	4603      	mov	r3, r0
 8009034:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8009038:	e008      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009040:	e004      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8009042:	bf00      	nop
 8009044:	e002      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8009046:	bf00      	nop
 8009048:	e000      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800904a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800904c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10d      	bne.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8009054:	4b05      	ldr	r3, [pc, #20]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009058:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800905c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009062:	4a02      	ldr	r2, [pc, #8]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009064:	430b      	orrs	r3, r1
 8009066:	6513      	str	r3, [r2, #80]	@ 0x50
 8009068:	e006      	b.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800906a:	bf00      	nop
 800906c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009070:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009074:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009078:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800907c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009080:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009084:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009088:	2300      	movs	r3, #0
 800908a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800908e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009092:	460b      	mov	r3, r1
 8009094:	4313      	orrs	r3, r2
 8009096:	d03a      	beq.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8009098:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800909c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800909e:	2b30      	cmp	r3, #48	@ 0x30
 80090a0:	d01f      	beq.n	80090e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80090a2:	2b30      	cmp	r3, #48	@ 0x30
 80090a4:	d819      	bhi.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x362>
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	d00c      	beq.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80090aa:	2b20      	cmp	r3, #32
 80090ac:	d815      	bhi.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x362>
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d019      	beq.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80090b2:	2b10      	cmp	r3, #16
 80090b4:	d111      	bne.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090b6:	4bae      	ldr	r3, [pc, #696]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80090b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ba:	4aad      	ldr	r2, [pc, #692]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80090bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80090c2:	e011      	b.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80090c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80090c8:	3308      	adds	r3, #8
 80090ca:	2102      	movs	r1, #2
 80090cc:	4618      	mov	r0, r3
 80090ce:	f001 facf 	bl	800a670 <RCCEx_PLL2_Config>
 80090d2:	4603      	mov	r3, r0
 80090d4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80090d8:	e006      	b.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80090e0:	e002      	b.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80090e2:	bf00      	nop
 80090e4:	e000      	b.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80090e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10a      	bne.n	8009106 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80090f0:	4b9f      	ldr	r3, [pc, #636]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80090f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090f4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80090f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80090fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090fe:	4a9c      	ldr	r2, [pc, #624]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009100:	430b      	orrs	r3, r1
 8009102:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009104:	e003      	b.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009106:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800910a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800910e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009116:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800911a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800911e:	2300      	movs	r3, #0
 8009120:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009124:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009128:	460b      	mov	r3, r1
 800912a:	4313      	orrs	r3, r2
 800912c:	d051      	beq.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800912e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009132:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009134:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009138:	d035      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800913a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800913e:	d82e      	bhi.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x426>
 8009140:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009144:	d031      	beq.n	80091aa <HAL_RCCEx_PeriphCLKConfig+0x432>
 8009146:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800914a:	d828      	bhi.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x426>
 800914c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009150:	d01a      	beq.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8009152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009156:	d822      	bhi.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x426>
 8009158:	2b00      	cmp	r3, #0
 800915a:	d003      	beq.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800915c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009160:	d007      	beq.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8009162:	e01c      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009164:	4b82      	ldr	r3, [pc, #520]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009168:	4a81      	ldr	r2, [pc, #516]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800916a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800916e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009170:	e01c      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009176:	3308      	adds	r3, #8
 8009178:	2100      	movs	r1, #0
 800917a:	4618      	mov	r0, r3
 800917c:	f001 fa78 	bl	800a670 <RCCEx_PLL2_Config>
 8009180:	4603      	mov	r3, r0
 8009182:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009186:	e011      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009188:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800918c:	3328      	adds	r3, #40	@ 0x28
 800918e:	2100      	movs	r1, #0
 8009190:	4618      	mov	r0, r3
 8009192:	f001 fb1f 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009196:	4603      	mov	r3, r0
 8009198:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800919c:	e006      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80091a4:	e002      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80091a6:	bf00      	nop
 80091a8:	e000      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80091aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10a      	bne.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80091b4:	4b6e      	ldr	r3, [pc, #440]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80091b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091b8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80091bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80091c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091c2:	4a6b      	ldr	r2, [pc, #428]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80091c4:	430b      	orrs	r3, r1
 80091c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80091c8:	e003      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80091ce:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80091d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80091d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091da:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80091de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80091e2:	2300      	movs	r3, #0
 80091e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80091e8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80091ec:	460b      	mov	r3, r1
 80091ee:	4313      	orrs	r3, r2
 80091f0:	d053      	beq.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80091f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80091f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80091fc:	d033      	beq.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80091fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009202:	d82c      	bhi.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8009204:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009208:	d02f      	beq.n	800926a <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800920a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800920e:	d826      	bhi.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8009210:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009214:	d02b      	beq.n	800926e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009216:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800921a:	d820      	bhi.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800921c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009220:	d012      	beq.n	8009248 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8009222:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009226:	d81a      	bhi.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8009228:	2b00      	cmp	r3, #0
 800922a:	d022      	beq.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800922c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009230:	d115      	bne.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009232:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009236:	3308      	adds	r3, #8
 8009238:	2101      	movs	r1, #1
 800923a:	4618      	mov	r0, r3
 800923c:	f001 fa18 	bl	800a670 <RCCEx_PLL2_Config>
 8009240:	4603      	mov	r3, r0
 8009242:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009246:	e015      	b.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009248:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800924c:	3328      	adds	r3, #40	@ 0x28
 800924e:	2101      	movs	r1, #1
 8009250:	4618      	mov	r0, r3
 8009252:	f001 fabf 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009256:	4603      	mov	r3, r0
 8009258:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800925c:	e00a      	b.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009264:	e006      	b.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8009266:	bf00      	nop
 8009268:	e004      	b.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800926a:	bf00      	nop
 800926c:	e002      	b.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800926e:	bf00      	nop
 8009270:	e000      	b.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8009272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009274:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10a      	bne.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800927c:	4b3c      	ldr	r3, [pc, #240]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800927e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009280:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009284:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009288:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800928a:	4a39      	ldr	r2, [pc, #228]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800928c:	430b      	orrs	r3, r1
 800928e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009290:	e003      	b.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009292:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009296:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800929a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800929e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80092a6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80092aa:	2300      	movs	r3, #0
 80092ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80092b0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80092b4:	460b      	mov	r3, r1
 80092b6:	4313      	orrs	r3, r2
 80092b8:	d060      	beq.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80092ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80092be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80092c2:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80092c6:	d039      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80092c8:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80092cc:	d832      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80092ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092d2:	d035      	beq.n	8009340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80092d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092d8:	d82c      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80092da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092de:	d031      	beq.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80092e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092e4:	d826      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80092e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80092ea:	d02d      	beq.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80092ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80092f0:	d820      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80092f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092f6:	d012      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80092f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092fc:	d81a      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d024      	beq.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009302:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009306:	d115      	bne.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009308:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800930c:	3308      	adds	r3, #8
 800930e:	2101      	movs	r1, #1
 8009310:	4618      	mov	r0, r3
 8009312:	f001 f9ad 	bl	800a670 <RCCEx_PLL2_Config>
 8009316:	4603      	mov	r3, r0
 8009318:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800931c:	e017      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800931e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009322:	3328      	adds	r3, #40	@ 0x28
 8009324:	2101      	movs	r1, #1
 8009326:	4618      	mov	r0, r3
 8009328:	f001 fa54 	bl	800a7d4 <RCCEx_PLL3_Config>
 800932c:	4603      	mov	r3, r0
 800932e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009332:	e00c      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800933a:	e008      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800933c:	bf00      	nop
 800933e:	e006      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009340:	bf00      	nop
 8009342:	e004      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009344:	bf00      	nop
 8009346:	e002      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009348:	bf00      	nop
 800934a:	e000      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800934c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800934e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009352:	2b00      	cmp	r3, #0
 8009354:	d10e      	bne.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009356:	4b06      	ldr	r3, [pc, #24]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800935a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800935e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009362:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009366:	4a02      	ldr	r2, [pc, #8]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009368:	430b      	orrs	r3, r1
 800936a:	6593      	str	r3, [r2, #88]	@ 0x58
 800936c:	e006      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800936e:	bf00      	nop
 8009370:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009374:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009378:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800937c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009384:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009388:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800938c:	2300      	movs	r3, #0
 800938e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009392:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009396:	460b      	mov	r3, r1
 8009398:	4313      	orrs	r3, r2
 800939a:	d037      	beq.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800939c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80093a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093a6:	d00e      	beq.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80093a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093ac:	d816      	bhi.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x664>
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d018      	beq.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80093b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80093b6:	d111      	bne.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093b8:	4bc4      	ldr	r3, [pc, #784]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80093ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093bc:	4ac3      	ldr	r2, [pc, #780]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80093be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80093c4:	e00f      	b.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80093c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093ca:	3308      	adds	r3, #8
 80093cc:	2101      	movs	r1, #1
 80093ce:	4618      	mov	r0, r3
 80093d0:	f001 f94e 	bl	800a670 <RCCEx_PLL2_Config>
 80093d4:	4603      	mov	r3, r0
 80093d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80093da:	e004      	b.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093dc:	2301      	movs	r3, #1
 80093de:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80093e2:	e000      	b.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80093e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093e6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d10a      	bne.n	8009404 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80093ee:	4bb7      	ldr	r3, [pc, #732]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80093f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80093f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80093fc:	4ab3      	ldr	r2, [pc, #716]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80093fe:	430b      	orrs	r3, r1
 8009400:	6513      	str	r3, [r2, #80]	@ 0x50
 8009402:	e003      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009404:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009408:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800940c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009414:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009418:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800941c:	2300      	movs	r3, #0
 800941e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009422:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009426:	460b      	mov	r3, r1
 8009428:	4313      	orrs	r3, r2
 800942a:	d039      	beq.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800942c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009432:	2b03      	cmp	r3, #3
 8009434:	d81c      	bhi.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009436:	a201      	add	r2, pc, #4	@ (adr r2, 800943c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800943c:	08009479 	.word	0x08009479
 8009440:	0800944d 	.word	0x0800944d
 8009444:	0800945b 	.word	0x0800945b
 8009448:	08009479 	.word	0x08009479
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800944c:	4b9f      	ldr	r3, [pc, #636]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800944e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009450:	4a9e      	ldr	r2, [pc, #632]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009456:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009458:	e00f      	b.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800945a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800945e:	3308      	adds	r3, #8
 8009460:	2102      	movs	r1, #2
 8009462:	4618      	mov	r0, r3
 8009464:	f001 f904 	bl	800a670 <RCCEx_PLL2_Config>
 8009468:	4603      	mov	r3, r0
 800946a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800946e:	e004      	b.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009476:	e000      	b.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009478:	bf00      	nop
    }

    if (ret == HAL_OK)
 800947a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800947e:	2b00      	cmp	r3, #0
 8009480:	d10a      	bne.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009482:	4b92      	ldr	r3, [pc, #584]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009486:	f023 0103 	bic.w	r1, r3, #3
 800948a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800948e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009490:	4a8e      	ldr	r2, [pc, #568]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009492:	430b      	orrs	r3, r1
 8009494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009496:	e003      	b.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009498:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800949c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80094a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80094ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094b0:	2300      	movs	r3, #0
 80094b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80094b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80094ba:	460b      	mov	r3, r1
 80094bc:	4313      	orrs	r3, r2
 80094be:	f000 8099 	beq.w	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80094c2:	4b83      	ldr	r3, [pc, #524]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a82      	ldr	r2, [pc, #520]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80094c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80094ce:	f7f8 fdd1 	bl	8002074 <HAL_GetTick>
 80094d2:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094d6:	e00b      	b.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094d8:	f7f8 fdcc 	bl	8002074 <HAL_GetTick>
 80094dc:	4602      	mov	r2, r0
 80094de:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	2b64      	cmp	r3, #100	@ 0x64
 80094e6:	d903      	bls.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80094e8:	2303      	movs	r3, #3
 80094ea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80094ee:	e005      	b.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094f0:	4b77      	ldr	r3, [pc, #476]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d0ed      	beq.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80094fc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009500:	2b00      	cmp	r3, #0
 8009502:	d173      	bne.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009504:	4b71      	ldr	r3, [pc, #452]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009506:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009508:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800950c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009510:	4053      	eors	r3, r2
 8009512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009516:	2b00      	cmp	r3, #0
 8009518:	d015      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800951a:	4b6c      	ldr	r3, [pc, #432]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800951c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800951e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009522:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009526:	4b69      	ldr	r3, [pc, #420]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800952a:	4a68      	ldr	r2, [pc, #416]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800952c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009530:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009532:	4b66      	ldr	r3, [pc, #408]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009536:	4a65      	ldr	r2, [pc, #404]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800953c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800953e:	4a63      	ldr	r2, [pc, #396]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009544:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009546:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800954a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800954e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009552:	d118      	bne.n	8009586 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009554:	f7f8 fd8e 	bl	8002074 <HAL_GetTick>
 8009558:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800955c:	e00d      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800955e:	f7f8 fd89 	bl	8002074 <HAL_GetTick>
 8009562:	4602      	mov	r2, r0
 8009564:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8009568:	1ad2      	subs	r2, r2, r3
 800956a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800956e:	429a      	cmp	r2, r3
 8009570:	d903      	bls.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009572:	2303      	movs	r3, #3
 8009574:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8009578:	e005      	b.n	8009586 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800957a:	4b54      	ldr	r3, [pc, #336]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800957c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800957e:	f003 0302 	and.w	r3, r3, #2
 8009582:	2b00      	cmp	r3, #0
 8009584:	d0eb      	beq.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009586:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800958a:	2b00      	cmp	r3, #0
 800958c:	d129      	bne.n	80095e2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800958e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009592:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800959a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800959e:	d10e      	bne.n	80095be <HAL_RCCEx_PeriphCLKConfig+0x846>
 80095a0:	4b4a      	ldr	r3, [pc, #296]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80095a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80095b0:	091a      	lsrs	r2, r3, #4
 80095b2:	4b48      	ldr	r3, [pc, #288]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80095b4:	4013      	ands	r3, r2
 80095b6:	4a45      	ldr	r2, [pc, #276]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095b8:	430b      	orrs	r3, r1
 80095ba:	6113      	str	r3, [r2, #16]
 80095bc:	e005      	b.n	80095ca <HAL_RCCEx_PeriphCLKConfig+0x852>
 80095be:	4b43      	ldr	r3, [pc, #268]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	4a42      	ldr	r2, [pc, #264]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80095c8:	6113      	str	r3, [r2, #16]
 80095ca:	4b40      	ldr	r3, [pc, #256]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80095ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80095d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80095da:	4a3c      	ldr	r2, [pc, #240]	@ (80096cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095dc:	430b      	orrs	r3, r1
 80095de:	6713      	str	r3, [r2, #112]	@ 0x70
 80095e0:	e008      	b.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80095e2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80095e6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80095ea:	e003      	b.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095ec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80095f0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80095f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fc:	f002 0301 	and.w	r3, r2, #1
 8009600:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009604:	2300      	movs	r3, #0
 8009606:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800960a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800960e:	460b      	mov	r3, r1
 8009610:	4313      	orrs	r3, r2
 8009612:	f000 8090 	beq.w	8009736 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009616:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800961a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800961e:	2b28      	cmp	r3, #40	@ 0x28
 8009620:	d870      	bhi.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8009622:	a201      	add	r2, pc, #4	@ (adr r2, 8009628 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8009624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009628:	0800970d 	.word	0x0800970d
 800962c:	08009705 	.word	0x08009705
 8009630:	08009705 	.word	0x08009705
 8009634:	08009705 	.word	0x08009705
 8009638:	08009705 	.word	0x08009705
 800963c:	08009705 	.word	0x08009705
 8009640:	08009705 	.word	0x08009705
 8009644:	08009705 	.word	0x08009705
 8009648:	080096d9 	.word	0x080096d9
 800964c:	08009705 	.word	0x08009705
 8009650:	08009705 	.word	0x08009705
 8009654:	08009705 	.word	0x08009705
 8009658:	08009705 	.word	0x08009705
 800965c:	08009705 	.word	0x08009705
 8009660:	08009705 	.word	0x08009705
 8009664:	08009705 	.word	0x08009705
 8009668:	080096ef 	.word	0x080096ef
 800966c:	08009705 	.word	0x08009705
 8009670:	08009705 	.word	0x08009705
 8009674:	08009705 	.word	0x08009705
 8009678:	08009705 	.word	0x08009705
 800967c:	08009705 	.word	0x08009705
 8009680:	08009705 	.word	0x08009705
 8009684:	08009705 	.word	0x08009705
 8009688:	0800970d 	.word	0x0800970d
 800968c:	08009705 	.word	0x08009705
 8009690:	08009705 	.word	0x08009705
 8009694:	08009705 	.word	0x08009705
 8009698:	08009705 	.word	0x08009705
 800969c:	08009705 	.word	0x08009705
 80096a0:	08009705 	.word	0x08009705
 80096a4:	08009705 	.word	0x08009705
 80096a8:	0800970d 	.word	0x0800970d
 80096ac:	08009705 	.word	0x08009705
 80096b0:	08009705 	.word	0x08009705
 80096b4:	08009705 	.word	0x08009705
 80096b8:	08009705 	.word	0x08009705
 80096bc:	08009705 	.word	0x08009705
 80096c0:	08009705 	.word	0x08009705
 80096c4:	08009705 	.word	0x08009705
 80096c8:	0800970d 	.word	0x0800970d
 80096cc:	58024400 	.word	0x58024400
 80096d0:	58024800 	.word	0x58024800
 80096d4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80096d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096dc:	3308      	adds	r3, #8
 80096de:	2101      	movs	r1, #1
 80096e0:	4618      	mov	r0, r3
 80096e2:	f000 ffc5 	bl	800a670 <RCCEx_PLL2_Config>
 80096e6:	4603      	mov	r3, r0
 80096e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80096ec:	e00f      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80096ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096f2:	3328      	adds	r3, #40	@ 0x28
 80096f4:	2101      	movs	r1, #1
 80096f6:	4618      	mov	r0, r3
 80096f8:	f001 f86c 	bl	800a7d4 <RCCEx_PLL3_Config>
 80096fc:	4603      	mov	r3, r0
 80096fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009702:	e004      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800970a:	e000      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800970c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800970e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009712:	2b00      	cmp	r3, #0
 8009714:	d10b      	bne.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009716:	4bc0      	ldr	r3, [pc, #768]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800971a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800971e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009722:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009726:	4abc      	ldr	r2, [pc, #752]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009728:	430b      	orrs	r3, r1
 800972a:	6553      	str	r3, [r2, #84]	@ 0x54
 800972c:	e003      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800972e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009732:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009736:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	f002 0302 	and.w	r3, r2, #2
 8009742:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009746:	2300      	movs	r3, #0
 8009748:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800974c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009750:	460b      	mov	r3, r1
 8009752:	4313      	orrs	r3, r2
 8009754:	d043      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009756:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800975a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800975e:	2b05      	cmp	r3, #5
 8009760:	d824      	bhi.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8009762:	a201      	add	r2, pc, #4	@ (adr r2, 8009768 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8009764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009768:	080097b5 	.word	0x080097b5
 800976c:	08009781 	.word	0x08009781
 8009770:	08009797 	.word	0x08009797
 8009774:	080097b5 	.word	0x080097b5
 8009778:	080097b5 	.word	0x080097b5
 800977c:	080097b5 	.word	0x080097b5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009780:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009784:	3308      	adds	r3, #8
 8009786:	2101      	movs	r1, #1
 8009788:	4618      	mov	r0, r3
 800978a:	f000 ff71 	bl	800a670 <RCCEx_PLL2_Config>
 800978e:	4603      	mov	r3, r0
 8009790:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009794:	e00f      	b.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009796:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800979a:	3328      	adds	r3, #40	@ 0x28
 800979c:	2101      	movs	r1, #1
 800979e:	4618      	mov	r0, r3
 80097a0:	f001 f818 	bl	800a7d4 <RCCEx_PLL3_Config>
 80097a4:	4603      	mov	r3, r0
 80097a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80097aa:	e004      	b.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80097b2:	e000      	b.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80097b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097b6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d10b      	bne.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80097be:	4b96      	ldr	r3, [pc, #600]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80097c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097c2:	f023 0107 	bic.w	r1, r3, #7
 80097c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097ce:	4a92      	ldr	r2, [pc, #584]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80097d0:	430b      	orrs	r3, r1
 80097d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80097d4:	e003      	b.n	80097de <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097d6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80097da:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80097de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	f002 0304 	and.w	r3, r2, #4
 80097ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80097ee:	2300      	movs	r3, #0
 80097f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097f4:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80097f8:	460b      	mov	r3, r1
 80097fa:	4313      	orrs	r3, r2
 80097fc:	d043      	beq.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80097fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009802:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009806:	2b05      	cmp	r3, #5
 8009808:	d824      	bhi.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800980a:	a201      	add	r2, pc, #4	@ (adr r2, 8009810 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800980c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009810:	0800985d 	.word	0x0800985d
 8009814:	08009829 	.word	0x08009829
 8009818:	0800983f 	.word	0x0800983f
 800981c:	0800985d 	.word	0x0800985d
 8009820:	0800985d 	.word	0x0800985d
 8009824:	0800985d 	.word	0x0800985d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009828:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800982c:	3308      	adds	r3, #8
 800982e:	2101      	movs	r1, #1
 8009830:	4618      	mov	r0, r3
 8009832:	f000 ff1d 	bl	800a670 <RCCEx_PLL2_Config>
 8009836:	4603      	mov	r3, r0
 8009838:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800983c:	e00f      	b.n	800985e <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800983e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009842:	3328      	adds	r3, #40	@ 0x28
 8009844:	2101      	movs	r1, #1
 8009846:	4618      	mov	r0, r3
 8009848:	f000 ffc4 	bl	800a7d4 <RCCEx_PLL3_Config>
 800984c:	4603      	mov	r3, r0
 800984e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009852:	e004      	b.n	800985e <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800985a:	e000      	b.n	800985e <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800985c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800985e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009862:	2b00      	cmp	r3, #0
 8009864:	d10b      	bne.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009866:	4b6c      	ldr	r3, [pc, #432]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800986a:	f023 0107 	bic.w	r1, r3, #7
 800986e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009872:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009876:	4a68      	ldr	r2, [pc, #416]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009878:	430b      	orrs	r3, r1
 800987a:	6593      	str	r3, [r2, #88]	@ 0x58
 800987c:	e003      	b.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800987e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009882:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009886:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800988a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800988e:	f002 0320 	and.w	r3, r2, #32
 8009892:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009896:	2300      	movs	r3, #0
 8009898:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800989c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80098a0:	460b      	mov	r3, r1
 80098a2:	4313      	orrs	r3, r2
 80098a4:	d055      	beq.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80098a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098b2:	d033      	beq.n	800991c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80098b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098b8:	d82c      	bhi.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80098ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098be:	d02f      	beq.n	8009920 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80098c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098c4:	d826      	bhi.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80098c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80098ca:	d02b      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80098cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80098d0:	d820      	bhi.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80098d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098d6:	d012      	beq.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80098d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098dc:	d81a      	bhi.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d022      	beq.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80098e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098e6:	d115      	bne.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098ec:	3308      	adds	r3, #8
 80098ee:	2100      	movs	r1, #0
 80098f0:	4618      	mov	r0, r3
 80098f2:	f000 febd 	bl	800a670 <RCCEx_PLL2_Config>
 80098f6:	4603      	mov	r3, r0
 80098f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80098fc:	e015      	b.n	800992a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80098fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009902:	3328      	adds	r3, #40	@ 0x28
 8009904:	2102      	movs	r1, #2
 8009906:	4618      	mov	r0, r3
 8009908:	f000 ff64 	bl	800a7d4 <RCCEx_PLL3_Config>
 800990c:	4603      	mov	r3, r0
 800990e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009912:	e00a      	b.n	800992a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800991a:	e006      	b.n	800992a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800991c:	bf00      	nop
 800991e:	e004      	b.n	800992a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8009920:	bf00      	nop
 8009922:	e002      	b.n	800992a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8009924:	bf00      	nop
 8009926:	e000      	b.n	800992a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8009928:	bf00      	nop
    }

    if (ret == HAL_OK)
 800992a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800992e:	2b00      	cmp	r3, #0
 8009930:	d10b      	bne.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009932:	4b39      	ldr	r3, [pc, #228]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009936:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800993a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800993e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009942:	4a35      	ldr	r2, [pc, #212]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009944:	430b      	orrs	r3, r1
 8009946:	6553      	str	r3, [r2, #84]	@ 0x54
 8009948:	e003      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800994a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800994e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009952:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800995e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009962:	2300      	movs	r3, #0
 8009964:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009968:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800996c:	460b      	mov	r3, r1
 800996e:	4313      	orrs	r3, r2
 8009970:	d058      	beq.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009972:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009976:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800997a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800997e:	d033      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009980:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009984:	d82c      	bhi.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800998a:	d02f      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800998c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009990:	d826      	bhi.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009992:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009996:	d02b      	beq.n	80099f0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8009998:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800999c:	d820      	bhi.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800999e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099a2:	d012      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0xc52>
 80099a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099a8:	d81a      	bhi.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d022      	beq.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80099ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099b2:	d115      	bne.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099b8:	3308      	adds	r3, #8
 80099ba:	2100      	movs	r1, #0
 80099bc:	4618      	mov	r0, r3
 80099be:	f000 fe57 	bl	800a670 <RCCEx_PLL2_Config>
 80099c2:	4603      	mov	r3, r0
 80099c4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80099c8:	e015      	b.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80099ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099ce:	3328      	adds	r3, #40	@ 0x28
 80099d0:	2102      	movs	r1, #2
 80099d2:	4618      	mov	r0, r3
 80099d4:	f000 fefe 	bl	800a7d4 <RCCEx_PLL3_Config>
 80099d8:	4603      	mov	r3, r0
 80099da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80099de:	e00a      	b.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099e0:	2301      	movs	r3, #1
 80099e2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80099e6:	e006      	b.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80099e8:	bf00      	nop
 80099ea:	e004      	b.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80099ec:	bf00      	nop
 80099ee:	e002      	b.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80099f0:	bf00      	nop
 80099f2:	e000      	b.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80099f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099f6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d10e      	bne.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80099fe:	4b06      	ldr	r3, [pc, #24]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a02:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009a06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009a0e:	4a02      	ldr	r2, [pc, #8]	@ (8009a18 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009a10:	430b      	orrs	r3, r1
 8009a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a14:	e006      	b.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8009a16:	bf00      	nop
 8009a18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a1c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009a20:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009a30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a34:	2300      	movs	r3, #0
 8009a36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009a3a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009a3e:	460b      	mov	r3, r1
 8009a40:	4313      	orrs	r3, r2
 8009a42:	d055      	beq.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009a44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009a4c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009a50:	d033      	beq.n	8009aba <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8009a52:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009a56:	d82c      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a5c:	d02f      	beq.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8009a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a62:	d826      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a64:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009a68:	d02b      	beq.n	8009ac2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009a6a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009a6e:	d820      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a74:	d012      	beq.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8009a76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a7a:	d81a      	bhi.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d022      	beq.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8009a80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a84:	d115      	bne.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	2100      	movs	r1, #0
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f000 fdee 	bl	800a670 <RCCEx_PLL2_Config>
 8009a94:	4603      	mov	r3, r0
 8009a96:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009a9a:	e015      	b.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009aa0:	3328      	adds	r3, #40	@ 0x28
 8009aa2:	2102      	movs	r1, #2
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f000 fe95 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009ab0:	e00a      	b.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009ab8:	e006      	b.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009aba:	bf00      	nop
 8009abc:	e004      	b.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009abe:	bf00      	nop
 8009ac0:	e002      	b.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009ac2:	bf00      	nop
 8009ac4:	e000      	b.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ac8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d10b      	bne.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009ad0:	4ba1      	ldr	r3, [pc, #644]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ad4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009ad8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009adc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009ae0:	4a9d      	ldr	r2, [pc, #628]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009ae2:	430b      	orrs	r3, r1
 8009ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ae6:	e003      	b.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ae8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009aec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009af0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	f002 0308 	and.w	r3, r2, #8
 8009afc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b00:	2300      	movs	r3, #0
 8009b02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009b06:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	d01e      	beq.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009b10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b1c:	d10c      	bne.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009b1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b22:	3328      	adds	r3, #40	@ 0x28
 8009b24:	2102      	movs	r1, #2
 8009b26:	4618      	mov	r0, r3
 8009b28:	f000 fe54 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d002      	beq.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8009b32:	2301      	movs	r3, #1
 8009b34:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009b38:	4b87      	ldr	r3, [pc, #540]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b3c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b48:	4a83      	ldr	r2, [pc, #524]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009b4a:	430b      	orrs	r3, r1
 8009b4c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009b4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b56:	f002 0310 	and.w	r3, r2, #16
 8009b5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b64:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009b68:	460b      	mov	r3, r1
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	d01e      	beq.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009b6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b7a:	d10c      	bne.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b80:	3328      	adds	r3, #40	@ 0x28
 8009b82:	2102      	movs	r1, #2
 8009b84:	4618      	mov	r0, r3
 8009b86:	f000 fe25 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d002      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b96:	4b70      	ldr	r3, [pc, #448]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009b9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ba2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009ba6:	4a6c      	ldr	r2, [pc, #432]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009ba8:	430b      	orrs	r3, r1
 8009baa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009bac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009bb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bc2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	d03e      	beq.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009bcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bd0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009bd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bd8:	d022      	beq.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8009bda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bde:	d81b      	bhi.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d003      	beq.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8009be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009be8:	d00b      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8009bea:	e015      	b.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bf0:	3308      	adds	r3, #8
 8009bf2:	2100      	movs	r1, #0
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f000 fd3b 	bl	800a670 <RCCEx_PLL2_Config>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009c00:	e00f      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009c02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c06:	3328      	adds	r3, #40	@ 0x28
 8009c08:	2102      	movs	r1, #2
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f000 fde2 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009c10:	4603      	mov	r3, r0
 8009c12:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009c16:	e004      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009c1e:	e000      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8009c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c22:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d10b      	bne.n	8009c42 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009c2a:	4b4b      	ldr	r3, [pc, #300]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c2e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009c32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009c3a:	4a47      	ldr	r2, [pc, #284]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c40:	e003      	b.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c42:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c46:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009c4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009c56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c58:	2300      	movs	r3, #0
 8009c5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c5c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009c60:	460b      	mov	r3, r1
 8009c62:	4313      	orrs	r3, r2
 8009c64:	d03b      	beq.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009c66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009c72:	d01f      	beq.n	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8009c74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009c78:	d818      	bhi.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8009c7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c7e:	d003      	beq.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8009c80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c84:	d007      	beq.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8009c86:	e011      	b.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c88:	4b33      	ldr	r3, [pc, #204]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c8c:	4a32      	ldr	r2, [pc, #200]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009c94:	e00f      	b.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c9a:	3328      	adds	r3, #40	@ 0x28
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f000 fd98 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8009caa:	e004      	b.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cac:	2301      	movs	r3, #1
 8009cae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009cb2:	e000      	b.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8009cb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cb6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d10b      	bne.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009cbe:	4b26      	ldr	r3, [pc, #152]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cc2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009cc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cce:	4a22      	ldr	r2, [pc, #136]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009cd0:	430b      	orrs	r3, r1
 8009cd2:	6553      	str	r3, [r2, #84]	@ 0x54
 8009cd4:	e003      	b.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cd6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009cda:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009cde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009cea:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cec:	2300      	movs	r3, #0
 8009cee:	677b      	str	r3, [r7, #116]	@ 0x74
 8009cf0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009cf4:	460b      	mov	r3, r1
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	d034      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009cfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d003      	beq.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8009d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d08:	d007      	beq.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8009d0a:	e011      	b.n	8009d30 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d0c:	4b12      	ldr	r3, [pc, #72]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d10:	4a11      	ldr	r2, [pc, #68]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009d12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009d18:	e00e      	b.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009d1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d1e:	3308      	adds	r3, #8
 8009d20:	2102      	movs	r1, #2
 8009d22:	4618      	mov	r0, r3
 8009d24:	f000 fca4 	bl	800a670 <RCCEx_PLL2_Config>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009d2e:	e003      	b.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009d36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d38:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d10d      	bne.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009d40:	4b05      	ldr	r3, [pc, #20]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d44:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d4e:	4a02      	ldr	r2, [pc, #8]	@ (8009d58 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009d50:	430b      	orrs	r3, r1
 8009d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d54:	e006      	b.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8009d56:	bf00      	nop
 8009d58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d5c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d60:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009d64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009d70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d72:	2300      	movs	r3, #0
 8009d74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d76:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009d7a:	460b      	mov	r3, r1
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	d00c      	beq.n	8009d9a <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009d80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d84:	3328      	adds	r3, #40	@ 0x28
 8009d86:	2102      	movs	r1, #2
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f000 fd23 	bl	800a7d4 <RCCEx_PLL3_Config>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d002      	beq.n	8009d9a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8009d94:	2301      	movs	r3, #1
 8009d96:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009d9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009da6:	663b      	str	r3, [r7, #96]	@ 0x60
 8009da8:	2300      	movs	r3, #0
 8009daa:	667b      	str	r3, [r7, #100]	@ 0x64
 8009dac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009db0:	460b      	mov	r3, r1
 8009db2:	4313      	orrs	r3, r2
 8009db4:	d038      	beq.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009db6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dc2:	d018      	beq.n	8009df6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8009dc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dc8:	d811      	bhi.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8009dca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dce:	d014      	beq.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8009dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dd4:	d80b      	bhi.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d011      	beq.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8009dda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dde:	d106      	bne.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009de0:	4bc3      	ldr	r3, [pc, #780]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de4:	4ac2      	ldr	r2, [pc, #776]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009dec:	e008      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009df4:	e004      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009df6:	bf00      	nop
 8009df8:	e002      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009dfa:	bf00      	nop
 8009dfc:	e000      	b.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009dfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e00:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10b      	bne.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009e08:	4bb9      	ldr	r3, [pc, #740]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e0c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009e10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e18:	4ab5      	ldr	r2, [pc, #724]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e1a:	430b      	orrs	r3, r1
 8009e1c:	6553      	str	r3, [r2, #84]	@ 0x54
 8009e1e:	e003      	b.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e20:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009e24:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009e28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009e34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e36:	2300      	movs	r3, #0
 8009e38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e3a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009e3e:	460b      	mov	r3, r1
 8009e40:	4313      	orrs	r3, r2
 8009e42:	d009      	beq.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009e44:	4baa      	ldr	r3, [pc, #680]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e52:	4aa7      	ldr	r2, [pc, #668]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e54:	430b      	orrs	r3, r1
 8009e56:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e60:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009e64:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e66:	2300      	movs	r3, #0
 8009e68:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e6a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4313      	orrs	r3, r2
 8009e72:	d009      	beq.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009e74:	4b9e      	ldr	r3, [pc, #632]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e78:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e82:	4a9b      	ldr	r2, [pc, #620]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e84:	430b      	orrs	r3, r1
 8009e86:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8009e88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e90:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009e94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e96:	2300      	movs	r3, #0
 8009e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e9a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	d009      	beq.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8009ea4:	4b92      	ldr	r3, [pc, #584]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ea8:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8009eac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eb2:	4a8f      	ldr	r2, [pc, #572]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009eb4:	430b      	orrs	r3, r1
 8009eb6:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009eb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009ec4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eca:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009ece:	460b      	mov	r3, r1
 8009ed0:	4313      	orrs	r3, r2
 8009ed2:	d00e      	beq.n	8009ef2 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009ed4:	4b86      	ldr	r3, [pc, #536]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ed6:	691b      	ldr	r3, [r3, #16]
 8009ed8:	4a85      	ldr	r2, [pc, #532]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009eda:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009ede:	6113      	str	r3, [r2, #16]
 8009ee0:	4b83      	ldr	r3, [pc, #524]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ee2:	6919      	ldr	r1, [r3, #16]
 8009ee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ee8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009eec:	4a80      	ldr	r2, [pc, #512]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009eee:	430b      	orrs	r3, r1
 8009ef0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009ef2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efa:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009efe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f00:	2300      	movs	r3, #0
 8009f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f04:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009f08:	460b      	mov	r3, r1
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	d009      	beq.n	8009f22 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009f0e:	4b78      	ldr	r3, [pc, #480]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f12:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009f16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f1c:	4a74      	ldr	r2, [pc, #464]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009f1e:	430b      	orrs	r3, r1
 8009f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009f22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009f2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f30:	2300      	movs	r3, #0
 8009f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f34:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009f38:	460b      	mov	r3, r1
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	d00a      	beq.n	8009f54 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009f3e:	4b6c      	ldr	r3, [pc, #432]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f42:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009f46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f4e:	4a68      	ldr	r2, [pc, #416]	@ (800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009f50:	430b      	orrs	r3, r1
 8009f52:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009f54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009f60:	f003 0301 	and.w	r3, r3, #1
 8009f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f66:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009f6a:	460b      	mov	r3, r1
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	d011      	beq.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f74:	3308      	adds	r3, #8
 8009f76:	2100      	movs	r1, #0
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f000 fb79 	bl	800a670 <RCCEx_PLL2_Config>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009f84:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d003      	beq.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f8c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009f90:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009f94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	6239      	str	r1, [r7, #32]
 8009fa0:	f003 0302 	and.w	r3, r3, #2
 8009fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fa6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009faa:	460b      	mov	r3, r1
 8009fac:	4313      	orrs	r3, r2
 8009fae:	d011      	beq.n	8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009fb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009fb4:	3308      	adds	r3, #8
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f000 fb59 	bl	800a670 <RCCEx_PLL2_Config>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009fc4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d003      	beq.n	8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fcc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009fd0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009fd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fdc:	2100      	movs	r1, #0
 8009fde:	61b9      	str	r1, [r7, #24]
 8009fe0:	f003 0304 	and.w	r3, r3, #4
 8009fe4:	61fb      	str	r3, [r7, #28]
 8009fe6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009fea:	460b      	mov	r3, r1
 8009fec:	4313      	orrs	r3, r2
 8009fee:	d011      	beq.n	800a014 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009ff0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ff4:	3308      	adds	r3, #8
 8009ff6:	2102      	movs	r1, #2
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f000 fb39 	bl	800a670 <RCCEx_PLL2_Config>
 8009ffe:	4603      	mov	r3, r0
 800a000:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800a004:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a00c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a010:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a014:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01c:	2100      	movs	r1, #0
 800a01e:	6139      	str	r1, [r7, #16]
 800a020:	f003 0308 	and.w	r3, r3, #8
 800a024:	617b      	str	r3, [r7, #20]
 800a026:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a02a:	460b      	mov	r3, r1
 800a02c:	4313      	orrs	r3, r2
 800a02e:	d011      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a030:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a034:	3328      	adds	r3, #40	@ 0x28
 800a036:	2100      	movs	r1, #0
 800a038:	4618      	mov	r0, r3
 800a03a:	f000 fbcb 	bl	800a7d4 <RCCEx_PLL3_Config>
 800a03e:	4603      	mov	r3, r0
 800a040:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800a044:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d003      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a04c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a050:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a054:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05c:	2100      	movs	r1, #0
 800a05e:	60b9      	str	r1, [r7, #8]
 800a060:	f003 0310 	and.w	r3, r3, #16
 800a064:	60fb      	str	r3, [r7, #12]
 800a066:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a06a:	460b      	mov	r3, r1
 800a06c:	4313      	orrs	r3, r2
 800a06e:	d011      	beq.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a070:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a074:	3328      	adds	r3, #40	@ 0x28
 800a076:	2101      	movs	r1, #1
 800a078:	4618      	mov	r0, r3
 800a07a:	f000 fbab 	bl	800a7d4 <RCCEx_PLL3_Config>
 800a07e:	4603      	mov	r3, r0
 800a080:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800a084:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d003      	beq.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a08c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a090:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a094:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09c:	2100      	movs	r1, #0
 800a09e:	6039      	str	r1, [r7, #0]
 800a0a0:	f003 0320 	and.w	r3, r3, #32
 800a0a4:	607b      	str	r3, [r7, #4]
 800a0a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	d011      	beq.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a0b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a0b4:	3328      	adds	r3, #40	@ 0x28
 800a0b6:	2102      	movs	r1, #2
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 fb8b 	bl	800a7d4 <RCCEx_PLL3_Config>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800a0c4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d003      	beq.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a0d0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800a0d4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d101      	bne.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	e000      	b.n	800a0e2 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800a0e0:	2301      	movs	r3, #1
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0ee:	bf00      	nop
 800a0f0:	58024400 	.word	0x58024400

0800a0f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800a0f8:	f7fe fda0 	bl	8008c3c <HAL_RCC_GetHCLKFreq>
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	4b06      	ldr	r3, [pc, #24]	@ (800a118 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	091b      	lsrs	r3, r3, #4
 800a104:	f003 0307 	and.w	r3, r3, #7
 800a108:	4904      	ldr	r1, [pc, #16]	@ (800a11c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a10a:	5ccb      	ldrb	r3, [r1, r3]
 800a10c:	f003 031f 	and.w	r3, r3, #31
 800a110:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800a114:	4618      	mov	r0, r3
 800a116:	bd80      	pop	{r7, pc}
 800a118:	58024400 	.word	0x58024400
 800a11c:	08014574 	.word	0x08014574

0800a120 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a120:	b480      	push	{r7}
 800a122:	b089      	sub	sp, #36	@ 0x24
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a128:	4ba1      	ldr	r3, [pc, #644]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12c:	f003 0303 	and.w	r3, r3, #3
 800a130:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a132:	4b9f      	ldr	r3, [pc, #636]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a136:	0b1b      	lsrs	r3, r3, #12
 800a138:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a13c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a13e:	4b9c      	ldr	r3, [pc, #624]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a142:	091b      	lsrs	r3, r3, #4
 800a144:	f003 0301 	and.w	r3, r3, #1
 800a148:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a14a:	4b99      	ldr	r3, [pc, #612]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a14c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a14e:	08db      	lsrs	r3, r3, #3
 800a150:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a154:	693a      	ldr	r2, [r7, #16]
 800a156:	fb02 f303 	mul.w	r3, r2, r3
 800a15a:	ee07 3a90 	vmov	s15, r3
 800a15e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a162:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	f000 8111 	beq.w	800a390 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	2b02      	cmp	r3, #2
 800a172:	f000 8083 	beq.w	800a27c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	2b02      	cmp	r3, #2
 800a17a:	f200 80a1 	bhi.w	800a2c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a17e:	69bb      	ldr	r3, [r7, #24]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d003      	beq.n	800a18c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	2b01      	cmp	r3, #1
 800a188:	d056      	beq.n	800a238 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a18a:	e099      	b.n	800a2c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a18c:	4b88      	ldr	r3, [pc, #544]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f003 0320 	and.w	r3, r3, #32
 800a194:	2b00      	cmp	r3, #0
 800a196:	d02d      	beq.n	800a1f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a198:	4b85      	ldr	r3, [pc, #532]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	08db      	lsrs	r3, r3, #3
 800a19e:	f003 0303 	and.w	r3, r3, #3
 800a1a2:	4a84      	ldr	r2, [pc, #528]	@ (800a3b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a1a4:	fa22 f303 	lsr.w	r3, r2, r3
 800a1a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	ee07 3a90 	vmov	s15, r3
 800a1b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	ee07 3a90 	vmov	s15, r3
 800a1ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1c2:	4b7b      	ldr	r3, [pc, #492]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a1c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1ca:	ee07 3a90 	vmov	s15, r3
 800a1ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a3b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a1da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a1f2:	e087      	b.n	800a304 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	ee07 3a90 	vmov	s15, r3
 800a1fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a3bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a206:	4b6a      	ldr	r3, [pc, #424]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a20a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a20e:	ee07 3a90 	vmov	s15, r3
 800a212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a216:	ed97 6a03 	vldr	s12, [r7, #12]
 800a21a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a3b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a21e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a22a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a22e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a236:	e065      	b.n	800a304 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	ee07 3a90 	vmov	s15, r3
 800a23e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a242:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a3c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a24a:	4b59      	ldr	r3, [pc, #356]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a24c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a252:	ee07 3a90 	vmov	s15, r3
 800a256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a25a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a25e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a3b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a26a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a26e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a272:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a27a:	e043      	b.n	800a304 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	ee07 3a90 	vmov	s15, r3
 800a282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a286:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a3c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a28a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a28e:	4b48      	ldr	r3, [pc, #288]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a296:	ee07 3a90 	vmov	s15, r3
 800a29a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a29e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a3b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a2a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a2b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a2be:	e021      	b.n	800a304 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	ee07 3a90 	vmov	s15, r3
 800a2c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a3c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a2ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2d2:	4b37      	ldr	r3, [pc, #220]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2da:	ee07 3a90 	vmov	s15, r3
 800a2de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a3b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a2ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a2f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a302:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a304:	4b2a      	ldr	r3, [pc, #168]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a308:	0a5b      	lsrs	r3, r3, #9
 800a30a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a30e:	ee07 3a90 	vmov	s15, r3
 800a312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a316:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a31a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a31e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a322:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a32a:	ee17 2a90 	vmov	r2, s15
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a332:	4b1f      	ldr	r3, [pc, #124]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a336:	0c1b      	lsrs	r3, r3, #16
 800a338:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a33c:	ee07 3a90 	vmov	s15, r3
 800a340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a344:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a348:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a34c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a350:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a354:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a358:	ee17 2a90 	vmov	r2, s15
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a360:	4b13      	ldr	r3, [pc, #76]	@ (800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a364:	0e1b      	lsrs	r3, r3, #24
 800a366:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a36a:	ee07 3a90 	vmov	s15, r3
 800a36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a372:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a376:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a37a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a37e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a386:	ee17 2a90 	vmov	r2, s15
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a38e:	e008      	b.n	800a3a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	609a      	str	r2, [r3, #8]
}
 800a3a2:	bf00      	nop
 800a3a4:	3724      	adds	r7, #36	@ 0x24
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr
 800a3ae:	bf00      	nop
 800a3b0:	58024400 	.word	0x58024400
 800a3b4:	03d09000 	.word	0x03d09000
 800a3b8:	46000000 	.word	0x46000000
 800a3bc:	4c742400 	.word	0x4c742400
 800a3c0:	4a742400 	.word	0x4a742400
 800a3c4:	4bb71b00 	.word	0x4bb71b00

0800a3c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b089      	sub	sp, #36	@ 0x24
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a3d0:	4ba1      	ldr	r3, [pc, #644]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d4:	f003 0303 	and.w	r3, r3, #3
 800a3d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a3da:	4b9f      	ldr	r3, [pc, #636]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3de:	0d1b      	lsrs	r3, r3, #20
 800a3e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a3e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a3e6:	4b9c      	ldr	r3, [pc, #624]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ea:	0a1b      	lsrs	r3, r3, #8
 800a3ec:	f003 0301 	and.w	r3, r3, #1
 800a3f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a3f2:	4b99      	ldr	r3, [pc, #612]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3f6:	08db      	lsrs	r3, r3, #3
 800a3f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a3fc:	693a      	ldr	r2, [r7, #16]
 800a3fe:	fb02 f303 	mul.w	r3, r2, r3
 800a402:	ee07 3a90 	vmov	s15, r3
 800a406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a40a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	2b00      	cmp	r3, #0
 800a412:	f000 8111 	beq.w	800a638 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	2b02      	cmp	r3, #2
 800a41a:	f000 8083 	beq.w	800a524 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	2b02      	cmp	r3, #2
 800a422:	f200 80a1 	bhi.w	800a568 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a426:	69bb      	ldr	r3, [r7, #24]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d003      	beq.n	800a434 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a42c:	69bb      	ldr	r3, [r7, #24]
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d056      	beq.n	800a4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a432:	e099      	b.n	800a568 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a434:	4b88      	ldr	r3, [pc, #544]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f003 0320 	and.w	r3, r3, #32
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d02d      	beq.n	800a49c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a440:	4b85      	ldr	r3, [pc, #532]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	08db      	lsrs	r3, r3, #3
 800a446:	f003 0303 	and.w	r3, r3, #3
 800a44a:	4a84      	ldr	r2, [pc, #528]	@ (800a65c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a44c:	fa22 f303 	lsr.w	r3, r2, r3
 800a450:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	ee07 3a90 	vmov	s15, r3
 800a458:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	ee07 3a90 	vmov	s15, r3
 800a462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a46a:	4b7b      	ldr	r3, [pc, #492]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a46c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a46e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a472:	ee07 3a90 	vmov	s15, r3
 800a476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a47a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a47e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a660 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a48a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a48e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a492:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a496:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a49a:	e087      	b.n	800a5ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	ee07 3a90 	vmov	s15, r3
 800a4a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a664 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a4aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4ae:	4b6a      	ldr	r3, [pc, #424]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4b6:	ee07 3a90 	vmov	s15, r3
 800a4ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4be:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a660 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a4c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a4de:	e065      	b.n	800a5ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	ee07 3a90 	vmov	s15, r3
 800a4e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a4ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4f2:	4b59      	ldr	r3, [pc, #356]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4fa:	ee07 3a90 	vmov	s15, r3
 800a4fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a502:	ed97 6a03 	vldr	s12, [r7, #12]
 800a506:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a660 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a50a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a50e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a51a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a51e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a522:	e043      	b.n	800a5ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	ee07 3a90 	vmov	s15, r3
 800a52a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a52e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a66c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a536:	4b48      	ldr	r3, [pc, #288]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a53a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a53e:	ee07 3a90 	vmov	s15, r3
 800a542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a546:	ed97 6a03 	vldr	s12, [r7, #12]
 800a54a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a660 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a54e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a55a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a55e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a562:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a566:	e021      	b.n	800a5ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	ee07 3a90 	vmov	s15, r3
 800a56e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a572:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a57a:	4b37      	ldr	r3, [pc, #220]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a57c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a57e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a582:	ee07 3a90 	vmov	s15, r3
 800a586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a58a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a58e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a660 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a59a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a59e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a5aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a5ac:	4b2a      	ldr	r3, [pc, #168]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5b0:	0a5b      	lsrs	r3, r3, #9
 800a5b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5b6:	ee07 3a90 	vmov	s15, r3
 800a5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a5c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a5c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5d2:	ee17 2a90 	vmov	r2, s15
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a5da:	4b1f      	ldr	r3, [pc, #124]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a5dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5de:	0c1b      	lsrs	r3, r3, #16
 800a5e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5e4:	ee07 3a90 	vmov	s15, r3
 800a5e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a5f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a5f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a600:	ee17 2a90 	vmov	r2, s15
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a608:	4b13      	ldr	r3, [pc, #76]	@ (800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a60a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a60c:	0e1b      	lsrs	r3, r3, #24
 800a60e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a612:	ee07 3a90 	vmov	s15, r3
 800a616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a61a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a61e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a622:	edd7 6a07 	vldr	s13, [r7, #28]
 800a626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a62a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a62e:	ee17 2a90 	vmov	r2, s15
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a636:	e008      	b.n	800a64a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2200      	movs	r2, #0
 800a63c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2200      	movs	r2, #0
 800a642:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	609a      	str	r2, [r3, #8]
}
 800a64a:	bf00      	nop
 800a64c:	3724      	adds	r7, #36	@ 0x24
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
 800a656:	bf00      	nop
 800a658:	58024400 	.word	0x58024400
 800a65c:	03d09000 	.word	0x03d09000
 800a660:	46000000 	.word	0x46000000
 800a664:	4c742400 	.word	0x4c742400
 800a668:	4a742400 	.word	0x4a742400
 800a66c:	4bb71b00 	.word	0x4bb71b00

0800a670 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a67a:	2300      	movs	r3, #0
 800a67c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a67e:	4b53      	ldr	r3, [pc, #332]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a682:	f003 0303 	and.w	r3, r3, #3
 800a686:	2b03      	cmp	r3, #3
 800a688:	d101      	bne.n	800a68e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a68a:	2301      	movs	r3, #1
 800a68c:	e099      	b.n	800a7c2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a68e:	4b4f      	ldr	r3, [pc, #316]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a4e      	ldr	r2, [pc, #312]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a694:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a698:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a69a:	f7f7 fceb 	bl	8002074 <HAL_GetTick>
 800a69e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a6a0:	e008      	b.n	800a6b4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a6a2:	f7f7 fce7 	bl	8002074 <HAL_GetTick>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	1ad3      	subs	r3, r2, r3
 800a6ac:	2b02      	cmp	r3, #2
 800a6ae:	d901      	bls.n	800a6b4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a6b0:	2303      	movs	r3, #3
 800a6b2:	e086      	b.n	800a7c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a6b4:	4b45      	ldr	r3, [pc, #276]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d1f0      	bne.n	800a6a2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a6c0:	4b42      	ldr	r3, [pc, #264]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a6c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	031b      	lsls	r3, r3, #12
 800a6ce:	493f      	ldr	r1, [pc, #252]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	628b      	str	r3, [r1, #40]	@ 0x28
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	3b01      	subs	r3, #1
 800a6da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	689b      	ldr	r3, [r3, #8]
 800a6e2:	3b01      	subs	r3, #1
 800a6e4:	025b      	lsls	r3, r3, #9
 800a6e6:	b29b      	uxth	r3, r3
 800a6e8:	431a      	orrs	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	68db      	ldr	r3, [r3, #12]
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	041b      	lsls	r3, r3, #16
 800a6f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a6f6:	431a      	orrs	r2, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	691b      	ldr	r3, [r3, #16]
 800a6fc:	3b01      	subs	r3, #1
 800a6fe:	061b      	lsls	r3, r3, #24
 800a700:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a704:	4931      	ldr	r1, [pc, #196]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a706:	4313      	orrs	r3, r2
 800a708:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a70a:	4b30      	ldr	r3, [pc, #192]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a70c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a70e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	492d      	ldr	r1, [pc, #180]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a718:	4313      	orrs	r3, r2
 800a71a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a71c:	4b2b      	ldr	r3, [pc, #172]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a71e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a720:	f023 0220 	bic.w	r2, r3, #32
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	699b      	ldr	r3, [r3, #24]
 800a728:	4928      	ldr	r1, [pc, #160]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a72e:	4b27      	ldr	r3, [pc, #156]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a732:	4a26      	ldr	r2, [pc, #152]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a734:	f023 0310 	bic.w	r3, r3, #16
 800a738:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a73a:	4b24      	ldr	r3, [pc, #144]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a73c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a73e:	4b24      	ldr	r3, [pc, #144]	@ (800a7d0 <RCCEx_PLL2_Config+0x160>)
 800a740:	4013      	ands	r3, r2
 800a742:	687a      	ldr	r2, [r7, #4]
 800a744:	69d2      	ldr	r2, [r2, #28]
 800a746:	00d2      	lsls	r2, r2, #3
 800a748:	4920      	ldr	r1, [pc, #128]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a74a:	4313      	orrs	r3, r2
 800a74c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a74e:	4b1f      	ldr	r3, [pc, #124]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a752:	4a1e      	ldr	r2, [pc, #120]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a754:	f043 0310 	orr.w	r3, r3, #16
 800a758:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d106      	bne.n	800a76e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a760:	4b1a      	ldr	r3, [pc, #104]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a764:	4a19      	ldr	r2, [pc, #100]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a766:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a76a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a76c:	e00f      	b.n	800a78e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	2b01      	cmp	r3, #1
 800a772:	d106      	bne.n	800a782 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a774:	4b15      	ldr	r3, [pc, #84]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a778:	4a14      	ldr	r2, [pc, #80]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a77a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a77e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a780:	e005      	b.n	800a78e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a782:	4b12      	ldr	r3, [pc, #72]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a786:	4a11      	ldr	r2, [pc, #68]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a788:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a78c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a78e:	4b0f      	ldr	r3, [pc, #60]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a0e      	ldr	r2, [pc, #56]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a794:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a798:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a79a:	f7f7 fc6b 	bl	8002074 <HAL_GetTick>
 800a79e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a7a0:	e008      	b.n	800a7b4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a7a2:	f7f7 fc67 	bl	8002074 <HAL_GetTick>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	1ad3      	subs	r3, r2, r3
 800a7ac:	2b02      	cmp	r3, #2
 800a7ae:	d901      	bls.n	800a7b4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	e006      	b.n	800a7c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a7b4:	4b05      	ldr	r3, [pc, #20]	@ (800a7cc <RCCEx_PLL2_Config+0x15c>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d0f0      	beq.n	800a7a2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3710      	adds	r7, #16
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	58024400 	.word	0x58024400
 800a7d0:	ffff0007 	.word	0xffff0007

0800a7d4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a7e2:	4b53      	ldr	r3, [pc, #332]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7e6:	f003 0303 	and.w	r3, r3, #3
 800a7ea:	2b03      	cmp	r3, #3
 800a7ec:	d101      	bne.n	800a7f2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	e099      	b.n	800a926 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a7f2:	4b4f      	ldr	r3, [pc, #316]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4a4e      	ldr	r2, [pc, #312]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a7f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a7fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a7fe:	f7f7 fc39 	bl	8002074 <HAL_GetTick>
 800a802:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a804:	e008      	b.n	800a818 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a806:	f7f7 fc35 	bl	8002074 <HAL_GetTick>
 800a80a:	4602      	mov	r2, r0
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	1ad3      	subs	r3, r2, r3
 800a810:	2b02      	cmp	r3, #2
 800a812:	d901      	bls.n	800a818 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a814:	2303      	movs	r3, #3
 800a816:	e086      	b.n	800a926 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a818:	4b45      	ldr	r3, [pc, #276]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a820:	2b00      	cmp	r3, #0
 800a822:	d1f0      	bne.n	800a806 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a824:	4b42      	ldr	r3, [pc, #264]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a828:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	051b      	lsls	r3, r3, #20
 800a832:	493f      	ldr	r1, [pc, #252]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a834:	4313      	orrs	r3, r2
 800a836:	628b      	str	r3, [r1, #40]	@ 0x28
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	3b01      	subs	r3, #1
 800a83e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	3b01      	subs	r3, #1
 800a848:	025b      	lsls	r3, r3, #9
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	431a      	orrs	r2, r3
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	3b01      	subs	r3, #1
 800a854:	041b      	lsls	r3, r3, #16
 800a856:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a85a:	431a      	orrs	r2, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	691b      	ldr	r3, [r3, #16]
 800a860:	3b01      	subs	r3, #1
 800a862:	061b      	lsls	r3, r3, #24
 800a864:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a868:	4931      	ldr	r1, [pc, #196]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a86a:	4313      	orrs	r3, r2
 800a86c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a86e:	4b30      	ldr	r3, [pc, #192]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a872:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	695b      	ldr	r3, [r3, #20]
 800a87a:	492d      	ldr	r1, [pc, #180]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a87c:	4313      	orrs	r3, r2
 800a87e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a880:	4b2b      	ldr	r3, [pc, #172]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a884:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	699b      	ldr	r3, [r3, #24]
 800a88c:	4928      	ldr	r1, [pc, #160]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a88e:	4313      	orrs	r3, r2
 800a890:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a892:	4b27      	ldr	r3, [pc, #156]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a896:	4a26      	ldr	r2, [pc, #152]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a89c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a89e:	4b24      	ldr	r3, [pc, #144]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8a2:	4b24      	ldr	r3, [pc, #144]	@ (800a934 <RCCEx_PLL3_Config+0x160>)
 800a8a4:	4013      	ands	r3, r2
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	69d2      	ldr	r2, [r2, #28]
 800a8aa:	00d2      	lsls	r2, r2, #3
 800a8ac:	4920      	ldr	r1, [pc, #128]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8ae:	4313      	orrs	r3, r2
 800a8b0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a8b2:	4b1f      	ldr	r3, [pc, #124]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b6:	4a1e      	ldr	r2, [pc, #120]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d106      	bne.n	800a8d2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a8c4:	4b1a      	ldr	r3, [pc, #104]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8c8:	4a19      	ldr	r2, [pc, #100]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a8ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a8d0:	e00f      	b.n	800a8f2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d106      	bne.n	800a8e6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a8d8:	4b15      	ldr	r3, [pc, #84]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8dc:	4a14      	ldr	r2, [pc, #80]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a8e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a8e4:	e005      	b.n	800a8f2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a8e6:	4b12      	ldr	r3, [pc, #72]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ea:	4a11      	ldr	r2, [pc, #68]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a8f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a8f2:	4b0f      	ldr	r3, [pc, #60]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	4a0e      	ldr	r2, [pc, #56]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a8f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a8fe:	f7f7 fbb9 	bl	8002074 <HAL_GetTick>
 800a902:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a904:	e008      	b.n	800a918 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a906:	f7f7 fbb5 	bl	8002074 <HAL_GetTick>
 800a90a:	4602      	mov	r2, r0
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	1ad3      	subs	r3, r2, r3
 800a910:	2b02      	cmp	r3, #2
 800a912:	d901      	bls.n	800a918 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a914:	2303      	movs	r3, #3
 800a916:	e006      	b.n	800a926 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a918:	4b05      	ldr	r3, [pc, #20]	@ (800a930 <RCCEx_PLL3_Config+0x15c>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a920:	2b00      	cmp	r3, #0
 800a922:	d0f0      	beq.n	800a906 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a924:	7bfb      	ldrb	r3, [r7, #15]
}
 800a926:	4618      	mov	r0, r3
 800a928:	3710      	adds	r7, #16
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	58024400 	.word	0x58024400
 800a934:	ffff0007 	.word	0xffff0007

0800a938 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d101      	bne.n	800a94a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a946:	2301      	movs	r3, #1
 800a948:	e049      	b.n	800a9de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a950:	b2db      	uxtb	r3, r3
 800a952:	2b00      	cmp	r3, #0
 800a954:	d106      	bne.n	800a964 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f000 f841 	bl	800a9e6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2202      	movs	r2, #2
 800a968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	3304      	adds	r3, #4
 800a974:	4619      	mov	r1, r3
 800a976:	4610      	mov	r0, r2
 800a978:	f000 f9e8 	bl	800ad4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2201      	movs	r2, #1
 800a9b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2201      	movs	r2, #1
 800a9c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a9dc:	2300      	movs	r3, #0
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3708      	adds	r7, #8
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a9e6:	b480      	push	{r7}
 800a9e8:	b083      	sub	sp, #12
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a9ee:	bf00      	nop
 800a9f0:	370c      	adds	r7, #12
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f8:	4770      	bx	lr
	...

0800a9fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b085      	sub	sp, #20
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	2b01      	cmp	r3, #1
 800aa0e:	d001      	beq.n	800aa14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aa10:	2301      	movs	r3, #1
 800aa12:	e054      	b.n	800aabe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2202      	movs	r2, #2
 800aa18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68da      	ldr	r2, [r3, #12]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f042 0201 	orr.w	r2, r2, #1
 800aa2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a26      	ldr	r2, [pc, #152]	@ (800aacc <HAL_TIM_Base_Start_IT+0xd0>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d022      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa3e:	d01d      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a22      	ldr	r2, [pc, #136]	@ (800aad0 <HAL_TIM_Base_Start_IT+0xd4>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d018      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a21      	ldr	r2, [pc, #132]	@ (800aad4 <HAL_TIM_Base_Start_IT+0xd8>)
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d013      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4a1f      	ldr	r2, [pc, #124]	@ (800aad8 <HAL_TIM_Base_Start_IT+0xdc>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d00e      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4a1e      	ldr	r2, [pc, #120]	@ (800aadc <HAL_TIM_Base_Start_IT+0xe0>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d009      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a1c      	ldr	r2, [pc, #112]	@ (800aae0 <HAL_TIM_Base_Start_IT+0xe4>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d004      	beq.n	800aa7c <HAL_TIM_Base_Start_IT+0x80>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4a1b      	ldr	r2, [pc, #108]	@ (800aae4 <HAL_TIM_Base_Start_IT+0xe8>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d115      	bne.n	800aaa8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	689a      	ldr	r2, [r3, #8]
 800aa82:	4b19      	ldr	r3, [pc, #100]	@ (800aae8 <HAL_TIM_Base_Start_IT+0xec>)
 800aa84:	4013      	ands	r3, r2
 800aa86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2b06      	cmp	r3, #6
 800aa8c:	d015      	beq.n	800aaba <HAL_TIM_Base_Start_IT+0xbe>
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa94:	d011      	beq.n	800aaba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	681a      	ldr	r2, [r3, #0]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f042 0201 	orr.w	r2, r2, #1
 800aaa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaa6:	e008      	b.n	800aaba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f042 0201 	orr.w	r2, r2, #1
 800aab6:	601a      	str	r2, [r3, #0]
 800aab8:	e000      	b.n	800aabc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3714      	adds	r7, #20
 800aac2:	46bd      	mov	sp, r7
 800aac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac8:	4770      	bx	lr
 800aaca:	bf00      	nop
 800aacc:	40010000 	.word	0x40010000
 800aad0:	40000400 	.word	0x40000400
 800aad4:	40000800 	.word	0x40000800
 800aad8:	40000c00 	.word	0x40000c00
 800aadc:	40010400 	.word	0x40010400
 800aae0:	40001800 	.word	0x40001800
 800aae4:	40014000 	.word	0x40014000
 800aae8:	00010007 	.word	0x00010007

0800aaec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	68db      	ldr	r3, [r3, #12]
 800aafa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	691b      	ldr	r3, [r3, #16]
 800ab02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	f003 0302 	and.w	r3, r3, #2
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d020      	beq.n	800ab50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f003 0302 	and.w	r3, r3, #2
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d01b      	beq.n	800ab50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f06f 0202 	mvn.w	r2, #2
 800ab20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2201      	movs	r2, #1
 800ab26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	699b      	ldr	r3, [r3, #24]
 800ab2e:	f003 0303 	and.w	r3, r3, #3
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d003      	beq.n	800ab3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 f8e9 	bl	800ad0e <HAL_TIM_IC_CaptureCallback>
 800ab3c:	e005      	b.n	800ab4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f8db 	bl	800acfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f000 f8ec 	bl	800ad22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	f003 0304 	and.w	r3, r3, #4
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d020      	beq.n	800ab9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f003 0304 	and.w	r3, r3, #4
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d01b      	beq.n	800ab9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f06f 0204 	mvn.w	r2, #4
 800ab6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2202      	movs	r2, #2
 800ab72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	699b      	ldr	r3, [r3, #24]
 800ab7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d003      	beq.n	800ab8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 f8c3 	bl	800ad0e <HAL_TIM_IC_CaptureCallback>
 800ab88:	e005      	b.n	800ab96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f8b5 	bl	800acfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f000 f8c6 	bl	800ad22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	f003 0308 	and.w	r3, r3, #8
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d020      	beq.n	800abe8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	f003 0308 	and.w	r3, r3, #8
 800abac:	2b00      	cmp	r3, #0
 800abae:	d01b      	beq.n	800abe8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f06f 0208 	mvn.w	r2, #8
 800abb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2204      	movs	r2, #4
 800abbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	69db      	ldr	r3, [r3, #28]
 800abc6:	f003 0303 	and.w	r3, r3, #3
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d003      	beq.n	800abd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 f89d 	bl	800ad0e <HAL_TIM_IC_CaptureCallback>
 800abd4:	e005      	b.n	800abe2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 f88f 	bl	800acfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f000 f8a0 	bl	800ad22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2200      	movs	r2, #0
 800abe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	f003 0310 	and.w	r3, r3, #16
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d020      	beq.n	800ac34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f003 0310 	and.w	r3, r3, #16
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d01b      	beq.n	800ac34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f06f 0210 	mvn.w	r2, #16
 800ac04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2208      	movs	r2, #8
 800ac0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	69db      	ldr	r3, [r3, #28]
 800ac12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d003      	beq.n	800ac22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 f877 	bl	800ad0e <HAL_TIM_IC_CaptureCallback>
 800ac20:	e005      	b.n	800ac2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 f869 	bl	800acfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 f87a 	bl	800ad22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2200      	movs	r2, #0
 800ac32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	f003 0301 	and.w	r3, r3, #1
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d00c      	beq.n	800ac58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f003 0301 	and.w	r3, r3, #1
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d007      	beq.n	800ac58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f06f 0201 	mvn.w	r2, #1
 800ac50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7f6 fd24 	bl	80016a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d104      	bne.n	800ac6c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d00c      	beq.n	800ac86 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d007      	beq.n	800ac86 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ac7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 f913 	bl	800aeac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d00c      	beq.n	800acaa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d007      	beq.n	800acaa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 f90b 	bl	800aec0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d00c      	beq.n	800acce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d007      	beq.n	800acce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800acc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 f834 	bl	800ad36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	f003 0320 	and.w	r3, r3, #32
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d00c      	beq.n	800acf2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f003 0320 	and.w	r3, r3, #32
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d007      	beq.n	800acf2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f06f 0220 	mvn.w	r2, #32
 800acea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 f8d3 	bl	800ae98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800acf2:	bf00      	nop
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800acfa:	b480      	push	{r7}
 800acfc:	b083      	sub	sp, #12
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad02:	bf00      	nop
 800ad04:	370c      	adds	r7, #12
 800ad06:	46bd      	mov	sp, r7
 800ad08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0c:	4770      	bx	lr

0800ad0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad0e:	b480      	push	{r7}
 800ad10:	b083      	sub	sp, #12
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad16:	bf00      	nop
 800ad18:	370c      	adds	r7, #12
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr

0800ad22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad22:	b480      	push	{r7}
 800ad24:	b083      	sub	sp, #12
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad2a:	bf00      	nop
 800ad2c:	370c      	adds	r7, #12
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr

0800ad36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad36:	b480      	push	{r7}
 800ad38:	b083      	sub	sp, #12
 800ad3a:	af00      	add	r7, sp, #0
 800ad3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad3e:	bf00      	nop
 800ad40:	370c      	adds	r7, #12
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr
	...

0800ad4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b085      	sub	sp, #20
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a46      	ldr	r2, [pc, #280]	@ (800ae78 <TIM_Base_SetConfig+0x12c>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d013      	beq.n	800ad8c <TIM_Base_SetConfig+0x40>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad6a:	d00f      	beq.n	800ad8c <TIM_Base_SetConfig+0x40>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a43      	ldr	r2, [pc, #268]	@ (800ae7c <TIM_Base_SetConfig+0x130>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d00b      	beq.n	800ad8c <TIM_Base_SetConfig+0x40>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a42      	ldr	r2, [pc, #264]	@ (800ae80 <TIM_Base_SetConfig+0x134>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d007      	beq.n	800ad8c <TIM_Base_SetConfig+0x40>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a41      	ldr	r2, [pc, #260]	@ (800ae84 <TIM_Base_SetConfig+0x138>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d003      	beq.n	800ad8c <TIM_Base_SetConfig+0x40>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a40      	ldr	r2, [pc, #256]	@ (800ae88 <TIM_Base_SetConfig+0x13c>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d108      	bne.n	800ad9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	4a35      	ldr	r2, [pc, #212]	@ (800ae78 <TIM_Base_SetConfig+0x12c>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d01f      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adac:	d01b      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a32      	ldr	r2, [pc, #200]	@ (800ae7c <TIM_Base_SetConfig+0x130>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d017      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a31      	ldr	r2, [pc, #196]	@ (800ae80 <TIM_Base_SetConfig+0x134>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d013      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	4a30      	ldr	r2, [pc, #192]	@ (800ae84 <TIM_Base_SetConfig+0x138>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d00f      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a2f      	ldr	r2, [pc, #188]	@ (800ae88 <TIM_Base_SetConfig+0x13c>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d00b      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a2e      	ldr	r2, [pc, #184]	@ (800ae8c <TIM_Base_SetConfig+0x140>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d007      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	4a2d      	ldr	r2, [pc, #180]	@ (800ae90 <TIM_Base_SetConfig+0x144>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d003      	beq.n	800ade6 <TIM_Base_SetConfig+0x9a>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	4a2c      	ldr	r2, [pc, #176]	@ (800ae94 <TIM_Base_SetConfig+0x148>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d108      	bne.n	800adf8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	68db      	ldr	r3, [r3, #12]
 800adf2:	68fa      	ldr	r2, [r7, #12]
 800adf4:	4313      	orrs	r3, r2
 800adf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	695b      	ldr	r3, [r3, #20]
 800ae02:	4313      	orrs	r3, r2
 800ae04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	68fa      	ldr	r2, [r7, #12]
 800ae0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	689a      	ldr	r2, [r3, #8]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	681a      	ldr	r2, [r3, #0]
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a16      	ldr	r2, [pc, #88]	@ (800ae78 <TIM_Base_SetConfig+0x12c>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d00f      	beq.n	800ae44 <TIM_Base_SetConfig+0xf8>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	4a18      	ldr	r2, [pc, #96]	@ (800ae88 <TIM_Base_SetConfig+0x13c>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d00b      	beq.n	800ae44 <TIM_Base_SetConfig+0xf8>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	4a17      	ldr	r2, [pc, #92]	@ (800ae8c <TIM_Base_SetConfig+0x140>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d007      	beq.n	800ae44 <TIM_Base_SetConfig+0xf8>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	4a16      	ldr	r2, [pc, #88]	@ (800ae90 <TIM_Base_SetConfig+0x144>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d003      	beq.n	800ae44 <TIM_Base_SetConfig+0xf8>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a15      	ldr	r2, [pc, #84]	@ (800ae94 <TIM_Base_SetConfig+0x148>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d103      	bne.n	800ae4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	691a      	ldr	r2, [r3, #16]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	691b      	ldr	r3, [r3, #16]
 800ae56:	f003 0301 	and.w	r3, r3, #1
 800ae5a:	2b01      	cmp	r3, #1
 800ae5c:	d105      	bne.n	800ae6a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	691b      	ldr	r3, [r3, #16]
 800ae62:	f023 0201 	bic.w	r2, r3, #1
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	611a      	str	r2, [r3, #16]
  }
}
 800ae6a:	bf00      	nop
 800ae6c:	3714      	adds	r7, #20
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	40010000 	.word	0x40010000
 800ae7c:	40000400 	.word	0x40000400
 800ae80:	40000800 	.word	0x40000800
 800ae84:	40000c00 	.word	0x40000c00
 800ae88:	40010400 	.word	0x40010400
 800ae8c:	40014000 	.word	0x40014000
 800ae90:	40014400 	.word	0x40014400
 800ae94:	40014800 	.word	0x40014800

0800ae98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aea0:	bf00      	nop
 800aea2:	370c      	adds	r7, #12
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr

0800aeac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b083      	sub	sp, #12
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aeb4:	bf00      	nop
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr

0800aec0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b083      	sub	sp, #12
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d101      	bne.n	800aee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e042      	b.n	800af6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d106      	bne.n	800aefe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f7f6 ffd7 	bl	8001eac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2224      	movs	r2, #36	@ 0x24
 800af02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f022 0201 	bic.w	r2, r2, #1
 800af14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d002      	beq.n	800af24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 ff22 	bl	800bd68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 f8b3 	bl	800b090 <UART_SetConfig>
 800af2a:	4603      	mov	r3, r0
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d101      	bne.n	800af34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e01b      	b.n	800af6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	685a      	ldr	r2, [r3, #4]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800af42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	689a      	ldr	r2, [r3, #8]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800af52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f042 0201 	orr.w	r2, r2, #1
 800af62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f000 ffa1 	bl	800beac <UART_CheckIdleState>
 800af6a:	4603      	mov	r3, r0
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3708      	adds	r7, #8
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b08a      	sub	sp, #40	@ 0x28
 800af78:	af02      	add	r7, sp, #8
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	603b      	str	r3, [r7, #0]
 800af80:	4613      	mov	r3, r2
 800af82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af8a:	2b20      	cmp	r3, #32
 800af8c:	d17b      	bne.n	800b086 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d002      	beq.n	800af9a <HAL_UART_Transmit+0x26>
 800af94:	88fb      	ldrh	r3, [r7, #6]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d101      	bne.n	800af9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800af9a:	2301      	movs	r3, #1
 800af9c:	e074      	b.n	800b088 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2200      	movs	r2, #0
 800afa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	2221      	movs	r2, #33	@ 0x21
 800afaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800afae:	f7f7 f861 	bl	8002074 <HAL_GetTick>
 800afb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	88fa      	ldrh	r2, [r7, #6]
 800afb8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	88fa      	ldrh	r2, [r7, #6]
 800afc0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	689b      	ldr	r3, [r3, #8]
 800afc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800afcc:	d108      	bne.n	800afe0 <HAL_UART_Transmit+0x6c>
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	691b      	ldr	r3, [r3, #16]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d104      	bne.n	800afe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800afd6:	2300      	movs	r3, #0
 800afd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	61bb      	str	r3, [r7, #24]
 800afde:	e003      	b.n	800afe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800afe4:	2300      	movs	r3, #0
 800afe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800afe8:	e030      	b.n	800b04c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	9300      	str	r3, [sp, #0]
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	2200      	movs	r2, #0
 800aff2:	2180      	movs	r1, #128	@ 0x80
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f001 f803 	bl	800c000 <UART_WaitOnFlagUntilTimeout>
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d005      	beq.n	800b00c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	2220      	movs	r2, #32
 800b004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b008:	2303      	movs	r3, #3
 800b00a:	e03d      	b.n	800b088 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800b00c:	69fb      	ldr	r3, [r7, #28]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d10b      	bne.n	800b02a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b012:	69bb      	ldr	r3, [r7, #24]
 800b014:	881b      	ldrh	r3, [r3, #0]
 800b016:	461a      	mov	r2, r3
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b020:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b022:	69bb      	ldr	r3, [r7, #24]
 800b024:	3302      	adds	r3, #2
 800b026:	61bb      	str	r3, [r7, #24]
 800b028:	e007      	b.n	800b03a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b02a:	69fb      	ldr	r3, [r7, #28]
 800b02c:	781a      	ldrb	r2, [r3, #0]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b034:	69fb      	ldr	r3, [r7, #28]
 800b036:	3301      	adds	r3, #1
 800b038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b040:	b29b      	uxth	r3, r3
 800b042:	3b01      	subs	r3, #1
 800b044:	b29a      	uxth	r2, r3
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b052:	b29b      	uxth	r3, r3
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1c8      	bne.n	800afea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	9300      	str	r3, [sp, #0]
 800b05c:	697b      	ldr	r3, [r7, #20]
 800b05e:	2200      	movs	r2, #0
 800b060:	2140      	movs	r1, #64	@ 0x40
 800b062:	68f8      	ldr	r0, [r7, #12]
 800b064:	f000 ffcc 	bl	800c000 <UART_WaitOnFlagUntilTimeout>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d005      	beq.n	800b07a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2220      	movs	r2, #32
 800b072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b076:	2303      	movs	r3, #3
 800b078:	e006      	b.n	800b088 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2220      	movs	r2, #32
 800b07e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b082:	2300      	movs	r3, #0
 800b084:	e000      	b.n	800b088 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b086:	2302      	movs	r3, #2
  }
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3720      	adds	r7, #32
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b094:	b092      	sub	sp, #72	@ 0x48
 800b096:	af00      	add	r7, sp, #0
 800b098:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b09a:	2300      	movs	r3, #0
 800b09c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	689a      	ldr	r2, [r3, #8]
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	691b      	ldr	r3, [r3, #16]
 800b0a8:	431a      	orrs	r2, r3
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	695b      	ldr	r3, [r3, #20]
 800b0ae:	431a      	orrs	r2, r3
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	69db      	ldr	r3, [r3, #28]
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	681a      	ldr	r2, [r3, #0]
 800b0be:	4bbe      	ldr	r3, [pc, #760]	@ (800b3b8 <UART_SetConfig+0x328>)
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	697a      	ldr	r2, [r7, #20]
 800b0c4:	6812      	ldr	r2, [r2, #0]
 800b0c6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b0c8:	430b      	orrs	r3, r1
 800b0ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	685b      	ldr	r3, [r3, #4]
 800b0d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	68da      	ldr	r2, [r3, #12]
 800b0da:	697b      	ldr	r3, [r7, #20]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	430a      	orrs	r2, r1
 800b0e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	699b      	ldr	r3, [r3, #24]
 800b0e6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4ab3      	ldr	r2, [pc, #716]	@ (800b3bc <UART_SetConfig+0x32c>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d004      	beq.n	800b0fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	6a1b      	ldr	r3, [r3, #32]
 800b0f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	689a      	ldr	r2, [r3, #8]
 800b102:	4baf      	ldr	r3, [pc, #700]	@ (800b3c0 <UART_SetConfig+0x330>)
 800b104:	4013      	ands	r3, r2
 800b106:	697a      	ldr	r2, [r7, #20]
 800b108:	6812      	ldr	r2, [r2, #0]
 800b10a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b10c:	430b      	orrs	r3, r1
 800b10e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b116:	f023 010f 	bic.w	r1, r3, #15
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	430a      	orrs	r2, r1
 800b124:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4aa6      	ldr	r2, [pc, #664]	@ (800b3c4 <UART_SetConfig+0x334>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	d177      	bne.n	800b220 <UART_SetConfig+0x190>
 800b130:	4ba5      	ldr	r3, [pc, #660]	@ (800b3c8 <UART_SetConfig+0x338>)
 800b132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b134:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b138:	2b28      	cmp	r3, #40	@ 0x28
 800b13a:	d86d      	bhi.n	800b218 <UART_SetConfig+0x188>
 800b13c:	a201      	add	r2, pc, #4	@ (adr r2, 800b144 <UART_SetConfig+0xb4>)
 800b13e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b142:	bf00      	nop
 800b144:	0800b1e9 	.word	0x0800b1e9
 800b148:	0800b219 	.word	0x0800b219
 800b14c:	0800b219 	.word	0x0800b219
 800b150:	0800b219 	.word	0x0800b219
 800b154:	0800b219 	.word	0x0800b219
 800b158:	0800b219 	.word	0x0800b219
 800b15c:	0800b219 	.word	0x0800b219
 800b160:	0800b219 	.word	0x0800b219
 800b164:	0800b1f1 	.word	0x0800b1f1
 800b168:	0800b219 	.word	0x0800b219
 800b16c:	0800b219 	.word	0x0800b219
 800b170:	0800b219 	.word	0x0800b219
 800b174:	0800b219 	.word	0x0800b219
 800b178:	0800b219 	.word	0x0800b219
 800b17c:	0800b219 	.word	0x0800b219
 800b180:	0800b219 	.word	0x0800b219
 800b184:	0800b1f9 	.word	0x0800b1f9
 800b188:	0800b219 	.word	0x0800b219
 800b18c:	0800b219 	.word	0x0800b219
 800b190:	0800b219 	.word	0x0800b219
 800b194:	0800b219 	.word	0x0800b219
 800b198:	0800b219 	.word	0x0800b219
 800b19c:	0800b219 	.word	0x0800b219
 800b1a0:	0800b219 	.word	0x0800b219
 800b1a4:	0800b201 	.word	0x0800b201
 800b1a8:	0800b219 	.word	0x0800b219
 800b1ac:	0800b219 	.word	0x0800b219
 800b1b0:	0800b219 	.word	0x0800b219
 800b1b4:	0800b219 	.word	0x0800b219
 800b1b8:	0800b219 	.word	0x0800b219
 800b1bc:	0800b219 	.word	0x0800b219
 800b1c0:	0800b219 	.word	0x0800b219
 800b1c4:	0800b209 	.word	0x0800b209
 800b1c8:	0800b219 	.word	0x0800b219
 800b1cc:	0800b219 	.word	0x0800b219
 800b1d0:	0800b219 	.word	0x0800b219
 800b1d4:	0800b219 	.word	0x0800b219
 800b1d8:	0800b219 	.word	0x0800b219
 800b1dc:	0800b219 	.word	0x0800b219
 800b1e0:	0800b219 	.word	0x0800b219
 800b1e4:	0800b211 	.word	0x0800b211
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ee:	e326      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b1f0:	2304      	movs	r3, #4
 800b1f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1f6:	e322      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b1f8:	2308      	movs	r3, #8
 800b1fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1fe:	e31e      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b200:	2310      	movs	r3, #16
 800b202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b206:	e31a      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b208:	2320      	movs	r3, #32
 800b20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b20e:	e316      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b210:	2340      	movs	r3, #64	@ 0x40
 800b212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b216:	e312      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b218:	2380      	movs	r3, #128	@ 0x80
 800b21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b21e:	e30e      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	4a69      	ldr	r2, [pc, #420]	@ (800b3cc <UART_SetConfig+0x33c>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d130      	bne.n	800b28c <UART_SetConfig+0x1fc>
 800b22a:	4b67      	ldr	r3, [pc, #412]	@ (800b3c8 <UART_SetConfig+0x338>)
 800b22c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b22e:	f003 0307 	and.w	r3, r3, #7
 800b232:	2b05      	cmp	r3, #5
 800b234:	d826      	bhi.n	800b284 <UART_SetConfig+0x1f4>
 800b236:	a201      	add	r2, pc, #4	@ (adr r2, 800b23c <UART_SetConfig+0x1ac>)
 800b238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b23c:	0800b255 	.word	0x0800b255
 800b240:	0800b25d 	.word	0x0800b25d
 800b244:	0800b265 	.word	0x0800b265
 800b248:	0800b26d 	.word	0x0800b26d
 800b24c:	0800b275 	.word	0x0800b275
 800b250:	0800b27d 	.word	0x0800b27d
 800b254:	2300      	movs	r3, #0
 800b256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b25a:	e2f0      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b25c:	2304      	movs	r3, #4
 800b25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b262:	e2ec      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b264:	2308      	movs	r3, #8
 800b266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b26a:	e2e8      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b26c:	2310      	movs	r3, #16
 800b26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b272:	e2e4      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b274:	2320      	movs	r3, #32
 800b276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b27a:	e2e0      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b27c:	2340      	movs	r3, #64	@ 0x40
 800b27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b282:	e2dc      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b284:	2380      	movs	r3, #128	@ 0x80
 800b286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b28a:	e2d8      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4a4f      	ldr	r2, [pc, #316]	@ (800b3d0 <UART_SetConfig+0x340>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d130      	bne.n	800b2f8 <UART_SetConfig+0x268>
 800b296:	4b4c      	ldr	r3, [pc, #304]	@ (800b3c8 <UART_SetConfig+0x338>)
 800b298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b29a:	f003 0307 	and.w	r3, r3, #7
 800b29e:	2b05      	cmp	r3, #5
 800b2a0:	d826      	bhi.n	800b2f0 <UART_SetConfig+0x260>
 800b2a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b2a8 <UART_SetConfig+0x218>)
 800b2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a8:	0800b2c1 	.word	0x0800b2c1
 800b2ac:	0800b2c9 	.word	0x0800b2c9
 800b2b0:	0800b2d1 	.word	0x0800b2d1
 800b2b4:	0800b2d9 	.word	0x0800b2d9
 800b2b8:	0800b2e1 	.word	0x0800b2e1
 800b2bc:	0800b2e9 	.word	0x0800b2e9
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2c6:	e2ba      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2c8:	2304      	movs	r3, #4
 800b2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ce:	e2b6      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2d0:	2308      	movs	r3, #8
 800b2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2d6:	e2b2      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2d8:	2310      	movs	r3, #16
 800b2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2de:	e2ae      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2e0:	2320      	movs	r3, #32
 800b2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2e6:	e2aa      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2e8:	2340      	movs	r3, #64	@ 0x40
 800b2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ee:	e2a6      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2f0:	2380      	movs	r3, #128	@ 0x80
 800b2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2f6:	e2a2      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4a35      	ldr	r2, [pc, #212]	@ (800b3d4 <UART_SetConfig+0x344>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d130      	bne.n	800b364 <UART_SetConfig+0x2d4>
 800b302:	4b31      	ldr	r3, [pc, #196]	@ (800b3c8 <UART_SetConfig+0x338>)
 800b304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b306:	f003 0307 	and.w	r3, r3, #7
 800b30a:	2b05      	cmp	r3, #5
 800b30c:	d826      	bhi.n	800b35c <UART_SetConfig+0x2cc>
 800b30e:	a201      	add	r2, pc, #4	@ (adr r2, 800b314 <UART_SetConfig+0x284>)
 800b310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b314:	0800b32d 	.word	0x0800b32d
 800b318:	0800b335 	.word	0x0800b335
 800b31c:	0800b33d 	.word	0x0800b33d
 800b320:	0800b345 	.word	0x0800b345
 800b324:	0800b34d 	.word	0x0800b34d
 800b328:	0800b355 	.word	0x0800b355
 800b32c:	2300      	movs	r3, #0
 800b32e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b332:	e284      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b334:	2304      	movs	r3, #4
 800b336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b33a:	e280      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b33c:	2308      	movs	r3, #8
 800b33e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b342:	e27c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b344:	2310      	movs	r3, #16
 800b346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b34a:	e278      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b34c:	2320      	movs	r3, #32
 800b34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b352:	e274      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b354:	2340      	movs	r3, #64	@ 0x40
 800b356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b35a:	e270      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b35c:	2380      	movs	r3, #128	@ 0x80
 800b35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b362:	e26c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	4a1b      	ldr	r2, [pc, #108]	@ (800b3d8 <UART_SetConfig+0x348>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	d142      	bne.n	800b3f4 <UART_SetConfig+0x364>
 800b36e:	4b16      	ldr	r3, [pc, #88]	@ (800b3c8 <UART_SetConfig+0x338>)
 800b370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b372:	f003 0307 	and.w	r3, r3, #7
 800b376:	2b05      	cmp	r3, #5
 800b378:	d838      	bhi.n	800b3ec <UART_SetConfig+0x35c>
 800b37a:	a201      	add	r2, pc, #4	@ (adr r2, 800b380 <UART_SetConfig+0x2f0>)
 800b37c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b380:	0800b399 	.word	0x0800b399
 800b384:	0800b3a1 	.word	0x0800b3a1
 800b388:	0800b3a9 	.word	0x0800b3a9
 800b38c:	0800b3b1 	.word	0x0800b3b1
 800b390:	0800b3dd 	.word	0x0800b3dd
 800b394:	0800b3e5 	.word	0x0800b3e5
 800b398:	2300      	movs	r3, #0
 800b39a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b39e:	e24e      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3a0:	2304      	movs	r3, #4
 800b3a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3a6:	e24a      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3a8:	2308      	movs	r3, #8
 800b3aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ae:	e246      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3b0:	2310      	movs	r3, #16
 800b3b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3b6:	e242      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3b8:	cfff69f3 	.word	0xcfff69f3
 800b3bc:	58000c00 	.word	0x58000c00
 800b3c0:	11fff4ff 	.word	0x11fff4ff
 800b3c4:	40011000 	.word	0x40011000
 800b3c8:	58024400 	.word	0x58024400
 800b3cc:	40004400 	.word	0x40004400
 800b3d0:	40004800 	.word	0x40004800
 800b3d4:	40004c00 	.word	0x40004c00
 800b3d8:	40005000 	.word	0x40005000
 800b3dc:	2320      	movs	r3, #32
 800b3de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3e2:	e22c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3e4:	2340      	movs	r3, #64	@ 0x40
 800b3e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ea:	e228      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3ec:	2380      	movs	r3, #128	@ 0x80
 800b3ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3f2:	e224      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	4ab1      	ldr	r2, [pc, #708]	@ (800b6c0 <UART_SetConfig+0x630>)
 800b3fa:	4293      	cmp	r3, r2
 800b3fc:	d176      	bne.n	800b4ec <UART_SetConfig+0x45c>
 800b3fe:	4bb1      	ldr	r3, [pc, #708]	@ (800b6c4 <UART_SetConfig+0x634>)
 800b400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b402:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b406:	2b28      	cmp	r3, #40	@ 0x28
 800b408:	d86c      	bhi.n	800b4e4 <UART_SetConfig+0x454>
 800b40a:	a201      	add	r2, pc, #4	@ (adr r2, 800b410 <UART_SetConfig+0x380>)
 800b40c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b410:	0800b4b5 	.word	0x0800b4b5
 800b414:	0800b4e5 	.word	0x0800b4e5
 800b418:	0800b4e5 	.word	0x0800b4e5
 800b41c:	0800b4e5 	.word	0x0800b4e5
 800b420:	0800b4e5 	.word	0x0800b4e5
 800b424:	0800b4e5 	.word	0x0800b4e5
 800b428:	0800b4e5 	.word	0x0800b4e5
 800b42c:	0800b4e5 	.word	0x0800b4e5
 800b430:	0800b4bd 	.word	0x0800b4bd
 800b434:	0800b4e5 	.word	0x0800b4e5
 800b438:	0800b4e5 	.word	0x0800b4e5
 800b43c:	0800b4e5 	.word	0x0800b4e5
 800b440:	0800b4e5 	.word	0x0800b4e5
 800b444:	0800b4e5 	.word	0x0800b4e5
 800b448:	0800b4e5 	.word	0x0800b4e5
 800b44c:	0800b4e5 	.word	0x0800b4e5
 800b450:	0800b4c5 	.word	0x0800b4c5
 800b454:	0800b4e5 	.word	0x0800b4e5
 800b458:	0800b4e5 	.word	0x0800b4e5
 800b45c:	0800b4e5 	.word	0x0800b4e5
 800b460:	0800b4e5 	.word	0x0800b4e5
 800b464:	0800b4e5 	.word	0x0800b4e5
 800b468:	0800b4e5 	.word	0x0800b4e5
 800b46c:	0800b4e5 	.word	0x0800b4e5
 800b470:	0800b4cd 	.word	0x0800b4cd
 800b474:	0800b4e5 	.word	0x0800b4e5
 800b478:	0800b4e5 	.word	0x0800b4e5
 800b47c:	0800b4e5 	.word	0x0800b4e5
 800b480:	0800b4e5 	.word	0x0800b4e5
 800b484:	0800b4e5 	.word	0x0800b4e5
 800b488:	0800b4e5 	.word	0x0800b4e5
 800b48c:	0800b4e5 	.word	0x0800b4e5
 800b490:	0800b4d5 	.word	0x0800b4d5
 800b494:	0800b4e5 	.word	0x0800b4e5
 800b498:	0800b4e5 	.word	0x0800b4e5
 800b49c:	0800b4e5 	.word	0x0800b4e5
 800b4a0:	0800b4e5 	.word	0x0800b4e5
 800b4a4:	0800b4e5 	.word	0x0800b4e5
 800b4a8:	0800b4e5 	.word	0x0800b4e5
 800b4ac:	0800b4e5 	.word	0x0800b4e5
 800b4b0:	0800b4dd 	.word	0x0800b4dd
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ba:	e1c0      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4bc:	2304      	movs	r3, #4
 800b4be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4c2:	e1bc      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4c4:	2308      	movs	r3, #8
 800b4c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ca:	e1b8      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4cc:	2310      	movs	r3, #16
 800b4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4d2:	e1b4      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4d4:	2320      	movs	r3, #32
 800b4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4da:	e1b0      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4dc:	2340      	movs	r3, #64	@ 0x40
 800b4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4e2:	e1ac      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4e4:	2380      	movs	r3, #128	@ 0x80
 800b4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ea:	e1a8      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	4a75      	ldr	r2, [pc, #468]	@ (800b6c8 <UART_SetConfig+0x638>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d130      	bne.n	800b558 <UART_SetConfig+0x4c8>
 800b4f6:	4b73      	ldr	r3, [pc, #460]	@ (800b6c4 <UART_SetConfig+0x634>)
 800b4f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4fa:	f003 0307 	and.w	r3, r3, #7
 800b4fe:	2b05      	cmp	r3, #5
 800b500:	d826      	bhi.n	800b550 <UART_SetConfig+0x4c0>
 800b502:	a201      	add	r2, pc, #4	@ (adr r2, 800b508 <UART_SetConfig+0x478>)
 800b504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b508:	0800b521 	.word	0x0800b521
 800b50c:	0800b529 	.word	0x0800b529
 800b510:	0800b531 	.word	0x0800b531
 800b514:	0800b539 	.word	0x0800b539
 800b518:	0800b541 	.word	0x0800b541
 800b51c:	0800b549 	.word	0x0800b549
 800b520:	2300      	movs	r3, #0
 800b522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b526:	e18a      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b528:	2304      	movs	r3, #4
 800b52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b52e:	e186      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b530:	2308      	movs	r3, #8
 800b532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b536:	e182      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b538:	2310      	movs	r3, #16
 800b53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b53e:	e17e      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b540:	2320      	movs	r3, #32
 800b542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b546:	e17a      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b548:	2340      	movs	r3, #64	@ 0x40
 800b54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b54e:	e176      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b550:	2380      	movs	r3, #128	@ 0x80
 800b552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b556:	e172      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a5b      	ldr	r2, [pc, #364]	@ (800b6cc <UART_SetConfig+0x63c>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d130      	bne.n	800b5c4 <UART_SetConfig+0x534>
 800b562:	4b58      	ldr	r3, [pc, #352]	@ (800b6c4 <UART_SetConfig+0x634>)
 800b564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b566:	f003 0307 	and.w	r3, r3, #7
 800b56a:	2b05      	cmp	r3, #5
 800b56c:	d826      	bhi.n	800b5bc <UART_SetConfig+0x52c>
 800b56e:	a201      	add	r2, pc, #4	@ (adr r2, 800b574 <UART_SetConfig+0x4e4>)
 800b570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b574:	0800b58d 	.word	0x0800b58d
 800b578:	0800b595 	.word	0x0800b595
 800b57c:	0800b59d 	.word	0x0800b59d
 800b580:	0800b5a5 	.word	0x0800b5a5
 800b584:	0800b5ad 	.word	0x0800b5ad
 800b588:	0800b5b5 	.word	0x0800b5b5
 800b58c:	2300      	movs	r3, #0
 800b58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b592:	e154      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b594:	2304      	movs	r3, #4
 800b596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59a:	e150      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b59c:	2308      	movs	r3, #8
 800b59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a2:	e14c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b5a4:	2310      	movs	r3, #16
 800b5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5aa:	e148      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b5ac:	2320      	movs	r3, #32
 800b5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b2:	e144      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b5b4:	2340      	movs	r3, #64	@ 0x40
 800b5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ba:	e140      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b5bc:	2380      	movs	r3, #128	@ 0x80
 800b5be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5c2:	e13c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a41      	ldr	r2, [pc, #260]	@ (800b6d0 <UART_SetConfig+0x640>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	f040 8082 	bne.w	800b6d4 <UART_SetConfig+0x644>
 800b5d0:	4b3c      	ldr	r3, [pc, #240]	@ (800b6c4 <UART_SetConfig+0x634>)
 800b5d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b5d8:	2b28      	cmp	r3, #40	@ 0x28
 800b5da:	d86d      	bhi.n	800b6b8 <UART_SetConfig+0x628>
 800b5dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b5e4 <UART_SetConfig+0x554>)
 800b5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5e2:	bf00      	nop
 800b5e4:	0800b689 	.word	0x0800b689
 800b5e8:	0800b6b9 	.word	0x0800b6b9
 800b5ec:	0800b6b9 	.word	0x0800b6b9
 800b5f0:	0800b6b9 	.word	0x0800b6b9
 800b5f4:	0800b6b9 	.word	0x0800b6b9
 800b5f8:	0800b6b9 	.word	0x0800b6b9
 800b5fc:	0800b6b9 	.word	0x0800b6b9
 800b600:	0800b6b9 	.word	0x0800b6b9
 800b604:	0800b691 	.word	0x0800b691
 800b608:	0800b6b9 	.word	0x0800b6b9
 800b60c:	0800b6b9 	.word	0x0800b6b9
 800b610:	0800b6b9 	.word	0x0800b6b9
 800b614:	0800b6b9 	.word	0x0800b6b9
 800b618:	0800b6b9 	.word	0x0800b6b9
 800b61c:	0800b6b9 	.word	0x0800b6b9
 800b620:	0800b6b9 	.word	0x0800b6b9
 800b624:	0800b699 	.word	0x0800b699
 800b628:	0800b6b9 	.word	0x0800b6b9
 800b62c:	0800b6b9 	.word	0x0800b6b9
 800b630:	0800b6b9 	.word	0x0800b6b9
 800b634:	0800b6b9 	.word	0x0800b6b9
 800b638:	0800b6b9 	.word	0x0800b6b9
 800b63c:	0800b6b9 	.word	0x0800b6b9
 800b640:	0800b6b9 	.word	0x0800b6b9
 800b644:	0800b6a1 	.word	0x0800b6a1
 800b648:	0800b6b9 	.word	0x0800b6b9
 800b64c:	0800b6b9 	.word	0x0800b6b9
 800b650:	0800b6b9 	.word	0x0800b6b9
 800b654:	0800b6b9 	.word	0x0800b6b9
 800b658:	0800b6b9 	.word	0x0800b6b9
 800b65c:	0800b6b9 	.word	0x0800b6b9
 800b660:	0800b6b9 	.word	0x0800b6b9
 800b664:	0800b6a9 	.word	0x0800b6a9
 800b668:	0800b6b9 	.word	0x0800b6b9
 800b66c:	0800b6b9 	.word	0x0800b6b9
 800b670:	0800b6b9 	.word	0x0800b6b9
 800b674:	0800b6b9 	.word	0x0800b6b9
 800b678:	0800b6b9 	.word	0x0800b6b9
 800b67c:	0800b6b9 	.word	0x0800b6b9
 800b680:	0800b6b9 	.word	0x0800b6b9
 800b684:	0800b6b1 	.word	0x0800b6b1
 800b688:	2301      	movs	r3, #1
 800b68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b68e:	e0d6      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b690:	2304      	movs	r3, #4
 800b692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b696:	e0d2      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b698:	2308      	movs	r3, #8
 800b69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b69e:	e0ce      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b6a0:	2310      	movs	r3, #16
 800b6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6a6:	e0ca      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b6a8:	2320      	movs	r3, #32
 800b6aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ae:	e0c6      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b6b0:	2340      	movs	r3, #64	@ 0x40
 800b6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6b6:	e0c2      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b6b8:	2380      	movs	r3, #128	@ 0x80
 800b6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6be:	e0be      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b6c0:	40011400 	.word	0x40011400
 800b6c4:	58024400 	.word	0x58024400
 800b6c8:	40007800 	.word	0x40007800
 800b6cc:	40007c00 	.word	0x40007c00
 800b6d0:	40011800 	.word	0x40011800
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	4aad      	ldr	r2, [pc, #692]	@ (800b990 <UART_SetConfig+0x900>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d176      	bne.n	800b7cc <UART_SetConfig+0x73c>
 800b6de:	4bad      	ldr	r3, [pc, #692]	@ (800b994 <UART_SetConfig+0x904>)
 800b6e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b6e6:	2b28      	cmp	r3, #40	@ 0x28
 800b6e8:	d86c      	bhi.n	800b7c4 <UART_SetConfig+0x734>
 800b6ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b6f0 <UART_SetConfig+0x660>)
 800b6ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6f0:	0800b795 	.word	0x0800b795
 800b6f4:	0800b7c5 	.word	0x0800b7c5
 800b6f8:	0800b7c5 	.word	0x0800b7c5
 800b6fc:	0800b7c5 	.word	0x0800b7c5
 800b700:	0800b7c5 	.word	0x0800b7c5
 800b704:	0800b7c5 	.word	0x0800b7c5
 800b708:	0800b7c5 	.word	0x0800b7c5
 800b70c:	0800b7c5 	.word	0x0800b7c5
 800b710:	0800b79d 	.word	0x0800b79d
 800b714:	0800b7c5 	.word	0x0800b7c5
 800b718:	0800b7c5 	.word	0x0800b7c5
 800b71c:	0800b7c5 	.word	0x0800b7c5
 800b720:	0800b7c5 	.word	0x0800b7c5
 800b724:	0800b7c5 	.word	0x0800b7c5
 800b728:	0800b7c5 	.word	0x0800b7c5
 800b72c:	0800b7c5 	.word	0x0800b7c5
 800b730:	0800b7a5 	.word	0x0800b7a5
 800b734:	0800b7c5 	.word	0x0800b7c5
 800b738:	0800b7c5 	.word	0x0800b7c5
 800b73c:	0800b7c5 	.word	0x0800b7c5
 800b740:	0800b7c5 	.word	0x0800b7c5
 800b744:	0800b7c5 	.word	0x0800b7c5
 800b748:	0800b7c5 	.word	0x0800b7c5
 800b74c:	0800b7c5 	.word	0x0800b7c5
 800b750:	0800b7ad 	.word	0x0800b7ad
 800b754:	0800b7c5 	.word	0x0800b7c5
 800b758:	0800b7c5 	.word	0x0800b7c5
 800b75c:	0800b7c5 	.word	0x0800b7c5
 800b760:	0800b7c5 	.word	0x0800b7c5
 800b764:	0800b7c5 	.word	0x0800b7c5
 800b768:	0800b7c5 	.word	0x0800b7c5
 800b76c:	0800b7c5 	.word	0x0800b7c5
 800b770:	0800b7b5 	.word	0x0800b7b5
 800b774:	0800b7c5 	.word	0x0800b7c5
 800b778:	0800b7c5 	.word	0x0800b7c5
 800b77c:	0800b7c5 	.word	0x0800b7c5
 800b780:	0800b7c5 	.word	0x0800b7c5
 800b784:	0800b7c5 	.word	0x0800b7c5
 800b788:	0800b7c5 	.word	0x0800b7c5
 800b78c:	0800b7c5 	.word	0x0800b7c5
 800b790:	0800b7bd 	.word	0x0800b7bd
 800b794:	2301      	movs	r3, #1
 800b796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b79a:	e050      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b79c:	2304      	movs	r3, #4
 800b79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a2:	e04c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b7a4:	2308      	movs	r3, #8
 800b7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7aa:	e048      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b7ac:	2310      	movs	r3, #16
 800b7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b2:	e044      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b7b4:	2320      	movs	r3, #32
 800b7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ba:	e040      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b7bc:	2340      	movs	r3, #64	@ 0x40
 800b7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c2:	e03c      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b7c4:	2380      	movs	r3, #128	@ 0x80
 800b7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ca:	e038      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	4a71      	ldr	r2, [pc, #452]	@ (800b998 <UART_SetConfig+0x908>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d130      	bne.n	800b838 <UART_SetConfig+0x7a8>
 800b7d6:	4b6f      	ldr	r3, [pc, #444]	@ (800b994 <UART_SetConfig+0x904>)
 800b7d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7da:	f003 0307 	and.w	r3, r3, #7
 800b7de:	2b05      	cmp	r3, #5
 800b7e0:	d826      	bhi.n	800b830 <UART_SetConfig+0x7a0>
 800b7e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e8 <UART_SetConfig+0x758>)
 800b7e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e8:	0800b801 	.word	0x0800b801
 800b7ec:	0800b809 	.word	0x0800b809
 800b7f0:	0800b811 	.word	0x0800b811
 800b7f4:	0800b819 	.word	0x0800b819
 800b7f8:	0800b821 	.word	0x0800b821
 800b7fc:	0800b829 	.word	0x0800b829
 800b800:	2302      	movs	r3, #2
 800b802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b806:	e01a      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b808:	2304      	movs	r3, #4
 800b80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b80e:	e016      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b810:	2308      	movs	r3, #8
 800b812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b816:	e012      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b818:	2310      	movs	r3, #16
 800b81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b81e:	e00e      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b820:	2320      	movs	r3, #32
 800b822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b826:	e00a      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b828:	2340      	movs	r3, #64	@ 0x40
 800b82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b82e:	e006      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b830:	2380      	movs	r3, #128	@ 0x80
 800b832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b836:	e002      	b.n	800b83e <UART_SetConfig+0x7ae>
 800b838:	2380      	movs	r3, #128	@ 0x80
 800b83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	4a55      	ldr	r2, [pc, #340]	@ (800b998 <UART_SetConfig+0x908>)
 800b844:	4293      	cmp	r3, r2
 800b846:	f040 80f8 	bne.w	800ba3a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b84a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b84e:	2b20      	cmp	r3, #32
 800b850:	dc46      	bgt.n	800b8e0 <UART_SetConfig+0x850>
 800b852:	2b02      	cmp	r3, #2
 800b854:	db75      	blt.n	800b942 <UART_SetConfig+0x8b2>
 800b856:	3b02      	subs	r3, #2
 800b858:	2b1e      	cmp	r3, #30
 800b85a:	d872      	bhi.n	800b942 <UART_SetConfig+0x8b2>
 800b85c:	a201      	add	r2, pc, #4	@ (adr r2, 800b864 <UART_SetConfig+0x7d4>)
 800b85e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b862:	bf00      	nop
 800b864:	0800b8e7 	.word	0x0800b8e7
 800b868:	0800b943 	.word	0x0800b943
 800b86c:	0800b8ef 	.word	0x0800b8ef
 800b870:	0800b943 	.word	0x0800b943
 800b874:	0800b943 	.word	0x0800b943
 800b878:	0800b943 	.word	0x0800b943
 800b87c:	0800b8ff 	.word	0x0800b8ff
 800b880:	0800b943 	.word	0x0800b943
 800b884:	0800b943 	.word	0x0800b943
 800b888:	0800b943 	.word	0x0800b943
 800b88c:	0800b943 	.word	0x0800b943
 800b890:	0800b943 	.word	0x0800b943
 800b894:	0800b943 	.word	0x0800b943
 800b898:	0800b943 	.word	0x0800b943
 800b89c:	0800b90f 	.word	0x0800b90f
 800b8a0:	0800b943 	.word	0x0800b943
 800b8a4:	0800b943 	.word	0x0800b943
 800b8a8:	0800b943 	.word	0x0800b943
 800b8ac:	0800b943 	.word	0x0800b943
 800b8b0:	0800b943 	.word	0x0800b943
 800b8b4:	0800b943 	.word	0x0800b943
 800b8b8:	0800b943 	.word	0x0800b943
 800b8bc:	0800b943 	.word	0x0800b943
 800b8c0:	0800b943 	.word	0x0800b943
 800b8c4:	0800b943 	.word	0x0800b943
 800b8c8:	0800b943 	.word	0x0800b943
 800b8cc:	0800b943 	.word	0x0800b943
 800b8d0:	0800b943 	.word	0x0800b943
 800b8d4:	0800b943 	.word	0x0800b943
 800b8d8:	0800b943 	.word	0x0800b943
 800b8dc:	0800b935 	.word	0x0800b935
 800b8e0:	2b40      	cmp	r3, #64	@ 0x40
 800b8e2:	d02a      	beq.n	800b93a <UART_SetConfig+0x8aa>
 800b8e4:	e02d      	b.n	800b942 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b8e6:	f7fe fc05 	bl	800a0f4 <HAL_RCCEx_GetD3PCLK1Freq>
 800b8ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8ec:	e02f      	b.n	800b94e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f7fe fc14 	bl	800a120 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8fc:	e027      	b.n	800b94e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8fe:	f107 0318 	add.w	r3, r7, #24
 800b902:	4618      	mov	r0, r3
 800b904:	f7fe fd60 	bl	800a3c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b908:	69fb      	ldr	r3, [r7, #28]
 800b90a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b90c:	e01f      	b.n	800b94e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b90e:	4b21      	ldr	r3, [pc, #132]	@ (800b994 <UART_SetConfig+0x904>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f003 0320 	and.w	r3, r3, #32
 800b916:	2b00      	cmp	r3, #0
 800b918:	d009      	beq.n	800b92e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b91a:	4b1e      	ldr	r3, [pc, #120]	@ (800b994 <UART_SetConfig+0x904>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	08db      	lsrs	r3, r3, #3
 800b920:	f003 0303 	and.w	r3, r3, #3
 800b924:	4a1d      	ldr	r2, [pc, #116]	@ (800b99c <UART_SetConfig+0x90c>)
 800b926:	fa22 f303 	lsr.w	r3, r2, r3
 800b92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b92c:	e00f      	b.n	800b94e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b92e:	4b1b      	ldr	r3, [pc, #108]	@ (800b99c <UART_SetConfig+0x90c>)
 800b930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b932:	e00c      	b.n	800b94e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b934:	4b1a      	ldr	r3, [pc, #104]	@ (800b9a0 <UART_SetConfig+0x910>)
 800b936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b938:	e009      	b.n	800b94e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b93a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b93e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b940:	e005      	b.n	800b94e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b942:	2300      	movs	r3, #0
 800b944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b946:	2301      	movs	r3, #1
 800b948:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b94c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b94e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b950:	2b00      	cmp	r3, #0
 800b952:	f000 81ee 	beq.w	800bd32 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b95a:	4a12      	ldr	r2, [pc, #72]	@ (800b9a4 <UART_SetConfig+0x914>)
 800b95c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b960:	461a      	mov	r2, r3
 800b962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b964:	fbb3 f3f2 	udiv	r3, r3, r2
 800b968:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	685a      	ldr	r2, [r3, #4]
 800b96e:	4613      	mov	r3, r2
 800b970:	005b      	lsls	r3, r3, #1
 800b972:	4413      	add	r3, r2
 800b974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b976:	429a      	cmp	r2, r3
 800b978:	d305      	bcc.n	800b986 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	685b      	ldr	r3, [r3, #4]
 800b97e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b982:	429a      	cmp	r2, r3
 800b984:	d910      	bls.n	800b9a8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b98c:	e1d1      	b.n	800bd32 <UART_SetConfig+0xca2>
 800b98e:	bf00      	nop
 800b990:	40011c00 	.word	0x40011c00
 800b994:	58024400 	.word	0x58024400
 800b998:	58000c00 	.word	0x58000c00
 800b99c:	03d09000 	.word	0x03d09000
 800b9a0:	003d0900 	.word	0x003d0900
 800b9a4:	0801458c 	.word	0x0801458c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	60bb      	str	r3, [r7, #8]
 800b9ae:	60fa      	str	r2, [r7, #12]
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9b4:	4ac0      	ldr	r2, [pc, #768]	@ (800bcb8 <UART_SetConfig+0xc28>)
 800b9b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	2200      	movs	r2, #0
 800b9be:	603b      	str	r3, [r7, #0]
 800b9c0:	607a      	str	r2, [r7, #4]
 800b9c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b9ca:	f7f4 fea5 	bl	8000718 <__aeabi_uldivmod>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	4610      	mov	r0, r2
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	f04f 0200 	mov.w	r2, #0
 800b9da:	f04f 0300 	mov.w	r3, #0
 800b9de:	020b      	lsls	r3, r1, #8
 800b9e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b9e4:	0202      	lsls	r2, r0, #8
 800b9e6:	6979      	ldr	r1, [r7, #20]
 800b9e8:	6849      	ldr	r1, [r1, #4]
 800b9ea:	0849      	lsrs	r1, r1, #1
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	460c      	mov	r4, r1
 800b9f0:	4605      	mov	r5, r0
 800b9f2:	eb12 0804 	adds.w	r8, r2, r4
 800b9f6:	eb43 0905 	adc.w	r9, r3, r5
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	469a      	mov	sl, r3
 800ba02:	4693      	mov	fp, r2
 800ba04:	4652      	mov	r2, sl
 800ba06:	465b      	mov	r3, fp
 800ba08:	4640      	mov	r0, r8
 800ba0a:	4649      	mov	r1, r9
 800ba0c:	f7f4 fe84 	bl	8000718 <__aeabi_uldivmod>
 800ba10:	4602      	mov	r2, r0
 800ba12:	460b      	mov	r3, r1
 800ba14:	4613      	mov	r3, r2
 800ba16:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ba18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ba1e:	d308      	bcc.n	800ba32 <UART_SetConfig+0x9a2>
 800ba20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba26:	d204      	bcs.n	800ba32 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ba2e:	60da      	str	r2, [r3, #12]
 800ba30:	e17f      	b.n	800bd32 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800ba32:	2301      	movs	r3, #1
 800ba34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ba38:	e17b      	b.n	800bd32 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	69db      	ldr	r3, [r3, #28]
 800ba3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba42:	f040 80bd 	bne.w	800bbc0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800ba46:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba4a:	2b20      	cmp	r3, #32
 800ba4c:	dc48      	bgt.n	800bae0 <UART_SetConfig+0xa50>
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	db7b      	blt.n	800bb4a <UART_SetConfig+0xaba>
 800ba52:	2b20      	cmp	r3, #32
 800ba54:	d879      	bhi.n	800bb4a <UART_SetConfig+0xaba>
 800ba56:	a201      	add	r2, pc, #4	@ (adr r2, 800ba5c <UART_SetConfig+0x9cc>)
 800ba58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba5c:	0800bae7 	.word	0x0800bae7
 800ba60:	0800baef 	.word	0x0800baef
 800ba64:	0800bb4b 	.word	0x0800bb4b
 800ba68:	0800bb4b 	.word	0x0800bb4b
 800ba6c:	0800baf7 	.word	0x0800baf7
 800ba70:	0800bb4b 	.word	0x0800bb4b
 800ba74:	0800bb4b 	.word	0x0800bb4b
 800ba78:	0800bb4b 	.word	0x0800bb4b
 800ba7c:	0800bb07 	.word	0x0800bb07
 800ba80:	0800bb4b 	.word	0x0800bb4b
 800ba84:	0800bb4b 	.word	0x0800bb4b
 800ba88:	0800bb4b 	.word	0x0800bb4b
 800ba8c:	0800bb4b 	.word	0x0800bb4b
 800ba90:	0800bb4b 	.word	0x0800bb4b
 800ba94:	0800bb4b 	.word	0x0800bb4b
 800ba98:	0800bb4b 	.word	0x0800bb4b
 800ba9c:	0800bb17 	.word	0x0800bb17
 800baa0:	0800bb4b 	.word	0x0800bb4b
 800baa4:	0800bb4b 	.word	0x0800bb4b
 800baa8:	0800bb4b 	.word	0x0800bb4b
 800baac:	0800bb4b 	.word	0x0800bb4b
 800bab0:	0800bb4b 	.word	0x0800bb4b
 800bab4:	0800bb4b 	.word	0x0800bb4b
 800bab8:	0800bb4b 	.word	0x0800bb4b
 800babc:	0800bb4b 	.word	0x0800bb4b
 800bac0:	0800bb4b 	.word	0x0800bb4b
 800bac4:	0800bb4b 	.word	0x0800bb4b
 800bac8:	0800bb4b 	.word	0x0800bb4b
 800bacc:	0800bb4b 	.word	0x0800bb4b
 800bad0:	0800bb4b 	.word	0x0800bb4b
 800bad4:	0800bb4b 	.word	0x0800bb4b
 800bad8:	0800bb4b 	.word	0x0800bb4b
 800badc:	0800bb3d 	.word	0x0800bb3d
 800bae0:	2b40      	cmp	r3, #64	@ 0x40
 800bae2:	d02e      	beq.n	800bb42 <UART_SetConfig+0xab2>
 800bae4:	e031      	b.n	800bb4a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bae6:	f7fd f8d9 	bl	8008c9c <HAL_RCC_GetPCLK1Freq>
 800baea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800baec:	e033      	b.n	800bb56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800baee:	f7fd f8eb 	bl	8008cc8 <HAL_RCC_GetPCLK2Freq>
 800baf2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800baf4:	e02f      	b.n	800bb56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800baf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7fe fb10 	bl	800a120 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bb00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb04:	e027      	b.n	800bb56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb06:	f107 0318 	add.w	r3, r7, #24
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f7fe fc5c 	bl	800a3c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb10:	69fb      	ldr	r3, [r7, #28]
 800bb12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb14:	e01f      	b.n	800bb56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb16:	4b69      	ldr	r3, [pc, #420]	@ (800bcbc <UART_SetConfig+0xc2c>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f003 0320 	and.w	r3, r3, #32
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d009      	beq.n	800bb36 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bb22:	4b66      	ldr	r3, [pc, #408]	@ (800bcbc <UART_SetConfig+0xc2c>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	08db      	lsrs	r3, r3, #3
 800bb28:	f003 0303 	and.w	r3, r3, #3
 800bb2c:	4a64      	ldr	r2, [pc, #400]	@ (800bcc0 <UART_SetConfig+0xc30>)
 800bb2e:	fa22 f303 	lsr.w	r3, r2, r3
 800bb32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bb34:	e00f      	b.n	800bb56 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bb36:	4b62      	ldr	r3, [pc, #392]	@ (800bcc0 <UART_SetConfig+0xc30>)
 800bb38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb3a:	e00c      	b.n	800bb56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bb3c:	4b61      	ldr	r3, [pc, #388]	@ (800bcc4 <UART_SetConfig+0xc34>)
 800bb3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb40:	e009      	b.n	800bb56 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb48:	e005      	b.n	800bb56 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bb4e:	2301      	movs	r3, #1
 800bb50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bb54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bb56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	f000 80ea 	beq.w	800bd32 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb62:	4a55      	ldr	r2, [pc, #340]	@ (800bcb8 <UART_SetConfig+0xc28>)
 800bb64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb68:	461a      	mov	r2, r3
 800bb6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb6c:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb70:	005a      	lsls	r2, r3, #1
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	085b      	lsrs	r3, r3, #1
 800bb78:	441a      	add	r2, r3
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb82:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb86:	2b0f      	cmp	r3, #15
 800bb88:	d916      	bls.n	800bbb8 <UART_SetConfig+0xb28>
 800bb8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb90:	d212      	bcs.n	800bbb8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bb92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	f023 030f 	bic.w	r3, r3, #15
 800bb9a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb9e:	085b      	lsrs	r3, r3, #1
 800bba0:	b29b      	uxth	r3, r3
 800bba2:	f003 0307 	and.w	r3, r3, #7
 800bba6:	b29a      	uxth	r2, r3
 800bba8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bbaa:	4313      	orrs	r3, r2
 800bbac:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bbae:	697b      	ldr	r3, [r7, #20]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bbb4:	60da      	str	r2, [r3, #12]
 800bbb6:	e0bc      	b.n	800bd32 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bbbe:	e0b8      	b.n	800bd32 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bbc0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbc4:	2b20      	cmp	r3, #32
 800bbc6:	dc4b      	bgt.n	800bc60 <UART_SetConfig+0xbd0>
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	f2c0 8087 	blt.w	800bcdc <UART_SetConfig+0xc4c>
 800bbce:	2b20      	cmp	r3, #32
 800bbd0:	f200 8084 	bhi.w	800bcdc <UART_SetConfig+0xc4c>
 800bbd4:	a201      	add	r2, pc, #4	@ (adr r2, 800bbdc <UART_SetConfig+0xb4c>)
 800bbd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbda:	bf00      	nop
 800bbdc:	0800bc67 	.word	0x0800bc67
 800bbe0:	0800bc6f 	.word	0x0800bc6f
 800bbe4:	0800bcdd 	.word	0x0800bcdd
 800bbe8:	0800bcdd 	.word	0x0800bcdd
 800bbec:	0800bc77 	.word	0x0800bc77
 800bbf0:	0800bcdd 	.word	0x0800bcdd
 800bbf4:	0800bcdd 	.word	0x0800bcdd
 800bbf8:	0800bcdd 	.word	0x0800bcdd
 800bbfc:	0800bc87 	.word	0x0800bc87
 800bc00:	0800bcdd 	.word	0x0800bcdd
 800bc04:	0800bcdd 	.word	0x0800bcdd
 800bc08:	0800bcdd 	.word	0x0800bcdd
 800bc0c:	0800bcdd 	.word	0x0800bcdd
 800bc10:	0800bcdd 	.word	0x0800bcdd
 800bc14:	0800bcdd 	.word	0x0800bcdd
 800bc18:	0800bcdd 	.word	0x0800bcdd
 800bc1c:	0800bc97 	.word	0x0800bc97
 800bc20:	0800bcdd 	.word	0x0800bcdd
 800bc24:	0800bcdd 	.word	0x0800bcdd
 800bc28:	0800bcdd 	.word	0x0800bcdd
 800bc2c:	0800bcdd 	.word	0x0800bcdd
 800bc30:	0800bcdd 	.word	0x0800bcdd
 800bc34:	0800bcdd 	.word	0x0800bcdd
 800bc38:	0800bcdd 	.word	0x0800bcdd
 800bc3c:	0800bcdd 	.word	0x0800bcdd
 800bc40:	0800bcdd 	.word	0x0800bcdd
 800bc44:	0800bcdd 	.word	0x0800bcdd
 800bc48:	0800bcdd 	.word	0x0800bcdd
 800bc4c:	0800bcdd 	.word	0x0800bcdd
 800bc50:	0800bcdd 	.word	0x0800bcdd
 800bc54:	0800bcdd 	.word	0x0800bcdd
 800bc58:	0800bcdd 	.word	0x0800bcdd
 800bc5c:	0800bccf 	.word	0x0800bccf
 800bc60:	2b40      	cmp	r3, #64	@ 0x40
 800bc62:	d037      	beq.n	800bcd4 <UART_SetConfig+0xc44>
 800bc64:	e03a      	b.n	800bcdc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc66:	f7fd f819 	bl	8008c9c <HAL_RCC_GetPCLK1Freq>
 800bc6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc6c:	e03c      	b.n	800bce8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bc6e:	f7fd f82b 	bl	8008cc8 <HAL_RCC_GetPCLK2Freq>
 800bc72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc74:	e038      	b.n	800bce8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7fe fa50 	bl	800a120 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bc80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc84:	e030      	b.n	800bce8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc86:	f107 0318 	add.w	r3, r7, #24
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f7fe fb9c 	bl	800a3c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc94:	e028      	b.n	800bce8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc96:	4b09      	ldr	r3, [pc, #36]	@ (800bcbc <UART_SetConfig+0xc2c>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f003 0320 	and.w	r3, r3, #32
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d012      	beq.n	800bcc8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bca2:	4b06      	ldr	r3, [pc, #24]	@ (800bcbc <UART_SetConfig+0xc2c>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	08db      	lsrs	r3, r3, #3
 800bca8:	f003 0303 	and.w	r3, r3, #3
 800bcac:	4a04      	ldr	r2, [pc, #16]	@ (800bcc0 <UART_SetConfig+0xc30>)
 800bcae:	fa22 f303 	lsr.w	r3, r2, r3
 800bcb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bcb4:	e018      	b.n	800bce8 <UART_SetConfig+0xc58>
 800bcb6:	bf00      	nop
 800bcb8:	0801458c 	.word	0x0801458c
 800bcbc:	58024400 	.word	0x58024400
 800bcc0:	03d09000 	.word	0x03d09000
 800bcc4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bcc8:	4b24      	ldr	r3, [pc, #144]	@ (800bd5c <UART_SetConfig+0xccc>)
 800bcca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bccc:	e00c      	b.n	800bce8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bcce:	4b24      	ldr	r3, [pc, #144]	@ (800bd60 <UART_SetConfig+0xcd0>)
 800bcd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd2:	e009      	b.n	800bce8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcda:	e005      	b.n	800bce8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bce0:	2301      	movs	r3, #1
 800bce2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bce6:	bf00      	nop
    }

    if (pclk != 0U)
 800bce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d021      	beq.n	800bd32 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcf2:	4a1c      	ldr	r2, [pc, #112]	@ (800bd64 <UART_SetConfig+0xcd4>)
 800bcf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcfc:	fbb3 f2f2 	udiv	r2, r3, r2
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	085b      	lsrs	r3, r3, #1
 800bd06:	441a      	add	r2, r3
 800bd08:	697b      	ldr	r3, [r7, #20]
 800bd0a:	685b      	ldr	r3, [r3, #4]
 800bd0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd10:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd14:	2b0f      	cmp	r3, #15
 800bd16:	d909      	bls.n	800bd2c <UART_SetConfig+0xc9c>
 800bd18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd1e:	d205      	bcs.n	800bd2c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd22:	b29a      	uxth	r2, r3
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	60da      	str	r2, [r3, #12]
 800bd2a:	e002      	b.n	800bd32 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bd32:	697b      	ldr	r3, [r7, #20]
 800bd34:	2201      	movs	r2, #1
 800bd36:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bd3a:	697b      	ldr	r3, [r7, #20]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bd42:	697b      	ldr	r3, [r7, #20]
 800bd44:	2200      	movs	r2, #0
 800bd46:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bd4e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3748      	adds	r7, #72	@ 0x48
 800bd56:	46bd      	mov	sp, r7
 800bd58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bd5c:	03d09000 	.word	0x03d09000
 800bd60:	003d0900 	.word	0x003d0900
 800bd64:	0801458c 	.word	0x0801458c

0800bd68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	b083      	sub	sp, #12
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd74:	f003 0308 	and.w	r3, r3, #8
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d00a      	beq.n	800bd92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	685b      	ldr	r3, [r3, #4]
 800bd82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	430a      	orrs	r2, r1
 800bd90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd96:	f003 0301 	and.w	r3, r3, #1
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d00a      	beq.n	800bdb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	430a      	orrs	r2, r1
 800bdb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdb8:	f003 0302 	and.w	r3, r3, #2
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d00a      	beq.n	800bdd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	430a      	orrs	r2, r1
 800bdd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdda:	f003 0304 	and.w	r3, r3, #4
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d00a      	beq.n	800bdf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	430a      	orrs	r2, r1
 800bdf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdfc:	f003 0310 	and.w	r3, r3, #16
 800be00:	2b00      	cmp	r3, #0
 800be02:	d00a      	beq.n	800be1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	689b      	ldr	r3, [r3, #8]
 800be0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	430a      	orrs	r2, r1
 800be18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be1e:	f003 0320 	and.w	r3, r3, #32
 800be22:	2b00      	cmp	r3, #0
 800be24:	d00a      	beq.n	800be3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	689b      	ldr	r3, [r3, #8]
 800be2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	430a      	orrs	r2, r1
 800be3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be44:	2b00      	cmp	r3, #0
 800be46:	d01a      	beq.n	800be7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	430a      	orrs	r2, r1
 800be5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be66:	d10a      	bne.n	800be7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	430a      	orrs	r2, r1
 800be7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00a      	beq.n	800bea0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	685b      	ldr	r3, [r3, #4]
 800be90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	430a      	orrs	r2, r1
 800be9e:	605a      	str	r2, [r3, #4]
  }
}
 800bea0:	bf00      	nop
 800bea2:	370c      	adds	r7, #12
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr

0800beac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b098      	sub	sp, #96	@ 0x60
 800beb0:	af02      	add	r7, sp, #8
 800beb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2200      	movs	r2, #0
 800beb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bebc:	f7f6 f8da 	bl	8002074 <HAL_GetTick>
 800bec0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f003 0308 	and.w	r3, r3, #8
 800becc:	2b08      	cmp	r3, #8
 800bece:	d12f      	bne.n	800bf30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bed0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bed8:	2200      	movs	r2, #0
 800beda:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 f88e 	bl	800c000 <UART_WaitOnFlagUntilTimeout>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d022      	beq.n	800bf30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef2:	e853 3f00 	ldrex	r3, [r3]
 800bef6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800befa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800befe:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	461a      	mov	r2, r3
 800bf06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf08:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf10:	e841 2300 	strex	r3, r2, [r1]
 800bf14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d1e6      	bne.n	800beea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2220      	movs	r2, #32
 800bf20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf2c:	2303      	movs	r3, #3
 800bf2e:	e063      	b.n	800bff8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f003 0304 	and.w	r3, r3, #4
 800bf3a:	2b04      	cmp	r3, #4
 800bf3c:	d149      	bne.n	800bfd2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf42:	9300      	str	r3, [sp, #0]
 800bf44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf46:	2200      	movs	r2, #0
 800bf48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f000 f857 	bl	800c000 <UART_WaitOnFlagUntilTimeout>
 800bf52:	4603      	mov	r3, r0
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d03c      	beq.n	800bfd2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf60:	e853 3f00 	ldrex	r3, [r3]
 800bf64:	623b      	str	r3, [r7, #32]
   return(result);
 800bf66:	6a3b      	ldr	r3, [r7, #32]
 800bf68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	461a      	mov	r2, r3
 800bf74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf76:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf7e:	e841 2300 	strex	r3, r2, [r1]
 800bf82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d1e6      	bne.n	800bf58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	3308      	adds	r3, #8
 800bf90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	e853 3f00 	ldrex	r3, [r3]
 800bf98:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	f023 0301 	bic.w	r3, r3, #1
 800bfa0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	3308      	adds	r3, #8
 800bfa8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bfaa:	61fa      	str	r2, [r7, #28]
 800bfac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfae:	69b9      	ldr	r1, [r7, #24]
 800bfb0:	69fa      	ldr	r2, [r7, #28]
 800bfb2:	e841 2300 	strex	r3, r2, [r1]
 800bfb6:	617b      	str	r3, [r7, #20]
   return(result);
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d1e5      	bne.n	800bf8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2220      	movs	r2, #32
 800bfc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bfce:	2303      	movs	r3, #3
 800bfd0:	e012      	b.n	800bff8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2220      	movs	r2, #32
 800bfd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2220      	movs	r2, #32
 800bfde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2200      	movs	r2, #0
 800bfec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2200      	movs	r2, #0
 800bff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bff6:	2300      	movs	r3, #0
}
 800bff8:	4618      	mov	r0, r3
 800bffa:	3758      	adds	r7, #88	@ 0x58
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	60f8      	str	r0, [r7, #12]
 800c008:	60b9      	str	r1, [r7, #8]
 800c00a:	603b      	str	r3, [r7, #0]
 800c00c:	4613      	mov	r3, r2
 800c00e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c010:	e04f      	b.n	800c0b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c012:	69bb      	ldr	r3, [r7, #24]
 800c014:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c018:	d04b      	beq.n	800c0b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c01a:	f7f6 f82b 	bl	8002074 <HAL_GetTick>
 800c01e:	4602      	mov	r2, r0
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	1ad3      	subs	r3, r2, r3
 800c024:	69ba      	ldr	r2, [r7, #24]
 800c026:	429a      	cmp	r2, r3
 800c028:	d302      	bcc.n	800c030 <UART_WaitOnFlagUntilTimeout+0x30>
 800c02a:	69bb      	ldr	r3, [r7, #24]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d101      	bne.n	800c034 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c030:	2303      	movs	r3, #3
 800c032:	e04e      	b.n	800c0d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f003 0304 	and.w	r3, r3, #4
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d037      	beq.n	800c0b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	2b80      	cmp	r3, #128	@ 0x80
 800c046:	d034      	beq.n	800c0b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	2b40      	cmp	r3, #64	@ 0x40
 800c04c:	d031      	beq.n	800c0b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	69db      	ldr	r3, [r3, #28]
 800c054:	f003 0308 	and.w	r3, r3, #8
 800c058:	2b08      	cmp	r3, #8
 800c05a:	d110      	bne.n	800c07e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2208      	movs	r2, #8
 800c062:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f000 f839 	bl	800c0dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	2208      	movs	r2, #8
 800c06e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	2200      	movs	r2, #0
 800c076:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c07a:	2301      	movs	r3, #1
 800c07c:	e029      	b.n	800c0d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	69db      	ldr	r3, [r3, #28]
 800c084:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c088:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c08c:	d111      	bne.n	800c0b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c096:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c098:	68f8      	ldr	r0, [r7, #12]
 800c09a:	f000 f81f 	bl	800c0dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2220      	movs	r2, #32
 800c0a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c0ae:	2303      	movs	r3, #3
 800c0b0:	e00f      	b.n	800c0d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	69da      	ldr	r2, [r3, #28]
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	4013      	ands	r3, r2
 800c0bc:	68ba      	ldr	r2, [r7, #8]
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	bf0c      	ite	eq
 800c0c2:	2301      	moveq	r3, #1
 800c0c4:	2300      	movne	r3, #0
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	79fb      	ldrb	r3, [r7, #7]
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d0a0      	beq.n	800c012 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3710      	adds	r7, #16
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}
	...

0800c0dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c0dc:	b480      	push	{r7}
 800c0de:	b095      	sub	sp, #84	@ 0x54
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ec:	e853 3f00 	ldrex	r3, [r3]
 800c0f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	461a      	mov	r2, r3
 800c100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c102:	643b      	str	r3, [r7, #64]	@ 0x40
 800c104:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c106:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c108:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c10a:	e841 2300 	strex	r3, r2, [r1]
 800c10e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c112:	2b00      	cmp	r3, #0
 800c114:	d1e6      	bne.n	800c0e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	3308      	adds	r3, #8
 800c11c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11e:	6a3b      	ldr	r3, [r7, #32]
 800c120:	e853 3f00 	ldrex	r3, [r3]
 800c124:	61fb      	str	r3, [r7, #28]
   return(result);
 800c126:	69fa      	ldr	r2, [r7, #28]
 800c128:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a4 <UART_EndRxTransfer+0xc8>)
 800c12a:	4013      	ands	r3, r2
 800c12c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	3308      	adds	r3, #8
 800c134:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c136:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c138:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c13a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c13c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c13e:	e841 2300 	strex	r3, r2, [r1]
 800c142:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c146:	2b00      	cmp	r3, #0
 800c148:	d1e5      	bne.n	800c116 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c14e:	2b01      	cmp	r3, #1
 800c150:	d118      	bne.n	800c184 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	e853 3f00 	ldrex	r3, [r3]
 800c15e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	f023 0310 	bic.w	r3, r3, #16
 800c166:	647b      	str	r3, [r7, #68]	@ 0x44
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	461a      	mov	r2, r3
 800c16e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c170:	61bb      	str	r3, [r7, #24]
 800c172:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c174:	6979      	ldr	r1, [r7, #20]
 800c176:	69ba      	ldr	r2, [r7, #24]
 800c178:	e841 2300 	strex	r3, r2, [r1]
 800c17c:	613b      	str	r3, [r7, #16]
   return(result);
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d1e6      	bne.n	800c152 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2220      	movs	r2, #32
 800c188:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2200      	movs	r2, #0
 800c190:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2200      	movs	r2, #0
 800c196:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c198:	bf00      	nop
 800c19a:	3754      	adds	r7, #84	@ 0x54
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr
 800c1a4:	effffffe 	.word	0xeffffffe

0800c1a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b085      	sub	sp, #20
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d101      	bne.n	800c1be <HAL_UARTEx_DisableFifoMode+0x16>
 800c1ba:	2302      	movs	r3, #2
 800c1bc:	e027      	b.n	800c20e <HAL_UARTEx_DisableFifoMode+0x66>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2224      	movs	r2, #36	@ 0x24
 800c1ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f022 0201 	bic.w	r2, r2, #1
 800c1e4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c1ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2220      	movs	r2, #32
 800c200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2200      	movs	r2, #0
 800c208:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c20c:	2300      	movs	r3, #0
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3714      	adds	r7, #20
 800c212:	46bd      	mov	sp, r7
 800c214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c218:	4770      	bx	lr

0800c21a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c21a:	b580      	push	{r7, lr}
 800c21c:	b084      	sub	sp, #16
 800c21e:	af00      	add	r7, sp, #0
 800c220:	6078      	str	r0, [r7, #4]
 800c222:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d101      	bne.n	800c232 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c22e:	2302      	movs	r3, #2
 800c230:	e02d      	b.n	800c28e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2201      	movs	r2, #1
 800c236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2224      	movs	r2, #36	@ 0x24
 800c23e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f022 0201 	bic.w	r2, r2, #1
 800c258:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	683a      	ldr	r2, [r7, #0]
 800c26a:	430a      	orrs	r2, r1
 800c26c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 f850 	bl	800c314 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2220      	movs	r2, #32
 800c280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2200      	movs	r2, #0
 800c288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c28c:	2300      	movs	r3, #0
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}

0800c296 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b084      	sub	sp, #16
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
 800c29e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d101      	bne.n	800c2ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c2aa:	2302      	movs	r3, #2
 800c2ac:	e02d      	b.n	800c30a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2224      	movs	r2, #36	@ 0x24
 800c2ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	681a      	ldr	r2, [r3, #0]
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f022 0201 	bic.w	r2, r2, #1
 800c2d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	689b      	ldr	r3, [r3, #8]
 800c2dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	683a      	ldr	r2, [r7, #0]
 800c2e6:	430a      	orrs	r2, r1
 800c2e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f000 f812 	bl	800c314 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	68fa      	ldr	r2, [r7, #12]
 800c2f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2220      	movs	r2, #32
 800c2fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	2200      	movs	r2, #0
 800c304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c308:	2300      	movs	r3, #0
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3710      	adds	r7, #16
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
	...

0800c314 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c320:	2b00      	cmp	r3, #0
 800c322:	d108      	bne.n	800c336 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2201      	movs	r2, #1
 800c328:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2201      	movs	r2, #1
 800c330:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c334:	e031      	b.n	800c39a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c336:	2310      	movs	r3, #16
 800c338:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c33a:	2310      	movs	r3, #16
 800c33c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	0e5b      	lsrs	r3, r3, #25
 800c346:	b2db      	uxtb	r3, r3
 800c348:	f003 0307 	and.w	r3, r3, #7
 800c34c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	689b      	ldr	r3, [r3, #8]
 800c354:	0f5b      	lsrs	r3, r3, #29
 800c356:	b2db      	uxtb	r3, r3
 800c358:	f003 0307 	and.w	r3, r3, #7
 800c35c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c35e:	7bbb      	ldrb	r3, [r7, #14]
 800c360:	7b3a      	ldrb	r2, [r7, #12]
 800c362:	4911      	ldr	r1, [pc, #68]	@ (800c3a8 <UARTEx_SetNbDataToProcess+0x94>)
 800c364:	5c8a      	ldrb	r2, [r1, r2]
 800c366:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c36a:	7b3a      	ldrb	r2, [r7, #12]
 800c36c:	490f      	ldr	r1, [pc, #60]	@ (800c3ac <UARTEx_SetNbDataToProcess+0x98>)
 800c36e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c370:	fb93 f3f2 	sdiv	r3, r3, r2
 800c374:	b29a      	uxth	r2, r3
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c37c:	7bfb      	ldrb	r3, [r7, #15]
 800c37e:	7b7a      	ldrb	r2, [r7, #13]
 800c380:	4909      	ldr	r1, [pc, #36]	@ (800c3a8 <UARTEx_SetNbDataToProcess+0x94>)
 800c382:	5c8a      	ldrb	r2, [r1, r2]
 800c384:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c388:	7b7a      	ldrb	r2, [r7, #13]
 800c38a:	4908      	ldr	r1, [pc, #32]	@ (800c3ac <UARTEx_SetNbDataToProcess+0x98>)
 800c38c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c38e:	fb93 f3f2 	sdiv	r3, r3, r2
 800c392:	b29a      	uxth	r2, r3
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c39a:	bf00      	nop
 800c39c:	3714      	adds	r7, #20
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr
 800c3a6:	bf00      	nop
 800c3a8:	080145a4 	.word	0x080145a4
 800c3ac:	080145ac 	.word	0x080145ac

0800c3b0 <__NVIC_SetPriority>:
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b083      	sub	sp, #12
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	6039      	str	r1, [r7, #0]
 800c3ba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800c3bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	db0a      	blt.n	800c3da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	b2da      	uxtb	r2, r3
 800c3c8:	490c      	ldr	r1, [pc, #48]	@ (800c3fc <__NVIC_SetPriority+0x4c>)
 800c3ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c3ce:	0112      	lsls	r2, r2, #4
 800c3d0:	b2d2      	uxtb	r2, r2
 800c3d2:	440b      	add	r3, r1
 800c3d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c3d8:	e00a      	b.n	800c3f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	b2da      	uxtb	r2, r3
 800c3de:	4908      	ldr	r1, [pc, #32]	@ (800c400 <__NVIC_SetPriority+0x50>)
 800c3e0:	88fb      	ldrh	r3, [r7, #6]
 800c3e2:	f003 030f 	and.w	r3, r3, #15
 800c3e6:	3b04      	subs	r3, #4
 800c3e8:	0112      	lsls	r2, r2, #4
 800c3ea:	b2d2      	uxtb	r2, r2
 800c3ec:	440b      	add	r3, r1
 800c3ee:	761a      	strb	r2, [r3, #24]
}
 800c3f0:	bf00      	nop
 800c3f2:	370c      	adds	r7, #12
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr
 800c3fc:	e000e100 	.word	0xe000e100
 800c400:	e000ed00 	.word	0xe000ed00

0800c404 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c404:	b580      	push	{r7, lr}
 800c406:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c408:	4b05      	ldr	r3, [pc, #20]	@ (800c420 <SysTick_Handler+0x1c>)
 800c40a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c40c:	f002 f894 	bl	800e538 <xTaskGetSchedulerState>
 800c410:	4603      	mov	r3, r0
 800c412:	2b01      	cmp	r3, #1
 800c414:	d001      	beq.n	800c41a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c416:	f002 ff8f 	bl	800f338 <xPortSysTickHandler>
  }
}
 800c41a:	bf00      	nop
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	bf00      	nop
 800c420:	e000e010 	.word	0xe000e010

0800c424 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c424:	b580      	push	{r7, lr}
 800c426:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c428:	2100      	movs	r1, #0
 800c42a:	f06f 0004 	mvn.w	r0, #4
 800c42e:	f7ff ffbf 	bl	800c3b0 <__NVIC_SetPriority>
#endif
}
 800c432:	bf00      	nop
 800c434:	bd80      	pop	{r7, pc}
	...

0800c438 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c438:	b480      	push	{r7}
 800c43a:	b083      	sub	sp, #12
 800c43c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c43e:	f3ef 8305 	mrs	r3, IPSR
 800c442:	603b      	str	r3, [r7, #0]
  return(result);
 800c444:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c446:	2b00      	cmp	r3, #0
 800c448:	d003      	beq.n	800c452 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c44a:	f06f 0305 	mvn.w	r3, #5
 800c44e:	607b      	str	r3, [r7, #4]
 800c450:	e00c      	b.n	800c46c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c452:	4b0a      	ldr	r3, [pc, #40]	@ (800c47c <osKernelInitialize+0x44>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d105      	bne.n	800c466 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c45a:	4b08      	ldr	r3, [pc, #32]	@ (800c47c <osKernelInitialize+0x44>)
 800c45c:	2201      	movs	r2, #1
 800c45e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c460:	2300      	movs	r3, #0
 800c462:	607b      	str	r3, [r7, #4]
 800c464:	e002      	b.n	800c46c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c466:	f04f 33ff 	mov.w	r3, #4294967295
 800c46a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c46c:	687b      	ldr	r3, [r7, #4]
}
 800c46e:	4618      	mov	r0, r3
 800c470:	370c      	adds	r7, #12
 800c472:	46bd      	mov	sp, r7
 800c474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c478:	4770      	bx	lr
 800c47a:	bf00      	nop
 800c47c:	24000438 	.word	0x24000438

0800c480 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c486:	f3ef 8305 	mrs	r3, IPSR
 800c48a:	603b      	str	r3, [r7, #0]
  return(result);
 800c48c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d003      	beq.n	800c49a <osKernelStart+0x1a>
    stat = osErrorISR;
 800c492:	f06f 0305 	mvn.w	r3, #5
 800c496:	607b      	str	r3, [r7, #4]
 800c498:	e010      	b.n	800c4bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c49a:	4b0b      	ldr	r3, [pc, #44]	@ (800c4c8 <osKernelStart+0x48>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b01      	cmp	r3, #1
 800c4a0:	d109      	bne.n	800c4b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c4a2:	f7ff ffbf 	bl	800c424 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c4a6:	4b08      	ldr	r3, [pc, #32]	@ (800c4c8 <osKernelStart+0x48>)
 800c4a8:	2202      	movs	r2, #2
 800c4aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c4ac:	f001 fb28 	bl	800db00 <vTaskStartScheduler>
      stat = osOK;
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	607b      	str	r3, [r7, #4]
 800c4b4:	e002      	b.n	800c4bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c4ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c4bc:	687b      	ldr	r3, [r7, #4]
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3708      	adds	r7, #8
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop
 800c4c8:	24000438 	.word	0x24000438

0800c4cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b08e      	sub	sp, #56	@ 0x38
 800c4d0:	af04      	add	r7, sp, #16
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4dc:	f3ef 8305 	mrs	r3, IPSR
 800c4e0:	617b      	str	r3, [r7, #20]
  return(result);
 800c4e2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d17e      	bne.n	800c5e6 <osThreadNew+0x11a>
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d07b      	beq.n	800c5e6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c4ee:	2380      	movs	r3, #128	@ 0x80
 800c4f0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c4f2:	2318      	movs	r3, #24
 800c4f4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c4fa:	f04f 33ff 	mov.w	r3, #4294967295
 800c4fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d045      	beq.n	800c592 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d002      	beq.n	800c514 <osThreadNew+0x48>
        name = attr->name;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	699b      	ldr	r3, [r3, #24]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d002      	beq.n	800c522 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	699b      	ldr	r3, [r3, #24]
 800c520:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c522:	69fb      	ldr	r3, [r7, #28]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d008      	beq.n	800c53a <osThreadNew+0x6e>
 800c528:	69fb      	ldr	r3, [r7, #28]
 800c52a:	2b38      	cmp	r3, #56	@ 0x38
 800c52c:	d805      	bhi.n	800c53a <osThreadNew+0x6e>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	685b      	ldr	r3, [r3, #4]
 800c532:	f003 0301 	and.w	r3, r3, #1
 800c536:	2b00      	cmp	r3, #0
 800c538:	d001      	beq.n	800c53e <osThreadNew+0x72>
        return (NULL);
 800c53a:	2300      	movs	r3, #0
 800c53c:	e054      	b.n	800c5e8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	695b      	ldr	r3, [r3, #20]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d003      	beq.n	800c54e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	695b      	ldr	r3, [r3, #20]
 800c54a:	089b      	lsrs	r3, r3, #2
 800c54c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	689b      	ldr	r3, [r3, #8]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d00e      	beq.n	800c574 <osThreadNew+0xa8>
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	68db      	ldr	r3, [r3, #12]
 800c55a:	2ba7      	cmp	r3, #167	@ 0xa7
 800c55c:	d90a      	bls.n	800c574 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c562:	2b00      	cmp	r3, #0
 800c564:	d006      	beq.n	800c574 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	695b      	ldr	r3, [r3, #20]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d002      	beq.n	800c574 <osThreadNew+0xa8>
        mem = 1;
 800c56e:	2301      	movs	r3, #1
 800c570:	61bb      	str	r3, [r7, #24]
 800c572:	e010      	b.n	800c596 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	689b      	ldr	r3, [r3, #8]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d10c      	bne.n	800c596 <osThreadNew+0xca>
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	68db      	ldr	r3, [r3, #12]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d108      	bne.n	800c596 <osThreadNew+0xca>
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	691b      	ldr	r3, [r3, #16]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d104      	bne.n	800c596 <osThreadNew+0xca>
          mem = 0;
 800c58c:	2300      	movs	r3, #0
 800c58e:	61bb      	str	r3, [r7, #24]
 800c590:	e001      	b.n	800c596 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c592:	2300      	movs	r3, #0
 800c594:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c596:	69bb      	ldr	r3, [r7, #24]
 800c598:	2b01      	cmp	r3, #1
 800c59a:	d110      	bne.n	800c5be <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c5a4:	9202      	str	r2, [sp, #8]
 800c5a6:	9301      	str	r3, [sp, #4]
 800c5a8:	69fb      	ldr	r3, [r7, #28]
 800c5aa:	9300      	str	r3, [sp, #0]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	6a3a      	ldr	r2, [r7, #32]
 800c5b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c5b2:	68f8      	ldr	r0, [r7, #12]
 800c5b4:	f001 f8b0 	bl	800d718 <xTaskCreateStatic>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	613b      	str	r3, [r7, #16]
 800c5bc:	e013      	b.n	800c5e6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c5be:	69bb      	ldr	r3, [r7, #24]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d110      	bne.n	800c5e6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c5c4:	6a3b      	ldr	r3, [r7, #32]
 800c5c6:	b29a      	uxth	r2, r3
 800c5c8:	f107 0310 	add.w	r3, r7, #16
 800c5cc:	9301      	str	r3, [sp, #4]
 800c5ce:	69fb      	ldr	r3, [r7, #28]
 800c5d0:	9300      	str	r3, [sp, #0]
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c5d6:	68f8      	ldr	r0, [r7, #12]
 800c5d8:	f001 f8fe 	bl	800d7d8 <xTaskCreate>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	d001      	beq.n	800c5e6 <osThreadNew+0x11a>
            hTask = NULL;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c5e6:	693b      	ldr	r3, [r7, #16]
}
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	3728      	adds	r7, #40	@ 0x28
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}

0800c5f0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5f8:	f3ef 8305 	mrs	r3, IPSR
 800c5fc:	60bb      	str	r3, [r7, #8]
  return(result);
 800c5fe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c600:	2b00      	cmp	r3, #0
 800c602:	d003      	beq.n	800c60c <osDelay+0x1c>
    stat = osErrorISR;
 800c604:	f06f 0305 	mvn.w	r3, #5
 800c608:	60fb      	str	r3, [r7, #12]
 800c60a:	e007      	b.n	800c61c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c60c:	2300      	movs	r3, #0
 800c60e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d002      	beq.n	800c61c <osDelay+0x2c>
      vTaskDelay(ticks);
 800c616:	6878      	ldr	r0, [r7, #4]
 800c618:	f001 fa3c 	bl	800da94 <vTaskDelay>
    }
  }

  return (stat);
 800c61c:	68fb      	ldr	r3, [r7, #12]
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3710      	adds	r7, #16
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
	...

0800c628 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c628:	b480      	push	{r7}
 800c62a:	b085      	sub	sp, #20
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	4a07      	ldr	r2, [pc, #28]	@ (800c654 <vApplicationGetIdleTaskMemory+0x2c>)
 800c638:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	4a06      	ldr	r2, [pc, #24]	@ (800c658 <vApplicationGetIdleTaskMemory+0x30>)
 800c63e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2280      	movs	r2, #128	@ 0x80
 800c644:	601a      	str	r2, [r3, #0]
}
 800c646:	bf00      	nop
 800c648:	3714      	adds	r7, #20
 800c64a:	46bd      	mov	sp, r7
 800c64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c650:	4770      	bx	lr
 800c652:	bf00      	nop
 800c654:	2400043c 	.word	0x2400043c
 800c658:	240004e4 	.word	0x240004e4

0800c65c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c65c:	b480      	push	{r7}
 800c65e:	b085      	sub	sp, #20
 800c660:	af00      	add	r7, sp, #0
 800c662:	60f8      	str	r0, [r7, #12]
 800c664:	60b9      	str	r1, [r7, #8]
 800c666:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	4a07      	ldr	r2, [pc, #28]	@ (800c688 <vApplicationGetTimerTaskMemory+0x2c>)
 800c66c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	4a06      	ldr	r2, [pc, #24]	@ (800c68c <vApplicationGetTimerTaskMemory+0x30>)
 800c672:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c67a:	601a      	str	r2, [r3, #0]
}
 800c67c:	bf00      	nop
 800c67e:	3714      	adds	r7, #20
 800c680:	46bd      	mov	sp, r7
 800c682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c686:	4770      	bx	lr
 800c688:	240006e4 	.word	0x240006e4
 800c68c:	2400078c 	.word	0x2400078c

0800c690 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c690:	b480      	push	{r7}
 800c692:	b083      	sub	sp, #12
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f103 0208 	add.w	r2, r3, #8
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c6a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	f103 0208 	add.w	r2, r3, #8
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f103 0208 	add.w	r2, r3, #8
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c6c4:	bf00      	nop
 800c6c6:	370c      	adds	r7, #12
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ce:	4770      	bx	lr

0800c6d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c6de:	bf00      	nop
 800c6e0:	370c      	adds	r7, #12
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e8:	4770      	bx	lr

0800c6ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c6ea:	b480      	push	{r7}
 800c6ec:	b085      	sub	sp, #20
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	6078      	str	r0, [r7, #4]
 800c6f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	685b      	ldr	r3, [r3, #4]
 800c6f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	68fa      	ldr	r2, [r7, #12]
 800c6fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	689a      	ldr	r2, [r3, #8]
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	683a      	ldr	r2, [r7, #0]
 800c70e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	683a      	ldr	r2, [r7, #0]
 800c714:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	687a      	ldr	r2, [r7, #4]
 800c71a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	601a      	str	r2, [r3, #0]
}
 800c726:	bf00      	nop
 800c728:	3714      	adds	r7, #20
 800c72a:	46bd      	mov	sp, r7
 800c72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c730:	4770      	bx	lr

0800c732 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c732:	b480      	push	{r7}
 800c734:	b085      	sub	sp, #20
 800c736:	af00      	add	r7, sp, #0
 800c738:	6078      	str	r0, [r7, #4]
 800c73a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c748:	d103      	bne.n	800c752 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	691b      	ldr	r3, [r3, #16]
 800c74e:	60fb      	str	r3, [r7, #12]
 800c750:	e00c      	b.n	800c76c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	3308      	adds	r3, #8
 800c756:	60fb      	str	r3, [r7, #12]
 800c758:	e002      	b.n	800c760 <vListInsert+0x2e>
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	685b      	ldr	r3, [r3, #4]
 800c75e:	60fb      	str	r3, [r7, #12]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	68ba      	ldr	r2, [r7, #8]
 800c768:	429a      	cmp	r2, r3
 800c76a:	d2f6      	bcs.n	800c75a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	685a      	ldr	r2, [r3, #4]
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	685b      	ldr	r3, [r3, #4]
 800c778:	683a      	ldr	r2, [r7, #0]
 800c77a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	68fa      	ldr	r2, [r7, #12]
 800c780:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	683a      	ldr	r2, [r7, #0]
 800c786:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	1c5a      	adds	r2, r3, #1
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	601a      	str	r2, [r3, #0]
}
 800c798:	bf00      	nop
 800c79a:	3714      	adds	r7, #20
 800c79c:	46bd      	mov	sp, r7
 800c79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a2:	4770      	bx	lr

0800c7a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c7a4:	b480      	push	{r7}
 800c7a6:	b085      	sub	sp, #20
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	691b      	ldr	r3, [r3, #16]
 800c7b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	685b      	ldr	r3, [r3, #4]
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	6892      	ldr	r2, [r2, #8]
 800c7ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	6852      	ldr	r2, [r2, #4]
 800c7c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	685b      	ldr	r3, [r3, #4]
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d103      	bne.n	800c7d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	689a      	ldr	r2, [r3, #8]
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	1e5a      	subs	r2, r3, #1
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3714      	adds	r7, #20
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
 800c800:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d10b      	bne.n	800c824 <xQueueGenericReset+0x2c>
	__asm volatile
 800c80c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c810:	f383 8811 	msr	BASEPRI, r3
 800c814:	f3bf 8f6f 	isb	sy
 800c818:	f3bf 8f4f 	dsb	sy
 800c81c:	60bb      	str	r3, [r7, #8]
}
 800c81e:	bf00      	nop
 800c820:	bf00      	nop
 800c822:	e7fd      	b.n	800c820 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c824:	f002 fcf8 	bl	800f218 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	681a      	ldr	r2, [r3, #0]
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c830:	68f9      	ldr	r1, [r7, #12]
 800c832:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c834:	fb01 f303 	mul.w	r3, r1, r3
 800c838:	441a      	add	r2, r3
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	2200      	movs	r2, #0
 800c842:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681a      	ldr	r2, [r3, #0]
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c854:	3b01      	subs	r3, #1
 800c856:	68f9      	ldr	r1, [r7, #12]
 800c858:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c85a:	fb01 f303 	mul.w	r3, r1, r3
 800c85e:	441a      	add	r2, r3
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	22ff      	movs	r2, #255	@ 0xff
 800c868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	22ff      	movs	r2, #255	@ 0xff
 800c870:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d114      	bne.n	800c8a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	691b      	ldr	r3, [r3, #16]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d01a      	beq.n	800c8b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	3310      	adds	r3, #16
 800c886:	4618      	mov	r0, r3
 800c888:	f001 fc38 	bl	800e0fc <xTaskRemoveFromEventList>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d012      	beq.n	800c8b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c892:	4b0d      	ldr	r3, [pc, #52]	@ (800c8c8 <xQueueGenericReset+0xd0>)
 800c894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c898:	601a      	str	r2, [r3, #0]
 800c89a:	f3bf 8f4f 	dsb	sy
 800c89e:	f3bf 8f6f 	isb	sy
 800c8a2:	e009      	b.n	800c8b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	3310      	adds	r3, #16
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	f7ff fef1 	bl	800c690 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	3324      	adds	r3, #36	@ 0x24
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7ff feec 	bl	800c690 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c8b8:	f002 fce0 	bl	800f27c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c8bc:	2301      	movs	r3, #1
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}
 800c8c6:	bf00      	nop
 800c8c8:	e000ed04 	.word	0xe000ed04

0800c8cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b08e      	sub	sp, #56	@ 0x38
 800c8d0:	af02      	add	r7, sp, #8
 800c8d2:	60f8      	str	r0, [r7, #12]
 800c8d4:	60b9      	str	r1, [r7, #8]
 800c8d6:	607a      	str	r2, [r7, #4]
 800c8d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d10b      	bne.n	800c8f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8e4:	f383 8811 	msr	BASEPRI, r3
 800c8e8:	f3bf 8f6f 	isb	sy
 800c8ec:	f3bf 8f4f 	dsb	sy
 800c8f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c8f2:	bf00      	nop
 800c8f4:	bf00      	nop
 800c8f6:	e7fd      	b.n	800c8f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d10b      	bne.n	800c916 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c902:	f383 8811 	msr	BASEPRI, r3
 800c906:	f3bf 8f6f 	isb	sy
 800c90a:	f3bf 8f4f 	dsb	sy
 800c90e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c910:	bf00      	nop
 800c912:	bf00      	nop
 800c914:	e7fd      	b.n	800c912 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d002      	beq.n	800c922 <xQueueGenericCreateStatic+0x56>
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d001      	beq.n	800c926 <xQueueGenericCreateStatic+0x5a>
 800c922:	2301      	movs	r3, #1
 800c924:	e000      	b.n	800c928 <xQueueGenericCreateStatic+0x5c>
 800c926:	2300      	movs	r3, #0
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d10b      	bne.n	800c944 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c930:	f383 8811 	msr	BASEPRI, r3
 800c934:	f3bf 8f6f 	isb	sy
 800c938:	f3bf 8f4f 	dsb	sy
 800c93c:	623b      	str	r3, [r7, #32]
}
 800c93e:	bf00      	nop
 800c940:	bf00      	nop
 800c942:	e7fd      	b.n	800c940 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d102      	bne.n	800c950 <xQueueGenericCreateStatic+0x84>
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d101      	bne.n	800c954 <xQueueGenericCreateStatic+0x88>
 800c950:	2301      	movs	r3, #1
 800c952:	e000      	b.n	800c956 <xQueueGenericCreateStatic+0x8a>
 800c954:	2300      	movs	r3, #0
 800c956:	2b00      	cmp	r3, #0
 800c958:	d10b      	bne.n	800c972 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c95a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c95e:	f383 8811 	msr	BASEPRI, r3
 800c962:	f3bf 8f6f 	isb	sy
 800c966:	f3bf 8f4f 	dsb	sy
 800c96a:	61fb      	str	r3, [r7, #28]
}
 800c96c:	bf00      	nop
 800c96e:	bf00      	nop
 800c970:	e7fd      	b.n	800c96e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c972:	2350      	movs	r3, #80	@ 0x50
 800c974:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	2b50      	cmp	r3, #80	@ 0x50
 800c97a:	d00b      	beq.n	800c994 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c97c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c980:	f383 8811 	msr	BASEPRI, r3
 800c984:	f3bf 8f6f 	isb	sy
 800c988:	f3bf 8f4f 	dsb	sy
 800c98c:	61bb      	str	r3, [r7, #24]
}
 800c98e:	bf00      	nop
 800c990:	bf00      	nop
 800c992:	e7fd      	b.n	800c990 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c994:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d00d      	beq.n	800c9bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c9a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	4613      	mov	r3, r2
 800c9b2:	687a      	ldr	r2, [r7, #4]
 800c9b4:	68b9      	ldr	r1, [r7, #8]
 800c9b6:	68f8      	ldr	r0, [r7, #12]
 800c9b8:	f000 f840 	bl	800ca3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c9bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3730      	adds	r7, #48	@ 0x30
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}

0800c9c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b08a      	sub	sp, #40	@ 0x28
 800c9ca:	af02      	add	r7, sp, #8
 800c9cc:	60f8      	str	r0, [r7, #12]
 800c9ce:	60b9      	str	r1, [r7, #8]
 800c9d0:	4613      	mov	r3, r2
 800c9d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d10b      	bne.n	800c9f2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800c9da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9de:	f383 8811 	msr	BASEPRI, r3
 800c9e2:	f3bf 8f6f 	isb	sy
 800c9e6:	f3bf 8f4f 	dsb	sy
 800c9ea:	613b      	str	r3, [r7, #16]
}
 800c9ec:	bf00      	nop
 800c9ee:	bf00      	nop
 800c9f0:	e7fd      	b.n	800c9ee <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	68ba      	ldr	r2, [r7, #8]
 800c9f6:	fb02 f303 	mul.w	r3, r2, r3
 800c9fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c9fc:	69fb      	ldr	r3, [r7, #28]
 800c9fe:	3350      	adds	r3, #80	@ 0x50
 800ca00:	4618      	mov	r0, r3
 800ca02:	f002 fe0f 	bl	800f624 <pvPortMalloc>
 800ca06:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ca08:	69bb      	ldr	r3, [r7, #24]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d011      	beq.n	800ca32 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ca0e:	69bb      	ldr	r3, [r7, #24]
 800ca10:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	3350      	adds	r3, #80	@ 0x50
 800ca16:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ca18:	69bb      	ldr	r3, [r7, #24]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ca20:	79fa      	ldrb	r2, [r7, #7]
 800ca22:	69bb      	ldr	r3, [r7, #24]
 800ca24:	9300      	str	r3, [sp, #0]
 800ca26:	4613      	mov	r3, r2
 800ca28:	697a      	ldr	r2, [r7, #20]
 800ca2a:	68b9      	ldr	r1, [r7, #8]
 800ca2c:	68f8      	ldr	r0, [r7, #12]
 800ca2e:	f000 f805 	bl	800ca3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ca32:	69bb      	ldr	r3, [r7, #24]
	}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3720      	adds	r7, #32
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	60b9      	str	r1, [r7, #8]
 800ca46:	607a      	str	r2, [r7, #4]
 800ca48:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d103      	bne.n	800ca58 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ca50:	69bb      	ldr	r3, [r7, #24]
 800ca52:	69ba      	ldr	r2, [r7, #24]
 800ca54:	601a      	str	r2, [r3, #0]
 800ca56:	e002      	b.n	800ca5e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ca58:	69bb      	ldr	r3, [r7, #24]
 800ca5a:	687a      	ldr	r2, [r7, #4]
 800ca5c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ca5e:	69bb      	ldr	r3, [r7, #24]
 800ca60:	68fa      	ldr	r2, [r7, #12]
 800ca62:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ca64:	69bb      	ldr	r3, [r7, #24]
 800ca66:	68ba      	ldr	r2, [r7, #8]
 800ca68:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ca6a:	2101      	movs	r1, #1
 800ca6c:	69b8      	ldr	r0, [r7, #24]
 800ca6e:	f7ff fec3 	bl	800c7f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ca72:	69bb      	ldr	r3, [r7, #24]
 800ca74:	78fa      	ldrb	r2, [r7, #3]
 800ca76:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ca7a:	bf00      	nop
 800ca7c:	3710      	adds	r7, #16
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800ca82:	b580      	push	{r7, lr}
 800ca84:	b086      	sub	sp, #24
 800ca86:	af00      	add	r7, sp, #0
 800ca88:	6078      	str	r0, [r7, #4]
 800ca8a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d10b      	bne.n	800caaa <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800ca92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca96:	f383 8811 	msr	BASEPRI, r3
 800ca9a:	f3bf 8f6f 	isb	sy
 800ca9e:	f3bf 8f4f 	dsb	sy
 800caa2:	613b      	str	r3, [r7, #16]
}
 800caa4:	bf00      	nop
 800caa6:	bf00      	nop
 800caa8:	e7fd      	b.n	800caa6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800caaa:	683a      	ldr	r2, [r7, #0]
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	429a      	cmp	r2, r3
 800cab0:	d90b      	bls.n	800caca <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800cab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cab6:	f383 8811 	msr	BASEPRI, r3
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	f3bf 8f4f 	dsb	sy
 800cac2:	60fb      	str	r3, [r7, #12]
}
 800cac4:	bf00      	nop
 800cac6:	bf00      	nop
 800cac8:	e7fd      	b.n	800cac6 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800caca:	2202      	movs	r2, #2
 800cacc:	2100      	movs	r1, #0
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f7ff ff79 	bl	800c9c6 <xQueueGenericCreate>
 800cad4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800cad6:	697b      	ldr	r3, [r7, #20]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d002      	beq.n	800cae2 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	683a      	ldr	r2, [r7, #0]
 800cae0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cae2:	697b      	ldr	r3, [r7, #20]
	}
 800cae4:	4618      	mov	r0, r3
 800cae6:	3718      	adds	r7, #24
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}

0800caec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b08e      	sub	sp, #56	@ 0x38
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	60f8      	str	r0, [r7, #12]
 800caf4:	60b9      	str	r1, [r7, #8]
 800caf6:	607a      	str	r2, [r7, #4]
 800caf8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cafa:	2300      	movs	r3, #0
 800cafc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cb02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d10b      	bne.n	800cb20 <xQueueGenericSend+0x34>
	__asm volatile
 800cb08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb0c:	f383 8811 	msr	BASEPRI, r3
 800cb10:	f3bf 8f6f 	isb	sy
 800cb14:	f3bf 8f4f 	dsb	sy
 800cb18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cb1a:	bf00      	nop
 800cb1c:	bf00      	nop
 800cb1e:	e7fd      	b.n	800cb1c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d103      	bne.n	800cb2e <xQueueGenericSend+0x42>
 800cb26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d101      	bne.n	800cb32 <xQueueGenericSend+0x46>
 800cb2e:	2301      	movs	r3, #1
 800cb30:	e000      	b.n	800cb34 <xQueueGenericSend+0x48>
 800cb32:	2300      	movs	r3, #0
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d10b      	bne.n	800cb50 <xQueueGenericSend+0x64>
	__asm volatile
 800cb38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3c:	f383 8811 	msr	BASEPRI, r3
 800cb40:	f3bf 8f6f 	isb	sy
 800cb44:	f3bf 8f4f 	dsb	sy
 800cb48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cb4a:	bf00      	nop
 800cb4c:	bf00      	nop
 800cb4e:	e7fd      	b.n	800cb4c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	2b02      	cmp	r3, #2
 800cb54:	d103      	bne.n	800cb5e <xQueueGenericSend+0x72>
 800cb56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	d101      	bne.n	800cb62 <xQueueGenericSend+0x76>
 800cb5e:	2301      	movs	r3, #1
 800cb60:	e000      	b.n	800cb64 <xQueueGenericSend+0x78>
 800cb62:	2300      	movs	r3, #0
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d10b      	bne.n	800cb80 <xQueueGenericSend+0x94>
	__asm volatile
 800cb68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb6c:	f383 8811 	msr	BASEPRI, r3
 800cb70:	f3bf 8f6f 	isb	sy
 800cb74:	f3bf 8f4f 	dsb	sy
 800cb78:	623b      	str	r3, [r7, #32]
}
 800cb7a:	bf00      	nop
 800cb7c:	bf00      	nop
 800cb7e:	e7fd      	b.n	800cb7c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cb80:	f001 fcda 	bl	800e538 <xTaskGetSchedulerState>
 800cb84:	4603      	mov	r3, r0
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d102      	bne.n	800cb90 <xQueueGenericSend+0xa4>
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d101      	bne.n	800cb94 <xQueueGenericSend+0xa8>
 800cb90:	2301      	movs	r3, #1
 800cb92:	e000      	b.n	800cb96 <xQueueGenericSend+0xaa>
 800cb94:	2300      	movs	r3, #0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d10b      	bne.n	800cbb2 <xQueueGenericSend+0xc6>
	__asm volatile
 800cb9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb9e:	f383 8811 	msr	BASEPRI, r3
 800cba2:	f3bf 8f6f 	isb	sy
 800cba6:	f3bf 8f4f 	dsb	sy
 800cbaa:	61fb      	str	r3, [r7, #28]
}
 800cbac:	bf00      	nop
 800cbae:	bf00      	nop
 800cbb0:	e7fd      	b.n	800cbae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cbb2:	f002 fb31 	bl	800f218 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cbb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbbe:	429a      	cmp	r2, r3
 800cbc0:	d302      	bcc.n	800cbc8 <xQueueGenericSend+0xdc>
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	2b02      	cmp	r3, #2
 800cbc6:	d129      	bne.n	800cc1c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cbc8:	683a      	ldr	r2, [r7, #0]
 800cbca:	68b9      	ldr	r1, [r7, #8]
 800cbcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cbce:	f000 fc0a 	bl	800d3e6 <prvCopyDataToQueue>
 800cbd2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cbd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d010      	beq.n	800cbfe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cbdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbde:	3324      	adds	r3, #36	@ 0x24
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	f001 fa8b 	bl	800e0fc <xTaskRemoveFromEventList>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d013      	beq.n	800cc14 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cbec:	4b3f      	ldr	r3, [pc, #252]	@ (800ccec <xQueueGenericSend+0x200>)
 800cbee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cbf2:	601a      	str	r2, [r3, #0]
 800cbf4:	f3bf 8f4f 	dsb	sy
 800cbf8:	f3bf 8f6f 	isb	sy
 800cbfc:	e00a      	b.n	800cc14 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cbfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d007      	beq.n	800cc14 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cc04:	4b39      	ldr	r3, [pc, #228]	@ (800ccec <xQueueGenericSend+0x200>)
 800cc06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc0a:	601a      	str	r2, [r3, #0]
 800cc0c:	f3bf 8f4f 	dsb	sy
 800cc10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cc14:	f002 fb32 	bl	800f27c <vPortExitCritical>
				return pdPASS;
 800cc18:	2301      	movs	r3, #1
 800cc1a:	e063      	b.n	800cce4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d103      	bne.n	800cc2a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cc22:	f002 fb2b 	bl	800f27c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cc26:	2300      	movs	r3, #0
 800cc28:	e05c      	b.n	800cce4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cc2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d106      	bne.n	800cc3e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cc30:	f107 0314 	add.w	r3, r7, #20
 800cc34:	4618      	mov	r0, r3
 800cc36:	f001 fac7 	bl	800e1c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cc3e:	f002 fb1d 	bl	800f27c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cc42:	f000 ffcd 	bl	800dbe0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cc46:	f002 fae7 	bl	800f218 <vPortEnterCritical>
 800cc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc50:	b25b      	sxtb	r3, r3
 800cc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc56:	d103      	bne.n	800cc60 <xQueueGenericSend+0x174>
 800cc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc66:	b25b      	sxtb	r3, r3
 800cc68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc6c:	d103      	bne.n	800cc76 <xQueueGenericSend+0x18a>
 800cc6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc70:	2200      	movs	r2, #0
 800cc72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc76:	f002 fb01 	bl	800f27c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cc7a:	1d3a      	adds	r2, r7, #4
 800cc7c:	f107 0314 	add.w	r3, r7, #20
 800cc80:	4611      	mov	r1, r2
 800cc82:	4618      	mov	r0, r3
 800cc84:	f001 fab6 	bl	800e1f4 <xTaskCheckForTimeOut>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d124      	bne.n	800ccd8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cc8e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc90:	f000 fca1 	bl	800d5d6 <prvIsQueueFull>
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d018      	beq.n	800cccc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cc9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9c:	3310      	adds	r3, #16
 800cc9e:	687a      	ldr	r2, [r7, #4]
 800cca0:	4611      	mov	r1, r2
 800cca2:	4618      	mov	r0, r3
 800cca4:	f001 f9d8 	bl	800e058 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cca8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ccaa:	f000 fc2c 	bl	800d506 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ccae:	f000 ffdd 	bl	800dc6c <xTaskResumeAll>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	f47f af7c 	bne.w	800cbb2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ccba:	4b0c      	ldr	r3, [pc, #48]	@ (800ccec <xQueueGenericSend+0x200>)
 800ccbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccc0:	601a      	str	r2, [r3, #0]
 800ccc2:	f3bf 8f4f 	dsb	sy
 800ccc6:	f3bf 8f6f 	isb	sy
 800ccca:	e772      	b.n	800cbb2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cccc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ccce:	f000 fc1a 	bl	800d506 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ccd2:	f000 ffcb 	bl	800dc6c <xTaskResumeAll>
 800ccd6:	e76c      	b.n	800cbb2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ccd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ccda:	f000 fc14 	bl	800d506 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ccde:	f000 ffc5 	bl	800dc6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cce2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cce4:	4618      	mov	r0, r3
 800cce6:	3738      	adds	r7, #56	@ 0x38
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	e000ed04 	.word	0xe000ed04

0800ccf0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b090      	sub	sp, #64	@ 0x40
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	60f8      	str	r0, [r7, #12]
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	607a      	str	r2, [r7, #4]
 800ccfc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800cd02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d10b      	bne.n	800cd20 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800cd08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd0c:	f383 8811 	msr	BASEPRI, r3
 800cd10:	f3bf 8f6f 	isb	sy
 800cd14:	f3bf 8f4f 	dsb	sy
 800cd18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cd1a:	bf00      	nop
 800cd1c:	bf00      	nop
 800cd1e:	e7fd      	b.n	800cd1c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d103      	bne.n	800cd2e <xQueueGenericSendFromISR+0x3e>
 800cd26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d101      	bne.n	800cd32 <xQueueGenericSendFromISR+0x42>
 800cd2e:	2301      	movs	r3, #1
 800cd30:	e000      	b.n	800cd34 <xQueueGenericSendFromISR+0x44>
 800cd32:	2300      	movs	r3, #0
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d10b      	bne.n	800cd50 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800cd38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd3c:	f383 8811 	msr	BASEPRI, r3
 800cd40:	f3bf 8f6f 	isb	sy
 800cd44:	f3bf 8f4f 	dsb	sy
 800cd48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cd4a:	bf00      	nop
 800cd4c:	bf00      	nop
 800cd4e:	e7fd      	b.n	800cd4c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	2b02      	cmp	r3, #2
 800cd54:	d103      	bne.n	800cd5e <xQueueGenericSendFromISR+0x6e>
 800cd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	d101      	bne.n	800cd62 <xQueueGenericSendFromISR+0x72>
 800cd5e:	2301      	movs	r3, #1
 800cd60:	e000      	b.n	800cd64 <xQueueGenericSendFromISR+0x74>
 800cd62:	2300      	movs	r3, #0
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d10b      	bne.n	800cd80 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800cd68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd6c:	f383 8811 	msr	BASEPRI, r3
 800cd70:	f3bf 8f6f 	isb	sy
 800cd74:	f3bf 8f4f 	dsb	sy
 800cd78:	623b      	str	r3, [r7, #32]
}
 800cd7a:	bf00      	nop
 800cd7c:	bf00      	nop
 800cd7e:	e7fd      	b.n	800cd7c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cd80:	f002 fc0e 	bl	800f5a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cd84:	f3ef 8211 	mrs	r2, BASEPRI
 800cd88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd8c:	f383 8811 	msr	BASEPRI, r3
 800cd90:	f3bf 8f6f 	isb	sy
 800cd94:	f3bf 8f4f 	dsb	sy
 800cd98:	61fa      	str	r2, [r7, #28]
 800cd9a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cd9c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cd9e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cda0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cda2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cda4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cda6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d302      	bcc.n	800cdb2 <xQueueGenericSendFromISR+0xc2>
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	2b02      	cmp	r3, #2
 800cdb0:	d12f      	bne.n	800ce12 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cdb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cdb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cdbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cdc2:	683a      	ldr	r2, [r7, #0]
 800cdc4:	68b9      	ldr	r1, [r7, #8]
 800cdc6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cdc8:	f000 fb0d 	bl	800d3e6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cdcc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800cdd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdd4:	d112      	bne.n	800cdfc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cdd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d016      	beq.n	800ce0c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cdde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cde0:	3324      	adds	r3, #36	@ 0x24
 800cde2:	4618      	mov	r0, r3
 800cde4:	f001 f98a 	bl	800e0fc <xTaskRemoveFromEventList>
 800cde8:	4603      	mov	r3, r0
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d00e      	beq.n	800ce0c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d00b      	beq.n	800ce0c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	601a      	str	r2, [r3, #0]
 800cdfa:	e007      	b.n	800ce0c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cdfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ce00:	3301      	adds	r3, #1
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	b25a      	sxtb	r2, r3
 800ce06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ce10:	e001      	b.n	800ce16 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ce12:	2300      	movs	r3, #0
 800ce14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce18:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ce1a:	697b      	ldr	r3, [r7, #20]
 800ce1c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ce20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ce22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	3740      	adds	r7, #64	@ 0x40
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}

0800ce2c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b08e      	sub	sp, #56	@ 0x38
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ce3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d10b      	bne.n	800ce58 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800ce40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce44:	f383 8811 	msr	BASEPRI, r3
 800ce48:	f3bf 8f6f 	isb	sy
 800ce4c:	f3bf 8f4f 	dsb	sy
 800ce50:	623b      	str	r3, [r7, #32]
}
 800ce52:	bf00      	nop
 800ce54:	bf00      	nop
 800ce56:	e7fd      	b.n	800ce54 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ce58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d00b      	beq.n	800ce78 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800ce60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce64:	f383 8811 	msr	BASEPRI, r3
 800ce68:	f3bf 8f6f 	isb	sy
 800ce6c:	f3bf 8f4f 	dsb	sy
 800ce70:	61fb      	str	r3, [r7, #28]
}
 800ce72:	bf00      	nop
 800ce74:	bf00      	nop
 800ce76:	e7fd      	b.n	800ce74 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ce78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d103      	bne.n	800ce88 <xQueueGiveFromISR+0x5c>
 800ce80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce82:	689b      	ldr	r3, [r3, #8]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d101      	bne.n	800ce8c <xQueueGiveFromISR+0x60>
 800ce88:	2301      	movs	r3, #1
 800ce8a:	e000      	b.n	800ce8e <xQueueGiveFromISR+0x62>
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d10b      	bne.n	800ceaa <xQueueGiveFromISR+0x7e>
	__asm volatile
 800ce92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce96:	f383 8811 	msr	BASEPRI, r3
 800ce9a:	f3bf 8f6f 	isb	sy
 800ce9e:	f3bf 8f4f 	dsb	sy
 800cea2:	61bb      	str	r3, [r7, #24]
}
 800cea4:	bf00      	nop
 800cea6:	bf00      	nop
 800cea8:	e7fd      	b.n	800cea6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ceaa:	f002 fb79 	bl	800f5a0 <vPortValidateInterruptPriority>
	__asm volatile
 800ceae:	f3ef 8211 	mrs	r2, BASEPRI
 800ceb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceb6:	f383 8811 	msr	BASEPRI, r3
 800ceba:	f3bf 8f6f 	isb	sy
 800cebe:	f3bf 8f4f 	dsb	sy
 800cec2:	617a      	str	r2, [r7, #20]
 800cec4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cec6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ceca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cece:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ced0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ced2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ced4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ced6:	429a      	cmp	r2, r3
 800ced8:	d22b      	bcs.n	800cf32 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ceda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cedc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cee0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee6:	1c5a      	adds	r2, r3, #1
 800cee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ceec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cef4:	d112      	bne.n	800cf1c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d016      	beq.n	800cf2c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf00:	3324      	adds	r3, #36	@ 0x24
 800cf02:	4618      	mov	r0, r3
 800cf04:	f001 f8fa 	bl	800e0fc <xTaskRemoveFromEventList>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d00e      	beq.n	800cf2c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d00b      	beq.n	800cf2c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	2201      	movs	r2, #1
 800cf18:	601a      	str	r2, [r3, #0]
 800cf1a:	e007      	b.n	800cf2c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cf1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf20:	3301      	adds	r3, #1
 800cf22:	b2db      	uxtb	r3, r3
 800cf24:	b25a      	sxtb	r2, r3
 800cf26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf30:	e001      	b.n	800cf36 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cf32:	2300      	movs	r3, #0
 800cf34:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf38:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	f383 8811 	msr	BASEPRI, r3
}
 800cf40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cf42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cf44:	4618      	mov	r0, r3
 800cf46:	3738      	adds	r7, #56	@ 0x38
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bd80      	pop	{r7, pc}

0800cf4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b08c      	sub	sp, #48	@ 0x30
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	60f8      	str	r0, [r7, #12]
 800cf54:	60b9      	str	r1, [r7, #8]
 800cf56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cf58:	2300      	movs	r3, #0
 800cf5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cf60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d10b      	bne.n	800cf7e <xQueueReceive+0x32>
	__asm volatile
 800cf66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf6a:	f383 8811 	msr	BASEPRI, r3
 800cf6e:	f3bf 8f6f 	isb	sy
 800cf72:	f3bf 8f4f 	dsb	sy
 800cf76:	623b      	str	r3, [r7, #32]
}
 800cf78:	bf00      	nop
 800cf7a:	bf00      	nop
 800cf7c:	e7fd      	b.n	800cf7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf7e:	68bb      	ldr	r3, [r7, #8]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d103      	bne.n	800cf8c <xQueueReceive+0x40>
 800cf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d101      	bne.n	800cf90 <xQueueReceive+0x44>
 800cf8c:	2301      	movs	r3, #1
 800cf8e:	e000      	b.n	800cf92 <xQueueReceive+0x46>
 800cf90:	2300      	movs	r3, #0
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d10b      	bne.n	800cfae <xQueueReceive+0x62>
	__asm volatile
 800cf96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf9a:	f383 8811 	msr	BASEPRI, r3
 800cf9e:	f3bf 8f6f 	isb	sy
 800cfa2:	f3bf 8f4f 	dsb	sy
 800cfa6:	61fb      	str	r3, [r7, #28]
}
 800cfa8:	bf00      	nop
 800cfaa:	bf00      	nop
 800cfac:	e7fd      	b.n	800cfaa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cfae:	f001 fac3 	bl	800e538 <xTaskGetSchedulerState>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d102      	bne.n	800cfbe <xQueueReceive+0x72>
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d101      	bne.n	800cfc2 <xQueueReceive+0x76>
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	e000      	b.n	800cfc4 <xQueueReceive+0x78>
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d10b      	bne.n	800cfe0 <xQueueReceive+0x94>
	__asm volatile
 800cfc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfcc:	f383 8811 	msr	BASEPRI, r3
 800cfd0:	f3bf 8f6f 	isb	sy
 800cfd4:	f3bf 8f4f 	dsb	sy
 800cfd8:	61bb      	str	r3, [r7, #24]
}
 800cfda:	bf00      	nop
 800cfdc:	bf00      	nop
 800cfde:	e7fd      	b.n	800cfdc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cfe0:	f002 f91a 	bl	800f218 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfe8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cfea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d01f      	beq.n	800d030 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cff0:	68b9      	ldr	r1, [r7, #8]
 800cff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cff4:	f000 fa61 	bl	800d4ba <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffa:	1e5a      	subs	r2, r3, #1
 800cffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cffe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d002:	691b      	ldr	r3, [r3, #16]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d00f      	beq.n	800d028 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d00a:	3310      	adds	r3, #16
 800d00c:	4618      	mov	r0, r3
 800d00e:	f001 f875 	bl	800e0fc <xTaskRemoveFromEventList>
 800d012:	4603      	mov	r3, r0
 800d014:	2b00      	cmp	r3, #0
 800d016:	d007      	beq.n	800d028 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d018:	4b3c      	ldr	r3, [pc, #240]	@ (800d10c <xQueueReceive+0x1c0>)
 800d01a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d01e:	601a      	str	r2, [r3, #0]
 800d020:	f3bf 8f4f 	dsb	sy
 800d024:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d028:	f002 f928 	bl	800f27c <vPortExitCritical>
				return pdPASS;
 800d02c:	2301      	movs	r3, #1
 800d02e:	e069      	b.n	800d104 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d103      	bne.n	800d03e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d036:	f002 f921 	bl	800f27c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d03a:	2300      	movs	r3, #0
 800d03c:	e062      	b.n	800d104 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d040:	2b00      	cmp	r3, #0
 800d042:	d106      	bne.n	800d052 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d044:	f107 0310 	add.w	r3, r7, #16
 800d048:	4618      	mov	r0, r3
 800d04a:	f001 f8bd 	bl	800e1c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d04e:	2301      	movs	r3, #1
 800d050:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d052:	f002 f913 	bl	800f27c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d056:	f000 fdc3 	bl	800dbe0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d05a:	f002 f8dd 	bl	800f218 <vPortEnterCritical>
 800d05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d060:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d064:	b25b      	sxtb	r3, r3
 800d066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d06a:	d103      	bne.n	800d074 <xQueueReceive+0x128>
 800d06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d06e:	2200      	movs	r2, #0
 800d070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d076:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d07a:	b25b      	sxtb	r3, r3
 800d07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d080:	d103      	bne.n	800d08a <xQueueReceive+0x13e>
 800d082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d084:	2200      	movs	r2, #0
 800d086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d08a:	f002 f8f7 	bl	800f27c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d08e:	1d3a      	adds	r2, r7, #4
 800d090:	f107 0310 	add.w	r3, r7, #16
 800d094:	4611      	mov	r1, r2
 800d096:	4618      	mov	r0, r3
 800d098:	f001 f8ac 	bl	800e1f4 <xTaskCheckForTimeOut>
 800d09c:	4603      	mov	r3, r0
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d123      	bne.n	800d0ea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d0a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0a4:	f000 fa81 	bl	800d5aa <prvIsQueueEmpty>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d017      	beq.n	800d0de <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b0:	3324      	adds	r3, #36	@ 0x24
 800d0b2:	687a      	ldr	r2, [r7, #4]
 800d0b4:	4611      	mov	r1, r2
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f000 ffce 	bl	800e058 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d0bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0be:	f000 fa22 	bl	800d506 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d0c2:	f000 fdd3 	bl	800dc6c <xTaskResumeAll>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d189      	bne.n	800cfe0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d0cc:	4b0f      	ldr	r3, [pc, #60]	@ (800d10c <xQueueReceive+0x1c0>)
 800d0ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0d2:	601a      	str	r2, [r3, #0]
 800d0d4:	f3bf 8f4f 	dsb	sy
 800d0d8:	f3bf 8f6f 	isb	sy
 800d0dc:	e780      	b.n	800cfe0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d0de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0e0:	f000 fa11 	bl	800d506 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d0e4:	f000 fdc2 	bl	800dc6c <xTaskResumeAll>
 800d0e8:	e77a      	b.n	800cfe0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d0ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0ec:	f000 fa0b 	bl	800d506 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d0f0:	f000 fdbc 	bl	800dc6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d0f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0f6:	f000 fa58 	bl	800d5aa <prvIsQueueEmpty>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	f43f af6f 	beq.w	800cfe0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d102:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d104:	4618      	mov	r0, r3
 800d106:	3730      	adds	r7, #48	@ 0x30
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}
 800d10c:	e000ed04 	.word	0xe000ed04

0800d110 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b08e      	sub	sp, #56	@ 0x38
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
 800d118:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d11a:	2300      	movs	r3, #0
 800d11c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d122:	2300      	movs	r3, #0
 800d124:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d10b      	bne.n	800d144 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d130:	f383 8811 	msr	BASEPRI, r3
 800d134:	f3bf 8f6f 	isb	sy
 800d138:	f3bf 8f4f 	dsb	sy
 800d13c:	623b      	str	r3, [r7, #32]
}
 800d13e:	bf00      	nop
 800d140:	bf00      	nop
 800d142:	e7fd      	b.n	800d140 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d00b      	beq.n	800d164 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d150:	f383 8811 	msr	BASEPRI, r3
 800d154:	f3bf 8f6f 	isb	sy
 800d158:	f3bf 8f4f 	dsb	sy
 800d15c:	61fb      	str	r3, [r7, #28]
}
 800d15e:	bf00      	nop
 800d160:	bf00      	nop
 800d162:	e7fd      	b.n	800d160 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d164:	f001 f9e8 	bl	800e538 <xTaskGetSchedulerState>
 800d168:	4603      	mov	r3, r0
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d102      	bne.n	800d174 <xQueueSemaphoreTake+0x64>
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d101      	bne.n	800d178 <xQueueSemaphoreTake+0x68>
 800d174:	2301      	movs	r3, #1
 800d176:	e000      	b.n	800d17a <xQueueSemaphoreTake+0x6a>
 800d178:	2300      	movs	r3, #0
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d10b      	bne.n	800d196 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d182:	f383 8811 	msr	BASEPRI, r3
 800d186:	f3bf 8f6f 	isb	sy
 800d18a:	f3bf 8f4f 	dsb	sy
 800d18e:	61bb      	str	r3, [r7, #24]
}
 800d190:	bf00      	nop
 800d192:	bf00      	nop
 800d194:	e7fd      	b.n	800d192 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d196:	f002 f83f 	bl	800f218 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d19a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d19c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d19e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d024      	beq.n	800d1f0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1a8:	1e5a      	subs	r2, r3, #1
 800d1aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ac:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d1ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d104      	bne.n	800d1c0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d1b6:	f001 fb39 	bl	800e82c <pvTaskIncrementMutexHeldCount>
 800d1ba:	4602      	mov	r2, r0
 800d1bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1be:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1c2:	691b      	ldr	r3, [r3, #16]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d00f      	beq.n	800d1e8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ca:	3310      	adds	r3, #16
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f000 ff95 	bl	800e0fc <xTaskRemoveFromEventList>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d007      	beq.n	800d1e8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d1d8:	4b54      	ldr	r3, [pc, #336]	@ (800d32c <xQueueSemaphoreTake+0x21c>)
 800d1da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1de:	601a      	str	r2, [r3, #0]
 800d1e0:	f3bf 8f4f 	dsb	sy
 800d1e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d1e8:	f002 f848 	bl	800f27c <vPortExitCritical>
				return pdPASS;
 800d1ec:	2301      	movs	r3, #1
 800d1ee:	e098      	b.n	800d322 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d112      	bne.n	800d21c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d00b      	beq.n	800d214 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d200:	f383 8811 	msr	BASEPRI, r3
 800d204:	f3bf 8f6f 	isb	sy
 800d208:	f3bf 8f4f 	dsb	sy
 800d20c:	617b      	str	r3, [r7, #20]
}
 800d20e:	bf00      	nop
 800d210:	bf00      	nop
 800d212:	e7fd      	b.n	800d210 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d214:	f002 f832 	bl	800f27c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d218:	2300      	movs	r3, #0
 800d21a:	e082      	b.n	800d322 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d21c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d106      	bne.n	800d230 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d222:	f107 030c 	add.w	r3, r7, #12
 800d226:	4618      	mov	r0, r3
 800d228:	f000 ffce 	bl	800e1c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d22c:	2301      	movs	r3, #1
 800d22e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d230:	f002 f824 	bl	800f27c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d234:	f000 fcd4 	bl	800dbe0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d238:	f001 ffee 	bl	800f218 <vPortEnterCritical>
 800d23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d23e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d242:	b25b      	sxtb	r3, r3
 800d244:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d248:	d103      	bne.n	800d252 <xQueueSemaphoreTake+0x142>
 800d24a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d24c:	2200      	movs	r2, #0
 800d24e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d254:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d258:	b25b      	sxtb	r3, r3
 800d25a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d25e:	d103      	bne.n	800d268 <xQueueSemaphoreTake+0x158>
 800d260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d262:	2200      	movs	r2, #0
 800d264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d268:	f002 f808 	bl	800f27c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d26c:	463a      	mov	r2, r7
 800d26e:	f107 030c 	add.w	r3, r7, #12
 800d272:	4611      	mov	r1, r2
 800d274:	4618      	mov	r0, r3
 800d276:	f000 ffbd 	bl	800e1f4 <xTaskCheckForTimeOut>
 800d27a:	4603      	mov	r3, r0
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d132      	bne.n	800d2e6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d280:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d282:	f000 f992 	bl	800d5aa <prvIsQueueEmpty>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d026      	beq.n	800d2da <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d109      	bne.n	800d2a8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d294:	f001 ffc0 	bl	800f218 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d29a:	689b      	ldr	r3, [r3, #8]
 800d29c:	4618      	mov	r0, r3
 800d29e:	f001 f969 	bl	800e574 <xTaskPriorityInherit>
 800d2a2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d2a4:	f001 ffea 	bl	800f27c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2aa:	3324      	adds	r3, #36	@ 0x24
 800d2ac:	683a      	ldr	r2, [r7, #0]
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f000 fed1 	bl	800e058 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d2b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2b8:	f000 f925 	bl	800d506 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d2bc:	f000 fcd6 	bl	800dc6c <xTaskResumeAll>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	f47f af67 	bne.w	800d196 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d2c8:	4b18      	ldr	r3, [pc, #96]	@ (800d32c <xQueueSemaphoreTake+0x21c>)
 800d2ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2ce:	601a      	str	r2, [r3, #0]
 800d2d0:	f3bf 8f4f 	dsb	sy
 800d2d4:	f3bf 8f6f 	isb	sy
 800d2d8:	e75d      	b.n	800d196 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d2da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2dc:	f000 f913 	bl	800d506 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d2e0:	f000 fcc4 	bl	800dc6c <xTaskResumeAll>
 800d2e4:	e757      	b.n	800d196 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d2e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2e8:	f000 f90d 	bl	800d506 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d2ec:	f000 fcbe 	bl	800dc6c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d2f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2f2:	f000 f95a 	bl	800d5aa <prvIsQueueEmpty>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	f43f af4c 	beq.w	800d196 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d300:	2b00      	cmp	r3, #0
 800d302:	d00d      	beq.n	800d320 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800d304:	f001 ff88 	bl	800f218 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d308:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d30a:	f000 f854 	bl	800d3b6 <prvGetDisinheritPriorityAfterTimeout>
 800d30e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d316:	4618      	mov	r0, r3
 800d318:	f001 fa04 	bl	800e724 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d31c:	f001 ffae 	bl	800f27c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d320:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d322:	4618      	mov	r0, r3
 800d324:	3738      	adds	r7, #56	@ 0x38
 800d326:	46bd      	mov	sp, r7
 800d328:	bd80      	pop	{r7, pc}
 800d32a:	bf00      	nop
 800d32c:	e000ed04 	.word	0xe000ed04

0800d330 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b084      	sub	sp, #16
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d10b      	bne.n	800d356 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800d33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d342:	f383 8811 	msr	BASEPRI, r3
 800d346:	f3bf 8f6f 	isb	sy
 800d34a:	f3bf 8f4f 	dsb	sy
 800d34e:	60bb      	str	r3, [r7, #8]
}
 800d350:	bf00      	nop
 800d352:	bf00      	nop
 800d354:	e7fd      	b.n	800d352 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800d356:	f001 ff5f 	bl	800f218 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d35e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800d360:	f001 ff8c 	bl	800f27c <vPortExitCritical>

	return uxReturn;
 800d364:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800d366:	4618      	mov	r0, r3
 800d368:	3710      	adds	r7, #16
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}

0800d36e <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	b084      	sub	sp, #16
 800d372:	af00      	add	r7, sp, #0
 800d374:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d10b      	bne.n	800d398 <vQueueDelete+0x2a>
	__asm volatile
 800d380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d384:	f383 8811 	msr	BASEPRI, r3
 800d388:	f3bf 8f6f 	isb	sy
 800d38c:	f3bf 8f4f 	dsb	sy
 800d390:	60bb      	str	r3, [r7, #8]
}
 800d392:	bf00      	nop
 800d394:	bf00      	nop
 800d396:	e7fd      	b.n	800d394 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d398:	68f8      	ldr	r0, [r7, #12]
 800d39a:	f000 f95f 	bl	800d65c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d102      	bne.n	800d3ae <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800d3a8:	68f8      	ldr	r0, [r7, #12]
 800d3aa:	f002 fa09 	bl	800f7c0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d3ae:	bf00      	nop
 800d3b0:	3710      	adds	r7, #16
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}

0800d3b6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d3b6:	b480      	push	{r7}
 800d3b8:	b085      	sub	sp, #20
 800d3ba:	af00      	add	r7, sp, #0
 800d3bc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d006      	beq.n	800d3d4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d3d0:	60fb      	str	r3, [r7, #12]
 800d3d2:	e001      	b.n	800d3d8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
	}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	3714      	adds	r7, #20
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e4:	4770      	bx	lr

0800d3e6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d3e6:	b580      	push	{r7, lr}
 800d3e8:	b086      	sub	sp, #24
 800d3ea:	af00      	add	r7, sp, #0
 800d3ec:	60f8      	str	r0, [r7, #12]
 800d3ee:	60b9      	str	r1, [r7, #8]
 800d3f0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3fa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d400:	2b00      	cmp	r3, #0
 800d402:	d10d      	bne.n	800d420 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d14d      	bne.n	800d4a8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	689b      	ldr	r3, [r3, #8]
 800d410:	4618      	mov	r0, r3
 800d412:	f001 f917 	bl	800e644 <xTaskPriorityDisinherit>
 800d416:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	2200      	movs	r2, #0
 800d41c:	609a      	str	r2, [r3, #8]
 800d41e:	e043      	b.n	800d4a8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d119      	bne.n	800d45a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	6858      	ldr	r0, [r3, #4]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d42e:	461a      	mov	r2, r3
 800d430:	68b9      	ldr	r1, [r7, #8]
 800d432:	f003 fd92 	bl	8010f5a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	685a      	ldr	r2, [r3, #4]
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d43e:	441a      	add	r2, r3
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	685a      	ldr	r2, [r3, #4]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	689b      	ldr	r3, [r3, #8]
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d32b      	bcc.n	800d4a8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681a      	ldr	r2, [r3, #0]
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	605a      	str	r2, [r3, #4]
 800d458:	e026      	b.n	800d4a8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	68d8      	ldr	r0, [r3, #12]
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d462:	461a      	mov	r2, r3
 800d464:	68b9      	ldr	r1, [r7, #8]
 800d466:	f003 fd78 	bl	8010f5a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	68da      	ldr	r2, [r3, #12]
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d472:	425b      	negs	r3, r3
 800d474:	441a      	add	r2, r3
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	68da      	ldr	r2, [r3, #12]
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	429a      	cmp	r2, r3
 800d484:	d207      	bcs.n	800d496 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	689a      	ldr	r2, [r3, #8]
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d48e:	425b      	negs	r3, r3
 800d490:	441a      	add	r2, r3
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2b02      	cmp	r3, #2
 800d49a:	d105      	bne.n	800d4a8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d002      	beq.n	800d4a8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	3b01      	subs	r3, #1
 800d4a6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d4a8:	693b      	ldr	r3, [r7, #16]
 800d4aa:	1c5a      	adds	r2, r3, #1
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d4b0:	697b      	ldr	r3, [r7, #20]
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3718      	adds	r7, #24
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}

0800d4ba <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d4ba:	b580      	push	{r7, lr}
 800d4bc:	b082      	sub	sp, #8
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
 800d4c2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d018      	beq.n	800d4fe <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	68da      	ldr	r2, [r3, #12]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4d4:	441a      	add	r2, r3
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	68da      	ldr	r2, [r3, #12]
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	689b      	ldr	r3, [r3, #8]
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	d303      	bcc.n	800d4ee <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681a      	ldr	r2, [r3, #0]
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	68d9      	ldr	r1, [r3, #12]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4f6:	461a      	mov	r2, r3
 800d4f8:	6838      	ldr	r0, [r7, #0]
 800d4fa:	f003 fd2e 	bl	8010f5a <memcpy>
	}
}
 800d4fe:	bf00      	nop
 800d500:	3708      	adds	r7, #8
 800d502:	46bd      	mov	sp, r7
 800d504:	bd80      	pop	{r7, pc}

0800d506 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d506:	b580      	push	{r7, lr}
 800d508:	b084      	sub	sp, #16
 800d50a:	af00      	add	r7, sp, #0
 800d50c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d50e:	f001 fe83 	bl	800f218 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d518:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d51a:	e011      	b.n	800d540 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d520:	2b00      	cmp	r3, #0
 800d522:	d012      	beq.n	800d54a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	3324      	adds	r3, #36	@ 0x24
 800d528:	4618      	mov	r0, r3
 800d52a:	f000 fde7 	bl	800e0fc <xTaskRemoveFromEventList>
 800d52e:	4603      	mov	r3, r0
 800d530:	2b00      	cmp	r3, #0
 800d532:	d001      	beq.n	800d538 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d534:	f000 fec2 	bl	800e2bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d538:	7bfb      	ldrb	r3, [r7, #15]
 800d53a:	3b01      	subs	r3, #1
 800d53c:	b2db      	uxtb	r3, r3
 800d53e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d544:	2b00      	cmp	r3, #0
 800d546:	dce9      	bgt.n	800d51c <prvUnlockQueue+0x16>
 800d548:	e000      	b.n	800d54c <prvUnlockQueue+0x46>
					break;
 800d54a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	22ff      	movs	r2, #255	@ 0xff
 800d550:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d554:	f001 fe92 	bl	800f27c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d558:	f001 fe5e 	bl	800f218 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d562:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d564:	e011      	b.n	800d58a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	691b      	ldr	r3, [r3, #16]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d012      	beq.n	800d594 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	3310      	adds	r3, #16
 800d572:	4618      	mov	r0, r3
 800d574:	f000 fdc2 	bl	800e0fc <xTaskRemoveFromEventList>
 800d578:	4603      	mov	r3, r0
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d001      	beq.n	800d582 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d57e:	f000 fe9d 	bl	800e2bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d582:	7bbb      	ldrb	r3, [r7, #14]
 800d584:	3b01      	subs	r3, #1
 800d586:	b2db      	uxtb	r3, r3
 800d588:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d58a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	dce9      	bgt.n	800d566 <prvUnlockQueue+0x60>
 800d592:	e000      	b.n	800d596 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d594:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	22ff      	movs	r2, #255	@ 0xff
 800d59a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d59e:	f001 fe6d 	bl	800f27c <vPortExitCritical>
}
 800d5a2:	bf00      	nop
 800d5a4:	3710      	adds	r7, #16
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}

0800d5aa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d5aa:	b580      	push	{r7, lr}
 800d5ac:	b084      	sub	sp, #16
 800d5ae:	af00      	add	r7, sp, #0
 800d5b0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d5b2:	f001 fe31 	bl	800f218 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d102      	bne.n	800d5c4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d5be:	2301      	movs	r3, #1
 800d5c0:	60fb      	str	r3, [r7, #12]
 800d5c2:	e001      	b.n	800d5c8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d5c8:	f001 fe58 	bl	800f27c <vPortExitCritical>

	return xReturn;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3710      	adds	r7, #16
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd80      	pop	{r7, pc}

0800d5d6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d5d6:	b580      	push	{r7, lr}
 800d5d8:	b084      	sub	sp, #16
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d5de:	f001 fe1b 	bl	800f218 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5ea:	429a      	cmp	r2, r3
 800d5ec:	d102      	bne.n	800d5f4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	60fb      	str	r3, [r7, #12]
 800d5f2:	e001      	b.n	800d5f8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d5f8:	f001 fe40 	bl	800f27c <vPortExitCritical>

	return xReturn;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3710      	adds	r7, #16
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
	...

0800d608 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d608:	b480      	push	{r7}
 800d60a:	b085      	sub	sp, #20
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d612:	2300      	movs	r3, #0
 800d614:	60fb      	str	r3, [r7, #12]
 800d616:	e014      	b.n	800d642 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d618:	4a0f      	ldr	r2, [pc, #60]	@ (800d658 <vQueueAddToRegistry+0x50>)
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d10b      	bne.n	800d63c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d624:	490c      	ldr	r1, [pc, #48]	@ (800d658 <vQueueAddToRegistry+0x50>)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	683a      	ldr	r2, [r7, #0]
 800d62a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d62e:	4a0a      	ldr	r2, [pc, #40]	@ (800d658 <vQueueAddToRegistry+0x50>)
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	00db      	lsls	r3, r3, #3
 800d634:	4413      	add	r3, r2
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d63a:	e006      	b.n	800d64a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	3301      	adds	r3, #1
 800d640:	60fb      	str	r3, [r7, #12]
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	2b07      	cmp	r3, #7
 800d646:	d9e7      	bls.n	800d618 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d648:	bf00      	nop
 800d64a:	bf00      	nop
 800d64c:	3714      	adds	r7, #20
 800d64e:	46bd      	mov	sp, r7
 800d650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d654:	4770      	bx	lr
 800d656:	bf00      	nop
 800d658:	24000b8c 	.word	0x24000b8c

0800d65c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d65c:	b480      	push	{r7}
 800d65e:	b085      	sub	sp, #20
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d664:	2300      	movs	r3, #0
 800d666:	60fb      	str	r3, [r7, #12]
 800d668:	e016      	b.n	800d698 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d66a:	4a10      	ldr	r2, [pc, #64]	@ (800d6ac <vQueueUnregisterQueue+0x50>)
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	00db      	lsls	r3, r3, #3
 800d670:	4413      	add	r3, r2
 800d672:	685b      	ldr	r3, [r3, #4]
 800d674:	687a      	ldr	r2, [r7, #4]
 800d676:	429a      	cmp	r2, r3
 800d678:	d10b      	bne.n	800d692 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d67a:	4a0c      	ldr	r2, [pc, #48]	@ (800d6ac <vQueueUnregisterQueue+0x50>)
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	2100      	movs	r1, #0
 800d680:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d684:	4a09      	ldr	r2, [pc, #36]	@ (800d6ac <vQueueUnregisterQueue+0x50>)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	00db      	lsls	r3, r3, #3
 800d68a:	4413      	add	r3, r2
 800d68c:	2200      	movs	r2, #0
 800d68e:	605a      	str	r2, [r3, #4]
				break;
 800d690:	e006      	b.n	800d6a0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	3301      	adds	r3, #1
 800d696:	60fb      	str	r3, [r7, #12]
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2b07      	cmp	r3, #7
 800d69c:	d9e5      	bls.n	800d66a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d69e:	bf00      	nop
 800d6a0:	bf00      	nop
 800d6a2:	3714      	adds	r7, #20
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr
 800d6ac:	24000b8c 	.word	0x24000b8c

0800d6b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b086      	sub	sp, #24
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	60f8      	str	r0, [r7, #12]
 800d6b8:	60b9      	str	r1, [r7, #8]
 800d6ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d6c0:	f001 fdaa 	bl	800f218 <vPortEnterCritical>
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6ca:	b25b      	sxtb	r3, r3
 800d6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6d0:	d103      	bne.n	800d6da <vQueueWaitForMessageRestricted+0x2a>
 800d6d2:	697b      	ldr	r3, [r7, #20]
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d6e0:	b25b      	sxtb	r3, r3
 800d6e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e6:	d103      	bne.n	800d6f0 <vQueueWaitForMessageRestricted+0x40>
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d6f0:	f001 fdc4 	bl	800f27c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d6f4:	697b      	ldr	r3, [r7, #20]
 800d6f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d106      	bne.n	800d70a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d6fc:	697b      	ldr	r3, [r7, #20]
 800d6fe:	3324      	adds	r3, #36	@ 0x24
 800d700:	687a      	ldr	r2, [r7, #4]
 800d702:	68b9      	ldr	r1, [r7, #8]
 800d704:	4618      	mov	r0, r3
 800d706:	f000 fccd 	bl	800e0a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d70a:	6978      	ldr	r0, [r7, #20]
 800d70c:	f7ff fefb 	bl	800d506 <prvUnlockQueue>
	}
 800d710:	bf00      	nop
 800d712:	3718      	adds	r7, #24
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b08e      	sub	sp, #56	@ 0x38
 800d71c:	af04      	add	r7, sp, #16
 800d71e:	60f8      	str	r0, [r7, #12]
 800d720:	60b9      	str	r1, [r7, #8]
 800d722:	607a      	str	r2, [r7, #4]
 800d724:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d10b      	bne.n	800d744 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d72c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d730:	f383 8811 	msr	BASEPRI, r3
 800d734:	f3bf 8f6f 	isb	sy
 800d738:	f3bf 8f4f 	dsb	sy
 800d73c:	623b      	str	r3, [r7, #32]
}
 800d73e:	bf00      	nop
 800d740:	bf00      	nop
 800d742:	e7fd      	b.n	800d740 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d746:	2b00      	cmp	r3, #0
 800d748:	d10b      	bne.n	800d762 <xTaskCreateStatic+0x4a>
	__asm volatile
 800d74a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d74e:	f383 8811 	msr	BASEPRI, r3
 800d752:	f3bf 8f6f 	isb	sy
 800d756:	f3bf 8f4f 	dsb	sy
 800d75a:	61fb      	str	r3, [r7, #28]
}
 800d75c:	bf00      	nop
 800d75e:	bf00      	nop
 800d760:	e7fd      	b.n	800d75e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d762:	23a8      	movs	r3, #168	@ 0xa8
 800d764:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d766:	693b      	ldr	r3, [r7, #16]
 800d768:	2ba8      	cmp	r3, #168	@ 0xa8
 800d76a:	d00b      	beq.n	800d784 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d76c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d770:	f383 8811 	msr	BASEPRI, r3
 800d774:	f3bf 8f6f 	isb	sy
 800d778:	f3bf 8f4f 	dsb	sy
 800d77c:	61bb      	str	r3, [r7, #24]
}
 800d77e:	bf00      	nop
 800d780:	bf00      	nop
 800d782:	e7fd      	b.n	800d780 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d784:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d01e      	beq.n	800d7ca <xTaskCreateStatic+0xb2>
 800d78c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d01b      	beq.n	800d7ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d794:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d798:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d79a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79e:	2202      	movs	r2, #2
 800d7a0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	9303      	str	r3, [sp, #12]
 800d7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7aa:	9302      	str	r3, [sp, #8]
 800d7ac:	f107 0314 	add.w	r3, r7, #20
 800d7b0:	9301      	str	r3, [sp, #4]
 800d7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7b4:	9300      	str	r3, [sp, #0]
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	687a      	ldr	r2, [r7, #4]
 800d7ba:	68b9      	ldr	r1, [r7, #8]
 800d7bc:	68f8      	ldr	r0, [r7, #12]
 800d7be:	f000 f851 	bl	800d864 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d7c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d7c4:	f000 f8f6 	bl	800d9b4 <prvAddNewTaskToReadyList>
 800d7c8:	e001      	b.n	800d7ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d7ce:	697b      	ldr	r3, [r7, #20]
	}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3728      	adds	r7, #40	@ 0x28
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b08c      	sub	sp, #48	@ 0x30
 800d7dc:	af04      	add	r7, sp, #16
 800d7de:	60f8      	str	r0, [r7, #12]
 800d7e0:	60b9      	str	r1, [r7, #8]
 800d7e2:	603b      	str	r3, [r7, #0]
 800d7e4:	4613      	mov	r3, r2
 800d7e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d7e8:	88fb      	ldrh	r3, [r7, #6]
 800d7ea:	009b      	lsls	r3, r3, #2
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f001 ff19 	bl	800f624 <pvPortMalloc>
 800d7f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d00e      	beq.n	800d818 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d7fa:	20a8      	movs	r0, #168	@ 0xa8
 800d7fc:	f001 ff12 	bl	800f624 <pvPortMalloc>
 800d800:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d802:	69fb      	ldr	r3, [r7, #28]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d003      	beq.n	800d810 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d808:	69fb      	ldr	r3, [r7, #28]
 800d80a:	697a      	ldr	r2, [r7, #20]
 800d80c:	631a      	str	r2, [r3, #48]	@ 0x30
 800d80e:	e005      	b.n	800d81c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d810:	6978      	ldr	r0, [r7, #20]
 800d812:	f001 ffd5 	bl	800f7c0 <vPortFree>
 800d816:	e001      	b.n	800d81c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d818:	2300      	movs	r3, #0
 800d81a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d81c:	69fb      	ldr	r3, [r7, #28]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d017      	beq.n	800d852 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d822:	69fb      	ldr	r3, [r7, #28]
 800d824:	2200      	movs	r2, #0
 800d826:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d82a:	88fa      	ldrh	r2, [r7, #6]
 800d82c:	2300      	movs	r3, #0
 800d82e:	9303      	str	r3, [sp, #12]
 800d830:	69fb      	ldr	r3, [r7, #28]
 800d832:	9302      	str	r3, [sp, #8]
 800d834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d836:	9301      	str	r3, [sp, #4]
 800d838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d83a:	9300      	str	r3, [sp, #0]
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	68b9      	ldr	r1, [r7, #8]
 800d840:	68f8      	ldr	r0, [r7, #12]
 800d842:	f000 f80f 	bl	800d864 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d846:	69f8      	ldr	r0, [r7, #28]
 800d848:	f000 f8b4 	bl	800d9b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d84c:	2301      	movs	r3, #1
 800d84e:	61bb      	str	r3, [r7, #24]
 800d850:	e002      	b.n	800d858 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d852:	f04f 33ff 	mov.w	r3, #4294967295
 800d856:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d858:	69bb      	ldr	r3, [r7, #24]
	}
 800d85a:	4618      	mov	r0, r3
 800d85c:	3720      	adds	r7, #32
 800d85e:	46bd      	mov	sp, r7
 800d860:	bd80      	pop	{r7, pc}
	...

0800d864 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b088      	sub	sp, #32
 800d868:	af00      	add	r7, sp, #0
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	60b9      	str	r1, [r7, #8]
 800d86e:	607a      	str	r2, [r7, #4]
 800d870:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d874:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	009b      	lsls	r3, r3, #2
 800d87a:	461a      	mov	r2, r3
 800d87c:	21a5      	movs	r1, #165	@ 0xa5
 800d87e:	f003 fa43 	bl	8010d08 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d886:	6879      	ldr	r1, [r7, #4]
 800d888:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800d88c:	440b      	add	r3, r1
 800d88e:	009b      	lsls	r3, r3, #2
 800d890:	4413      	add	r3, r2
 800d892:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d894:	69bb      	ldr	r3, [r7, #24]
 800d896:	f023 0307 	bic.w	r3, r3, #7
 800d89a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d89c:	69bb      	ldr	r3, [r7, #24]
 800d89e:	f003 0307 	and.w	r3, r3, #7
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d00b      	beq.n	800d8be <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8aa:	f383 8811 	msr	BASEPRI, r3
 800d8ae:	f3bf 8f6f 	isb	sy
 800d8b2:	f3bf 8f4f 	dsb	sy
 800d8b6:	617b      	str	r3, [r7, #20]
}
 800d8b8:	bf00      	nop
 800d8ba:	bf00      	nop
 800d8bc:	e7fd      	b.n	800d8ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d01f      	beq.n	800d904 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	61fb      	str	r3, [r7, #28]
 800d8c8:	e012      	b.n	800d8f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d8ca:	68ba      	ldr	r2, [r7, #8]
 800d8cc:	69fb      	ldr	r3, [r7, #28]
 800d8ce:	4413      	add	r3, r2
 800d8d0:	7819      	ldrb	r1, [r3, #0]
 800d8d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8d4:	69fb      	ldr	r3, [r7, #28]
 800d8d6:	4413      	add	r3, r2
 800d8d8:	3334      	adds	r3, #52	@ 0x34
 800d8da:	460a      	mov	r2, r1
 800d8dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d8de:	68ba      	ldr	r2, [r7, #8]
 800d8e0:	69fb      	ldr	r3, [r7, #28]
 800d8e2:	4413      	add	r3, r2
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d006      	beq.n	800d8f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d8ea:	69fb      	ldr	r3, [r7, #28]
 800d8ec:	3301      	adds	r3, #1
 800d8ee:	61fb      	str	r3, [r7, #28]
 800d8f0:	69fb      	ldr	r3, [r7, #28]
 800d8f2:	2b0f      	cmp	r3, #15
 800d8f4:	d9e9      	bls.n	800d8ca <prvInitialiseNewTask+0x66>
 800d8f6:	e000      	b.n	800d8fa <prvInitialiseNewTask+0x96>
			{
				break;
 800d8f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d902:	e003      	b.n	800d90c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d906:	2200      	movs	r2, #0
 800d908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d90c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d90e:	2b37      	cmp	r3, #55	@ 0x37
 800d910:	d901      	bls.n	800d916 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d912:	2337      	movs	r3, #55	@ 0x37
 800d914:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d918:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d91a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d91e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d920:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d924:	2200      	movs	r2, #0
 800d926:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d92a:	3304      	adds	r3, #4
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7fe fecf 	bl	800c6d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d934:	3318      	adds	r3, #24
 800d936:	4618      	mov	r0, r3
 800d938:	f7fe feca 	bl	800c6d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d93e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d940:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d944:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d94a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d94e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d950:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d954:	2200      	movs	r2, #0
 800d956:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d95c:	2200      	movs	r2, #0
 800d95e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d964:	3354      	adds	r3, #84	@ 0x54
 800d966:	224c      	movs	r2, #76	@ 0x4c
 800d968:	2100      	movs	r1, #0
 800d96a:	4618      	mov	r0, r3
 800d96c:	f003 f9cc 	bl	8010d08 <memset>
 800d970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d972:	4a0d      	ldr	r2, [pc, #52]	@ (800d9a8 <prvInitialiseNewTask+0x144>)
 800d974:	659a      	str	r2, [r3, #88]	@ 0x58
 800d976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d978:	4a0c      	ldr	r2, [pc, #48]	@ (800d9ac <prvInitialiseNewTask+0x148>)
 800d97a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d97c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d97e:	4a0c      	ldr	r2, [pc, #48]	@ (800d9b0 <prvInitialiseNewTask+0x14c>)
 800d980:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d982:	683a      	ldr	r2, [r7, #0]
 800d984:	68f9      	ldr	r1, [r7, #12]
 800d986:	69b8      	ldr	r0, [r7, #24]
 800d988:	f001 fb12 	bl	800efb0 <pxPortInitialiseStack>
 800d98c:	4602      	mov	r2, r0
 800d98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d990:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d994:	2b00      	cmp	r3, #0
 800d996:	d002      	beq.n	800d99e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d99a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d99c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d99e:	bf00      	nop
 800d9a0:	3720      	adds	r7, #32
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	bd80      	pop	{r7, pc}
 800d9a6:	bf00      	nop
 800d9a8:	24004e38 	.word	0x24004e38
 800d9ac:	24004ea0 	.word	0x24004ea0
 800d9b0:	24004f08 	.word	0x24004f08

0800d9b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b082      	sub	sp, #8
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d9bc:	f001 fc2c 	bl	800f218 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d9c0:	4b2d      	ldr	r3, [pc, #180]	@ (800da78 <prvAddNewTaskToReadyList+0xc4>)
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	3301      	adds	r3, #1
 800d9c6:	4a2c      	ldr	r2, [pc, #176]	@ (800da78 <prvAddNewTaskToReadyList+0xc4>)
 800d9c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d9ca:	4b2c      	ldr	r3, [pc, #176]	@ (800da7c <prvAddNewTaskToReadyList+0xc8>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d109      	bne.n	800d9e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d9d2:	4a2a      	ldr	r2, [pc, #168]	@ (800da7c <prvAddNewTaskToReadyList+0xc8>)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d9d8:	4b27      	ldr	r3, [pc, #156]	@ (800da78 <prvAddNewTaskToReadyList+0xc4>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	2b01      	cmp	r3, #1
 800d9de:	d110      	bne.n	800da02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d9e0:	f000 fce6 	bl	800e3b0 <prvInitialiseTaskLists>
 800d9e4:	e00d      	b.n	800da02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d9e6:	4b26      	ldr	r3, [pc, #152]	@ (800da80 <prvAddNewTaskToReadyList+0xcc>)
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d109      	bne.n	800da02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d9ee:	4b23      	ldr	r3, [pc, #140]	@ (800da7c <prvAddNewTaskToReadyList+0xc8>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9f8:	429a      	cmp	r2, r3
 800d9fa:	d802      	bhi.n	800da02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d9fc:	4a1f      	ldr	r2, [pc, #124]	@ (800da7c <prvAddNewTaskToReadyList+0xc8>)
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800da02:	4b20      	ldr	r3, [pc, #128]	@ (800da84 <prvAddNewTaskToReadyList+0xd0>)
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	3301      	adds	r3, #1
 800da08:	4a1e      	ldr	r2, [pc, #120]	@ (800da84 <prvAddNewTaskToReadyList+0xd0>)
 800da0a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800da0c:	4b1d      	ldr	r3, [pc, #116]	@ (800da84 <prvAddNewTaskToReadyList+0xd0>)
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da18:	4b1b      	ldr	r3, [pc, #108]	@ (800da88 <prvAddNewTaskToReadyList+0xd4>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	429a      	cmp	r2, r3
 800da1e:	d903      	bls.n	800da28 <prvAddNewTaskToReadyList+0x74>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da24:	4a18      	ldr	r2, [pc, #96]	@ (800da88 <prvAddNewTaskToReadyList+0xd4>)
 800da26:	6013      	str	r3, [r2, #0]
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da2c:	4613      	mov	r3, r2
 800da2e:	009b      	lsls	r3, r3, #2
 800da30:	4413      	add	r3, r2
 800da32:	009b      	lsls	r3, r3, #2
 800da34:	4a15      	ldr	r2, [pc, #84]	@ (800da8c <prvAddNewTaskToReadyList+0xd8>)
 800da36:	441a      	add	r2, r3
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	3304      	adds	r3, #4
 800da3c:	4619      	mov	r1, r3
 800da3e:	4610      	mov	r0, r2
 800da40:	f7fe fe53 	bl	800c6ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800da44:	f001 fc1a 	bl	800f27c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800da48:	4b0d      	ldr	r3, [pc, #52]	@ (800da80 <prvAddNewTaskToReadyList+0xcc>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d00e      	beq.n	800da6e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800da50:	4b0a      	ldr	r3, [pc, #40]	@ (800da7c <prvAddNewTaskToReadyList+0xc8>)
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d207      	bcs.n	800da6e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800da5e:	4b0c      	ldr	r3, [pc, #48]	@ (800da90 <prvAddNewTaskToReadyList+0xdc>)
 800da60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da64:	601a      	str	r2, [r3, #0]
 800da66:	f3bf 8f4f 	dsb	sy
 800da6a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da6e:	bf00      	nop
 800da70:	3708      	adds	r7, #8
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}
 800da76:	bf00      	nop
 800da78:	240010a0 	.word	0x240010a0
 800da7c:	24000bcc 	.word	0x24000bcc
 800da80:	240010ac 	.word	0x240010ac
 800da84:	240010bc 	.word	0x240010bc
 800da88:	240010a8 	.word	0x240010a8
 800da8c:	24000bd0 	.word	0x24000bd0
 800da90:	e000ed04 	.word	0xe000ed04

0800da94 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800da94:	b580      	push	{r7, lr}
 800da96:	b084      	sub	sp, #16
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800da9c:	2300      	movs	r3, #0
 800da9e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d018      	beq.n	800dad8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800daa6:	4b14      	ldr	r3, [pc, #80]	@ (800daf8 <vTaskDelay+0x64>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d00b      	beq.n	800dac6 <vTaskDelay+0x32>
	__asm volatile
 800daae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dab2:	f383 8811 	msr	BASEPRI, r3
 800dab6:	f3bf 8f6f 	isb	sy
 800daba:	f3bf 8f4f 	dsb	sy
 800dabe:	60bb      	str	r3, [r7, #8]
}
 800dac0:	bf00      	nop
 800dac2:	bf00      	nop
 800dac4:	e7fd      	b.n	800dac2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dac6:	f000 f88b 	bl	800dbe0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800daca:	2100      	movs	r1, #0
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	f000 fec1 	bl	800e854 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dad2:	f000 f8cb 	bl	800dc6c <xTaskResumeAll>
 800dad6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d107      	bne.n	800daee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800dade:	4b07      	ldr	r3, [pc, #28]	@ (800dafc <vTaskDelay+0x68>)
 800dae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dae4:	601a      	str	r2, [r3, #0]
 800dae6:	f3bf 8f4f 	dsb	sy
 800daea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800daee:	bf00      	nop
 800daf0:	3710      	adds	r7, #16
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}
 800daf6:	bf00      	nop
 800daf8:	240010c8 	.word	0x240010c8
 800dafc:	e000ed04 	.word	0xe000ed04

0800db00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b08a      	sub	sp, #40	@ 0x28
 800db04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800db06:	2300      	movs	r3, #0
 800db08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800db0a:	2300      	movs	r3, #0
 800db0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800db0e:	463a      	mov	r2, r7
 800db10:	1d39      	adds	r1, r7, #4
 800db12:	f107 0308 	add.w	r3, r7, #8
 800db16:	4618      	mov	r0, r3
 800db18:	f7fe fd86 	bl	800c628 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800db1c:	6839      	ldr	r1, [r7, #0]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	68ba      	ldr	r2, [r7, #8]
 800db22:	9202      	str	r2, [sp, #8]
 800db24:	9301      	str	r3, [sp, #4]
 800db26:	2300      	movs	r3, #0
 800db28:	9300      	str	r3, [sp, #0]
 800db2a:	2300      	movs	r3, #0
 800db2c:	460a      	mov	r2, r1
 800db2e:	4924      	ldr	r1, [pc, #144]	@ (800dbc0 <vTaskStartScheduler+0xc0>)
 800db30:	4824      	ldr	r0, [pc, #144]	@ (800dbc4 <vTaskStartScheduler+0xc4>)
 800db32:	f7ff fdf1 	bl	800d718 <xTaskCreateStatic>
 800db36:	4603      	mov	r3, r0
 800db38:	4a23      	ldr	r2, [pc, #140]	@ (800dbc8 <vTaskStartScheduler+0xc8>)
 800db3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800db3c:	4b22      	ldr	r3, [pc, #136]	@ (800dbc8 <vTaskStartScheduler+0xc8>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d002      	beq.n	800db4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800db44:	2301      	movs	r3, #1
 800db46:	617b      	str	r3, [r7, #20]
 800db48:	e001      	b.n	800db4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800db4a:	2300      	movs	r3, #0
 800db4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800db4e:	697b      	ldr	r3, [r7, #20]
 800db50:	2b01      	cmp	r3, #1
 800db52:	d102      	bne.n	800db5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800db54:	f000 fed2 	bl	800e8fc <xTimerCreateTimerTask>
 800db58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800db5a:	697b      	ldr	r3, [r7, #20]
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d11b      	bne.n	800db98 <vTaskStartScheduler+0x98>
	__asm volatile
 800db60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db64:	f383 8811 	msr	BASEPRI, r3
 800db68:	f3bf 8f6f 	isb	sy
 800db6c:	f3bf 8f4f 	dsb	sy
 800db70:	613b      	str	r3, [r7, #16]
}
 800db72:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800db74:	4b15      	ldr	r3, [pc, #84]	@ (800dbcc <vTaskStartScheduler+0xcc>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	3354      	adds	r3, #84	@ 0x54
 800db7a:	4a15      	ldr	r2, [pc, #84]	@ (800dbd0 <vTaskStartScheduler+0xd0>)
 800db7c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800db7e:	4b15      	ldr	r3, [pc, #84]	@ (800dbd4 <vTaskStartScheduler+0xd4>)
 800db80:	f04f 32ff 	mov.w	r2, #4294967295
 800db84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800db86:	4b14      	ldr	r3, [pc, #80]	@ (800dbd8 <vTaskStartScheduler+0xd8>)
 800db88:	2201      	movs	r2, #1
 800db8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800db8c:	4b13      	ldr	r3, [pc, #76]	@ (800dbdc <vTaskStartScheduler+0xdc>)
 800db8e:	2200      	movs	r2, #0
 800db90:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800db92:	f001 fa9d 	bl	800f0d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800db96:	e00f      	b.n	800dbb8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800db98:	697b      	ldr	r3, [r7, #20]
 800db9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db9e:	d10b      	bne.n	800dbb8 <vTaskStartScheduler+0xb8>
	__asm volatile
 800dba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dba4:	f383 8811 	msr	BASEPRI, r3
 800dba8:	f3bf 8f6f 	isb	sy
 800dbac:	f3bf 8f4f 	dsb	sy
 800dbb0:	60fb      	str	r3, [r7, #12]
}
 800dbb2:	bf00      	nop
 800dbb4:	bf00      	nop
 800dbb6:	e7fd      	b.n	800dbb4 <vTaskStartScheduler+0xb4>
}
 800dbb8:	bf00      	nop
 800dbba:	3718      	adds	r7, #24
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}
 800dbc0:	08014518 	.word	0x08014518
 800dbc4:	0800e2d5 	.word	0x0800e2d5
 800dbc8:	240010c4 	.word	0x240010c4
 800dbcc:	24000bcc 	.word	0x24000bcc
 800dbd0:	24000020 	.word	0x24000020
 800dbd4:	240010c0 	.word	0x240010c0
 800dbd8:	240010ac 	.word	0x240010ac
 800dbdc:	240010a4 	.word	0x240010a4

0800dbe0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dbe4:	4b04      	ldr	r3, [pc, #16]	@ (800dbf8 <vTaskSuspendAll+0x18>)
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	3301      	adds	r3, #1
 800dbea:	4a03      	ldr	r2, [pc, #12]	@ (800dbf8 <vTaskSuspendAll+0x18>)
 800dbec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dbee:	bf00      	nop
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf6:	4770      	bx	lr
 800dbf8:	240010c8 	.word	0x240010c8

0800dbfc <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b083      	sub	sp, #12
 800dc00:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800dc02:	2300      	movs	r3, #0
 800dc04:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800dc06:	4b14      	ldr	r3, [pc, #80]	@ (800dc58 <prvGetExpectedIdleTime+0x5c>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d001      	beq.n	800dc12 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800dc0e:	2301      	movs	r3, #1
 800dc10:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800dc12:	4b12      	ldr	r3, [pc, #72]	@ (800dc5c <prvGetExpectedIdleTime+0x60>)
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d002      	beq.n	800dc22 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	607b      	str	r3, [r7, #4]
 800dc20:	e012      	b.n	800dc48 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800dc22:	4b0f      	ldr	r3, [pc, #60]	@ (800dc60 <prvGetExpectedIdleTime+0x64>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	2b01      	cmp	r3, #1
 800dc28:	d902      	bls.n	800dc30 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	607b      	str	r3, [r7, #4]
 800dc2e:	e00b      	b.n	800dc48 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d002      	beq.n	800dc3c <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800dc36:	2300      	movs	r3, #0
 800dc38:	607b      	str	r3, [r7, #4]
 800dc3a:	e005      	b.n	800dc48 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800dc3c:	4b09      	ldr	r3, [pc, #36]	@ (800dc64 <prvGetExpectedIdleTime+0x68>)
 800dc3e:	681a      	ldr	r2, [r3, #0]
 800dc40:	4b09      	ldr	r3, [pc, #36]	@ (800dc68 <prvGetExpectedIdleTime+0x6c>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	1ad3      	subs	r3, r2, r3
 800dc46:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 800dc48:	687b      	ldr	r3, [r7, #4]
	}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	370c      	adds	r7, #12
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc54:	4770      	bx	lr
 800dc56:	bf00      	nop
 800dc58:	240010a8 	.word	0x240010a8
 800dc5c:	24000bcc 	.word	0x24000bcc
 800dc60:	24000bd0 	.word	0x24000bd0
 800dc64:	240010c0 	.word	0x240010c0
 800dc68:	240010a4 	.word	0x240010a4

0800dc6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b084      	sub	sp, #16
 800dc70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dc72:	2300      	movs	r3, #0
 800dc74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dc76:	2300      	movs	r3, #0
 800dc78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dc7a:	4b42      	ldr	r3, [pc, #264]	@ (800dd84 <xTaskResumeAll+0x118>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d10b      	bne.n	800dc9a <xTaskResumeAll+0x2e>
	__asm volatile
 800dc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc86:	f383 8811 	msr	BASEPRI, r3
 800dc8a:	f3bf 8f6f 	isb	sy
 800dc8e:	f3bf 8f4f 	dsb	sy
 800dc92:	603b      	str	r3, [r7, #0]
}
 800dc94:	bf00      	nop
 800dc96:	bf00      	nop
 800dc98:	e7fd      	b.n	800dc96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dc9a:	f001 fabd 	bl	800f218 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dc9e:	4b39      	ldr	r3, [pc, #228]	@ (800dd84 <xTaskResumeAll+0x118>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	3b01      	subs	r3, #1
 800dca4:	4a37      	ldr	r2, [pc, #220]	@ (800dd84 <xTaskResumeAll+0x118>)
 800dca6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dca8:	4b36      	ldr	r3, [pc, #216]	@ (800dd84 <xTaskResumeAll+0x118>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d162      	bne.n	800dd76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dcb0:	4b35      	ldr	r3, [pc, #212]	@ (800dd88 <xTaskResumeAll+0x11c>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d05e      	beq.n	800dd76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dcb8:	e02f      	b.n	800dd1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcba:	4b34      	ldr	r3, [pc, #208]	@ (800dd8c <xTaskResumeAll+0x120>)
 800dcbc:	68db      	ldr	r3, [r3, #12]
 800dcbe:	68db      	ldr	r3, [r3, #12]
 800dcc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	3318      	adds	r3, #24
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	f7fe fd6c 	bl	800c7a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	3304      	adds	r3, #4
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7fe fd67 	bl	800c7a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcda:	4b2d      	ldr	r3, [pc, #180]	@ (800dd90 <xTaskResumeAll+0x124>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	429a      	cmp	r2, r3
 800dce0:	d903      	bls.n	800dcea <xTaskResumeAll+0x7e>
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dce6:	4a2a      	ldr	r2, [pc, #168]	@ (800dd90 <xTaskResumeAll+0x124>)
 800dce8:	6013      	str	r3, [r2, #0]
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcee:	4613      	mov	r3, r2
 800dcf0:	009b      	lsls	r3, r3, #2
 800dcf2:	4413      	add	r3, r2
 800dcf4:	009b      	lsls	r3, r3, #2
 800dcf6:	4a27      	ldr	r2, [pc, #156]	@ (800dd94 <xTaskResumeAll+0x128>)
 800dcf8:	441a      	add	r2, r3
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	3304      	adds	r3, #4
 800dcfe:	4619      	mov	r1, r3
 800dd00:	4610      	mov	r0, r2
 800dd02:	f7fe fcf2 	bl	800c6ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd0a:	4b23      	ldr	r3, [pc, #140]	@ (800dd98 <xTaskResumeAll+0x12c>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd10:	429a      	cmp	r2, r3
 800dd12:	d302      	bcc.n	800dd1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800dd14:	4b21      	ldr	r3, [pc, #132]	@ (800dd9c <xTaskResumeAll+0x130>)
 800dd16:	2201      	movs	r2, #1
 800dd18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dd1a:	4b1c      	ldr	r3, [pc, #112]	@ (800dd8c <xTaskResumeAll+0x120>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d1cb      	bne.n	800dcba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d001      	beq.n	800dd2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dd28:	f000 fbe6 	bl	800e4f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dd2c:	4b1c      	ldr	r3, [pc, #112]	@ (800dda0 <xTaskResumeAll+0x134>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d010      	beq.n	800dd5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dd38:	f000 f86e 	bl	800de18 <xTaskIncrementTick>
 800dd3c:	4603      	mov	r3, r0
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d002      	beq.n	800dd48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800dd42:	4b16      	ldr	r3, [pc, #88]	@ (800dd9c <xTaskResumeAll+0x130>)
 800dd44:	2201      	movs	r2, #1
 800dd46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	3b01      	subs	r3, #1
 800dd4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d1f1      	bne.n	800dd38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800dd54:	4b12      	ldr	r3, [pc, #72]	@ (800dda0 <xTaskResumeAll+0x134>)
 800dd56:	2200      	movs	r2, #0
 800dd58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dd5a:	4b10      	ldr	r3, [pc, #64]	@ (800dd9c <xTaskResumeAll+0x130>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d009      	beq.n	800dd76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dd62:	2301      	movs	r3, #1
 800dd64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dd66:	4b0f      	ldr	r3, [pc, #60]	@ (800dda4 <xTaskResumeAll+0x138>)
 800dd68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd6c:	601a      	str	r2, [r3, #0]
 800dd6e:	f3bf 8f4f 	dsb	sy
 800dd72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dd76:	f001 fa81 	bl	800f27c <vPortExitCritical>

	return xAlreadyYielded;
 800dd7a:	68bb      	ldr	r3, [r7, #8]
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3710      	adds	r7, #16
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bd80      	pop	{r7, pc}
 800dd84:	240010c8 	.word	0x240010c8
 800dd88:	240010a0 	.word	0x240010a0
 800dd8c:	24001060 	.word	0x24001060
 800dd90:	240010a8 	.word	0x240010a8
 800dd94:	24000bd0 	.word	0x24000bd0
 800dd98:	24000bcc 	.word	0x24000bcc
 800dd9c:	240010b4 	.word	0x240010b4
 800dda0:	240010b0 	.word	0x240010b0
 800dda4:	e000ed04 	.word	0xe000ed04

0800dda8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ddae:	4b05      	ldr	r3, [pc, #20]	@ (800ddc4 <xTaskGetTickCount+0x1c>)
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ddb4:	687b      	ldr	r3, [r7, #4]
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	370c      	adds	r7, #12
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc0:	4770      	bx	lr
 800ddc2:	bf00      	nop
 800ddc4:	240010a4 	.word	0x240010a4

0800ddc8 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 800ddc8:	b480      	push	{r7}
 800ddca:	b085      	sub	sp, #20
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800ddd0:	4b0f      	ldr	r3, [pc, #60]	@ (800de10 <vTaskStepTick+0x48>)
 800ddd2:	681a      	ldr	r2, [r3, #0]
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	441a      	add	r2, r3
 800ddd8:	4b0e      	ldr	r3, [pc, #56]	@ (800de14 <vTaskStepTick+0x4c>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	429a      	cmp	r2, r3
 800ddde:	d90b      	bls.n	800ddf8 <vTaskStepTick+0x30>
	__asm volatile
 800dde0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dde4:	f383 8811 	msr	BASEPRI, r3
 800dde8:	f3bf 8f6f 	isb	sy
 800ddec:	f3bf 8f4f 	dsb	sy
 800ddf0:	60fb      	str	r3, [r7, #12]
}
 800ddf2:	bf00      	nop
 800ddf4:	bf00      	nop
 800ddf6:	e7fd      	b.n	800ddf4 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 800ddf8:	4b05      	ldr	r3, [pc, #20]	@ (800de10 <vTaskStepTick+0x48>)
 800ddfa:	681a      	ldr	r2, [r3, #0]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	4413      	add	r3, r2
 800de00:	4a03      	ldr	r2, [pc, #12]	@ (800de10 <vTaskStepTick+0x48>)
 800de02:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 800de04:	bf00      	nop
 800de06:	3714      	adds	r7, #20
 800de08:	46bd      	mov	sp, r7
 800de0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0e:	4770      	bx	lr
 800de10:	240010a4 	.word	0x240010a4
 800de14:	240010c0 	.word	0x240010c0

0800de18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b086      	sub	sp, #24
 800de1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800de1e:	2300      	movs	r3, #0
 800de20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de22:	4b4f      	ldr	r3, [pc, #316]	@ (800df60 <xTaskIncrementTick+0x148>)
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	f040 8090 	bne.w	800df4c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800de2c:	4b4d      	ldr	r3, [pc, #308]	@ (800df64 <xTaskIncrementTick+0x14c>)
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	3301      	adds	r3, #1
 800de32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800de34:	4a4b      	ldr	r2, [pc, #300]	@ (800df64 <xTaskIncrementTick+0x14c>)
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800de3a:	693b      	ldr	r3, [r7, #16]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d121      	bne.n	800de84 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800de40:	4b49      	ldr	r3, [pc, #292]	@ (800df68 <xTaskIncrementTick+0x150>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d00b      	beq.n	800de62 <xTaskIncrementTick+0x4a>
	__asm volatile
 800de4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de4e:	f383 8811 	msr	BASEPRI, r3
 800de52:	f3bf 8f6f 	isb	sy
 800de56:	f3bf 8f4f 	dsb	sy
 800de5a:	603b      	str	r3, [r7, #0]
}
 800de5c:	bf00      	nop
 800de5e:	bf00      	nop
 800de60:	e7fd      	b.n	800de5e <xTaskIncrementTick+0x46>
 800de62:	4b41      	ldr	r3, [pc, #260]	@ (800df68 <xTaskIncrementTick+0x150>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	60fb      	str	r3, [r7, #12]
 800de68:	4b40      	ldr	r3, [pc, #256]	@ (800df6c <xTaskIncrementTick+0x154>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	4a3e      	ldr	r2, [pc, #248]	@ (800df68 <xTaskIncrementTick+0x150>)
 800de6e:	6013      	str	r3, [r2, #0]
 800de70:	4a3e      	ldr	r2, [pc, #248]	@ (800df6c <xTaskIncrementTick+0x154>)
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	6013      	str	r3, [r2, #0]
 800de76:	4b3e      	ldr	r3, [pc, #248]	@ (800df70 <xTaskIncrementTick+0x158>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	3301      	adds	r3, #1
 800de7c:	4a3c      	ldr	r2, [pc, #240]	@ (800df70 <xTaskIncrementTick+0x158>)
 800de7e:	6013      	str	r3, [r2, #0]
 800de80:	f000 fb3a 	bl	800e4f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800de84:	4b3b      	ldr	r3, [pc, #236]	@ (800df74 <xTaskIncrementTick+0x15c>)
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	693a      	ldr	r2, [r7, #16]
 800de8a:	429a      	cmp	r2, r3
 800de8c:	d349      	bcc.n	800df22 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de8e:	4b36      	ldr	r3, [pc, #216]	@ (800df68 <xTaskIncrementTick+0x150>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d104      	bne.n	800dea2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de98:	4b36      	ldr	r3, [pc, #216]	@ (800df74 <xTaskIncrementTick+0x15c>)
 800de9a:	f04f 32ff 	mov.w	r2, #4294967295
 800de9e:	601a      	str	r2, [r3, #0]
					break;
 800dea0:	e03f      	b.n	800df22 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dea2:	4b31      	ldr	r3, [pc, #196]	@ (800df68 <xTaskIncrementTick+0x150>)
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	68db      	ldr	r3, [r3, #12]
 800dea8:	68db      	ldr	r3, [r3, #12]
 800deaa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	685b      	ldr	r3, [r3, #4]
 800deb0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800deb2:	693a      	ldr	r2, [r7, #16]
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d203      	bcs.n	800dec2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800deba:	4a2e      	ldr	r2, [pc, #184]	@ (800df74 <xTaskIncrementTick+0x15c>)
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dec0:	e02f      	b.n	800df22 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	3304      	adds	r3, #4
 800dec6:	4618      	mov	r0, r3
 800dec8:	f7fe fc6c 	bl	800c7a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d004      	beq.n	800dede <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	3318      	adds	r3, #24
 800ded8:	4618      	mov	r0, r3
 800deda:	f7fe fc63 	bl	800c7a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dee2:	4b25      	ldr	r3, [pc, #148]	@ (800df78 <xTaskIncrementTick+0x160>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d903      	bls.n	800def2 <xTaskIncrementTick+0xda>
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deee:	4a22      	ldr	r2, [pc, #136]	@ (800df78 <xTaskIncrementTick+0x160>)
 800def0:	6013      	str	r3, [r2, #0]
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800def6:	4613      	mov	r3, r2
 800def8:	009b      	lsls	r3, r3, #2
 800defa:	4413      	add	r3, r2
 800defc:	009b      	lsls	r3, r3, #2
 800defe:	4a1f      	ldr	r2, [pc, #124]	@ (800df7c <xTaskIncrementTick+0x164>)
 800df00:	441a      	add	r2, r3
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	3304      	adds	r3, #4
 800df06:	4619      	mov	r1, r3
 800df08:	4610      	mov	r0, r2
 800df0a:	f7fe fbee 	bl	800c6ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800df0e:	68bb      	ldr	r3, [r7, #8]
 800df10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df12:	4b1b      	ldr	r3, [pc, #108]	@ (800df80 <xTaskIncrementTick+0x168>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df18:	429a      	cmp	r2, r3
 800df1a:	d3b8      	bcc.n	800de8e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800df1c:	2301      	movs	r3, #1
 800df1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df20:	e7b5      	b.n	800de8e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800df22:	4b17      	ldr	r3, [pc, #92]	@ (800df80 <xTaskIncrementTick+0x168>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df28:	4914      	ldr	r1, [pc, #80]	@ (800df7c <xTaskIncrementTick+0x164>)
 800df2a:	4613      	mov	r3, r2
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	4413      	add	r3, r2
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	440b      	add	r3, r1
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b01      	cmp	r3, #1
 800df38:	d901      	bls.n	800df3e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800df3a:	2301      	movs	r3, #1
 800df3c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800df3e:	4b11      	ldr	r3, [pc, #68]	@ (800df84 <xTaskIncrementTick+0x16c>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d007      	beq.n	800df56 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800df46:	2301      	movs	r3, #1
 800df48:	617b      	str	r3, [r7, #20]
 800df4a:	e004      	b.n	800df56 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800df4c:	4b0e      	ldr	r3, [pc, #56]	@ (800df88 <xTaskIncrementTick+0x170>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	3301      	adds	r3, #1
 800df52:	4a0d      	ldr	r2, [pc, #52]	@ (800df88 <xTaskIncrementTick+0x170>)
 800df54:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800df56:	697b      	ldr	r3, [r7, #20]
}
 800df58:	4618      	mov	r0, r3
 800df5a:	3718      	adds	r7, #24
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}
 800df60:	240010c8 	.word	0x240010c8
 800df64:	240010a4 	.word	0x240010a4
 800df68:	24001058 	.word	0x24001058
 800df6c:	2400105c 	.word	0x2400105c
 800df70:	240010b8 	.word	0x240010b8
 800df74:	240010c0 	.word	0x240010c0
 800df78:	240010a8 	.word	0x240010a8
 800df7c:	24000bd0 	.word	0x24000bd0
 800df80:	24000bcc 	.word	0x24000bcc
 800df84:	240010b4 	.word	0x240010b4
 800df88:	240010b0 	.word	0x240010b0

0800df8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800df8c:	b480      	push	{r7}
 800df8e:	b085      	sub	sp, #20
 800df90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800df92:	4b2b      	ldr	r3, [pc, #172]	@ (800e040 <vTaskSwitchContext+0xb4>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d003      	beq.n	800dfa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800df9a:	4b2a      	ldr	r3, [pc, #168]	@ (800e044 <vTaskSwitchContext+0xb8>)
 800df9c:	2201      	movs	r2, #1
 800df9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dfa0:	e047      	b.n	800e032 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800dfa2:	4b28      	ldr	r3, [pc, #160]	@ (800e044 <vTaskSwitchContext+0xb8>)
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dfa8:	4b27      	ldr	r3, [pc, #156]	@ (800e048 <vTaskSwitchContext+0xbc>)
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	60fb      	str	r3, [r7, #12]
 800dfae:	e011      	b.n	800dfd4 <vTaskSwitchContext+0x48>
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d10b      	bne.n	800dfce <vTaskSwitchContext+0x42>
	__asm volatile
 800dfb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfba:	f383 8811 	msr	BASEPRI, r3
 800dfbe:	f3bf 8f6f 	isb	sy
 800dfc2:	f3bf 8f4f 	dsb	sy
 800dfc6:	607b      	str	r3, [r7, #4]
}
 800dfc8:	bf00      	nop
 800dfca:	bf00      	nop
 800dfcc:	e7fd      	b.n	800dfca <vTaskSwitchContext+0x3e>
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	3b01      	subs	r3, #1
 800dfd2:	60fb      	str	r3, [r7, #12]
 800dfd4:	491d      	ldr	r1, [pc, #116]	@ (800e04c <vTaskSwitchContext+0xc0>)
 800dfd6:	68fa      	ldr	r2, [r7, #12]
 800dfd8:	4613      	mov	r3, r2
 800dfda:	009b      	lsls	r3, r3, #2
 800dfdc:	4413      	add	r3, r2
 800dfde:	009b      	lsls	r3, r3, #2
 800dfe0:	440b      	add	r3, r1
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d0e3      	beq.n	800dfb0 <vTaskSwitchContext+0x24>
 800dfe8:	68fa      	ldr	r2, [r7, #12]
 800dfea:	4613      	mov	r3, r2
 800dfec:	009b      	lsls	r3, r3, #2
 800dfee:	4413      	add	r3, r2
 800dff0:	009b      	lsls	r3, r3, #2
 800dff2:	4a16      	ldr	r2, [pc, #88]	@ (800e04c <vTaskSwitchContext+0xc0>)
 800dff4:	4413      	add	r3, r2
 800dff6:	60bb      	str	r3, [r7, #8]
 800dff8:	68bb      	ldr	r3, [r7, #8]
 800dffa:	685b      	ldr	r3, [r3, #4]
 800dffc:	685a      	ldr	r2, [r3, #4]
 800dffe:	68bb      	ldr	r3, [r7, #8]
 800e000:	605a      	str	r2, [r3, #4]
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	685a      	ldr	r2, [r3, #4]
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	3308      	adds	r3, #8
 800e00a:	429a      	cmp	r2, r3
 800e00c:	d104      	bne.n	800e018 <vTaskSwitchContext+0x8c>
 800e00e:	68bb      	ldr	r3, [r7, #8]
 800e010:	685b      	ldr	r3, [r3, #4]
 800e012:	685a      	ldr	r2, [r3, #4]
 800e014:	68bb      	ldr	r3, [r7, #8]
 800e016:	605a      	str	r2, [r3, #4]
 800e018:	68bb      	ldr	r3, [r7, #8]
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	68db      	ldr	r3, [r3, #12]
 800e01e:	4a0c      	ldr	r2, [pc, #48]	@ (800e050 <vTaskSwitchContext+0xc4>)
 800e020:	6013      	str	r3, [r2, #0]
 800e022:	4a09      	ldr	r2, [pc, #36]	@ (800e048 <vTaskSwitchContext+0xbc>)
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e028:	4b09      	ldr	r3, [pc, #36]	@ (800e050 <vTaskSwitchContext+0xc4>)
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	3354      	adds	r3, #84	@ 0x54
 800e02e:	4a09      	ldr	r2, [pc, #36]	@ (800e054 <vTaskSwitchContext+0xc8>)
 800e030:	6013      	str	r3, [r2, #0]
}
 800e032:	bf00      	nop
 800e034:	3714      	adds	r7, #20
 800e036:	46bd      	mov	sp, r7
 800e038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03c:	4770      	bx	lr
 800e03e:	bf00      	nop
 800e040:	240010c8 	.word	0x240010c8
 800e044:	240010b4 	.word	0x240010b4
 800e048:	240010a8 	.word	0x240010a8
 800e04c:	24000bd0 	.word	0x24000bd0
 800e050:	24000bcc 	.word	0x24000bcc
 800e054:	24000020 	.word	0x24000020

0800e058 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b084      	sub	sp, #16
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
 800e060:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d10b      	bne.n	800e080 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e06c:	f383 8811 	msr	BASEPRI, r3
 800e070:	f3bf 8f6f 	isb	sy
 800e074:	f3bf 8f4f 	dsb	sy
 800e078:	60fb      	str	r3, [r7, #12]
}
 800e07a:	bf00      	nop
 800e07c:	bf00      	nop
 800e07e:	e7fd      	b.n	800e07c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e080:	4b07      	ldr	r3, [pc, #28]	@ (800e0a0 <vTaskPlaceOnEventList+0x48>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	3318      	adds	r3, #24
 800e086:	4619      	mov	r1, r3
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f7fe fb52 	bl	800c732 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e08e:	2101      	movs	r1, #1
 800e090:	6838      	ldr	r0, [r7, #0]
 800e092:	f000 fbdf 	bl	800e854 <prvAddCurrentTaskToDelayedList>
}
 800e096:	bf00      	nop
 800e098:	3710      	adds	r7, #16
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}
 800e09e:	bf00      	nop
 800e0a0:	24000bcc 	.word	0x24000bcc

0800e0a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	60f8      	str	r0, [r7, #12]
 800e0ac:	60b9      	str	r1, [r7, #8]
 800e0ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d10b      	bne.n	800e0ce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e0b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0ba:	f383 8811 	msr	BASEPRI, r3
 800e0be:	f3bf 8f6f 	isb	sy
 800e0c2:	f3bf 8f4f 	dsb	sy
 800e0c6:	617b      	str	r3, [r7, #20]
}
 800e0c8:	bf00      	nop
 800e0ca:	bf00      	nop
 800e0cc:	e7fd      	b.n	800e0ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e0ce:	4b0a      	ldr	r3, [pc, #40]	@ (800e0f8 <vTaskPlaceOnEventListRestricted+0x54>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	3318      	adds	r3, #24
 800e0d4:	4619      	mov	r1, r3
 800e0d6:	68f8      	ldr	r0, [r7, #12]
 800e0d8:	f7fe fb07 	bl	800c6ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d002      	beq.n	800e0e8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e0e2:	f04f 33ff 	mov.w	r3, #4294967295
 800e0e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e0e8:	6879      	ldr	r1, [r7, #4]
 800e0ea:	68b8      	ldr	r0, [r7, #8]
 800e0ec:	f000 fbb2 	bl	800e854 <prvAddCurrentTaskToDelayedList>
	}
 800e0f0:	bf00      	nop
 800e0f2:	3718      	adds	r7, #24
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	bd80      	pop	{r7, pc}
 800e0f8:	24000bcc 	.word	0x24000bcc

0800e0fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b086      	sub	sp, #24
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	68db      	ldr	r3, [r3, #12]
 800e108:	68db      	ldr	r3, [r3, #12]
 800e10a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e10c:	693b      	ldr	r3, [r7, #16]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d10b      	bne.n	800e12a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e116:	f383 8811 	msr	BASEPRI, r3
 800e11a:	f3bf 8f6f 	isb	sy
 800e11e:	f3bf 8f4f 	dsb	sy
 800e122:	60fb      	str	r3, [r7, #12]
}
 800e124:	bf00      	nop
 800e126:	bf00      	nop
 800e128:	e7fd      	b.n	800e126 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e12a:	693b      	ldr	r3, [r7, #16]
 800e12c:	3318      	adds	r3, #24
 800e12e:	4618      	mov	r0, r3
 800e130:	f7fe fb38 	bl	800c7a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e134:	4b1e      	ldr	r3, [pc, #120]	@ (800e1b0 <xTaskRemoveFromEventList+0xb4>)
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d11f      	bne.n	800e17c <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e13c:	693b      	ldr	r3, [r7, #16]
 800e13e:	3304      	adds	r3, #4
 800e140:	4618      	mov	r0, r3
 800e142:	f7fe fb2f 	bl	800c7a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e146:	693b      	ldr	r3, [r7, #16]
 800e148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e14a:	4b1a      	ldr	r3, [pc, #104]	@ (800e1b4 <xTaskRemoveFromEventList+0xb8>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	429a      	cmp	r2, r3
 800e150:	d903      	bls.n	800e15a <xTaskRemoveFromEventList+0x5e>
 800e152:	693b      	ldr	r3, [r7, #16]
 800e154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e156:	4a17      	ldr	r2, [pc, #92]	@ (800e1b4 <xTaskRemoveFromEventList+0xb8>)
 800e158:	6013      	str	r3, [r2, #0]
 800e15a:	693b      	ldr	r3, [r7, #16]
 800e15c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e15e:	4613      	mov	r3, r2
 800e160:	009b      	lsls	r3, r3, #2
 800e162:	4413      	add	r3, r2
 800e164:	009b      	lsls	r3, r3, #2
 800e166:	4a14      	ldr	r2, [pc, #80]	@ (800e1b8 <xTaskRemoveFromEventList+0xbc>)
 800e168:	441a      	add	r2, r3
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	3304      	adds	r3, #4
 800e16e:	4619      	mov	r1, r3
 800e170:	4610      	mov	r0, r2
 800e172:	f7fe faba 	bl	800c6ea <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800e176:	f000 f9bf 	bl	800e4f8 <prvResetNextTaskUnblockTime>
 800e17a:	e005      	b.n	800e188 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	3318      	adds	r3, #24
 800e180:	4619      	mov	r1, r3
 800e182:	480e      	ldr	r0, [pc, #56]	@ (800e1bc <xTaskRemoveFromEventList+0xc0>)
 800e184:	f7fe fab1 	bl	800c6ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e18c:	4b0c      	ldr	r3, [pc, #48]	@ (800e1c0 <xTaskRemoveFromEventList+0xc4>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e192:	429a      	cmp	r2, r3
 800e194:	d905      	bls.n	800e1a2 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e196:	2301      	movs	r3, #1
 800e198:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e19a:	4b0a      	ldr	r3, [pc, #40]	@ (800e1c4 <xTaskRemoveFromEventList+0xc8>)
 800e19c:	2201      	movs	r2, #1
 800e19e:	601a      	str	r2, [r3, #0]
 800e1a0:	e001      	b.n	800e1a6 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e1a6:	697b      	ldr	r3, [r7, #20]
}
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	3718      	adds	r7, #24
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}
 800e1b0:	240010c8 	.word	0x240010c8
 800e1b4:	240010a8 	.word	0x240010a8
 800e1b8:	24000bd0 	.word	0x24000bd0
 800e1bc:	24001060 	.word	0x24001060
 800e1c0:	24000bcc 	.word	0x24000bcc
 800e1c4:	240010b4 	.word	0x240010b4

0800e1c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b083      	sub	sp, #12
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e1d0:	4b06      	ldr	r3, [pc, #24]	@ (800e1ec <vTaskInternalSetTimeOutState+0x24>)
 800e1d2:	681a      	ldr	r2, [r3, #0]
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e1d8:	4b05      	ldr	r3, [pc, #20]	@ (800e1f0 <vTaskInternalSetTimeOutState+0x28>)
 800e1da:	681a      	ldr	r2, [r3, #0]
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	605a      	str	r2, [r3, #4]
}
 800e1e0:	bf00      	nop
 800e1e2:	370c      	adds	r7, #12
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ea:	4770      	bx	lr
 800e1ec:	240010b8 	.word	0x240010b8
 800e1f0:	240010a4 	.word	0x240010a4

0800e1f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b088      	sub	sp, #32
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
 800e1fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d10b      	bne.n	800e21c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e208:	f383 8811 	msr	BASEPRI, r3
 800e20c:	f3bf 8f6f 	isb	sy
 800e210:	f3bf 8f4f 	dsb	sy
 800e214:	613b      	str	r3, [r7, #16]
}
 800e216:	bf00      	nop
 800e218:	bf00      	nop
 800e21a:	e7fd      	b.n	800e218 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d10b      	bne.n	800e23a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e226:	f383 8811 	msr	BASEPRI, r3
 800e22a:	f3bf 8f6f 	isb	sy
 800e22e:	f3bf 8f4f 	dsb	sy
 800e232:	60fb      	str	r3, [r7, #12]
}
 800e234:	bf00      	nop
 800e236:	bf00      	nop
 800e238:	e7fd      	b.n	800e236 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e23a:	f000 ffed 	bl	800f218 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e23e:	4b1d      	ldr	r3, [pc, #116]	@ (800e2b4 <xTaskCheckForTimeOut+0xc0>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	69ba      	ldr	r2, [r7, #24]
 800e24a:	1ad3      	subs	r3, r2, r3
 800e24c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e256:	d102      	bne.n	800e25e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e258:	2300      	movs	r3, #0
 800e25a:	61fb      	str	r3, [r7, #28]
 800e25c:	e023      	b.n	800e2a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681a      	ldr	r2, [r3, #0]
 800e262:	4b15      	ldr	r3, [pc, #84]	@ (800e2b8 <xTaskCheckForTimeOut+0xc4>)
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	429a      	cmp	r2, r3
 800e268:	d007      	beq.n	800e27a <xTaskCheckForTimeOut+0x86>
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	685b      	ldr	r3, [r3, #4]
 800e26e:	69ba      	ldr	r2, [r7, #24]
 800e270:	429a      	cmp	r2, r3
 800e272:	d302      	bcc.n	800e27a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e274:	2301      	movs	r3, #1
 800e276:	61fb      	str	r3, [r7, #28]
 800e278:	e015      	b.n	800e2a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	697a      	ldr	r2, [r7, #20]
 800e280:	429a      	cmp	r2, r3
 800e282:	d20b      	bcs.n	800e29c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	681a      	ldr	r2, [r3, #0]
 800e288:	697b      	ldr	r3, [r7, #20]
 800e28a:	1ad2      	subs	r2, r2, r3
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f7ff ff99 	bl	800e1c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e296:	2300      	movs	r3, #0
 800e298:	61fb      	str	r3, [r7, #28]
 800e29a:	e004      	b.n	800e2a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	2200      	movs	r2, #0
 800e2a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e2a6:	f000 ffe9 	bl	800f27c <vPortExitCritical>

	return xReturn;
 800e2aa:	69fb      	ldr	r3, [r7, #28]
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3720      	adds	r7, #32
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}
 800e2b4:	240010a4 	.word	0x240010a4
 800e2b8:	240010b8 	.word	0x240010b8

0800e2bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e2bc:	b480      	push	{r7}
 800e2be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e2c0:	4b03      	ldr	r3, [pc, #12]	@ (800e2d0 <vTaskMissedYield+0x14>)
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	601a      	str	r2, [r3, #0]
}
 800e2c6:	bf00      	nop
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ce:	4770      	bx	lr
 800e2d0:	240010b4 	.word	0x240010b4

0800e2d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b084      	sub	sp, #16
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e2dc:	f000 f8a8 	bl	800e430 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e2e0:	4b18      	ldr	r3, [pc, #96]	@ (800e344 <prvIdleTask+0x70>)
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	d907      	bls.n	800e2f8 <prvIdleTask+0x24>
			{
				taskYIELD();
 800e2e8:	4b17      	ldr	r3, [pc, #92]	@ (800e348 <prvIdleTask+0x74>)
 800e2ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2ee:	601a      	str	r2, [r3, #0]
 800e2f0:	f3bf 8f4f 	dsb	sy
 800e2f4:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800e2f8:	f7ff fc80 	bl	800dbfc <prvGetExpectedIdleTime>
 800e2fc:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	2b01      	cmp	r3, #1
 800e302:	d9eb      	bls.n	800e2dc <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800e304:	f7ff fc6c 	bl	800dbe0 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800e308:	4b10      	ldr	r3, [pc, #64]	@ (800e34c <prvIdleTask+0x78>)
 800e30a:	681a      	ldr	r2, [r3, #0]
 800e30c:	4b10      	ldr	r3, [pc, #64]	@ (800e350 <prvIdleTask+0x7c>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	429a      	cmp	r2, r3
 800e312:	d20b      	bcs.n	800e32c <prvIdleTask+0x58>
	__asm volatile
 800e314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e318:	f383 8811 	msr	BASEPRI, r3
 800e31c:	f3bf 8f6f 	isb	sy
 800e320:	f3bf 8f4f 	dsb	sy
 800e324:	60bb      	str	r3, [r7, #8]
}
 800e326:	bf00      	nop
 800e328:	bf00      	nop
 800e32a:	e7fd      	b.n	800e328 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800e32c:	f7ff fc66 	bl	800dbfc <prvGetExpectedIdleTime>
 800e330:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	2b01      	cmp	r3, #1
 800e336:	d902      	bls.n	800e33e <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800e338:	68f8      	ldr	r0, [r7, #12]
 800e33a:	f001 f81f 	bl	800f37c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800e33e:	f7ff fc95 	bl	800dc6c <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800e342:	e7cb      	b.n	800e2dc <prvIdleTask+0x8>
 800e344:	24000bd0 	.word	0x24000bd0
 800e348:	e000ed04 	.word	0xe000ed04
 800e34c:	240010c0 	.word	0x240010c0
 800e350:	240010a4 	.word	0x240010a4

0800e354 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800e354:	b480      	push	{r7}
 800e356:	b083      	sub	sp, #12
 800e358:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800e35a:	2301      	movs	r3, #1
 800e35c:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800e35e:	2301      	movs	r3, #1
 800e360:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800e362:	4b0f      	ldr	r3, [pc, #60]	@ (800e3a0 <eTaskConfirmSleepModeStatus+0x4c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d002      	beq.n	800e370 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800e36a:	2300      	movs	r3, #0
 800e36c:	71fb      	strb	r3, [r7, #7]
 800e36e:	e010      	b.n	800e392 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800e370:	4b0c      	ldr	r3, [pc, #48]	@ (800e3a4 <eTaskConfirmSleepModeStatus+0x50>)
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d002      	beq.n	800e37e <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800e378:	2300      	movs	r3, #0
 800e37a:	71fb      	strb	r3, [r7, #7]
 800e37c:	e009      	b.n	800e392 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800e37e:	4b0a      	ldr	r3, [pc, #40]	@ (800e3a8 <eTaskConfirmSleepModeStatus+0x54>)
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	4b0a      	ldr	r3, [pc, #40]	@ (800e3ac <eTaskConfirmSleepModeStatus+0x58>)
 800e384:	6819      	ldr	r1, [r3, #0]
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	1acb      	subs	r3, r1, r3
 800e38a:	429a      	cmp	r2, r3
 800e38c:	d101      	bne.n	800e392 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800e38e:	2302      	movs	r3, #2
 800e390:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800e392:	79fb      	ldrb	r3, [r7, #7]
	}
 800e394:	4618      	mov	r0, r3
 800e396:	370c      	adds	r7, #12
 800e398:	46bd      	mov	sp, r7
 800e39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39e:	4770      	bx	lr
 800e3a0:	24001060 	.word	0x24001060
 800e3a4:	240010b4 	.word	0x240010b4
 800e3a8:	2400108c 	.word	0x2400108c
 800e3ac:	240010a0 	.word	0x240010a0

0800e3b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b082      	sub	sp, #8
 800e3b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	607b      	str	r3, [r7, #4]
 800e3ba:	e00c      	b.n	800e3d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e3bc:	687a      	ldr	r2, [r7, #4]
 800e3be:	4613      	mov	r3, r2
 800e3c0:	009b      	lsls	r3, r3, #2
 800e3c2:	4413      	add	r3, r2
 800e3c4:	009b      	lsls	r3, r3, #2
 800e3c6:	4a12      	ldr	r2, [pc, #72]	@ (800e410 <prvInitialiseTaskLists+0x60>)
 800e3c8:	4413      	add	r3, r2
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f7fe f960 	bl	800c690 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	607b      	str	r3, [r7, #4]
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2b37      	cmp	r3, #55	@ 0x37
 800e3da:	d9ef      	bls.n	800e3bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e3dc:	480d      	ldr	r0, [pc, #52]	@ (800e414 <prvInitialiseTaskLists+0x64>)
 800e3de:	f7fe f957 	bl	800c690 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e3e2:	480d      	ldr	r0, [pc, #52]	@ (800e418 <prvInitialiseTaskLists+0x68>)
 800e3e4:	f7fe f954 	bl	800c690 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e3e8:	480c      	ldr	r0, [pc, #48]	@ (800e41c <prvInitialiseTaskLists+0x6c>)
 800e3ea:	f7fe f951 	bl	800c690 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e3ee:	480c      	ldr	r0, [pc, #48]	@ (800e420 <prvInitialiseTaskLists+0x70>)
 800e3f0:	f7fe f94e 	bl	800c690 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e3f4:	480b      	ldr	r0, [pc, #44]	@ (800e424 <prvInitialiseTaskLists+0x74>)
 800e3f6:	f7fe f94b 	bl	800c690 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e3fa:	4b0b      	ldr	r3, [pc, #44]	@ (800e428 <prvInitialiseTaskLists+0x78>)
 800e3fc:	4a05      	ldr	r2, [pc, #20]	@ (800e414 <prvInitialiseTaskLists+0x64>)
 800e3fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e400:	4b0a      	ldr	r3, [pc, #40]	@ (800e42c <prvInitialiseTaskLists+0x7c>)
 800e402:	4a05      	ldr	r2, [pc, #20]	@ (800e418 <prvInitialiseTaskLists+0x68>)
 800e404:	601a      	str	r2, [r3, #0]
}
 800e406:	bf00      	nop
 800e408:	3708      	adds	r7, #8
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}
 800e40e:	bf00      	nop
 800e410:	24000bd0 	.word	0x24000bd0
 800e414:	24001030 	.word	0x24001030
 800e418:	24001044 	.word	0x24001044
 800e41c:	24001060 	.word	0x24001060
 800e420:	24001074 	.word	0x24001074
 800e424:	2400108c 	.word	0x2400108c
 800e428:	24001058 	.word	0x24001058
 800e42c:	2400105c 	.word	0x2400105c

0800e430 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b082      	sub	sp, #8
 800e434:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e436:	e019      	b.n	800e46c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e438:	f000 feee 	bl	800f218 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e43c:	4b10      	ldr	r3, [pc, #64]	@ (800e480 <prvCheckTasksWaitingTermination+0x50>)
 800e43e:	68db      	ldr	r3, [r3, #12]
 800e440:	68db      	ldr	r3, [r3, #12]
 800e442:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	3304      	adds	r3, #4
 800e448:	4618      	mov	r0, r3
 800e44a:	f7fe f9ab 	bl	800c7a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e44e:	4b0d      	ldr	r3, [pc, #52]	@ (800e484 <prvCheckTasksWaitingTermination+0x54>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	3b01      	subs	r3, #1
 800e454:	4a0b      	ldr	r2, [pc, #44]	@ (800e484 <prvCheckTasksWaitingTermination+0x54>)
 800e456:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e458:	4b0b      	ldr	r3, [pc, #44]	@ (800e488 <prvCheckTasksWaitingTermination+0x58>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	3b01      	subs	r3, #1
 800e45e:	4a0a      	ldr	r2, [pc, #40]	@ (800e488 <prvCheckTasksWaitingTermination+0x58>)
 800e460:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e462:	f000 ff0b 	bl	800f27c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f000 f810 	bl	800e48c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e46c:	4b06      	ldr	r3, [pc, #24]	@ (800e488 <prvCheckTasksWaitingTermination+0x58>)
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d1e1      	bne.n	800e438 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e474:	bf00      	nop
 800e476:	bf00      	nop
 800e478:	3708      	adds	r7, #8
 800e47a:	46bd      	mov	sp, r7
 800e47c:	bd80      	pop	{r7, pc}
 800e47e:	bf00      	nop
 800e480:	24001074 	.word	0x24001074
 800e484:	240010a0 	.word	0x240010a0
 800e488:	24001088 	.word	0x24001088

0800e48c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b084      	sub	sp, #16
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	3354      	adds	r3, #84	@ 0x54
 800e498:	4618      	mov	r0, r3
 800e49a:	f002 fc81 	bl	8010da0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d108      	bne.n	800e4ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f001 f987 	bl	800f7c0 <vPortFree>
				vPortFree( pxTCB );
 800e4b2:	6878      	ldr	r0, [r7, #4]
 800e4b4:	f001 f984 	bl	800f7c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e4b8:	e019      	b.n	800e4ee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e4c0:	2b01      	cmp	r3, #1
 800e4c2:	d103      	bne.n	800e4cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e4c4:	6878      	ldr	r0, [r7, #4]
 800e4c6:	f001 f97b 	bl	800f7c0 <vPortFree>
	}
 800e4ca:	e010      	b.n	800e4ee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e4d2:	2b02      	cmp	r3, #2
 800e4d4:	d00b      	beq.n	800e4ee <prvDeleteTCB+0x62>
	__asm volatile
 800e4d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4da:	f383 8811 	msr	BASEPRI, r3
 800e4de:	f3bf 8f6f 	isb	sy
 800e4e2:	f3bf 8f4f 	dsb	sy
 800e4e6:	60fb      	str	r3, [r7, #12]
}
 800e4e8:	bf00      	nop
 800e4ea:	bf00      	nop
 800e4ec:	e7fd      	b.n	800e4ea <prvDeleteTCB+0x5e>
	}
 800e4ee:	bf00      	nop
 800e4f0:	3710      	adds	r7, #16
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}
	...

0800e4f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e4f8:	b480      	push	{r7}
 800e4fa:	b083      	sub	sp, #12
 800e4fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e4fe:	4b0c      	ldr	r3, [pc, #48]	@ (800e530 <prvResetNextTaskUnblockTime+0x38>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d104      	bne.n	800e512 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e508:	4b0a      	ldr	r3, [pc, #40]	@ (800e534 <prvResetNextTaskUnblockTime+0x3c>)
 800e50a:	f04f 32ff 	mov.w	r2, #4294967295
 800e50e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e510:	e008      	b.n	800e524 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e512:	4b07      	ldr	r3, [pc, #28]	@ (800e530 <prvResetNextTaskUnblockTime+0x38>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	68db      	ldr	r3, [r3, #12]
 800e518:	68db      	ldr	r3, [r3, #12]
 800e51a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	685b      	ldr	r3, [r3, #4]
 800e520:	4a04      	ldr	r2, [pc, #16]	@ (800e534 <prvResetNextTaskUnblockTime+0x3c>)
 800e522:	6013      	str	r3, [r2, #0]
}
 800e524:	bf00      	nop
 800e526:	370c      	adds	r7, #12
 800e528:	46bd      	mov	sp, r7
 800e52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52e:	4770      	bx	lr
 800e530:	24001058 	.word	0x24001058
 800e534:	240010c0 	.word	0x240010c0

0800e538 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e538:	b480      	push	{r7}
 800e53a:	b083      	sub	sp, #12
 800e53c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e53e:	4b0b      	ldr	r3, [pc, #44]	@ (800e56c <xTaskGetSchedulerState+0x34>)
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d102      	bne.n	800e54c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e546:	2301      	movs	r3, #1
 800e548:	607b      	str	r3, [r7, #4]
 800e54a:	e008      	b.n	800e55e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e54c:	4b08      	ldr	r3, [pc, #32]	@ (800e570 <xTaskGetSchedulerState+0x38>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d102      	bne.n	800e55a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e554:	2302      	movs	r3, #2
 800e556:	607b      	str	r3, [r7, #4]
 800e558:	e001      	b.n	800e55e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e55a:	2300      	movs	r3, #0
 800e55c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e55e:	687b      	ldr	r3, [r7, #4]
	}
 800e560:	4618      	mov	r0, r3
 800e562:	370c      	adds	r7, #12
 800e564:	46bd      	mov	sp, r7
 800e566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56a:	4770      	bx	lr
 800e56c:	240010ac 	.word	0x240010ac
 800e570:	240010c8 	.word	0x240010c8

0800e574 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e574:	b580      	push	{r7, lr}
 800e576:	b084      	sub	sp, #16
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e580:	2300      	movs	r3, #0
 800e582:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d051      	beq.n	800e62e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e58a:	68bb      	ldr	r3, [r7, #8]
 800e58c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e58e:	4b2a      	ldr	r3, [pc, #168]	@ (800e638 <xTaskPriorityInherit+0xc4>)
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e594:	429a      	cmp	r2, r3
 800e596:	d241      	bcs.n	800e61c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e598:	68bb      	ldr	r3, [r7, #8]
 800e59a:	699b      	ldr	r3, [r3, #24]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	db06      	blt.n	800e5ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e5a0:	4b25      	ldr	r3, [pc, #148]	@ (800e638 <xTaskPriorityInherit+0xc4>)
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e5aa:	68bb      	ldr	r3, [r7, #8]
 800e5ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e5ae:	68bb      	ldr	r3, [r7, #8]
 800e5b0:	6959      	ldr	r1, [r3, #20]
 800e5b2:	68bb      	ldr	r3, [r7, #8]
 800e5b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5b6:	4613      	mov	r3, r2
 800e5b8:	009b      	lsls	r3, r3, #2
 800e5ba:	4413      	add	r3, r2
 800e5bc:	009b      	lsls	r3, r3, #2
 800e5be:	4a1f      	ldr	r2, [pc, #124]	@ (800e63c <xTaskPriorityInherit+0xc8>)
 800e5c0:	4413      	add	r3, r2
 800e5c2:	4299      	cmp	r1, r3
 800e5c4:	d122      	bne.n	800e60c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e5c6:	68bb      	ldr	r3, [r7, #8]
 800e5c8:	3304      	adds	r3, #4
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f7fe f8ea 	bl	800c7a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e5d0:	4b19      	ldr	r3, [pc, #100]	@ (800e638 <xTaskPriorityInherit+0xc4>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5d6:	68bb      	ldr	r3, [r7, #8]
 800e5d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5de:	4b18      	ldr	r3, [pc, #96]	@ (800e640 <xTaskPriorityInherit+0xcc>)
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	429a      	cmp	r2, r3
 800e5e4:	d903      	bls.n	800e5ee <xTaskPriorityInherit+0x7a>
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5ea:	4a15      	ldr	r2, [pc, #84]	@ (800e640 <xTaskPriorityInherit+0xcc>)
 800e5ec:	6013      	str	r3, [r2, #0]
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5f2:	4613      	mov	r3, r2
 800e5f4:	009b      	lsls	r3, r3, #2
 800e5f6:	4413      	add	r3, r2
 800e5f8:	009b      	lsls	r3, r3, #2
 800e5fa:	4a10      	ldr	r2, [pc, #64]	@ (800e63c <xTaskPriorityInherit+0xc8>)
 800e5fc:	441a      	add	r2, r3
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	3304      	adds	r3, #4
 800e602:	4619      	mov	r1, r3
 800e604:	4610      	mov	r0, r2
 800e606:	f7fe f870 	bl	800c6ea <vListInsertEnd>
 800e60a:	e004      	b.n	800e616 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e60c:	4b0a      	ldr	r3, [pc, #40]	@ (800e638 <xTaskPriorityInherit+0xc4>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e612:	68bb      	ldr	r3, [r7, #8]
 800e614:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e616:	2301      	movs	r3, #1
 800e618:	60fb      	str	r3, [r7, #12]
 800e61a:	e008      	b.n	800e62e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e620:	4b05      	ldr	r3, [pc, #20]	@ (800e638 <xTaskPriorityInherit+0xc4>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e626:	429a      	cmp	r2, r3
 800e628:	d201      	bcs.n	800e62e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e62a:	2301      	movs	r3, #1
 800e62c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e62e:	68fb      	ldr	r3, [r7, #12]
	}
 800e630:	4618      	mov	r0, r3
 800e632:	3710      	adds	r7, #16
 800e634:	46bd      	mov	sp, r7
 800e636:	bd80      	pop	{r7, pc}
 800e638:	24000bcc 	.word	0x24000bcc
 800e63c:	24000bd0 	.word	0x24000bd0
 800e640:	240010a8 	.word	0x240010a8

0800e644 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e644:	b580      	push	{r7, lr}
 800e646:	b086      	sub	sp, #24
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e650:	2300      	movs	r3, #0
 800e652:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d058      	beq.n	800e70c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e65a:	4b2f      	ldr	r3, [pc, #188]	@ (800e718 <xTaskPriorityDisinherit+0xd4>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	693a      	ldr	r2, [r7, #16]
 800e660:	429a      	cmp	r2, r3
 800e662:	d00b      	beq.n	800e67c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e668:	f383 8811 	msr	BASEPRI, r3
 800e66c:	f3bf 8f6f 	isb	sy
 800e670:	f3bf 8f4f 	dsb	sy
 800e674:	60fb      	str	r3, [r7, #12]
}
 800e676:	bf00      	nop
 800e678:	bf00      	nop
 800e67a:	e7fd      	b.n	800e678 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e67c:	693b      	ldr	r3, [r7, #16]
 800e67e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e680:	2b00      	cmp	r3, #0
 800e682:	d10b      	bne.n	800e69c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e688:	f383 8811 	msr	BASEPRI, r3
 800e68c:	f3bf 8f6f 	isb	sy
 800e690:	f3bf 8f4f 	dsb	sy
 800e694:	60bb      	str	r3, [r7, #8]
}
 800e696:	bf00      	nop
 800e698:	bf00      	nop
 800e69a:	e7fd      	b.n	800e698 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6a0:	1e5a      	subs	r2, r3, #1
 800e6a2:	693b      	ldr	r3, [r7, #16]
 800e6a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e6a6:	693b      	ldr	r3, [r7, #16]
 800e6a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6aa:	693b      	ldr	r3, [r7, #16]
 800e6ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e6ae:	429a      	cmp	r2, r3
 800e6b0:	d02c      	beq.n	800e70c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e6b2:	693b      	ldr	r3, [r7, #16]
 800e6b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d128      	bne.n	800e70c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	3304      	adds	r3, #4
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f7fe f870 	bl	800c7a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e6c4:	693b      	ldr	r3, [r7, #16]
 800e6c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e6c8:	693b      	ldr	r3, [r7, #16]
 800e6ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6cc:	693b      	ldr	r3, [r7, #16]
 800e6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e6d4:	693b      	ldr	r3, [r7, #16]
 800e6d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6dc:	4b0f      	ldr	r3, [pc, #60]	@ (800e71c <xTaskPriorityDisinherit+0xd8>)
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	429a      	cmp	r2, r3
 800e6e2:	d903      	bls.n	800e6ec <xTaskPriorityDisinherit+0xa8>
 800e6e4:	693b      	ldr	r3, [r7, #16]
 800e6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6e8:	4a0c      	ldr	r2, [pc, #48]	@ (800e71c <xTaskPriorityDisinherit+0xd8>)
 800e6ea:	6013      	str	r3, [r2, #0]
 800e6ec:	693b      	ldr	r3, [r7, #16]
 800e6ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6f0:	4613      	mov	r3, r2
 800e6f2:	009b      	lsls	r3, r3, #2
 800e6f4:	4413      	add	r3, r2
 800e6f6:	009b      	lsls	r3, r3, #2
 800e6f8:	4a09      	ldr	r2, [pc, #36]	@ (800e720 <xTaskPriorityDisinherit+0xdc>)
 800e6fa:	441a      	add	r2, r3
 800e6fc:	693b      	ldr	r3, [r7, #16]
 800e6fe:	3304      	adds	r3, #4
 800e700:	4619      	mov	r1, r3
 800e702:	4610      	mov	r0, r2
 800e704:	f7fd fff1 	bl	800c6ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e708:	2301      	movs	r3, #1
 800e70a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e70c:	697b      	ldr	r3, [r7, #20]
	}
 800e70e:	4618      	mov	r0, r3
 800e710:	3718      	adds	r7, #24
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	24000bcc 	.word	0x24000bcc
 800e71c:	240010a8 	.word	0x240010a8
 800e720:	24000bd0 	.word	0x24000bd0

0800e724 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e724:	b580      	push	{r7, lr}
 800e726:	b088      	sub	sp, #32
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
 800e72c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e732:	2301      	movs	r3, #1
 800e734:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d06c      	beq.n	800e816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e73c:	69bb      	ldr	r3, [r7, #24]
 800e73e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e740:	2b00      	cmp	r3, #0
 800e742:	d10b      	bne.n	800e75c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e748:	f383 8811 	msr	BASEPRI, r3
 800e74c:	f3bf 8f6f 	isb	sy
 800e750:	f3bf 8f4f 	dsb	sy
 800e754:	60fb      	str	r3, [r7, #12]
}
 800e756:	bf00      	nop
 800e758:	bf00      	nop
 800e75a:	e7fd      	b.n	800e758 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e75c:	69bb      	ldr	r3, [r7, #24]
 800e75e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e760:	683a      	ldr	r2, [r7, #0]
 800e762:	429a      	cmp	r2, r3
 800e764:	d902      	bls.n	800e76c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	61fb      	str	r3, [r7, #28]
 800e76a:	e002      	b.n	800e772 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e76c:	69bb      	ldr	r3, [r7, #24]
 800e76e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e770:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e772:	69bb      	ldr	r3, [r7, #24]
 800e774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e776:	69fa      	ldr	r2, [r7, #28]
 800e778:	429a      	cmp	r2, r3
 800e77a:	d04c      	beq.n	800e816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e77c:	69bb      	ldr	r3, [r7, #24]
 800e77e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e780:	697a      	ldr	r2, [r7, #20]
 800e782:	429a      	cmp	r2, r3
 800e784:	d147      	bne.n	800e816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e786:	4b26      	ldr	r3, [pc, #152]	@ (800e820 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	69ba      	ldr	r2, [r7, #24]
 800e78c:	429a      	cmp	r2, r3
 800e78e:	d10b      	bne.n	800e7a8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e794:	f383 8811 	msr	BASEPRI, r3
 800e798:	f3bf 8f6f 	isb	sy
 800e79c:	f3bf 8f4f 	dsb	sy
 800e7a0:	60bb      	str	r3, [r7, #8]
}
 800e7a2:	bf00      	nop
 800e7a4:	bf00      	nop
 800e7a6:	e7fd      	b.n	800e7a4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e7a8:	69bb      	ldr	r3, [r7, #24]
 800e7aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e7ae:	69bb      	ldr	r3, [r7, #24]
 800e7b0:	69fa      	ldr	r2, [r7, #28]
 800e7b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e7b4:	69bb      	ldr	r3, [r7, #24]
 800e7b6:	699b      	ldr	r3, [r3, #24]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	db04      	blt.n	800e7c6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e7bc:	69fb      	ldr	r3, [r7, #28]
 800e7be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e7c2:	69bb      	ldr	r3, [r7, #24]
 800e7c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e7c6:	69bb      	ldr	r3, [r7, #24]
 800e7c8:	6959      	ldr	r1, [r3, #20]
 800e7ca:	693a      	ldr	r2, [r7, #16]
 800e7cc:	4613      	mov	r3, r2
 800e7ce:	009b      	lsls	r3, r3, #2
 800e7d0:	4413      	add	r3, r2
 800e7d2:	009b      	lsls	r3, r3, #2
 800e7d4:	4a13      	ldr	r2, [pc, #76]	@ (800e824 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e7d6:	4413      	add	r3, r2
 800e7d8:	4299      	cmp	r1, r3
 800e7da:	d11c      	bne.n	800e816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e7dc:	69bb      	ldr	r3, [r7, #24]
 800e7de:	3304      	adds	r3, #4
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	f7fd ffdf 	bl	800c7a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e7e6:	69bb      	ldr	r3, [r7, #24]
 800e7e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7ea:	4b0f      	ldr	r3, [pc, #60]	@ (800e828 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	429a      	cmp	r2, r3
 800e7f0:	d903      	bls.n	800e7fa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800e7f2:	69bb      	ldr	r3, [r7, #24]
 800e7f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7f6:	4a0c      	ldr	r2, [pc, #48]	@ (800e828 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e7f8:	6013      	str	r3, [r2, #0]
 800e7fa:	69bb      	ldr	r3, [r7, #24]
 800e7fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7fe:	4613      	mov	r3, r2
 800e800:	009b      	lsls	r3, r3, #2
 800e802:	4413      	add	r3, r2
 800e804:	009b      	lsls	r3, r3, #2
 800e806:	4a07      	ldr	r2, [pc, #28]	@ (800e824 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e808:	441a      	add	r2, r3
 800e80a:	69bb      	ldr	r3, [r7, #24]
 800e80c:	3304      	adds	r3, #4
 800e80e:	4619      	mov	r1, r3
 800e810:	4610      	mov	r0, r2
 800e812:	f7fd ff6a 	bl	800c6ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e816:	bf00      	nop
 800e818:	3720      	adds	r7, #32
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	bf00      	nop
 800e820:	24000bcc 	.word	0x24000bcc
 800e824:	24000bd0 	.word	0x24000bd0
 800e828:	240010a8 	.word	0x240010a8

0800e82c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e82c:	b480      	push	{r7}
 800e82e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e830:	4b07      	ldr	r3, [pc, #28]	@ (800e850 <pvTaskIncrementMutexHeldCount+0x24>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d004      	beq.n	800e842 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e838:	4b05      	ldr	r3, [pc, #20]	@ (800e850 <pvTaskIncrementMutexHeldCount+0x24>)
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e83e:	3201      	adds	r2, #1
 800e840:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e842:	4b03      	ldr	r3, [pc, #12]	@ (800e850 <pvTaskIncrementMutexHeldCount+0x24>)
 800e844:	681b      	ldr	r3, [r3, #0]
	}
 800e846:	4618      	mov	r0, r3
 800e848:	46bd      	mov	sp, r7
 800e84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84e:	4770      	bx	lr
 800e850:	24000bcc 	.word	0x24000bcc

0800e854 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b084      	sub	sp, #16
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
 800e85c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e85e:	4b21      	ldr	r3, [pc, #132]	@ (800e8e4 <prvAddCurrentTaskToDelayedList+0x90>)
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e864:	4b20      	ldr	r3, [pc, #128]	@ (800e8e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	3304      	adds	r3, #4
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7fd ff9a 	bl	800c7a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e876:	d10a      	bne.n	800e88e <prvAddCurrentTaskToDelayedList+0x3a>
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d007      	beq.n	800e88e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e87e:	4b1a      	ldr	r3, [pc, #104]	@ (800e8e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	3304      	adds	r3, #4
 800e884:	4619      	mov	r1, r3
 800e886:	4819      	ldr	r0, [pc, #100]	@ (800e8ec <prvAddCurrentTaskToDelayedList+0x98>)
 800e888:	f7fd ff2f 	bl	800c6ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e88c:	e026      	b.n	800e8dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e88e:	68fa      	ldr	r2, [r7, #12]
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	4413      	add	r3, r2
 800e894:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e896:	4b14      	ldr	r3, [pc, #80]	@ (800e8e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	68ba      	ldr	r2, [r7, #8]
 800e89c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e89e:	68ba      	ldr	r2, [r7, #8]
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	d209      	bcs.n	800e8ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e8a6:	4b12      	ldr	r3, [pc, #72]	@ (800e8f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	4b0f      	ldr	r3, [pc, #60]	@ (800e8e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	3304      	adds	r3, #4
 800e8b0:	4619      	mov	r1, r3
 800e8b2:	4610      	mov	r0, r2
 800e8b4:	f7fd ff3d 	bl	800c732 <vListInsert>
}
 800e8b8:	e010      	b.n	800e8dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e8ba:	4b0e      	ldr	r3, [pc, #56]	@ (800e8f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e8bc:	681a      	ldr	r2, [r3, #0]
 800e8be:	4b0a      	ldr	r3, [pc, #40]	@ (800e8e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	3304      	adds	r3, #4
 800e8c4:	4619      	mov	r1, r3
 800e8c6:	4610      	mov	r0, r2
 800e8c8:	f7fd ff33 	bl	800c732 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800e8f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	68ba      	ldr	r2, [r7, #8]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d202      	bcs.n	800e8dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e8d6:	4a08      	ldr	r2, [pc, #32]	@ (800e8f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	6013      	str	r3, [r2, #0]
}
 800e8dc:	bf00      	nop
 800e8de:	3710      	adds	r7, #16
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}
 800e8e4:	240010a4 	.word	0x240010a4
 800e8e8:	24000bcc 	.word	0x24000bcc
 800e8ec:	2400108c 	.word	0x2400108c
 800e8f0:	2400105c 	.word	0x2400105c
 800e8f4:	24001058 	.word	0x24001058
 800e8f8:	240010c0 	.word	0x240010c0

0800e8fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b08a      	sub	sp, #40	@ 0x28
 800e900:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e902:	2300      	movs	r3, #0
 800e904:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e906:	f000 fb13 	bl	800ef30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e90a:	4b1d      	ldr	r3, [pc, #116]	@ (800e980 <xTimerCreateTimerTask+0x84>)
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d021      	beq.n	800e956 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e912:	2300      	movs	r3, #0
 800e914:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e916:	2300      	movs	r3, #0
 800e918:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e91a:	1d3a      	adds	r2, r7, #4
 800e91c:	f107 0108 	add.w	r1, r7, #8
 800e920:	f107 030c 	add.w	r3, r7, #12
 800e924:	4618      	mov	r0, r3
 800e926:	f7fd fe99 	bl	800c65c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e92a:	6879      	ldr	r1, [r7, #4]
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	68fa      	ldr	r2, [r7, #12]
 800e930:	9202      	str	r2, [sp, #8]
 800e932:	9301      	str	r3, [sp, #4]
 800e934:	2302      	movs	r3, #2
 800e936:	9300      	str	r3, [sp, #0]
 800e938:	2300      	movs	r3, #0
 800e93a:	460a      	mov	r2, r1
 800e93c:	4911      	ldr	r1, [pc, #68]	@ (800e984 <xTimerCreateTimerTask+0x88>)
 800e93e:	4812      	ldr	r0, [pc, #72]	@ (800e988 <xTimerCreateTimerTask+0x8c>)
 800e940:	f7fe feea 	bl	800d718 <xTaskCreateStatic>
 800e944:	4603      	mov	r3, r0
 800e946:	4a11      	ldr	r2, [pc, #68]	@ (800e98c <xTimerCreateTimerTask+0x90>)
 800e948:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e94a:	4b10      	ldr	r3, [pc, #64]	@ (800e98c <xTimerCreateTimerTask+0x90>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d001      	beq.n	800e956 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e952:	2301      	movs	r3, #1
 800e954:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d10b      	bne.n	800e974 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e95c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e960:	f383 8811 	msr	BASEPRI, r3
 800e964:	f3bf 8f6f 	isb	sy
 800e968:	f3bf 8f4f 	dsb	sy
 800e96c:	613b      	str	r3, [r7, #16]
}
 800e96e:	bf00      	nop
 800e970:	bf00      	nop
 800e972:	e7fd      	b.n	800e970 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e974:	697b      	ldr	r3, [r7, #20]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3718      	adds	r7, #24
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}
 800e97e:	bf00      	nop
 800e980:	240010fc 	.word	0x240010fc
 800e984:	08014520 	.word	0x08014520
 800e988:	0800eac9 	.word	0x0800eac9
 800e98c:	24001100 	.word	0x24001100

0800e990 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b08a      	sub	sp, #40	@ 0x28
 800e994:	af00      	add	r7, sp, #0
 800e996:	60f8      	str	r0, [r7, #12]
 800e998:	60b9      	str	r1, [r7, #8]
 800e99a:	607a      	str	r2, [r7, #4]
 800e99c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d10b      	bne.n	800e9c0 <xTimerGenericCommand+0x30>
	__asm volatile
 800e9a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9ac:	f383 8811 	msr	BASEPRI, r3
 800e9b0:	f3bf 8f6f 	isb	sy
 800e9b4:	f3bf 8f4f 	dsb	sy
 800e9b8:	623b      	str	r3, [r7, #32]
}
 800e9ba:	bf00      	nop
 800e9bc:	bf00      	nop
 800e9be:	e7fd      	b.n	800e9bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e9c0:	4b19      	ldr	r3, [pc, #100]	@ (800ea28 <xTimerGenericCommand+0x98>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d02a      	beq.n	800ea1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e9c8:	68bb      	ldr	r3, [r7, #8]
 800e9ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	2b05      	cmp	r3, #5
 800e9d8:	dc18      	bgt.n	800ea0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e9da:	f7ff fdad 	bl	800e538 <xTaskGetSchedulerState>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	2b02      	cmp	r3, #2
 800e9e2:	d109      	bne.n	800e9f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e9e4:	4b10      	ldr	r3, [pc, #64]	@ (800ea28 <xTimerGenericCommand+0x98>)
 800e9e6:	6818      	ldr	r0, [r3, #0]
 800e9e8:	f107 0110 	add.w	r1, r7, #16
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9f0:	f7fe f87c 	bl	800caec <xQueueGenericSend>
 800e9f4:	6278      	str	r0, [r7, #36]	@ 0x24
 800e9f6:	e012      	b.n	800ea1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e9f8:	4b0b      	ldr	r3, [pc, #44]	@ (800ea28 <xTimerGenericCommand+0x98>)
 800e9fa:	6818      	ldr	r0, [r3, #0]
 800e9fc:	f107 0110 	add.w	r1, r7, #16
 800ea00:	2300      	movs	r3, #0
 800ea02:	2200      	movs	r2, #0
 800ea04:	f7fe f872 	bl	800caec <xQueueGenericSend>
 800ea08:	6278      	str	r0, [r7, #36]	@ 0x24
 800ea0a:	e008      	b.n	800ea1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ea0c:	4b06      	ldr	r3, [pc, #24]	@ (800ea28 <xTimerGenericCommand+0x98>)
 800ea0e:	6818      	ldr	r0, [r3, #0]
 800ea10:	f107 0110 	add.w	r1, r7, #16
 800ea14:	2300      	movs	r3, #0
 800ea16:	683a      	ldr	r2, [r7, #0]
 800ea18:	f7fe f96a 	bl	800ccf0 <xQueueGenericSendFromISR>
 800ea1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ea1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3728      	adds	r7, #40	@ 0x28
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}
 800ea28:	240010fc 	.word	0x240010fc

0800ea2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b088      	sub	sp, #32
 800ea30:	af02      	add	r7, sp, #8
 800ea32:	6078      	str	r0, [r7, #4]
 800ea34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea36:	4b23      	ldr	r3, [pc, #140]	@ (800eac4 <prvProcessExpiredTimer+0x98>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	68db      	ldr	r3, [r3, #12]
 800ea3c:	68db      	ldr	r3, [r3, #12]
 800ea3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	3304      	adds	r3, #4
 800ea44:	4618      	mov	r0, r3
 800ea46:	f7fd fead 	bl	800c7a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea50:	f003 0304 	and.w	r3, r3, #4
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d023      	beq.n	800eaa0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	699a      	ldr	r2, [r3, #24]
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	18d1      	adds	r1, r2, r3
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	683a      	ldr	r2, [r7, #0]
 800ea64:	6978      	ldr	r0, [r7, #20]
 800ea66:	f000 f8d5 	bl	800ec14 <prvInsertTimerInActiveList>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d020      	beq.n	800eab2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ea70:	2300      	movs	r3, #0
 800ea72:	9300      	str	r3, [sp, #0]
 800ea74:	2300      	movs	r3, #0
 800ea76:	687a      	ldr	r2, [r7, #4]
 800ea78:	2100      	movs	r1, #0
 800ea7a:	6978      	ldr	r0, [r7, #20]
 800ea7c:	f7ff ff88 	bl	800e990 <xTimerGenericCommand>
 800ea80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ea82:	693b      	ldr	r3, [r7, #16]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d114      	bne.n	800eab2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ea88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea8c:	f383 8811 	msr	BASEPRI, r3
 800ea90:	f3bf 8f6f 	isb	sy
 800ea94:	f3bf 8f4f 	dsb	sy
 800ea98:	60fb      	str	r3, [r7, #12]
}
 800ea9a:	bf00      	nop
 800ea9c:	bf00      	nop
 800ea9e:	e7fd      	b.n	800ea9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eaa6:	f023 0301 	bic.w	r3, r3, #1
 800eaaa:	b2da      	uxtb	r2, r3
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	6a1b      	ldr	r3, [r3, #32]
 800eab6:	6978      	ldr	r0, [r7, #20]
 800eab8:	4798      	blx	r3
}
 800eaba:	bf00      	nop
 800eabc:	3718      	adds	r7, #24
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}
 800eac2:	bf00      	nop
 800eac4:	240010f4 	.word	0x240010f4

0800eac8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b084      	sub	sp, #16
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ead0:	f107 0308 	add.w	r3, r7, #8
 800ead4:	4618      	mov	r0, r3
 800ead6:	f000 f859 	bl	800eb8c <prvGetNextExpireTime>
 800eada:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eadc:	68bb      	ldr	r3, [r7, #8]
 800eade:	4619      	mov	r1, r3
 800eae0:	68f8      	ldr	r0, [r7, #12]
 800eae2:	f000 f805 	bl	800eaf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800eae6:	f000 f8d7 	bl	800ec98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eaea:	bf00      	nop
 800eaec:	e7f0      	b.n	800ead0 <prvTimerTask+0x8>
	...

0800eaf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b084      	sub	sp, #16
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800eafa:	f7ff f871 	bl	800dbe0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eafe:	f107 0308 	add.w	r3, r7, #8
 800eb02:	4618      	mov	r0, r3
 800eb04:	f000 f866 	bl	800ebd4 <prvSampleTimeNow>
 800eb08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800eb0a:	68bb      	ldr	r3, [r7, #8]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d130      	bne.n	800eb72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d10a      	bne.n	800eb2c <prvProcessTimerOrBlockTask+0x3c>
 800eb16:	687a      	ldr	r2, [r7, #4]
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d806      	bhi.n	800eb2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800eb1e:	f7ff f8a5 	bl	800dc6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800eb22:	68f9      	ldr	r1, [r7, #12]
 800eb24:	6878      	ldr	r0, [r7, #4]
 800eb26:	f7ff ff81 	bl	800ea2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800eb2a:	e024      	b.n	800eb76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d008      	beq.n	800eb44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800eb32:	4b13      	ldr	r3, [pc, #76]	@ (800eb80 <prvProcessTimerOrBlockTask+0x90>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d101      	bne.n	800eb40 <prvProcessTimerOrBlockTask+0x50>
 800eb3c:	2301      	movs	r3, #1
 800eb3e:	e000      	b.n	800eb42 <prvProcessTimerOrBlockTask+0x52>
 800eb40:	2300      	movs	r3, #0
 800eb42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800eb44:	4b0f      	ldr	r3, [pc, #60]	@ (800eb84 <prvProcessTimerOrBlockTask+0x94>)
 800eb46:	6818      	ldr	r0, [r3, #0]
 800eb48:	687a      	ldr	r2, [r7, #4]
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	1ad3      	subs	r3, r2, r3
 800eb4e:	683a      	ldr	r2, [r7, #0]
 800eb50:	4619      	mov	r1, r3
 800eb52:	f7fe fdad 	bl	800d6b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800eb56:	f7ff f889 	bl	800dc6c <xTaskResumeAll>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d10a      	bne.n	800eb76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800eb60:	4b09      	ldr	r3, [pc, #36]	@ (800eb88 <prvProcessTimerOrBlockTask+0x98>)
 800eb62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb66:	601a      	str	r2, [r3, #0]
 800eb68:	f3bf 8f4f 	dsb	sy
 800eb6c:	f3bf 8f6f 	isb	sy
}
 800eb70:	e001      	b.n	800eb76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800eb72:	f7ff f87b 	bl	800dc6c <xTaskResumeAll>
}
 800eb76:	bf00      	nop
 800eb78:	3710      	adds	r7, #16
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}
 800eb7e:	bf00      	nop
 800eb80:	240010f8 	.word	0x240010f8
 800eb84:	240010fc 	.word	0x240010fc
 800eb88:	e000ed04 	.word	0xe000ed04

0800eb8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800eb8c:	b480      	push	{r7}
 800eb8e:	b085      	sub	sp, #20
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800eb94:	4b0e      	ldr	r3, [pc, #56]	@ (800ebd0 <prvGetNextExpireTime+0x44>)
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d101      	bne.n	800eba2 <prvGetNextExpireTime+0x16>
 800eb9e:	2201      	movs	r2, #1
 800eba0:	e000      	b.n	800eba4 <prvGetNextExpireTime+0x18>
 800eba2:	2200      	movs	r2, #0
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d105      	bne.n	800ebbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ebb0:	4b07      	ldr	r3, [pc, #28]	@ (800ebd0 <prvGetNextExpireTime+0x44>)
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	68db      	ldr	r3, [r3, #12]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	60fb      	str	r3, [r7, #12]
 800ebba:	e001      	b.n	800ebc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
}
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	3714      	adds	r7, #20
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebcc:	4770      	bx	lr
 800ebce:	bf00      	nop
 800ebd0:	240010f4 	.word	0x240010f4

0800ebd4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b084      	sub	sp, #16
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ebdc:	f7ff f8e4 	bl	800dda8 <xTaskGetTickCount>
 800ebe0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ebe2:	4b0b      	ldr	r3, [pc, #44]	@ (800ec10 <prvSampleTimeNow+0x3c>)
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	68fa      	ldr	r2, [r7, #12]
 800ebe8:	429a      	cmp	r2, r3
 800ebea:	d205      	bcs.n	800ebf8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ebec:	f000 f93a 	bl	800ee64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	601a      	str	r2, [r3, #0]
 800ebf6:	e002      	b.n	800ebfe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ebfe:	4a04      	ldr	r2, [pc, #16]	@ (800ec10 <prvSampleTimeNow+0x3c>)
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ec04:	68fb      	ldr	r3, [r7, #12]
}
 800ec06:	4618      	mov	r0, r3
 800ec08:	3710      	adds	r7, #16
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
 800ec0e:	bf00      	nop
 800ec10:	24001104 	.word	0x24001104

0800ec14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b086      	sub	sp, #24
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	60f8      	str	r0, [r7, #12]
 800ec1c:	60b9      	str	r1, [r7, #8]
 800ec1e:	607a      	str	r2, [r7, #4]
 800ec20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ec22:	2300      	movs	r3, #0
 800ec24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	68ba      	ldr	r2, [r7, #8]
 800ec2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	68fa      	ldr	r2, [r7, #12]
 800ec30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ec32:	68ba      	ldr	r2, [r7, #8]
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	429a      	cmp	r2, r3
 800ec38:	d812      	bhi.n	800ec60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec3a:	687a      	ldr	r2, [r7, #4]
 800ec3c:	683b      	ldr	r3, [r7, #0]
 800ec3e:	1ad2      	subs	r2, r2, r3
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	699b      	ldr	r3, [r3, #24]
 800ec44:	429a      	cmp	r2, r3
 800ec46:	d302      	bcc.n	800ec4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ec48:	2301      	movs	r3, #1
 800ec4a:	617b      	str	r3, [r7, #20]
 800ec4c:	e01b      	b.n	800ec86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ec4e:	4b10      	ldr	r3, [pc, #64]	@ (800ec90 <prvInsertTimerInActiveList+0x7c>)
 800ec50:	681a      	ldr	r2, [r3, #0]
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	3304      	adds	r3, #4
 800ec56:	4619      	mov	r1, r3
 800ec58:	4610      	mov	r0, r2
 800ec5a:	f7fd fd6a 	bl	800c732 <vListInsert>
 800ec5e:	e012      	b.n	800ec86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ec60:	687a      	ldr	r2, [r7, #4]
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	429a      	cmp	r2, r3
 800ec66:	d206      	bcs.n	800ec76 <prvInsertTimerInActiveList+0x62>
 800ec68:	68ba      	ldr	r2, [r7, #8]
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d302      	bcc.n	800ec76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ec70:	2301      	movs	r3, #1
 800ec72:	617b      	str	r3, [r7, #20]
 800ec74:	e007      	b.n	800ec86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ec76:	4b07      	ldr	r3, [pc, #28]	@ (800ec94 <prvInsertTimerInActiveList+0x80>)
 800ec78:	681a      	ldr	r2, [r3, #0]
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	3304      	adds	r3, #4
 800ec7e:	4619      	mov	r1, r3
 800ec80:	4610      	mov	r0, r2
 800ec82:	f7fd fd56 	bl	800c732 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ec86:	697b      	ldr	r3, [r7, #20]
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3718      	adds	r7, #24
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	240010f8 	.word	0x240010f8
 800ec94:	240010f4 	.word	0x240010f4

0800ec98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b08e      	sub	sp, #56	@ 0x38
 800ec9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ec9e:	e0ce      	b.n	800ee3e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	da19      	bge.n	800ecda <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800eca6:	1d3b      	adds	r3, r7, #4
 800eca8:	3304      	adds	r3, #4
 800ecaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ecac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d10b      	bne.n	800ecca <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ecb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecb6:	f383 8811 	msr	BASEPRI, r3
 800ecba:	f3bf 8f6f 	isb	sy
 800ecbe:	f3bf 8f4f 	dsb	sy
 800ecc2:	61fb      	str	r3, [r7, #28]
}
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop
 800ecc8:	e7fd      	b.n	800ecc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ecca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecd0:	6850      	ldr	r0, [r2, #4]
 800ecd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecd4:	6892      	ldr	r2, [r2, #8]
 800ecd6:	4611      	mov	r1, r2
 800ecd8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	f2c0 80ae 	blt.w	800ee3e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ece6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ece8:	695b      	ldr	r3, [r3, #20]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d004      	beq.n	800ecf8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ecee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf0:	3304      	adds	r3, #4
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f7fd fd56 	bl	800c7a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ecf8:	463b      	mov	r3, r7
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	f7ff ff6a 	bl	800ebd4 <prvSampleTimeNow>
 800ed00:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2b09      	cmp	r3, #9
 800ed06:	f200 8097 	bhi.w	800ee38 <prvProcessReceivedCommands+0x1a0>
 800ed0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ed10 <prvProcessReceivedCommands+0x78>)
 800ed0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed10:	0800ed39 	.word	0x0800ed39
 800ed14:	0800ed39 	.word	0x0800ed39
 800ed18:	0800ed39 	.word	0x0800ed39
 800ed1c:	0800edaf 	.word	0x0800edaf
 800ed20:	0800edc3 	.word	0x0800edc3
 800ed24:	0800ee0f 	.word	0x0800ee0f
 800ed28:	0800ed39 	.word	0x0800ed39
 800ed2c:	0800ed39 	.word	0x0800ed39
 800ed30:	0800edaf 	.word	0x0800edaf
 800ed34:	0800edc3 	.word	0x0800edc3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ed38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed3e:	f043 0301 	orr.w	r3, r3, #1
 800ed42:	b2da      	uxtb	r2, r3
 800ed44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ed4a:	68ba      	ldr	r2, [r7, #8]
 800ed4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed4e:	699b      	ldr	r3, [r3, #24]
 800ed50:	18d1      	adds	r1, r2, r3
 800ed52:	68bb      	ldr	r3, [r7, #8]
 800ed54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed58:	f7ff ff5c 	bl	800ec14 <prvInsertTimerInActiveList>
 800ed5c:	4603      	mov	r3, r0
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d06c      	beq.n	800ee3c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ed62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed64:	6a1b      	ldr	r3, [r3, #32]
 800ed66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed70:	f003 0304 	and.w	r3, r3, #4
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d061      	beq.n	800ee3c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ed78:	68ba      	ldr	r2, [r7, #8]
 800ed7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed7c:	699b      	ldr	r3, [r3, #24]
 800ed7e:	441a      	add	r2, r3
 800ed80:	2300      	movs	r3, #0
 800ed82:	9300      	str	r3, [sp, #0]
 800ed84:	2300      	movs	r3, #0
 800ed86:	2100      	movs	r1, #0
 800ed88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed8a:	f7ff fe01 	bl	800e990 <xTimerGenericCommand>
 800ed8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ed90:	6a3b      	ldr	r3, [r7, #32]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d152      	bne.n	800ee3c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ed96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed9a:	f383 8811 	msr	BASEPRI, r3
 800ed9e:	f3bf 8f6f 	isb	sy
 800eda2:	f3bf 8f4f 	dsb	sy
 800eda6:	61bb      	str	r3, [r7, #24]
}
 800eda8:	bf00      	nop
 800edaa:	bf00      	nop
 800edac:	e7fd      	b.n	800edaa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800edae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800edb4:	f023 0301 	bic.w	r3, r3, #1
 800edb8:	b2da      	uxtb	r2, r3
 800edba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800edc0:	e03d      	b.n	800ee3e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800edc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800edc8:	f043 0301 	orr.w	r3, r3, #1
 800edcc:	b2da      	uxtb	r2, r3
 800edce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edd0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800edd4:	68ba      	ldr	r2, [r7, #8]
 800edd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edd8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800edda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eddc:	699b      	ldr	r3, [r3, #24]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d10b      	bne.n	800edfa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ede2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ede6:	f383 8811 	msr	BASEPRI, r3
 800edea:	f3bf 8f6f 	isb	sy
 800edee:	f3bf 8f4f 	dsb	sy
 800edf2:	617b      	str	r3, [r7, #20]
}
 800edf4:	bf00      	nop
 800edf6:	bf00      	nop
 800edf8:	e7fd      	b.n	800edf6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800edfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edfc:	699a      	ldr	r2, [r3, #24]
 800edfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee00:	18d1      	adds	r1, r2, r3
 800ee02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ee08:	f7ff ff04 	bl	800ec14 <prvInsertTimerInActiveList>
					break;
 800ee0c:	e017      	b.n	800ee3e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ee0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee14:	f003 0302 	and.w	r3, r3, #2
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d103      	bne.n	800ee24 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ee1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ee1e:	f000 fccf 	bl	800f7c0 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ee22:	e00c      	b.n	800ee3e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ee24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee2a:	f023 0301 	bic.w	r3, r3, #1
 800ee2e:	b2da      	uxtb	r2, r3
 800ee30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ee36:	e002      	b.n	800ee3e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ee38:	bf00      	nop
 800ee3a:	e000      	b.n	800ee3e <prvProcessReceivedCommands+0x1a6>
					break;
 800ee3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ee3e:	4b08      	ldr	r3, [pc, #32]	@ (800ee60 <prvProcessReceivedCommands+0x1c8>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	1d39      	adds	r1, r7, #4
 800ee44:	2200      	movs	r2, #0
 800ee46:	4618      	mov	r0, r3
 800ee48:	f7fe f880 	bl	800cf4c <xQueueReceive>
 800ee4c:	4603      	mov	r3, r0
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	f47f af26 	bne.w	800eca0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ee54:	bf00      	nop
 800ee56:	bf00      	nop
 800ee58:	3730      	adds	r7, #48	@ 0x30
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	bd80      	pop	{r7, pc}
 800ee5e:	bf00      	nop
 800ee60:	240010fc 	.word	0x240010fc

0800ee64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b088      	sub	sp, #32
 800ee68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ee6a:	e049      	b.n	800ef00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ee6c:	4b2e      	ldr	r3, [pc, #184]	@ (800ef28 <prvSwitchTimerLists+0xc4>)
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	68db      	ldr	r3, [r3, #12]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee76:	4b2c      	ldr	r3, [pc, #176]	@ (800ef28 <prvSwitchTimerLists+0xc4>)
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	68db      	ldr	r3, [r3, #12]
 800ee7c:	68db      	ldr	r3, [r3, #12]
 800ee7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	3304      	adds	r3, #4
 800ee84:	4618      	mov	r0, r3
 800ee86:	f7fd fc8d 	bl	800c7a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	6a1b      	ldr	r3, [r3, #32]
 800ee8e:	68f8      	ldr	r0, [r7, #12]
 800ee90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee98:	f003 0304 	and.w	r3, r3, #4
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d02f      	beq.n	800ef00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	699b      	ldr	r3, [r3, #24]
 800eea4:	693a      	ldr	r2, [r7, #16]
 800eea6:	4413      	add	r3, r2
 800eea8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eeaa:	68ba      	ldr	r2, [r7, #8]
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	429a      	cmp	r2, r3
 800eeb0:	d90e      	bls.n	800eed0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	68ba      	ldr	r2, [r7, #8]
 800eeb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	68fa      	ldr	r2, [r7, #12]
 800eebc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eebe:	4b1a      	ldr	r3, [pc, #104]	@ (800ef28 <prvSwitchTimerLists+0xc4>)
 800eec0:	681a      	ldr	r2, [r3, #0]
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	3304      	adds	r3, #4
 800eec6:	4619      	mov	r1, r3
 800eec8:	4610      	mov	r0, r2
 800eeca:	f7fd fc32 	bl	800c732 <vListInsert>
 800eece:	e017      	b.n	800ef00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eed0:	2300      	movs	r3, #0
 800eed2:	9300      	str	r3, [sp, #0]
 800eed4:	2300      	movs	r3, #0
 800eed6:	693a      	ldr	r2, [r7, #16]
 800eed8:	2100      	movs	r1, #0
 800eeda:	68f8      	ldr	r0, [r7, #12]
 800eedc:	f7ff fd58 	bl	800e990 <xTimerGenericCommand>
 800eee0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d10b      	bne.n	800ef00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800eee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeec:	f383 8811 	msr	BASEPRI, r3
 800eef0:	f3bf 8f6f 	isb	sy
 800eef4:	f3bf 8f4f 	dsb	sy
 800eef8:	603b      	str	r3, [r7, #0]
}
 800eefa:	bf00      	nop
 800eefc:	bf00      	nop
 800eefe:	e7fd      	b.n	800eefc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ef00:	4b09      	ldr	r3, [pc, #36]	@ (800ef28 <prvSwitchTimerLists+0xc4>)
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d1b0      	bne.n	800ee6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ef0a:	4b07      	ldr	r3, [pc, #28]	@ (800ef28 <prvSwitchTimerLists+0xc4>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ef10:	4b06      	ldr	r3, [pc, #24]	@ (800ef2c <prvSwitchTimerLists+0xc8>)
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	4a04      	ldr	r2, [pc, #16]	@ (800ef28 <prvSwitchTimerLists+0xc4>)
 800ef16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ef18:	4a04      	ldr	r2, [pc, #16]	@ (800ef2c <prvSwitchTimerLists+0xc8>)
 800ef1a:	697b      	ldr	r3, [r7, #20]
 800ef1c:	6013      	str	r3, [r2, #0]
}
 800ef1e:	bf00      	nop
 800ef20:	3718      	adds	r7, #24
 800ef22:	46bd      	mov	sp, r7
 800ef24:	bd80      	pop	{r7, pc}
 800ef26:	bf00      	nop
 800ef28:	240010f4 	.word	0x240010f4
 800ef2c:	240010f8 	.word	0x240010f8

0800ef30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ef36:	f000 f96f 	bl	800f218 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ef3a:	4b15      	ldr	r3, [pc, #84]	@ (800ef90 <prvCheckForValidListAndQueue+0x60>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d120      	bne.n	800ef84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ef42:	4814      	ldr	r0, [pc, #80]	@ (800ef94 <prvCheckForValidListAndQueue+0x64>)
 800ef44:	f7fd fba4 	bl	800c690 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ef48:	4813      	ldr	r0, [pc, #76]	@ (800ef98 <prvCheckForValidListAndQueue+0x68>)
 800ef4a:	f7fd fba1 	bl	800c690 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ef4e:	4b13      	ldr	r3, [pc, #76]	@ (800ef9c <prvCheckForValidListAndQueue+0x6c>)
 800ef50:	4a10      	ldr	r2, [pc, #64]	@ (800ef94 <prvCheckForValidListAndQueue+0x64>)
 800ef52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ef54:	4b12      	ldr	r3, [pc, #72]	@ (800efa0 <prvCheckForValidListAndQueue+0x70>)
 800ef56:	4a10      	ldr	r2, [pc, #64]	@ (800ef98 <prvCheckForValidListAndQueue+0x68>)
 800ef58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ef5a:	2300      	movs	r3, #0
 800ef5c:	9300      	str	r3, [sp, #0]
 800ef5e:	4b11      	ldr	r3, [pc, #68]	@ (800efa4 <prvCheckForValidListAndQueue+0x74>)
 800ef60:	4a11      	ldr	r2, [pc, #68]	@ (800efa8 <prvCheckForValidListAndQueue+0x78>)
 800ef62:	2110      	movs	r1, #16
 800ef64:	200a      	movs	r0, #10
 800ef66:	f7fd fcb1 	bl	800c8cc <xQueueGenericCreateStatic>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	4a08      	ldr	r2, [pc, #32]	@ (800ef90 <prvCheckForValidListAndQueue+0x60>)
 800ef6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ef70:	4b07      	ldr	r3, [pc, #28]	@ (800ef90 <prvCheckForValidListAndQueue+0x60>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d005      	beq.n	800ef84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ef78:	4b05      	ldr	r3, [pc, #20]	@ (800ef90 <prvCheckForValidListAndQueue+0x60>)
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	490b      	ldr	r1, [pc, #44]	@ (800efac <prvCheckForValidListAndQueue+0x7c>)
 800ef7e:	4618      	mov	r0, r3
 800ef80:	f7fe fb42 	bl	800d608 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ef84:	f000 f97a 	bl	800f27c <vPortExitCritical>
}
 800ef88:	bf00      	nop
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bd80      	pop	{r7, pc}
 800ef8e:	bf00      	nop
 800ef90:	240010fc 	.word	0x240010fc
 800ef94:	240010cc 	.word	0x240010cc
 800ef98:	240010e0 	.word	0x240010e0
 800ef9c:	240010f4 	.word	0x240010f4
 800efa0:	240010f8 	.word	0x240010f8
 800efa4:	240011a8 	.word	0x240011a8
 800efa8:	24001108 	.word	0x24001108
 800efac:	08014528 	.word	0x08014528

0800efb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800efb0:	b480      	push	{r7}
 800efb2:	b085      	sub	sp, #20
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	60f8      	str	r0, [r7, #12]
 800efb8:	60b9      	str	r1, [r7, #8]
 800efba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	3b04      	subs	r3, #4
 800efc0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800efc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	3b04      	subs	r3, #4
 800efce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800efd0:	68bb      	ldr	r3, [r7, #8]
 800efd2:	f023 0201 	bic.w	r2, r3, #1
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	3b04      	subs	r3, #4
 800efde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800efe0:	4a0c      	ldr	r2, [pc, #48]	@ (800f014 <pxPortInitialiseStack+0x64>)
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	3b14      	subs	r3, #20
 800efea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800efec:	687a      	ldr	r2, [r7, #4]
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	3b04      	subs	r3, #4
 800eff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	f06f 0202 	mvn.w	r2, #2
 800effe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	3b20      	subs	r3, #32
 800f004:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f006:	68fb      	ldr	r3, [r7, #12]
}
 800f008:	4618      	mov	r0, r3
 800f00a:	3714      	adds	r7, #20
 800f00c:	46bd      	mov	sp, r7
 800f00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f012:	4770      	bx	lr
 800f014:	0800f019 	.word	0x0800f019

0800f018 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f018:	b480      	push	{r7}
 800f01a:	b085      	sub	sp, #20
 800f01c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f01e:	2300      	movs	r3, #0
 800f020:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f022:	4b13      	ldr	r3, [pc, #76]	@ (800f070 <prvTaskExitError+0x58>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f02a:	d00b      	beq.n	800f044 <prvTaskExitError+0x2c>
	__asm volatile
 800f02c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f030:	f383 8811 	msr	BASEPRI, r3
 800f034:	f3bf 8f6f 	isb	sy
 800f038:	f3bf 8f4f 	dsb	sy
 800f03c:	60fb      	str	r3, [r7, #12]
}
 800f03e:	bf00      	nop
 800f040:	bf00      	nop
 800f042:	e7fd      	b.n	800f040 <prvTaskExitError+0x28>
	__asm volatile
 800f044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f048:	f383 8811 	msr	BASEPRI, r3
 800f04c:	f3bf 8f6f 	isb	sy
 800f050:	f3bf 8f4f 	dsb	sy
 800f054:	60bb      	str	r3, [r7, #8]
}
 800f056:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f058:	bf00      	nop
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d0fc      	beq.n	800f05a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f060:	bf00      	nop
 800f062:	bf00      	nop
 800f064:	3714      	adds	r7, #20
 800f066:	46bd      	mov	sp, r7
 800f068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop
 800f070:	24000010 	.word	0x24000010
	...

0800f080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f080:	4b07      	ldr	r3, [pc, #28]	@ (800f0a0 <pxCurrentTCBConst2>)
 800f082:	6819      	ldr	r1, [r3, #0]
 800f084:	6808      	ldr	r0, [r1, #0]
 800f086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f08a:	f380 8809 	msr	PSP, r0
 800f08e:	f3bf 8f6f 	isb	sy
 800f092:	f04f 0000 	mov.w	r0, #0
 800f096:	f380 8811 	msr	BASEPRI, r0
 800f09a:	4770      	bx	lr
 800f09c:	f3af 8000 	nop.w

0800f0a0 <pxCurrentTCBConst2>:
 800f0a0:	24000bcc 	.word	0x24000bcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f0a4:	bf00      	nop
 800f0a6:	bf00      	nop

0800f0a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f0a8:	4808      	ldr	r0, [pc, #32]	@ (800f0cc <prvPortStartFirstTask+0x24>)
 800f0aa:	6800      	ldr	r0, [r0, #0]
 800f0ac:	6800      	ldr	r0, [r0, #0]
 800f0ae:	f380 8808 	msr	MSP, r0
 800f0b2:	f04f 0000 	mov.w	r0, #0
 800f0b6:	f380 8814 	msr	CONTROL, r0
 800f0ba:	b662      	cpsie	i
 800f0bc:	b661      	cpsie	f
 800f0be:	f3bf 8f4f 	dsb	sy
 800f0c2:	f3bf 8f6f 	isb	sy
 800f0c6:	df00      	svc	0
 800f0c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f0ca:	bf00      	nop
 800f0cc:	e000ed08 	.word	0xe000ed08

0800f0d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b086      	sub	sp, #24
 800f0d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f0d6:	4b47      	ldr	r3, [pc, #284]	@ (800f1f4 <xPortStartScheduler+0x124>)
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	4a47      	ldr	r2, [pc, #284]	@ (800f1f8 <xPortStartScheduler+0x128>)
 800f0dc:	4293      	cmp	r3, r2
 800f0de:	d10b      	bne.n	800f0f8 <xPortStartScheduler+0x28>
	__asm volatile
 800f0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0e4:	f383 8811 	msr	BASEPRI, r3
 800f0e8:	f3bf 8f6f 	isb	sy
 800f0ec:	f3bf 8f4f 	dsb	sy
 800f0f0:	613b      	str	r3, [r7, #16]
}
 800f0f2:	bf00      	nop
 800f0f4:	bf00      	nop
 800f0f6:	e7fd      	b.n	800f0f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f0f8:	4b3e      	ldr	r3, [pc, #248]	@ (800f1f4 <xPortStartScheduler+0x124>)
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4a3f      	ldr	r2, [pc, #252]	@ (800f1fc <xPortStartScheduler+0x12c>)
 800f0fe:	4293      	cmp	r3, r2
 800f100:	d10b      	bne.n	800f11a <xPortStartScheduler+0x4a>
	__asm volatile
 800f102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f106:	f383 8811 	msr	BASEPRI, r3
 800f10a:	f3bf 8f6f 	isb	sy
 800f10e:	f3bf 8f4f 	dsb	sy
 800f112:	60fb      	str	r3, [r7, #12]
}
 800f114:	bf00      	nop
 800f116:	bf00      	nop
 800f118:	e7fd      	b.n	800f116 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f11a:	4b39      	ldr	r3, [pc, #228]	@ (800f200 <xPortStartScheduler+0x130>)
 800f11c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	b2db      	uxtb	r3, r3
 800f124:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	22ff      	movs	r2, #255	@ 0xff
 800f12a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f12c:	697b      	ldr	r3, [r7, #20]
 800f12e:	781b      	ldrb	r3, [r3, #0]
 800f130:	b2db      	uxtb	r3, r3
 800f132:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f134:	78fb      	ldrb	r3, [r7, #3]
 800f136:	b2db      	uxtb	r3, r3
 800f138:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f13c:	b2da      	uxtb	r2, r3
 800f13e:	4b31      	ldr	r3, [pc, #196]	@ (800f204 <xPortStartScheduler+0x134>)
 800f140:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f142:	4b31      	ldr	r3, [pc, #196]	@ (800f208 <xPortStartScheduler+0x138>)
 800f144:	2207      	movs	r2, #7
 800f146:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f148:	e009      	b.n	800f15e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f14a:	4b2f      	ldr	r3, [pc, #188]	@ (800f208 <xPortStartScheduler+0x138>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	3b01      	subs	r3, #1
 800f150:	4a2d      	ldr	r2, [pc, #180]	@ (800f208 <xPortStartScheduler+0x138>)
 800f152:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f154:	78fb      	ldrb	r3, [r7, #3]
 800f156:	b2db      	uxtb	r3, r3
 800f158:	005b      	lsls	r3, r3, #1
 800f15a:	b2db      	uxtb	r3, r3
 800f15c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f15e:	78fb      	ldrb	r3, [r7, #3]
 800f160:	b2db      	uxtb	r3, r3
 800f162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f166:	2b80      	cmp	r3, #128	@ 0x80
 800f168:	d0ef      	beq.n	800f14a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f16a:	4b27      	ldr	r3, [pc, #156]	@ (800f208 <xPortStartScheduler+0x138>)
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	f1c3 0307 	rsb	r3, r3, #7
 800f172:	2b04      	cmp	r3, #4
 800f174:	d00b      	beq.n	800f18e <xPortStartScheduler+0xbe>
	__asm volatile
 800f176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f17a:	f383 8811 	msr	BASEPRI, r3
 800f17e:	f3bf 8f6f 	isb	sy
 800f182:	f3bf 8f4f 	dsb	sy
 800f186:	60bb      	str	r3, [r7, #8]
}
 800f188:	bf00      	nop
 800f18a:	bf00      	nop
 800f18c:	e7fd      	b.n	800f18a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f18e:	4b1e      	ldr	r3, [pc, #120]	@ (800f208 <xPortStartScheduler+0x138>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	021b      	lsls	r3, r3, #8
 800f194:	4a1c      	ldr	r2, [pc, #112]	@ (800f208 <xPortStartScheduler+0x138>)
 800f196:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f198:	4b1b      	ldr	r3, [pc, #108]	@ (800f208 <xPortStartScheduler+0x138>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f1a0:	4a19      	ldr	r2, [pc, #100]	@ (800f208 <xPortStartScheduler+0x138>)
 800f1a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	b2da      	uxtb	r2, r3
 800f1a8:	697b      	ldr	r3, [r7, #20]
 800f1aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f1ac:	4b17      	ldr	r3, [pc, #92]	@ (800f20c <xPortStartScheduler+0x13c>)
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	4a16      	ldr	r2, [pc, #88]	@ (800f20c <xPortStartScheduler+0x13c>)
 800f1b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f1b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f1b8:	4b14      	ldr	r3, [pc, #80]	@ (800f20c <xPortStartScheduler+0x13c>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	4a13      	ldr	r2, [pc, #76]	@ (800f20c <xPortStartScheduler+0x13c>)
 800f1be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f1c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f1c4:	f000 f9a6 	bl	800f514 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f1c8:	4b11      	ldr	r3, [pc, #68]	@ (800f210 <xPortStartScheduler+0x140>)
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f1ce:	f000 f9dd 	bl	800f58c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f1d2:	4b10      	ldr	r3, [pc, #64]	@ (800f214 <xPortStartScheduler+0x144>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	4a0f      	ldr	r2, [pc, #60]	@ (800f214 <xPortStartScheduler+0x144>)
 800f1d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f1dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f1de:	f7ff ff63 	bl	800f0a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f1e2:	f7fe fed3 	bl	800df8c <vTaskSwitchContext>
	prvTaskExitError();
 800f1e6:	f7ff ff17 	bl	800f018 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f1ea:	2300      	movs	r3, #0
}
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	3718      	adds	r7, #24
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd80      	pop	{r7, pc}
 800f1f4:	e000ed00 	.word	0xe000ed00
 800f1f8:	410fc271 	.word	0x410fc271
 800f1fc:	410fc270 	.word	0x410fc270
 800f200:	e000e400 	.word	0xe000e400
 800f204:	24001204 	.word	0x24001204
 800f208:	24001208 	.word	0x24001208
 800f20c:	e000ed20 	.word	0xe000ed20
 800f210:	24000010 	.word	0x24000010
 800f214:	e000ef34 	.word	0xe000ef34

0800f218 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f218:	b480      	push	{r7}
 800f21a:	b083      	sub	sp, #12
 800f21c:	af00      	add	r7, sp, #0
	__asm volatile
 800f21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f222:	f383 8811 	msr	BASEPRI, r3
 800f226:	f3bf 8f6f 	isb	sy
 800f22a:	f3bf 8f4f 	dsb	sy
 800f22e:	607b      	str	r3, [r7, #4]
}
 800f230:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f232:	4b10      	ldr	r3, [pc, #64]	@ (800f274 <vPortEnterCritical+0x5c>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	3301      	adds	r3, #1
 800f238:	4a0e      	ldr	r2, [pc, #56]	@ (800f274 <vPortEnterCritical+0x5c>)
 800f23a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f23c:	4b0d      	ldr	r3, [pc, #52]	@ (800f274 <vPortEnterCritical+0x5c>)
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	2b01      	cmp	r3, #1
 800f242:	d110      	bne.n	800f266 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f244:	4b0c      	ldr	r3, [pc, #48]	@ (800f278 <vPortEnterCritical+0x60>)
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	b2db      	uxtb	r3, r3
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d00b      	beq.n	800f266 <vPortEnterCritical+0x4e>
	__asm volatile
 800f24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f252:	f383 8811 	msr	BASEPRI, r3
 800f256:	f3bf 8f6f 	isb	sy
 800f25a:	f3bf 8f4f 	dsb	sy
 800f25e:	603b      	str	r3, [r7, #0]
}
 800f260:	bf00      	nop
 800f262:	bf00      	nop
 800f264:	e7fd      	b.n	800f262 <vPortEnterCritical+0x4a>
	}
}
 800f266:	bf00      	nop
 800f268:	370c      	adds	r7, #12
 800f26a:	46bd      	mov	sp, r7
 800f26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f270:	4770      	bx	lr
 800f272:	bf00      	nop
 800f274:	24000010 	.word	0x24000010
 800f278:	e000ed04 	.word	0xe000ed04

0800f27c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f27c:	b480      	push	{r7}
 800f27e:	b083      	sub	sp, #12
 800f280:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f282:	4b12      	ldr	r3, [pc, #72]	@ (800f2cc <vPortExitCritical+0x50>)
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d10b      	bne.n	800f2a2 <vPortExitCritical+0x26>
	__asm volatile
 800f28a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f28e:	f383 8811 	msr	BASEPRI, r3
 800f292:	f3bf 8f6f 	isb	sy
 800f296:	f3bf 8f4f 	dsb	sy
 800f29a:	607b      	str	r3, [r7, #4]
}
 800f29c:	bf00      	nop
 800f29e:	bf00      	nop
 800f2a0:	e7fd      	b.n	800f29e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f2a2:	4b0a      	ldr	r3, [pc, #40]	@ (800f2cc <vPortExitCritical+0x50>)
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	3b01      	subs	r3, #1
 800f2a8:	4a08      	ldr	r2, [pc, #32]	@ (800f2cc <vPortExitCritical+0x50>)
 800f2aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f2ac:	4b07      	ldr	r3, [pc, #28]	@ (800f2cc <vPortExitCritical+0x50>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d105      	bne.n	800f2c0 <vPortExitCritical+0x44>
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f2b8:	683b      	ldr	r3, [r7, #0]
 800f2ba:	f383 8811 	msr	BASEPRI, r3
}
 800f2be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f2c0:	bf00      	nop
 800f2c2:	370c      	adds	r7, #12
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ca:	4770      	bx	lr
 800f2cc:	24000010 	.word	0x24000010

0800f2d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f2d0:	f3ef 8009 	mrs	r0, PSP
 800f2d4:	f3bf 8f6f 	isb	sy
 800f2d8:	4b15      	ldr	r3, [pc, #84]	@ (800f330 <pxCurrentTCBConst>)
 800f2da:	681a      	ldr	r2, [r3, #0]
 800f2dc:	f01e 0f10 	tst.w	lr, #16
 800f2e0:	bf08      	it	eq
 800f2e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f2e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2ea:	6010      	str	r0, [r2, #0]
 800f2ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f2f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f2f4:	f380 8811 	msr	BASEPRI, r0
 800f2f8:	f3bf 8f4f 	dsb	sy
 800f2fc:	f3bf 8f6f 	isb	sy
 800f300:	f7fe fe44 	bl	800df8c <vTaskSwitchContext>
 800f304:	f04f 0000 	mov.w	r0, #0
 800f308:	f380 8811 	msr	BASEPRI, r0
 800f30c:	bc09      	pop	{r0, r3}
 800f30e:	6819      	ldr	r1, [r3, #0]
 800f310:	6808      	ldr	r0, [r1, #0]
 800f312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f316:	f01e 0f10 	tst.w	lr, #16
 800f31a:	bf08      	it	eq
 800f31c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f320:	f380 8809 	msr	PSP, r0
 800f324:	f3bf 8f6f 	isb	sy
 800f328:	4770      	bx	lr
 800f32a:	bf00      	nop
 800f32c:	f3af 8000 	nop.w

0800f330 <pxCurrentTCBConst>:
 800f330:	24000bcc 	.word	0x24000bcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f334:	bf00      	nop
 800f336:	bf00      	nop

0800f338 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b082      	sub	sp, #8
 800f33c:	af00      	add	r7, sp, #0
	__asm volatile
 800f33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f342:	f383 8811 	msr	BASEPRI, r3
 800f346:	f3bf 8f6f 	isb	sy
 800f34a:	f3bf 8f4f 	dsb	sy
 800f34e:	607b      	str	r3, [r7, #4]
}
 800f350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f352:	f7fe fd61 	bl	800de18 <xTaskIncrementTick>
 800f356:	4603      	mov	r3, r0
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d003      	beq.n	800f364 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f35c:	4b06      	ldr	r3, [pc, #24]	@ (800f378 <xPortSysTickHandler+0x40>)
 800f35e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f362:	601a      	str	r2, [r3, #0]
 800f364:	2300      	movs	r3, #0
 800f366:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	f383 8811 	msr	BASEPRI, r3
}
 800f36e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f370:	bf00      	nop
 800f372:	3708      	adds	r7, #8
 800f374:	46bd      	mov	sp, r7
 800f376:	bd80      	pop	{r7, pc}
 800f378:	e000ed04 	.word	0xe000ed04

0800f37c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b088      	sub	sp, #32
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800f384:	4b5d      	ldr	r3, [pc, #372]	@ (800f4fc <vPortSuppressTicksAndSleep+0x180>)
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	429a      	cmp	r2, r3
 800f38c:	d902      	bls.n	800f394 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800f38e:	4b5b      	ldr	r3, [pc, #364]	@ (800f4fc <vPortSuppressTicksAndSleep+0x180>)
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800f394:	4b5a      	ldr	r3, [pc, #360]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	4a59      	ldr	r2, [pc, #356]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f39a:	f023 0301 	bic.w	r3, r3, #1
 800f39e:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800f3a0:	4b58      	ldr	r3, [pc, #352]	@ (800f504 <vPortSuppressTicksAndSleep+0x188>)
 800f3a2:	681a      	ldr	r2, [r3, #0]
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	3b01      	subs	r3, #1
 800f3a8:	4957      	ldr	r1, [pc, #348]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f3aa:	6809      	ldr	r1, [r1, #0]
 800f3ac:	fb01 f303 	mul.w	r3, r1, r3
 800f3b0:	4413      	add	r3, r2
 800f3b2:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800f3b4:	4b55      	ldr	r3, [pc, #340]	@ (800f50c <vPortSuppressTicksAndSleep+0x190>)
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	69fa      	ldr	r2, [r7, #28]
 800f3ba:	429a      	cmp	r2, r3
 800f3bc:	d904      	bls.n	800f3c8 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800f3be:	4b53      	ldr	r3, [pc, #332]	@ (800f50c <vPortSuppressTicksAndSleep+0x190>)
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	69fa      	ldr	r2, [r7, #28]
 800f3c4:	1ad3      	subs	r3, r2, r3
 800f3c6:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800f3c8:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800f3ca:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800f3ce:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800f3d2:	f7fe ffbf 	bl	800e354 <eTaskConfirmSleepModeStatus>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d110      	bne.n	800f3fe <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800f3dc:	4b49      	ldr	r3, [pc, #292]	@ (800f504 <vPortSuppressTicksAndSleep+0x188>)
 800f3de:	4a4c      	ldr	r2, [pc, #304]	@ (800f510 <vPortSuppressTicksAndSleep+0x194>)
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f3e4:	4b46      	ldr	r3, [pc, #280]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	4a45      	ldr	r2, [pc, #276]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f3ea:	f043 0301 	orr.w	r3, r3, #1
 800f3ee:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800f3f0:	4b45      	ldr	r3, [pc, #276]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	4a46      	ldr	r2, [pc, #280]	@ (800f510 <vPortSuppressTicksAndSleep+0x194>)
 800f3f6:	3b01      	subs	r3, #1
 800f3f8:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800f3fa:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800f3fc:	e079      	b.n	800f4f2 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800f3fe:	4a44      	ldr	r2, [pc, #272]	@ (800f510 <vPortSuppressTicksAndSleep+0x194>)
 800f400:	69fb      	ldr	r3, [r7, #28]
 800f402:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f404:	4b3f      	ldr	r3, [pc, #252]	@ (800f504 <vPortSuppressTicksAndSleep+0x188>)
 800f406:	2200      	movs	r2, #0
 800f408:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f40a:	4b3d      	ldr	r3, [pc, #244]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	4a3c      	ldr	r2, [pc, #240]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f410:	f043 0301 	orr.w	r3, r3, #1
 800f414:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 800f41a:	2300      	movs	r3, #0
 800f41c:	613b      	str	r3, [r7, #16]
 800f41e:	6938      	ldr	r0, [r7, #16]
 800f420:	f7f1 fd12 	bl	8000e48 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800f424:	693b      	ldr	r3, [r7, #16]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d004      	beq.n	800f434 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800f42a:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800f42e:	bf30      	wfi
				__asm volatile( "isb" );
 800f430:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	f7f1 fd11 	bl	8000e5c <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800f43a:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800f43c:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800f440:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800f444:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800f446:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800f44a:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800f44e:	4b2c      	ldr	r3, [pc, #176]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f450:	2206      	movs	r2, #6
 800f452:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800f454:	4b2a      	ldr	r3, [pc, #168]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d01d      	beq.n	800f49c <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800f460:	4b29      	ldr	r3, [pc, #164]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f462:	681a      	ldr	r2, [r3, #0]
 800f464:	4b27      	ldr	r3, [pc, #156]	@ (800f504 <vPortSuppressTicksAndSleep+0x188>)
 800f466:	6819      	ldr	r1, [r3, #0]
 800f468:	69fb      	ldr	r3, [r7, #28]
 800f46a:	1acb      	subs	r3, r1, r3
 800f46c:	4413      	add	r3, r2
 800f46e:	3b01      	subs	r3, #1
 800f470:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800f472:	4b26      	ldr	r3, [pc, #152]	@ (800f50c <vPortSuppressTicksAndSleep+0x190>)
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	697a      	ldr	r2, [r7, #20]
 800f478:	429a      	cmp	r2, r3
 800f47a:	d304      	bcc.n	800f486 <vPortSuppressTicksAndSleep+0x10a>
 800f47c:	4b22      	ldr	r3, [pc, #136]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	697a      	ldr	r2, [r7, #20]
 800f482:	429a      	cmp	r2, r3
 800f484:	d903      	bls.n	800f48e <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800f486:	4b20      	ldr	r3, [pc, #128]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	3b01      	subs	r3, #1
 800f48c:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800f48e:	4a20      	ldr	r2, [pc, #128]	@ (800f510 <vPortSuppressTicksAndSleep+0x194>)
 800f490:	697b      	ldr	r3, [r7, #20]
 800f492:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	3b01      	subs	r3, #1
 800f498:	61bb      	str	r3, [r7, #24]
 800f49a:	e018      	b.n	800f4ce <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800f49c:	4b1a      	ldr	r3, [pc, #104]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	687a      	ldr	r2, [r7, #4]
 800f4a2:	fb03 f202 	mul.w	r2, r3, r2
 800f4a6:	4b17      	ldr	r3, [pc, #92]	@ (800f504 <vPortSuppressTicksAndSleep+0x188>)
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	1ad3      	subs	r3, r2, r3
 800f4ac:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800f4ae:	4b16      	ldr	r3, [pc, #88]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	68fa      	ldr	r2, [r7, #12]
 800f4b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4b8:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800f4ba:	69bb      	ldr	r3, [r7, #24]
 800f4bc:	3301      	adds	r3, #1
 800f4be:	4a12      	ldr	r2, [pc, #72]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f4c0:	6812      	ldr	r2, [r2, #0]
 800f4c2:	fb03 f202 	mul.w	r2, r3, r2
 800f4c6:	4912      	ldr	r1, [pc, #72]	@ (800f510 <vPortSuppressTicksAndSleep+0x194>)
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	1ad3      	subs	r3, r2, r3
 800f4cc:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f4ce:	4b0d      	ldr	r3, [pc, #52]	@ (800f504 <vPortSuppressTicksAndSleep+0x188>)
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	4a09      	ldr	r2, [pc, #36]	@ (800f500 <vPortSuppressTicksAndSleep+0x184>)
 800f4da:	f043 0301 	orr.w	r3, r3, #1
 800f4de:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800f4e0:	69b8      	ldr	r0, [r7, #24]
 800f4e2:	f7fe fc71 	bl	800ddc8 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800f4e6:	4b08      	ldr	r3, [pc, #32]	@ (800f508 <vPortSuppressTicksAndSleep+0x18c>)
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	4a09      	ldr	r2, [pc, #36]	@ (800f510 <vPortSuppressTicksAndSleep+0x194>)
 800f4ec:	3b01      	subs	r3, #1
 800f4ee:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800f4f0:	b662      	cpsie	i
	}
 800f4f2:	bf00      	nop
 800f4f4:	3720      	adds	r7, #32
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	bd80      	pop	{r7, pc}
 800f4fa:	bf00      	nop
 800f4fc:	240011fc 	.word	0x240011fc
 800f500:	e000e010 	.word	0xe000e010
 800f504:	e000e018 	.word	0xe000e018
 800f508:	240011f8 	.word	0x240011f8
 800f50c:	24001200 	.word	0x24001200
 800f510:	e000e014 	.word	0xe000e014

0800f514 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f514:	b480      	push	{r7}
 800f516:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800f518:	4b14      	ldr	r3, [pc, #80]	@ (800f56c <vPortSetupTimerInterrupt+0x58>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	4a14      	ldr	r2, [pc, #80]	@ (800f570 <vPortSetupTimerInterrupt+0x5c>)
 800f51e:	fba2 2303 	umull	r2, r3, r2, r3
 800f522:	099b      	lsrs	r3, r3, #6
 800f524:	4a13      	ldr	r2, [pc, #76]	@ (800f574 <vPortSetupTimerInterrupt+0x60>)
 800f526:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800f528:	4b12      	ldr	r3, [pc, #72]	@ (800f574 <vPortSetupTimerInterrupt+0x60>)
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800f530:	fbb2 f3f3 	udiv	r3, r2, r3
 800f534:	4a10      	ldr	r2, [pc, #64]	@ (800f578 <vPortSetupTimerInterrupt+0x64>)
 800f536:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800f538:	4b10      	ldr	r3, [pc, #64]	@ (800f57c <vPortSetupTimerInterrupt+0x68>)
 800f53a:	222d      	movs	r2, #45	@ 0x2d
 800f53c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f53e:	4b10      	ldr	r3, [pc, #64]	@ (800f580 <vPortSetupTimerInterrupt+0x6c>)
 800f540:	2200      	movs	r2, #0
 800f542:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f544:	4b0f      	ldr	r3, [pc, #60]	@ (800f584 <vPortSetupTimerInterrupt+0x70>)
 800f546:	2200      	movs	r2, #0
 800f548:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f54a:	4b08      	ldr	r3, [pc, #32]	@ (800f56c <vPortSetupTimerInterrupt+0x58>)
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	4a08      	ldr	r2, [pc, #32]	@ (800f570 <vPortSetupTimerInterrupt+0x5c>)
 800f550:	fba2 2303 	umull	r2, r3, r2, r3
 800f554:	099b      	lsrs	r3, r3, #6
 800f556:	4a0c      	ldr	r2, [pc, #48]	@ (800f588 <vPortSetupTimerInterrupt+0x74>)
 800f558:	3b01      	subs	r3, #1
 800f55a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f55c:	4b08      	ldr	r3, [pc, #32]	@ (800f580 <vPortSetupTimerInterrupt+0x6c>)
 800f55e:	2207      	movs	r2, #7
 800f560:	601a      	str	r2, [r3, #0]
}
 800f562:	bf00      	nop
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr
 800f56c:	24000000 	.word	0x24000000
 800f570:	10624dd3 	.word	0x10624dd3
 800f574:	240011f8 	.word	0x240011f8
 800f578:	240011fc 	.word	0x240011fc
 800f57c:	24001200 	.word	0x24001200
 800f580:	e000e010 	.word	0xe000e010
 800f584:	e000e018 	.word	0xe000e018
 800f588:	e000e014 	.word	0xe000e014

0800f58c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f58c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f59c <vPortEnableVFP+0x10>
 800f590:	6801      	ldr	r1, [r0, #0]
 800f592:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f596:	6001      	str	r1, [r0, #0]
 800f598:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f59a:	bf00      	nop
 800f59c:	e000ed88 	.word	0xe000ed88

0800f5a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f5a0:	b480      	push	{r7}
 800f5a2:	b085      	sub	sp, #20
 800f5a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f5a6:	f3ef 8305 	mrs	r3, IPSR
 800f5aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	2b0f      	cmp	r3, #15
 800f5b0:	d915      	bls.n	800f5de <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f5b2:	4a18      	ldr	r2, [pc, #96]	@ (800f614 <vPortValidateInterruptPriority+0x74>)
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	4413      	add	r3, r2
 800f5b8:	781b      	ldrb	r3, [r3, #0]
 800f5ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f5bc:	4b16      	ldr	r3, [pc, #88]	@ (800f618 <vPortValidateInterruptPriority+0x78>)
 800f5be:	781b      	ldrb	r3, [r3, #0]
 800f5c0:	7afa      	ldrb	r2, [r7, #11]
 800f5c2:	429a      	cmp	r2, r3
 800f5c4:	d20b      	bcs.n	800f5de <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ca:	f383 8811 	msr	BASEPRI, r3
 800f5ce:	f3bf 8f6f 	isb	sy
 800f5d2:	f3bf 8f4f 	dsb	sy
 800f5d6:	607b      	str	r3, [r7, #4]
}
 800f5d8:	bf00      	nop
 800f5da:	bf00      	nop
 800f5dc:	e7fd      	b.n	800f5da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f5de:	4b0f      	ldr	r3, [pc, #60]	@ (800f61c <vPortValidateInterruptPriority+0x7c>)
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f5e6:	4b0e      	ldr	r3, [pc, #56]	@ (800f620 <vPortValidateInterruptPriority+0x80>)
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	429a      	cmp	r2, r3
 800f5ec:	d90b      	bls.n	800f606 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f2:	f383 8811 	msr	BASEPRI, r3
 800f5f6:	f3bf 8f6f 	isb	sy
 800f5fa:	f3bf 8f4f 	dsb	sy
 800f5fe:	603b      	str	r3, [r7, #0]
}
 800f600:	bf00      	nop
 800f602:	bf00      	nop
 800f604:	e7fd      	b.n	800f602 <vPortValidateInterruptPriority+0x62>
	}
 800f606:	bf00      	nop
 800f608:	3714      	adds	r7, #20
 800f60a:	46bd      	mov	sp, r7
 800f60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f610:	4770      	bx	lr
 800f612:	bf00      	nop
 800f614:	e000e3f0 	.word	0xe000e3f0
 800f618:	24001204 	.word	0x24001204
 800f61c:	e000ed0c 	.word	0xe000ed0c
 800f620:	24001208 	.word	0x24001208

0800f624 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b08a      	sub	sp, #40	@ 0x28
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f62c:	2300      	movs	r3, #0
 800f62e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f630:	f7fe fad6 	bl	800dbe0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f634:	4b5c      	ldr	r3, [pc, #368]	@ (800f7a8 <pvPortMalloc+0x184>)
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d101      	bne.n	800f640 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f63c:	f000 f924 	bl	800f888 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f640:	4b5a      	ldr	r3, [pc, #360]	@ (800f7ac <pvPortMalloc+0x188>)
 800f642:	681a      	ldr	r2, [r3, #0]
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4013      	ands	r3, r2
 800f648:	2b00      	cmp	r3, #0
 800f64a:	f040 8095 	bne.w	800f778 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d01e      	beq.n	800f692 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f654:	2208      	movs	r2, #8
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	4413      	add	r3, r2
 800f65a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	f003 0307 	and.w	r3, r3, #7
 800f662:	2b00      	cmp	r3, #0
 800f664:	d015      	beq.n	800f692 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	f023 0307 	bic.w	r3, r3, #7
 800f66c:	3308      	adds	r3, #8
 800f66e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	f003 0307 	and.w	r3, r3, #7
 800f676:	2b00      	cmp	r3, #0
 800f678:	d00b      	beq.n	800f692 <pvPortMalloc+0x6e>
	__asm volatile
 800f67a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f67e:	f383 8811 	msr	BASEPRI, r3
 800f682:	f3bf 8f6f 	isb	sy
 800f686:	f3bf 8f4f 	dsb	sy
 800f68a:	617b      	str	r3, [r7, #20]
}
 800f68c:	bf00      	nop
 800f68e:	bf00      	nop
 800f690:	e7fd      	b.n	800f68e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d06f      	beq.n	800f778 <pvPortMalloc+0x154>
 800f698:	4b45      	ldr	r3, [pc, #276]	@ (800f7b0 <pvPortMalloc+0x18c>)
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	687a      	ldr	r2, [r7, #4]
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d86a      	bhi.n	800f778 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f6a2:	4b44      	ldr	r3, [pc, #272]	@ (800f7b4 <pvPortMalloc+0x190>)
 800f6a4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f6a6:	4b43      	ldr	r3, [pc, #268]	@ (800f7b4 <pvPortMalloc+0x190>)
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f6ac:	e004      	b.n	800f6b8 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ba:	685b      	ldr	r3, [r3, #4]
 800f6bc:	687a      	ldr	r2, [r7, #4]
 800f6be:	429a      	cmp	r2, r3
 800f6c0:	d903      	bls.n	800f6ca <pvPortMalloc+0xa6>
 800f6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d1f1      	bne.n	800f6ae <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f6ca:	4b37      	ldr	r3, [pc, #220]	@ (800f7a8 <pvPortMalloc+0x184>)
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f6d0:	429a      	cmp	r2, r3
 800f6d2:	d051      	beq.n	800f778 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f6d4:	6a3b      	ldr	r3, [r7, #32]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	2208      	movs	r2, #8
 800f6da:	4413      	add	r3, r2
 800f6dc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e0:	681a      	ldr	r2, [r3, #0]
 800f6e2:	6a3b      	ldr	r3, [r7, #32]
 800f6e4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e8:	685a      	ldr	r2, [r3, #4]
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	1ad2      	subs	r2, r2, r3
 800f6ee:	2308      	movs	r3, #8
 800f6f0:	005b      	lsls	r3, r3, #1
 800f6f2:	429a      	cmp	r2, r3
 800f6f4:	d920      	bls.n	800f738 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f6f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f6fe:	69bb      	ldr	r3, [r7, #24]
 800f700:	f003 0307 	and.w	r3, r3, #7
 800f704:	2b00      	cmp	r3, #0
 800f706:	d00b      	beq.n	800f720 <pvPortMalloc+0xfc>
	__asm volatile
 800f708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f70c:	f383 8811 	msr	BASEPRI, r3
 800f710:	f3bf 8f6f 	isb	sy
 800f714:	f3bf 8f4f 	dsb	sy
 800f718:	613b      	str	r3, [r7, #16]
}
 800f71a:	bf00      	nop
 800f71c:	bf00      	nop
 800f71e:	e7fd      	b.n	800f71c <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f722:	685a      	ldr	r2, [r3, #4]
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	1ad2      	subs	r2, r2, r3
 800f728:	69bb      	ldr	r3, [r7, #24]
 800f72a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f72e:	687a      	ldr	r2, [r7, #4]
 800f730:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f732:	69b8      	ldr	r0, [r7, #24]
 800f734:	f000 f90a 	bl	800f94c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f738:	4b1d      	ldr	r3, [pc, #116]	@ (800f7b0 <pvPortMalloc+0x18c>)
 800f73a:	681a      	ldr	r2, [r3, #0]
 800f73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73e:	685b      	ldr	r3, [r3, #4]
 800f740:	1ad3      	subs	r3, r2, r3
 800f742:	4a1b      	ldr	r2, [pc, #108]	@ (800f7b0 <pvPortMalloc+0x18c>)
 800f744:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f746:	4b1a      	ldr	r3, [pc, #104]	@ (800f7b0 <pvPortMalloc+0x18c>)
 800f748:	681a      	ldr	r2, [r3, #0]
 800f74a:	4b1b      	ldr	r3, [pc, #108]	@ (800f7b8 <pvPortMalloc+0x194>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	429a      	cmp	r2, r3
 800f750:	d203      	bcs.n	800f75a <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f752:	4b17      	ldr	r3, [pc, #92]	@ (800f7b0 <pvPortMalloc+0x18c>)
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	4a18      	ldr	r2, [pc, #96]	@ (800f7b8 <pvPortMalloc+0x194>)
 800f758:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f75c:	685a      	ldr	r2, [r3, #4]
 800f75e:	4b13      	ldr	r3, [pc, #76]	@ (800f7ac <pvPortMalloc+0x188>)
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	431a      	orrs	r2, r3
 800f764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f766:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f76a:	2200      	movs	r2, #0
 800f76c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f76e:	4b13      	ldr	r3, [pc, #76]	@ (800f7bc <pvPortMalloc+0x198>)
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	3301      	adds	r3, #1
 800f774:	4a11      	ldr	r2, [pc, #68]	@ (800f7bc <pvPortMalloc+0x198>)
 800f776:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f778:	f7fe fa78 	bl	800dc6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f77c:	69fb      	ldr	r3, [r7, #28]
 800f77e:	f003 0307 	and.w	r3, r3, #7
 800f782:	2b00      	cmp	r3, #0
 800f784:	d00b      	beq.n	800f79e <pvPortMalloc+0x17a>
	__asm volatile
 800f786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f78a:	f383 8811 	msr	BASEPRI, r3
 800f78e:	f3bf 8f6f 	isb	sy
 800f792:	f3bf 8f4f 	dsb	sy
 800f796:	60fb      	str	r3, [r7, #12]
}
 800f798:	bf00      	nop
 800f79a:	bf00      	nop
 800f79c:	e7fd      	b.n	800f79a <pvPortMalloc+0x176>
	return pvReturn;
 800f79e:	69fb      	ldr	r3, [r7, #28]
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	3728      	adds	r7, #40	@ 0x28
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bd80      	pop	{r7, pc}
 800f7a8:	24004e14 	.word	0x24004e14
 800f7ac:	24004e28 	.word	0x24004e28
 800f7b0:	24004e18 	.word	0x24004e18
 800f7b4:	24004e0c 	.word	0x24004e0c
 800f7b8:	24004e1c 	.word	0x24004e1c
 800f7bc:	24004e20 	.word	0x24004e20

0800f7c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b086      	sub	sp, #24
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d04f      	beq.n	800f872 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f7d2:	2308      	movs	r3, #8
 800f7d4:	425b      	negs	r3, r3
 800f7d6:	697a      	ldr	r2, [r7, #20]
 800f7d8:	4413      	add	r3, r2
 800f7da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	685a      	ldr	r2, [r3, #4]
 800f7e4:	4b25      	ldr	r3, [pc, #148]	@ (800f87c <vPortFree+0xbc>)
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	4013      	ands	r3, r2
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d10b      	bne.n	800f806 <vPortFree+0x46>
	__asm volatile
 800f7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7f2:	f383 8811 	msr	BASEPRI, r3
 800f7f6:	f3bf 8f6f 	isb	sy
 800f7fa:	f3bf 8f4f 	dsb	sy
 800f7fe:	60fb      	str	r3, [r7, #12]
}
 800f800:	bf00      	nop
 800f802:	bf00      	nop
 800f804:	e7fd      	b.n	800f802 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f806:	693b      	ldr	r3, [r7, #16]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d00b      	beq.n	800f826 <vPortFree+0x66>
	__asm volatile
 800f80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f812:	f383 8811 	msr	BASEPRI, r3
 800f816:	f3bf 8f6f 	isb	sy
 800f81a:	f3bf 8f4f 	dsb	sy
 800f81e:	60bb      	str	r3, [r7, #8]
}
 800f820:	bf00      	nop
 800f822:	bf00      	nop
 800f824:	e7fd      	b.n	800f822 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	685a      	ldr	r2, [r3, #4]
 800f82a:	4b14      	ldr	r3, [pc, #80]	@ (800f87c <vPortFree+0xbc>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	4013      	ands	r3, r2
 800f830:	2b00      	cmp	r3, #0
 800f832:	d01e      	beq.n	800f872 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f834:	693b      	ldr	r3, [r7, #16]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d11a      	bne.n	800f872 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f83c:	693b      	ldr	r3, [r7, #16]
 800f83e:	685a      	ldr	r2, [r3, #4]
 800f840:	4b0e      	ldr	r3, [pc, #56]	@ (800f87c <vPortFree+0xbc>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	43db      	mvns	r3, r3
 800f846:	401a      	ands	r2, r3
 800f848:	693b      	ldr	r3, [r7, #16]
 800f84a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f84c:	f7fe f9c8 	bl	800dbe0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	685a      	ldr	r2, [r3, #4]
 800f854:	4b0a      	ldr	r3, [pc, #40]	@ (800f880 <vPortFree+0xc0>)
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	4413      	add	r3, r2
 800f85a:	4a09      	ldr	r2, [pc, #36]	@ (800f880 <vPortFree+0xc0>)
 800f85c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f85e:	6938      	ldr	r0, [r7, #16]
 800f860:	f000 f874 	bl	800f94c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f864:	4b07      	ldr	r3, [pc, #28]	@ (800f884 <vPortFree+0xc4>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	3301      	adds	r3, #1
 800f86a:	4a06      	ldr	r2, [pc, #24]	@ (800f884 <vPortFree+0xc4>)
 800f86c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f86e:	f7fe f9fd 	bl	800dc6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f872:	bf00      	nop
 800f874:	3718      	adds	r7, #24
 800f876:	46bd      	mov	sp, r7
 800f878:	bd80      	pop	{r7, pc}
 800f87a:	bf00      	nop
 800f87c:	24004e28 	.word	0x24004e28
 800f880:	24004e18 	.word	0x24004e18
 800f884:	24004e24 	.word	0x24004e24

0800f888 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f888:	b480      	push	{r7}
 800f88a:	b085      	sub	sp, #20
 800f88c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f88e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f892:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f894:	4b27      	ldr	r3, [pc, #156]	@ (800f934 <prvHeapInit+0xac>)
 800f896:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f003 0307 	and.w	r3, r3, #7
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d00c      	beq.n	800f8bc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	3307      	adds	r3, #7
 800f8a6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	f023 0307 	bic.w	r3, r3, #7
 800f8ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f8b0:	68ba      	ldr	r2, [r7, #8]
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	1ad3      	subs	r3, r2, r3
 800f8b6:	4a1f      	ldr	r2, [pc, #124]	@ (800f934 <prvHeapInit+0xac>)
 800f8b8:	4413      	add	r3, r2
 800f8ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f8c0:	4a1d      	ldr	r2, [pc, #116]	@ (800f938 <prvHeapInit+0xb0>)
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f8c6:	4b1c      	ldr	r3, [pc, #112]	@ (800f938 <prvHeapInit+0xb0>)
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	68ba      	ldr	r2, [r7, #8]
 800f8d0:	4413      	add	r3, r2
 800f8d2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f8d4:	2208      	movs	r2, #8
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	1a9b      	subs	r3, r3, r2
 800f8da:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	f023 0307 	bic.w	r3, r3, #7
 800f8e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	4a15      	ldr	r2, [pc, #84]	@ (800f93c <prvHeapInit+0xb4>)
 800f8e8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f8ea:	4b14      	ldr	r3, [pc, #80]	@ (800f93c <prvHeapInit+0xb4>)
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f8f2:	4b12      	ldr	r3, [pc, #72]	@ (800f93c <prvHeapInit+0xb4>)
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	68fa      	ldr	r2, [r7, #12]
 800f902:	1ad2      	subs	r2, r2, r3
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f908:	4b0c      	ldr	r3, [pc, #48]	@ (800f93c <prvHeapInit+0xb4>)
 800f90a:	681a      	ldr	r2, [r3, #0]
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f910:	683b      	ldr	r3, [r7, #0]
 800f912:	685b      	ldr	r3, [r3, #4]
 800f914:	4a0a      	ldr	r2, [pc, #40]	@ (800f940 <prvHeapInit+0xb8>)
 800f916:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	685b      	ldr	r3, [r3, #4]
 800f91c:	4a09      	ldr	r2, [pc, #36]	@ (800f944 <prvHeapInit+0xbc>)
 800f91e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f920:	4b09      	ldr	r3, [pc, #36]	@ (800f948 <prvHeapInit+0xc0>)
 800f922:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f926:	601a      	str	r2, [r3, #0]
}
 800f928:	bf00      	nop
 800f92a:	3714      	adds	r7, #20
 800f92c:	46bd      	mov	sp, r7
 800f92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f932:	4770      	bx	lr
 800f934:	2400120c 	.word	0x2400120c
 800f938:	24004e0c 	.word	0x24004e0c
 800f93c:	24004e14 	.word	0x24004e14
 800f940:	24004e1c 	.word	0x24004e1c
 800f944:	24004e18 	.word	0x24004e18
 800f948:	24004e28 	.word	0x24004e28

0800f94c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f94c:	b480      	push	{r7}
 800f94e:	b085      	sub	sp, #20
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f954:	4b28      	ldr	r3, [pc, #160]	@ (800f9f8 <prvInsertBlockIntoFreeList+0xac>)
 800f956:	60fb      	str	r3, [r7, #12]
 800f958:	e002      	b.n	800f960 <prvInsertBlockIntoFreeList+0x14>
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	60fb      	str	r3, [r7, #12]
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	687a      	ldr	r2, [r7, #4]
 800f966:	429a      	cmp	r2, r3
 800f968:	d8f7      	bhi.n	800f95a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	685b      	ldr	r3, [r3, #4]
 800f972:	68ba      	ldr	r2, [r7, #8]
 800f974:	4413      	add	r3, r2
 800f976:	687a      	ldr	r2, [r7, #4]
 800f978:	429a      	cmp	r2, r3
 800f97a:	d108      	bne.n	800f98e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	685a      	ldr	r2, [r3, #4]
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	685b      	ldr	r3, [r3, #4]
 800f984:	441a      	add	r2, r3
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	685b      	ldr	r3, [r3, #4]
 800f996:	68ba      	ldr	r2, [r7, #8]
 800f998:	441a      	add	r2, r3
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	429a      	cmp	r2, r3
 800f9a0:	d118      	bne.n	800f9d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	681a      	ldr	r2, [r3, #0]
 800f9a6:	4b15      	ldr	r3, [pc, #84]	@ (800f9fc <prvInsertBlockIntoFreeList+0xb0>)
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d00d      	beq.n	800f9ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	685a      	ldr	r2, [r3, #4]
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	685b      	ldr	r3, [r3, #4]
 800f9b8:	441a      	add	r2, r3
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	681a      	ldr	r2, [r3, #0]
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	601a      	str	r2, [r3, #0]
 800f9c8:	e008      	b.n	800f9dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f9ca:	4b0c      	ldr	r3, [pc, #48]	@ (800f9fc <prvInsertBlockIntoFreeList+0xb0>)
 800f9cc:	681a      	ldr	r2, [r3, #0]
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	601a      	str	r2, [r3, #0]
 800f9d2:	e003      	b.n	800f9dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	681a      	ldr	r2, [r3, #0]
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f9dc:	68fa      	ldr	r2, [r7, #12]
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	429a      	cmp	r2, r3
 800f9e2:	d002      	beq.n	800f9ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	687a      	ldr	r2, [r7, #4]
 800f9e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f9ea:	bf00      	nop
 800f9ec:	3714      	adds	r7, #20
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f4:	4770      	bx	lr
 800f9f6:	bf00      	nop
 800f9f8:	24004e0c 	.word	0x24004e0c
 800f9fc:	24004e14 	.word	0x24004e14

0800fa00 <_ZdlPvj>:
 800fa00:	f000 b815 	b.w	800fa2e <_ZdlPv>

0800fa04 <_ZdaPv>:
 800fa04:	f000 b813 	b.w	800fa2e <_ZdlPv>

0800fa08 <_Znwj>:
 800fa08:	2801      	cmp	r0, #1
 800fa0a:	bf38      	it	cc
 800fa0c:	2001      	movcc	r0, #1
 800fa0e:	b510      	push	{r4, lr}
 800fa10:	4604      	mov	r4, r0
 800fa12:	4620      	mov	r0, r4
 800fa14:	f000 f83c 	bl	800fa90 <malloc>
 800fa18:	b100      	cbz	r0, 800fa1c <_Znwj+0x14>
 800fa1a:	bd10      	pop	{r4, pc}
 800fa1c:	f000 f80a 	bl	800fa34 <_ZSt15get_new_handlerv>
 800fa20:	b908      	cbnz	r0, 800fa26 <_Znwj+0x1e>
 800fa22:	f000 f80f 	bl	800fa44 <abort>
 800fa26:	4780      	blx	r0
 800fa28:	e7f3      	b.n	800fa12 <_Znwj+0xa>

0800fa2a <_Znaj>:
 800fa2a:	f7ff bfed 	b.w	800fa08 <_Znwj>

0800fa2e <_ZdlPv>:
 800fa2e:	f000 b837 	b.w	800faa0 <free>
	...

0800fa34 <_ZSt15get_new_handlerv>:
 800fa34:	4b02      	ldr	r3, [pc, #8]	@ (800fa40 <_ZSt15get_new_handlerv+0xc>)
 800fa36:	6818      	ldr	r0, [r3, #0]
 800fa38:	f3bf 8f5b 	dmb	ish
 800fa3c:	4770      	bx	lr
 800fa3e:	bf00      	nop
 800fa40:	24004e2c 	.word	0x24004e2c

0800fa44 <abort>:
 800fa44:	b508      	push	{r3, lr}
 800fa46:	2006      	movs	r0, #6
 800fa48:	f001 f98e 	bl	8010d68 <raise>
 800fa4c:	2001      	movs	r0, #1
 800fa4e:	f7f1 ff3f 	bl	80018d0 <_exit>
	...

0800fa54 <__assert_func>:
 800fa54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fa56:	4614      	mov	r4, r2
 800fa58:	461a      	mov	r2, r3
 800fa5a:	4b09      	ldr	r3, [pc, #36]	@ (800fa80 <__assert_func+0x2c>)
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	4605      	mov	r5, r0
 800fa60:	68d8      	ldr	r0, [r3, #12]
 800fa62:	b954      	cbnz	r4, 800fa7a <__assert_func+0x26>
 800fa64:	4b07      	ldr	r3, [pc, #28]	@ (800fa84 <__assert_func+0x30>)
 800fa66:	461c      	mov	r4, r3
 800fa68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fa6c:	9100      	str	r1, [sp, #0]
 800fa6e:	462b      	mov	r3, r5
 800fa70:	4905      	ldr	r1, [pc, #20]	@ (800fa88 <__assert_func+0x34>)
 800fa72:	f000 ffb1 	bl	80109d8 <fiprintf>
 800fa76:	f7ff ffe5 	bl	800fa44 <abort>
 800fa7a:	4b04      	ldr	r3, [pc, #16]	@ (800fa8c <__assert_func+0x38>)
 800fa7c:	e7f4      	b.n	800fa68 <__assert_func+0x14>
 800fa7e:	bf00      	nop
 800fa80:	24000020 	.word	0x24000020
 800fa84:	080145ef 	.word	0x080145ef
 800fa88:	080145c1 	.word	0x080145c1
 800fa8c:	080145b4 	.word	0x080145b4

0800fa90 <malloc>:
 800fa90:	4b02      	ldr	r3, [pc, #8]	@ (800fa9c <malloc+0xc>)
 800fa92:	4601      	mov	r1, r0
 800fa94:	6818      	ldr	r0, [r3, #0]
 800fa96:	f000 b82d 	b.w	800faf4 <_malloc_r>
 800fa9a:	bf00      	nop
 800fa9c:	24000020 	.word	0x24000020

0800faa0 <free>:
 800faa0:	4b02      	ldr	r3, [pc, #8]	@ (800faac <free+0xc>)
 800faa2:	4601      	mov	r1, r0
 800faa4:	6818      	ldr	r0, [r3, #0]
 800faa6:	f002 b84d 	b.w	8011b44 <_free_r>
 800faaa:	bf00      	nop
 800faac:	24000020 	.word	0x24000020

0800fab0 <sbrk_aligned>:
 800fab0:	b570      	push	{r4, r5, r6, lr}
 800fab2:	4e0f      	ldr	r6, [pc, #60]	@ (800faf0 <sbrk_aligned+0x40>)
 800fab4:	460c      	mov	r4, r1
 800fab6:	6831      	ldr	r1, [r6, #0]
 800fab8:	4605      	mov	r5, r0
 800faba:	b911      	cbnz	r1, 800fac2 <sbrk_aligned+0x12>
 800fabc:	f001 f9fe 	bl	8010ebc <_sbrk_r>
 800fac0:	6030      	str	r0, [r6, #0]
 800fac2:	4621      	mov	r1, r4
 800fac4:	4628      	mov	r0, r5
 800fac6:	f001 f9f9 	bl	8010ebc <_sbrk_r>
 800faca:	1c43      	adds	r3, r0, #1
 800facc:	d103      	bne.n	800fad6 <sbrk_aligned+0x26>
 800face:	f04f 34ff 	mov.w	r4, #4294967295
 800fad2:	4620      	mov	r0, r4
 800fad4:	bd70      	pop	{r4, r5, r6, pc}
 800fad6:	1cc4      	adds	r4, r0, #3
 800fad8:	f024 0403 	bic.w	r4, r4, #3
 800fadc:	42a0      	cmp	r0, r4
 800fade:	d0f8      	beq.n	800fad2 <sbrk_aligned+0x22>
 800fae0:	1a21      	subs	r1, r4, r0
 800fae2:	4628      	mov	r0, r5
 800fae4:	f001 f9ea 	bl	8010ebc <_sbrk_r>
 800fae8:	3001      	adds	r0, #1
 800faea:	d1f2      	bne.n	800fad2 <sbrk_aligned+0x22>
 800faec:	e7ef      	b.n	800face <sbrk_aligned+0x1e>
 800faee:	bf00      	nop
 800faf0:	24004e30 	.word	0x24004e30

0800faf4 <_malloc_r>:
 800faf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800faf8:	1ccd      	adds	r5, r1, #3
 800fafa:	f025 0503 	bic.w	r5, r5, #3
 800fafe:	3508      	adds	r5, #8
 800fb00:	2d0c      	cmp	r5, #12
 800fb02:	bf38      	it	cc
 800fb04:	250c      	movcc	r5, #12
 800fb06:	2d00      	cmp	r5, #0
 800fb08:	4606      	mov	r6, r0
 800fb0a:	db01      	blt.n	800fb10 <_malloc_r+0x1c>
 800fb0c:	42a9      	cmp	r1, r5
 800fb0e:	d904      	bls.n	800fb1a <_malloc_r+0x26>
 800fb10:	230c      	movs	r3, #12
 800fb12:	6033      	str	r3, [r6, #0]
 800fb14:	2000      	movs	r0, #0
 800fb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fbf0 <_malloc_r+0xfc>
 800fb1e:	f000 f869 	bl	800fbf4 <__malloc_lock>
 800fb22:	f8d8 3000 	ldr.w	r3, [r8]
 800fb26:	461c      	mov	r4, r3
 800fb28:	bb44      	cbnz	r4, 800fb7c <_malloc_r+0x88>
 800fb2a:	4629      	mov	r1, r5
 800fb2c:	4630      	mov	r0, r6
 800fb2e:	f7ff ffbf 	bl	800fab0 <sbrk_aligned>
 800fb32:	1c43      	adds	r3, r0, #1
 800fb34:	4604      	mov	r4, r0
 800fb36:	d158      	bne.n	800fbea <_malloc_r+0xf6>
 800fb38:	f8d8 4000 	ldr.w	r4, [r8]
 800fb3c:	4627      	mov	r7, r4
 800fb3e:	2f00      	cmp	r7, #0
 800fb40:	d143      	bne.n	800fbca <_malloc_r+0xd6>
 800fb42:	2c00      	cmp	r4, #0
 800fb44:	d04b      	beq.n	800fbde <_malloc_r+0xea>
 800fb46:	6823      	ldr	r3, [r4, #0]
 800fb48:	4639      	mov	r1, r7
 800fb4a:	4630      	mov	r0, r6
 800fb4c:	eb04 0903 	add.w	r9, r4, r3
 800fb50:	f001 f9b4 	bl	8010ebc <_sbrk_r>
 800fb54:	4581      	cmp	r9, r0
 800fb56:	d142      	bne.n	800fbde <_malloc_r+0xea>
 800fb58:	6821      	ldr	r1, [r4, #0]
 800fb5a:	1a6d      	subs	r5, r5, r1
 800fb5c:	4629      	mov	r1, r5
 800fb5e:	4630      	mov	r0, r6
 800fb60:	f7ff ffa6 	bl	800fab0 <sbrk_aligned>
 800fb64:	3001      	adds	r0, #1
 800fb66:	d03a      	beq.n	800fbde <_malloc_r+0xea>
 800fb68:	6823      	ldr	r3, [r4, #0]
 800fb6a:	442b      	add	r3, r5
 800fb6c:	6023      	str	r3, [r4, #0]
 800fb6e:	f8d8 3000 	ldr.w	r3, [r8]
 800fb72:	685a      	ldr	r2, [r3, #4]
 800fb74:	bb62      	cbnz	r2, 800fbd0 <_malloc_r+0xdc>
 800fb76:	f8c8 7000 	str.w	r7, [r8]
 800fb7a:	e00f      	b.n	800fb9c <_malloc_r+0xa8>
 800fb7c:	6822      	ldr	r2, [r4, #0]
 800fb7e:	1b52      	subs	r2, r2, r5
 800fb80:	d420      	bmi.n	800fbc4 <_malloc_r+0xd0>
 800fb82:	2a0b      	cmp	r2, #11
 800fb84:	d917      	bls.n	800fbb6 <_malloc_r+0xc2>
 800fb86:	1961      	adds	r1, r4, r5
 800fb88:	42a3      	cmp	r3, r4
 800fb8a:	6025      	str	r5, [r4, #0]
 800fb8c:	bf18      	it	ne
 800fb8e:	6059      	strne	r1, [r3, #4]
 800fb90:	6863      	ldr	r3, [r4, #4]
 800fb92:	bf08      	it	eq
 800fb94:	f8c8 1000 	streq.w	r1, [r8]
 800fb98:	5162      	str	r2, [r4, r5]
 800fb9a:	604b      	str	r3, [r1, #4]
 800fb9c:	4630      	mov	r0, r6
 800fb9e:	f000 f82f 	bl	800fc00 <__malloc_unlock>
 800fba2:	f104 000b 	add.w	r0, r4, #11
 800fba6:	1d23      	adds	r3, r4, #4
 800fba8:	f020 0007 	bic.w	r0, r0, #7
 800fbac:	1ac2      	subs	r2, r0, r3
 800fbae:	bf1c      	itt	ne
 800fbb0:	1a1b      	subne	r3, r3, r0
 800fbb2:	50a3      	strne	r3, [r4, r2]
 800fbb4:	e7af      	b.n	800fb16 <_malloc_r+0x22>
 800fbb6:	6862      	ldr	r2, [r4, #4]
 800fbb8:	42a3      	cmp	r3, r4
 800fbba:	bf0c      	ite	eq
 800fbbc:	f8c8 2000 	streq.w	r2, [r8]
 800fbc0:	605a      	strne	r2, [r3, #4]
 800fbc2:	e7eb      	b.n	800fb9c <_malloc_r+0xa8>
 800fbc4:	4623      	mov	r3, r4
 800fbc6:	6864      	ldr	r4, [r4, #4]
 800fbc8:	e7ae      	b.n	800fb28 <_malloc_r+0x34>
 800fbca:	463c      	mov	r4, r7
 800fbcc:	687f      	ldr	r7, [r7, #4]
 800fbce:	e7b6      	b.n	800fb3e <_malloc_r+0x4a>
 800fbd0:	461a      	mov	r2, r3
 800fbd2:	685b      	ldr	r3, [r3, #4]
 800fbd4:	42a3      	cmp	r3, r4
 800fbd6:	d1fb      	bne.n	800fbd0 <_malloc_r+0xdc>
 800fbd8:	2300      	movs	r3, #0
 800fbda:	6053      	str	r3, [r2, #4]
 800fbdc:	e7de      	b.n	800fb9c <_malloc_r+0xa8>
 800fbde:	230c      	movs	r3, #12
 800fbe0:	6033      	str	r3, [r6, #0]
 800fbe2:	4630      	mov	r0, r6
 800fbe4:	f000 f80c 	bl	800fc00 <__malloc_unlock>
 800fbe8:	e794      	b.n	800fb14 <_malloc_r+0x20>
 800fbea:	6005      	str	r5, [r0, #0]
 800fbec:	e7d6      	b.n	800fb9c <_malloc_r+0xa8>
 800fbee:	bf00      	nop
 800fbf0:	24004e34 	.word	0x24004e34

0800fbf4 <__malloc_lock>:
 800fbf4:	4801      	ldr	r0, [pc, #4]	@ (800fbfc <__malloc_lock+0x8>)
 800fbf6:	f001 b9ae 	b.w	8010f56 <__retarget_lock_acquire_recursive>
 800fbfa:	bf00      	nop
 800fbfc:	24004f78 	.word	0x24004f78

0800fc00 <__malloc_unlock>:
 800fc00:	4801      	ldr	r0, [pc, #4]	@ (800fc08 <__malloc_unlock+0x8>)
 800fc02:	f001 b9a9 	b.w	8010f58 <__retarget_lock_release_recursive>
 800fc06:	bf00      	nop
 800fc08:	24004f78 	.word	0x24004f78

0800fc0c <__cvt>:
 800fc0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc0e:	ed2d 8b02 	vpush	{d8}
 800fc12:	eeb0 8b40 	vmov.f64	d8, d0
 800fc16:	b085      	sub	sp, #20
 800fc18:	4617      	mov	r7, r2
 800fc1a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800fc1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fc1e:	ee18 2a90 	vmov	r2, s17
 800fc22:	f025 0520 	bic.w	r5, r5, #32
 800fc26:	2a00      	cmp	r2, #0
 800fc28:	bfb6      	itet	lt
 800fc2a:	222d      	movlt	r2, #45	@ 0x2d
 800fc2c:	2200      	movge	r2, #0
 800fc2e:	eeb1 8b40 	vneglt.f64	d8, d0
 800fc32:	2d46      	cmp	r5, #70	@ 0x46
 800fc34:	460c      	mov	r4, r1
 800fc36:	701a      	strb	r2, [r3, #0]
 800fc38:	d004      	beq.n	800fc44 <__cvt+0x38>
 800fc3a:	2d45      	cmp	r5, #69	@ 0x45
 800fc3c:	d100      	bne.n	800fc40 <__cvt+0x34>
 800fc3e:	3401      	adds	r4, #1
 800fc40:	2102      	movs	r1, #2
 800fc42:	e000      	b.n	800fc46 <__cvt+0x3a>
 800fc44:	2103      	movs	r1, #3
 800fc46:	ab03      	add	r3, sp, #12
 800fc48:	9301      	str	r3, [sp, #4]
 800fc4a:	ab02      	add	r3, sp, #8
 800fc4c:	9300      	str	r3, [sp, #0]
 800fc4e:	4622      	mov	r2, r4
 800fc50:	4633      	mov	r3, r6
 800fc52:	eeb0 0b48 	vmov.f64	d0, d8
 800fc56:	f001 fa1f 	bl	8011098 <_dtoa_r>
 800fc5a:	2d47      	cmp	r5, #71	@ 0x47
 800fc5c:	d114      	bne.n	800fc88 <__cvt+0x7c>
 800fc5e:	07fb      	lsls	r3, r7, #31
 800fc60:	d50a      	bpl.n	800fc78 <__cvt+0x6c>
 800fc62:	1902      	adds	r2, r0, r4
 800fc64:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fc68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc6c:	bf08      	it	eq
 800fc6e:	9203      	streq	r2, [sp, #12]
 800fc70:	2130      	movs	r1, #48	@ 0x30
 800fc72:	9b03      	ldr	r3, [sp, #12]
 800fc74:	4293      	cmp	r3, r2
 800fc76:	d319      	bcc.n	800fcac <__cvt+0xa0>
 800fc78:	9b03      	ldr	r3, [sp, #12]
 800fc7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc7c:	1a1b      	subs	r3, r3, r0
 800fc7e:	6013      	str	r3, [r2, #0]
 800fc80:	b005      	add	sp, #20
 800fc82:	ecbd 8b02 	vpop	{d8}
 800fc86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc88:	2d46      	cmp	r5, #70	@ 0x46
 800fc8a:	eb00 0204 	add.w	r2, r0, r4
 800fc8e:	d1e9      	bne.n	800fc64 <__cvt+0x58>
 800fc90:	7803      	ldrb	r3, [r0, #0]
 800fc92:	2b30      	cmp	r3, #48	@ 0x30
 800fc94:	d107      	bne.n	800fca6 <__cvt+0x9a>
 800fc96:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fc9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc9e:	bf1c      	itt	ne
 800fca0:	f1c4 0401 	rsbne	r4, r4, #1
 800fca4:	6034      	strne	r4, [r6, #0]
 800fca6:	6833      	ldr	r3, [r6, #0]
 800fca8:	441a      	add	r2, r3
 800fcaa:	e7db      	b.n	800fc64 <__cvt+0x58>
 800fcac:	1c5c      	adds	r4, r3, #1
 800fcae:	9403      	str	r4, [sp, #12]
 800fcb0:	7019      	strb	r1, [r3, #0]
 800fcb2:	e7de      	b.n	800fc72 <__cvt+0x66>

0800fcb4 <__exponent>:
 800fcb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fcb6:	2900      	cmp	r1, #0
 800fcb8:	bfba      	itte	lt
 800fcba:	4249      	neglt	r1, r1
 800fcbc:	232d      	movlt	r3, #45	@ 0x2d
 800fcbe:	232b      	movge	r3, #43	@ 0x2b
 800fcc0:	2909      	cmp	r1, #9
 800fcc2:	7002      	strb	r2, [r0, #0]
 800fcc4:	7043      	strb	r3, [r0, #1]
 800fcc6:	dd29      	ble.n	800fd1c <__exponent+0x68>
 800fcc8:	f10d 0307 	add.w	r3, sp, #7
 800fccc:	461d      	mov	r5, r3
 800fcce:	270a      	movs	r7, #10
 800fcd0:	461a      	mov	r2, r3
 800fcd2:	fbb1 f6f7 	udiv	r6, r1, r7
 800fcd6:	fb07 1416 	mls	r4, r7, r6, r1
 800fcda:	3430      	adds	r4, #48	@ 0x30
 800fcdc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fce0:	460c      	mov	r4, r1
 800fce2:	2c63      	cmp	r4, #99	@ 0x63
 800fce4:	f103 33ff 	add.w	r3, r3, #4294967295
 800fce8:	4631      	mov	r1, r6
 800fcea:	dcf1      	bgt.n	800fcd0 <__exponent+0x1c>
 800fcec:	3130      	adds	r1, #48	@ 0x30
 800fcee:	1e94      	subs	r4, r2, #2
 800fcf0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fcf4:	1c41      	adds	r1, r0, #1
 800fcf6:	4623      	mov	r3, r4
 800fcf8:	42ab      	cmp	r3, r5
 800fcfa:	d30a      	bcc.n	800fd12 <__exponent+0x5e>
 800fcfc:	f10d 0309 	add.w	r3, sp, #9
 800fd00:	1a9b      	subs	r3, r3, r2
 800fd02:	42ac      	cmp	r4, r5
 800fd04:	bf88      	it	hi
 800fd06:	2300      	movhi	r3, #0
 800fd08:	3302      	adds	r3, #2
 800fd0a:	4403      	add	r3, r0
 800fd0c:	1a18      	subs	r0, r3, r0
 800fd0e:	b003      	add	sp, #12
 800fd10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd12:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fd16:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fd1a:	e7ed      	b.n	800fcf8 <__exponent+0x44>
 800fd1c:	2330      	movs	r3, #48	@ 0x30
 800fd1e:	3130      	adds	r1, #48	@ 0x30
 800fd20:	7083      	strb	r3, [r0, #2]
 800fd22:	70c1      	strb	r1, [r0, #3]
 800fd24:	1d03      	adds	r3, r0, #4
 800fd26:	e7f1      	b.n	800fd0c <__exponent+0x58>

0800fd28 <_printf_float>:
 800fd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd2c:	b08d      	sub	sp, #52	@ 0x34
 800fd2e:	460c      	mov	r4, r1
 800fd30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fd34:	4616      	mov	r6, r2
 800fd36:	461f      	mov	r7, r3
 800fd38:	4605      	mov	r5, r0
 800fd3a:	f001 f81d 	bl	8010d78 <_localeconv_r>
 800fd3e:	f8d0 b000 	ldr.w	fp, [r0]
 800fd42:	4658      	mov	r0, fp
 800fd44:	f7f0 fb24 	bl	8000390 <strlen>
 800fd48:	2300      	movs	r3, #0
 800fd4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800fd4c:	f8d8 3000 	ldr.w	r3, [r8]
 800fd50:	f894 9018 	ldrb.w	r9, [r4, #24]
 800fd54:	6822      	ldr	r2, [r4, #0]
 800fd56:	9005      	str	r0, [sp, #20]
 800fd58:	3307      	adds	r3, #7
 800fd5a:	f023 0307 	bic.w	r3, r3, #7
 800fd5e:	f103 0108 	add.w	r1, r3, #8
 800fd62:	f8c8 1000 	str.w	r1, [r8]
 800fd66:	ed93 0b00 	vldr	d0, [r3]
 800fd6a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800ffc8 <_printf_float+0x2a0>
 800fd6e:	eeb0 7bc0 	vabs.f64	d7, d0
 800fd72:	eeb4 7b46 	vcmp.f64	d7, d6
 800fd76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd7a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800fd7e:	dd24      	ble.n	800fdca <_printf_float+0xa2>
 800fd80:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800fd84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd88:	d502      	bpl.n	800fd90 <_printf_float+0x68>
 800fd8a:	232d      	movs	r3, #45	@ 0x2d
 800fd8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd90:	498f      	ldr	r1, [pc, #572]	@ (800ffd0 <_printf_float+0x2a8>)
 800fd92:	4b90      	ldr	r3, [pc, #576]	@ (800ffd4 <_printf_float+0x2ac>)
 800fd94:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800fd98:	bf94      	ite	ls
 800fd9a:	4688      	movls	r8, r1
 800fd9c:	4698      	movhi	r8, r3
 800fd9e:	f022 0204 	bic.w	r2, r2, #4
 800fda2:	2303      	movs	r3, #3
 800fda4:	6123      	str	r3, [r4, #16]
 800fda6:	6022      	str	r2, [r4, #0]
 800fda8:	f04f 0a00 	mov.w	sl, #0
 800fdac:	9700      	str	r7, [sp, #0]
 800fdae:	4633      	mov	r3, r6
 800fdb0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fdb2:	4621      	mov	r1, r4
 800fdb4:	4628      	mov	r0, r5
 800fdb6:	f000 f9d1 	bl	801015c <_printf_common>
 800fdba:	3001      	adds	r0, #1
 800fdbc:	f040 8089 	bne.w	800fed2 <_printf_float+0x1aa>
 800fdc0:	f04f 30ff 	mov.w	r0, #4294967295
 800fdc4:	b00d      	add	sp, #52	@ 0x34
 800fdc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdca:	eeb4 0b40 	vcmp.f64	d0, d0
 800fdce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdd2:	d709      	bvc.n	800fde8 <_printf_float+0xc0>
 800fdd4:	ee10 3a90 	vmov	r3, s1
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	bfbc      	itt	lt
 800fddc:	232d      	movlt	r3, #45	@ 0x2d
 800fdde:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fde2:	497d      	ldr	r1, [pc, #500]	@ (800ffd8 <_printf_float+0x2b0>)
 800fde4:	4b7d      	ldr	r3, [pc, #500]	@ (800ffdc <_printf_float+0x2b4>)
 800fde6:	e7d5      	b.n	800fd94 <_printf_float+0x6c>
 800fde8:	6863      	ldr	r3, [r4, #4]
 800fdea:	1c59      	adds	r1, r3, #1
 800fdec:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800fdf0:	d139      	bne.n	800fe66 <_printf_float+0x13e>
 800fdf2:	2306      	movs	r3, #6
 800fdf4:	6063      	str	r3, [r4, #4]
 800fdf6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	6022      	str	r2, [r4, #0]
 800fdfe:	9303      	str	r3, [sp, #12]
 800fe00:	ab0a      	add	r3, sp, #40	@ 0x28
 800fe02:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800fe06:	ab09      	add	r3, sp, #36	@ 0x24
 800fe08:	9300      	str	r3, [sp, #0]
 800fe0a:	6861      	ldr	r1, [r4, #4]
 800fe0c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fe10:	4628      	mov	r0, r5
 800fe12:	f7ff fefb 	bl	800fc0c <__cvt>
 800fe16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fe1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fe1c:	4680      	mov	r8, r0
 800fe1e:	d129      	bne.n	800fe74 <_printf_float+0x14c>
 800fe20:	1cc8      	adds	r0, r1, #3
 800fe22:	db02      	blt.n	800fe2a <_printf_float+0x102>
 800fe24:	6863      	ldr	r3, [r4, #4]
 800fe26:	4299      	cmp	r1, r3
 800fe28:	dd41      	ble.n	800feae <_printf_float+0x186>
 800fe2a:	f1a9 0902 	sub.w	r9, r9, #2
 800fe2e:	fa5f f989 	uxtb.w	r9, r9
 800fe32:	3901      	subs	r1, #1
 800fe34:	464a      	mov	r2, r9
 800fe36:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fe3a:	9109      	str	r1, [sp, #36]	@ 0x24
 800fe3c:	f7ff ff3a 	bl	800fcb4 <__exponent>
 800fe40:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fe42:	1813      	adds	r3, r2, r0
 800fe44:	2a01      	cmp	r2, #1
 800fe46:	4682      	mov	sl, r0
 800fe48:	6123      	str	r3, [r4, #16]
 800fe4a:	dc02      	bgt.n	800fe52 <_printf_float+0x12a>
 800fe4c:	6822      	ldr	r2, [r4, #0]
 800fe4e:	07d2      	lsls	r2, r2, #31
 800fe50:	d501      	bpl.n	800fe56 <_printf_float+0x12e>
 800fe52:	3301      	adds	r3, #1
 800fe54:	6123      	str	r3, [r4, #16]
 800fe56:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d0a6      	beq.n	800fdac <_printf_float+0x84>
 800fe5e:	232d      	movs	r3, #45	@ 0x2d
 800fe60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe64:	e7a2      	b.n	800fdac <_printf_float+0x84>
 800fe66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fe6a:	d1c4      	bne.n	800fdf6 <_printf_float+0xce>
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d1c2      	bne.n	800fdf6 <_printf_float+0xce>
 800fe70:	2301      	movs	r3, #1
 800fe72:	e7bf      	b.n	800fdf4 <_printf_float+0xcc>
 800fe74:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fe78:	d9db      	bls.n	800fe32 <_printf_float+0x10a>
 800fe7a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800fe7e:	d118      	bne.n	800feb2 <_printf_float+0x18a>
 800fe80:	2900      	cmp	r1, #0
 800fe82:	6863      	ldr	r3, [r4, #4]
 800fe84:	dd0b      	ble.n	800fe9e <_printf_float+0x176>
 800fe86:	6121      	str	r1, [r4, #16]
 800fe88:	b913      	cbnz	r3, 800fe90 <_printf_float+0x168>
 800fe8a:	6822      	ldr	r2, [r4, #0]
 800fe8c:	07d0      	lsls	r0, r2, #31
 800fe8e:	d502      	bpl.n	800fe96 <_printf_float+0x16e>
 800fe90:	3301      	adds	r3, #1
 800fe92:	440b      	add	r3, r1
 800fe94:	6123      	str	r3, [r4, #16]
 800fe96:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fe98:	f04f 0a00 	mov.w	sl, #0
 800fe9c:	e7db      	b.n	800fe56 <_printf_float+0x12e>
 800fe9e:	b913      	cbnz	r3, 800fea6 <_printf_float+0x17e>
 800fea0:	6822      	ldr	r2, [r4, #0]
 800fea2:	07d2      	lsls	r2, r2, #31
 800fea4:	d501      	bpl.n	800feaa <_printf_float+0x182>
 800fea6:	3302      	adds	r3, #2
 800fea8:	e7f4      	b.n	800fe94 <_printf_float+0x16c>
 800feaa:	2301      	movs	r3, #1
 800feac:	e7f2      	b.n	800fe94 <_printf_float+0x16c>
 800feae:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800feb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800feb4:	4299      	cmp	r1, r3
 800feb6:	db05      	blt.n	800fec4 <_printf_float+0x19c>
 800feb8:	6823      	ldr	r3, [r4, #0]
 800feba:	6121      	str	r1, [r4, #16]
 800febc:	07d8      	lsls	r0, r3, #31
 800febe:	d5ea      	bpl.n	800fe96 <_printf_float+0x16e>
 800fec0:	1c4b      	adds	r3, r1, #1
 800fec2:	e7e7      	b.n	800fe94 <_printf_float+0x16c>
 800fec4:	2900      	cmp	r1, #0
 800fec6:	bfd4      	ite	le
 800fec8:	f1c1 0202 	rsble	r2, r1, #2
 800fecc:	2201      	movgt	r2, #1
 800fece:	4413      	add	r3, r2
 800fed0:	e7e0      	b.n	800fe94 <_printf_float+0x16c>
 800fed2:	6823      	ldr	r3, [r4, #0]
 800fed4:	055a      	lsls	r2, r3, #21
 800fed6:	d407      	bmi.n	800fee8 <_printf_float+0x1c0>
 800fed8:	6923      	ldr	r3, [r4, #16]
 800feda:	4642      	mov	r2, r8
 800fedc:	4631      	mov	r1, r6
 800fede:	4628      	mov	r0, r5
 800fee0:	47b8      	blx	r7
 800fee2:	3001      	adds	r0, #1
 800fee4:	d12a      	bne.n	800ff3c <_printf_float+0x214>
 800fee6:	e76b      	b.n	800fdc0 <_printf_float+0x98>
 800fee8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800feec:	f240 80e0 	bls.w	80100b0 <_printf_float+0x388>
 800fef0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fef4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fefc:	d133      	bne.n	800ff66 <_printf_float+0x23e>
 800fefe:	4a38      	ldr	r2, [pc, #224]	@ (800ffe0 <_printf_float+0x2b8>)
 800ff00:	2301      	movs	r3, #1
 800ff02:	4631      	mov	r1, r6
 800ff04:	4628      	mov	r0, r5
 800ff06:	47b8      	blx	r7
 800ff08:	3001      	adds	r0, #1
 800ff0a:	f43f af59 	beq.w	800fdc0 <_printf_float+0x98>
 800ff0e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ff12:	4543      	cmp	r3, r8
 800ff14:	db02      	blt.n	800ff1c <_printf_float+0x1f4>
 800ff16:	6823      	ldr	r3, [r4, #0]
 800ff18:	07d8      	lsls	r0, r3, #31
 800ff1a:	d50f      	bpl.n	800ff3c <_printf_float+0x214>
 800ff1c:	9b05      	ldr	r3, [sp, #20]
 800ff1e:	465a      	mov	r2, fp
 800ff20:	4631      	mov	r1, r6
 800ff22:	4628      	mov	r0, r5
 800ff24:	47b8      	blx	r7
 800ff26:	3001      	adds	r0, #1
 800ff28:	f43f af4a 	beq.w	800fdc0 <_printf_float+0x98>
 800ff2c:	f04f 0900 	mov.w	r9, #0
 800ff30:	f108 38ff 	add.w	r8, r8, #4294967295
 800ff34:	f104 0a1a 	add.w	sl, r4, #26
 800ff38:	45c8      	cmp	r8, r9
 800ff3a:	dc09      	bgt.n	800ff50 <_printf_float+0x228>
 800ff3c:	6823      	ldr	r3, [r4, #0]
 800ff3e:	079b      	lsls	r3, r3, #30
 800ff40:	f100 8107 	bmi.w	8010152 <_printf_float+0x42a>
 800ff44:	68e0      	ldr	r0, [r4, #12]
 800ff46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff48:	4298      	cmp	r0, r3
 800ff4a:	bfb8      	it	lt
 800ff4c:	4618      	movlt	r0, r3
 800ff4e:	e739      	b.n	800fdc4 <_printf_float+0x9c>
 800ff50:	2301      	movs	r3, #1
 800ff52:	4652      	mov	r2, sl
 800ff54:	4631      	mov	r1, r6
 800ff56:	4628      	mov	r0, r5
 800ff58:	47b8      	blx	r7
 800ff5a:	3001      	adds	r0, #1
 800ff5c:	f43f af30 	beq.w	800fdc0 <_printf_float+0x98>
 800ff60:	f109 0901 	add.w	r9, r9, #1
 800ff64:	e7e8      	b.n	800ff38 <_printf_float+0x210>
 800ff66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	dc3b      	bgt.n	800ffe4 <_printf_float+0x2bc>
 800ff6c:	4a1c      	ldr	r2, [pc, #112]	@ (800ffe0 <_printf_float+0x2b8>)
 800ff6e:	2301      	movs	r3, #1
 800ff70:	4631      	mov	r1, r6
 800ff72:	4628      	mov	r0, r5
 800ff74:	47b8      	blx	r7
 800ff76:	3001      	adds	r0, #1
 800ff78:	f43f af22 	beq.w	800fdc0 <_printf_float+0x98>
 800ff7c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ff80:	ea59 0303 	orrs.w	r3, r9, r3
 800ff84:	d102      	bne.n	800ff8c <_printf_float+0x264>
 800ff86:	6823      	ldr	r3, [r4, #0]
 800ff88:	07d9      	lsls	r1, r3, #31
 800ff8a:	d5d7      	bpl.n	800ff3c <_printf_float+0x214>
 800ff8c:	9b05      	ldr	r3, [sp, #20]
 800ff8e:	465a      	mov	r2, fp
 800ff90:	4631      	mov	r1, r6
 800ff92:	4628      	mov	r0, r5
 800ff94:	47b8      	blx	r7
 800ff96:	3001      	adds	r0, #1
 800ff98:	f43f af12 	beq.w	800fdc0 <_printf_float+0x98>
 800ff9c:	f04f 0a00 	mov.w	sl, #0
 800ffa0:	f104 0b1a 	add.w	fp, r4, #26
 800ffa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffa6:	425b      	negs	r3, r3
 800ffa8:	4553      	cmp	r3, sl
 800ffaa:	dc01      	bgt.n	800ffb0 <_printf_float+0x288>
 800ffac:	464b      	mov	r3, r9
 800ffae:	e794      	b.n	800feda <_printf_float+0x1b2>
 800ffb0:	2301      	movs	r3, #1
 800ffb2:	465a      	mov	r2, fp
 800ffb4:	4631      	mov	r1, r6
 800ffb6:	4628      	mov	r0, r5
 800ffb8:	47b8      	blx	r7
 800ffba:	3001      	adds	r0, #1
 800ffbc:	f43f af00 	beq.w	800fdc0 <_printf_float+0x98>
 800ffc0:	f10a 0a01 	add.w	sl, sl, #1
 800ffc4:	e7ee      	b.n	800ffa4 <_printf_float+0x27c>
 800ffc6:	bf00      	nop
 800ffc8:	ffffffff 	.word	0xffffffff
 800ffcc:	7fefffff 	.word	0x7fefffff
 800ffd0:	080145f0 	.word	0x080145f0
 800ffd4:	080145f4 	.word	0x080145f4
 800ffd8:	080145f8 	.word	0x080145f8
 800ffdc:	080145fc 	.word	0x080145fc
 800ffe0:	08014600 	.word	0x08014600
 800ffe4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ffe6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ffea:	4553      	cmp	r3, sl
 800ffec:	bfa8      	it	ge
 800ffee:	4653      	movge	r3, sl
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	4699      	mov	r9, r3
 800fff4:	dc37      	bgt.n	8010066 <_printf_float+0x33e>
 800fff6:	2300      	movs	r3, #0
 800fff8:	9307      	str	r3, [sp, #28]
 800fffa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fffe:	f104 021a 	add.w	r2, r4, #26
 8010002:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010004:	9907      	ldr	r1, [sp, #28]
 8010006:	9306      	str	r3, [sp, #24]
 8010008:	eba3 0309 	sub.w	r3, r3, r9
 801000c:	428b      	cmp	r3, r1
 801000e:	dc31      	bgt.n	8010074 <_printf_float+0x34c>
 8010010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010012:	459a      	cmp	sl, r3
 8010014:	dc3b      	bgt.n	801008e <_printf_float+0x366>
 8010016:	6823      	ldr	r3, [r4, #0]
 8010018:	07da      	lsls	r2, r3, #31
 801001a:	d438      	bmi.n	801008e <_printf_float+0x366>
 801001c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801001e:	ebaa 0903 	sub.w	r9, sl, r3
 8010022:	9b06      	ldr	r3, [sp, #24]
 8010024:	ebaa 0303 	sub.w	r3, sl, r3
 8010028:	4599      	cmp	r9, r3
 801002a:	bfa8      	it	ge
 801002c:	4699      	movge	r9, r3
 801002e:	f1b9 0f00 	cmp.w	r9, #0
 8010032:	dc34      	bgt.n	801009e <_printf_float+0x376>
 8010034:	f04f 0800 	mov.w	r8, #0
 8010038:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801003c:	f104 0b1a 	add.w	fp, r4, #26
 8010040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010042:	ebaa 0303 	sub.w	r3, sl, r3
 8010046:	eba3 0309 	sub.w	r3, r3, r9
 801004a:	4543      	cmp	r3, r8
 801004c:	f77f af76 	ble.w	800ff3c <_printf_float+0x214>
 8010050:	2301      	movs	r3, #1
 8010052:	465a      	mov	r2, fp
 8010054:	4631      	mov	r1, r6
 8010056:	4628      	mov	r0, r5
 8010058:	47b8      	blx	r7
 801005a:	3001      	adds	r0, #1
 801005c:	f43f aeb0 	beq.w	800fdc0 <_printf_float+0x98>
 8010060:	f108 0801 	add.w	r8, r8, #1
 8010064:	e7ec      	b.n	8010040 <_printf_float+0x318>
 8010066:	4642      	mov	r2, r8
 8010068:	4631      	mov	r1, r6
 801006a:	4628      	mov	r0, r5
 801006c:	47b8      	blx	r7
 801006e:	3001      	adds	r0, #1
 8010070:	d1c1      	bne.n	800fff6 <_printf_float+0x2ce>
 8010072:	e6a5      	b.n	800fdc0 <_printf_float+0x98>
 8010074:	2301      	movs	r3, #1
 8010076:	4631      	mov	r1, r6
 8010078:	4628      	mov	r0, r5
 801007a:	9206      	str	r2, [sp, #24]
 801007c:	47b8      	blx	r7
 801007e:	3001      	adds	r0, #1
 8010080:	f43f ae9e 	beq.w	800fdc0 <_printf_float+0x98>
 8010084:	9b07      	ldr	r3, [sp, #28]
 8010086:	9a06      	ldr	r2, [sp, #24]
 8010088:	3301      	adds	r3, #1
 801008a:	9307      	str	r3, [sp, #28]
 801008c:	e7b9      	b.n	8010002 <_printf_float+0x2da>
 801008e:	9b05      	ldr	r3, [sp, #20]
 8010090:	465a      	mov	r2, fp
 8010092:	4631      	mov	r1, r6
 8010094:	4628      	mov	r0, r5
 8010096:	47b8      	blx	r7
 8010098:	3001      	adds	r0, #1
 801009a:	d1bf      	bne.n	801001c <_printf_float+0x2f4>
 801009c:	e690      	b.n	800fdc0 <_printf_float+0x98>
 801009e:	9a06      	ldr	r2, [sp, #24]
 80100a0:	464b      	mov	r3, r9
 80100a2:	4442      	add	r2, r8
 80100a4:	4631      	mov	r1, r6
 80100a6:	4628      	mov	r0, r5
 80100a8:	47b8      	blx	r7
 80100aa:	3001      	adds	r0, #1
 80100ac:	d1c2      	bne.n	8010034 <_printf_float+0x30c>
 80100ae:	e687      	b.n	800fdc0 <_printf_float+0x98>
 80100b0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80100b4:	f1b9 0f01 	cmp.w	r9, #1
 80100b8:	dc01      	bgt.n	80100be <_printf_float+0x396>
 80100ba:	07db      	lsls	r3, r3, #31
 80100bc:	d536      	bpl.n	801012c <_printf_float+0x404>
 80100be:	2301      	movs	r3, #1
 80100c0:	4642      	mov	r2, r8
 80100c2:	4631      	mov	r1, r6
 80100c4:	4628      	mov	r0, r5
 80100c6:	47b8      	blx	r7
 80100c8:	3001      	adds	r0, #1
 80100ca:	f43f ae79 	beq.w	800fdc0 <_printf_float+0x98>
 80100ce:	9b05      	ldr	r3, [sp, #20]
 80100d0:	465a      	mov	r2, fp
 80100d2:	4631      	mov	r1, r6
 80100d4:	4628      	mov	r0, r5
 80100d6:	47b8      	blx	r7
 80100d8:	3001      	adds	r0, #1
 80100da:	f43f ae71 	beq.w	800fdc0 <_printf_float+0x98>
 80100de:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80100e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80100e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ea:	f109 39ff 	add.w	r9, r9, #4294967295
 80100ee:	d018      	beq.n	8010122 <_printf_float+0x3fa>
 80100f0:	464b      	mov	r3, r9
 80100f2:	f108 0201 	add.w	r2, r8, #1
 80100f6:	4631      	mov	r1, r6
 80100f8:	4628      	mov	r0, r5
 80100fa:	47b8      	blx	r7
 80100fc:	3001      	adds	r0, #1
 80100fe:	d10c      	bne.n	801011a <_printf_float+0x3f2>
 8010100:	e65e      	b.n	800fdc0 <_printf_float+0x98>
 8010102:	2301      	movs	r3, #1
 8010104:	465a      	mov	r2, fp
 8010106:	4631      	mov	r1, r6
 8010108:	4628      	mov	r0, r5
 801010a:	47b8      	blx	r7
 801010c:	3001      	adds	r0, #1
 801010e:	f43f ae57 	beq.w	800fdc0 <_printf_float+0x98>
 8010112:	f108 0801 	add.w	r8, r8, #1
 8010116:	45c8      	cmp	r8, r9
 8010118:	dbf3      	blt.n	8010102 <_printf_float+0x3da>
 801011a:	4653      	mov	r3, sl
 801011c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010120:	e6dc      	b.n	800fedc <_printf_float+0x1b4>
 8010122:	f04f 0800 	mov.w	r8, #0
 8010126:	f104 0b1a 	add.w	fp, r4, #26
 801012a:	e7f4      	b.n	8010116 <_printf_float+0x3ee>
 801012c:	2301      	movs	r3, #1
 801012e:	4642      	mov	r2, r8
 8010130:	e7e1      	b.n	80100f6 <_printf_float+0x3ce>
 8010132:	2301      	movs	r3, #1
 8010134:	464a      	mov	r2, r9
 8010136:	4631      	mov	r1, r6
 8010138:	4628      	mov	r0, r5
 801013a:	47b8      	blx	r7
 801013c:	3001      	adds	r0, #1
 801013e:	f43f ae3f 	beq.w	800fdc0 <_printf_float+0x98>
 8010142:	f108 0801 	add.w	r8, r8, #1
 8010146:	68e3      	ldr	r3, [r4, #12]
 8010148:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801014a:	1a5b      	subs	r3, r3, r1
 801014c:	4543      	cmp	r3, r8
 801014e:	dcf0      	bgt.n	8010132 <_printf_float+0x40a>
 8010150:	e6f8      	b.n	800ff44 <_printf_float+0x21c>
 8010152:	f04f 0800 	mov.w	r8, #0
 8010156:	f104 0919 	add.w	r9, r4, #25
 801015a:	e7f4      	b.n	8010146 <_printf_float+0x41e>

0801015c <_printf_common>:
 801015c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010160:	4616      	mov	r6, r2
 8010162:	4698      	mov	r8, r3
 8010164:	688a      	ldr	r2, [r1, #8]
 8010166:	690b      	ldr	r3, [r1, #16]
 8010168:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801016c:	4293      	cmp	r3, r2
 801016e:	bfb8      	it	lt
 8010170:	4613      	movlt	r3, r2
 8010172:	6033      	str	r3, [r6, #0]
 8010174:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010178:	4607      	mov	r7, r0
 801017a:	460c      	mov	r4, r1
 801017c:	b10a      	cbz	r2, 8010182 <_printf_common+0x26>
 801017e:	3301      	adds	r3, #1
 8010180:	6033      	str	r3, [r6, #0]
 8010182:	6823      	ldr	r3, [r4, #0]
 8010184:	0699      	lsls	r1, r3, #26
 8010186:	bf42      	ittt	mi
 8010188:	6833      	ldrmi	r3, [r6, #0]
 801018a:	3302      	addmi	r3, #2
 801018c:	6033      	strmi	r3, [r6, #0]
 801018e:	6825      	ldr	r5, [r4, #0]
 8010190:	f015 0506 	ands.w	r5, r5, #6
 8010194:	d106      	bne.n	80101a4 <_printf_common+0x48>
 8010196:	f104 0a19 	add.w	sl, r4, #25
 801019a:	68e3      	ldr	r3, [r4, #12]
 801019c:	6832      	ldr	r2, [r6, #0]
 801019e:	1a9b      	subs	r3, r3, r2
 80101a0:	42ab      	cmp	r3, r5
 80101a2:	dc26      	bgt.n	80101f2 <_printf_common+0x96>
 80101a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80101a8:	6822      	ldr	r2, [r4, #0]
 80101aa:	3b00      	subs	r3, #0
 80101ac:	bf18      	it	ne
 80101ae:	2301      	movne	r3, #1
 80101b0:	0692      	lsls	r2, r2, #26
 80101b2:	d42b      	bmi.n	801020c <_printf_common+0xb0>
 80101b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80101b8:	4641      	mov	r1, r8
 80101ba:	4638      	mov	r0, r7
 80101bc:	47c8      	blx	r9
 80101be:	3001      	adds	r0, #1
 80101c0:	d01e      	beq.n	8010200 <_printf_common+0xa4>
 80101c2:	6823      	ldr	r3, [r4, #0]
 80101c4:	6922      	ldr	r2, [r4, #16]
 80101c6:	f003 0306 	and.w	r3, r3, #6
 80101ca:	2b04      	cmp	r3, #4
 80101cc:	bf02      	ittt	eq
 80101ce:	68e5      	ldreq	r5, [r4, #12]
 80101d0:	6833      	ldreq	r3, [r6, #0]
 80101d2:	1aed      	subeq	r5, r5, r3
 80101d4:	68a3      	ldr	r3, [r4, #8]
 80101d6:	bf0c      	ite	eq
 80101d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80101dc:	2500      	movne	r5, #0
 80101de:	4293      	cmp	r3, r2
 80101e0:	bfc4      	itt	gt
 80101e2:	1a9b      	subgt	r3, r3, r2
 80101e4:	18ed      	addgt	r5, r5, r3
 80101e6:	2600      	movs	r6, #0
 80101e8:	341a      	adds	r4, #26
 80101ea:	42b5      	cmp	r5, r6
 80101ec:	d11a      	bne.n	8010224 <_printf_common+0xc8>
 80101ee:	2000      	movs	r0, #0
 80101f0:	e008      	b.n	8010204 <_printf_common+0xa8>
 80101f2:	2301      	movs	r3, #1
 80101f4:	4652      	mov	r2, sl
 80101f6:	4641      	mov	r1, r8
 80101f8:	4638      	mov	r0, r7
 80101fa:	47c8      	blx	r9
 80101fc:	3001      	adds	r0, #1
 80101fe:	d103      	bne.n	8010208 <_printf_common+0xac>
 8010200:	f04f 30ff 	mov.w	r0, #4294967295
 8010204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010208:	3501      	adds	r5, #1
 801020a:	e7c6      	b.n	801019a <_printf_common+0x3e>
 801020c:	18e1      	adds	r1, r4, r3
 801020e:	1c5a      	adds	r2, r3, #1
 8010210:	2030      	movs	r0, #48	@ 0x30
 8010212:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010216:	4422      	add	r2, r4
 8010218:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801021c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010220:	3302      	adds	r3, #2
 8010222:	e7c7      	b.n	80101b4 <_printf_common+0x58>
 8010224:	2301      	movs	r3, #1
 8010226:	4622      	mov	r2, r4
 8010228:	4641      	mov	r1, r8
 801022a:	4638      	mov	r0, r7
 801022c:	47c8      	blx	r9
 801022e:	3001      	adds	r0, #1
 8010230:	d0e6      	beq.n	8010200 <_printf_common+0xa4>
 8010232:	3601      	adds	r6, #1
 8010234:	e7d9      	b.n	80101ea <_printf_common+0x8e>
	...

08010238 <_printf_i>:
 8010238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801023c:	7e0f      	ldrb	r7, [r1, #24]
 801023e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010240:	2f78      	cmp	r7, #120	@ 0x78
 8010242:	4691      	mov	r9, r2
 8010244:	4680      	mov	r8, r0
 8010246:	460c      	mov	r4, r1
 8010248:	469a      	mov	sl, r3
 801024a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801024e:	d807      	bhi.n	8010260 <_printf_i+0x28>
 8010250:	2f62      	cmp	r7, #98	@ 0x62
 8010252:	d80a      	bhi.n	801026a <_printf_i+0x32>
 8010254:	2f00      	cmp	r7, #0
 8010256:	f000 80d2 	beq.w	80103fe <_printf_i+0x1c6>
 801025a:	2f58      	cmp	r7, #88	@ 0x58
 801025c:	f000 80b9 	beq.w	80103d2 <_printf_i+0x19a>
 8010260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010264:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010268:	e03a      	b.n	80102e0 <_printf_i+0xa8>
 801026a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801026e:	2b15      	cmp	r3, #21
 8010270:	d8f6      	bhi.n	8010260 <_printf_i+0x28>
 8010272:	a101      	add	r1, pc, #4	@ (adr r1, 8010278 <_printf_i+0x40>)
 8010274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010278:	080102d1 	.word	0x080102d1
 801027c:	080102e5 	.word	0x080102e5
 8010280:	08010261 	.word	0x08010261
 8010284:	08010261 	.word	0x08010261
 8010288:	08010261 	.word	0x08010261
 801028c:	08010261 	.word	0x08010261
 8010290:	080102e5 	.word	0x080102e5
 8010294:	08010261 	.word	0x08010261
 8010298:	08010261 	.word	0x08010261
 801029c:	08010261 	.word	0x08010261
 80102a0:	08010261 	.word	0x08010261
 80102a4:	080103e5 	.word	0x080103e5
 80102a8:	0801030f 	.word	0x0801030f
 80102ac:	0801039f 	.word	0x0801039f
 80102b0:	08010261 	.word	0x08010261
 80102b4:	08010261 	.word	0x08010261
 80102b8:	08010407 	.word	0x08010407
 80102bc:	08010261 	.word	0x08010261
 80102c0:	0801030f 	.word	0x0801030f
 80102c4:	08010261 	.word	0x08010261
 80102c8:	08010261 	.word	0x08010261
 80102cc:	080103a7 	.word	0x080103a7
 80102d0:	6833      	ldr	r3, [r6, #0]
 80102d2:	1d1a      	adds	r2, r3, #4
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	6032      	str	r2, [r6, #0]
 80102d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80102dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80102e0:	2301      	movs	r3, #1
 80102e2:	e09d      	b.n	8010420 <_printf_i+0x1e8>
 80102e4:	6833      	ldr	r3, [r6, #0]
 80102e6:	6820      	ldr	r0, [r4, #0]
 80102e8:	1d19      	adds	r1, r3, #4
 80102ea:	6031      	str	r1, [r6, #0]
 80102ec:	0606      	lsls	r6, r0, #24
 80102ee:	d501      	bpl.n	80102f4 <_printf_i+0xbc>
 80102f0:	681d      	ldr	r5, [r3, #0]
 80102f2:	e003      	b.n	80102fc <_printf_i+0xc4>
 80102f4:	0645      	lsls	r5, r0, #25
 80102f6:	d5fb      	bpl.n	80102f0 <_printf_i+0xb8>
 80102f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80102fc:	2d00      	cmp	r5, #0
 80102fe:	da03      	bge.n	8010308 <_printf_i+0xd0>
 8010300:	232d      	movs	r3, #45	@ 0x2d
 8010302:	426d      	negs	r5, r5
 8010304:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010308:	4859      	ldr	r0, [pc, #356]	@ (8010470 <_printf_i+0x238>)
 801030a:	230a      	movs	r3, #10
 801030c:	e011      	b.n	8010332 <_printf_i+0xfa>
 801030e:	6821      	ldr	r1, [r4, #0]
 8010310:	6833      	ldr	r3, [r6, #0]
 8010312:	0608      	lsls	r0, r1, #24
 8010314:	f853 5b04 	ldr.w	r5, [r3], #4
 8010318:	d402      	bmi.n	8010320 <_printf_i+0xe8>
 801031a:	0649      	lsls	r1, r1, #25
 801031c:	bf48      	it	mi
 801031e:	b2ad      	uxthmi	r5, r5
 8010320:	2f6f      	cmp	r7, #111	@ 0x6f
 8010322:	4853      	ldr	r0, [pc, #332]	@ (8010470 <_printf_i+0x238>)
 8010324:	6033      	str	r3, [r6, #0]
 8010326:	bf14      	ite	ne
 8010328:	230a      	movne	r3, #10
 801032a:	2308      	moveq	r3, #8
 801032c:	2100      	movs	r1, #0
 801032e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010332:	6866      	ldr	r6, [r4, #4]
 8010334:	60a6      	str	r6, [r4, #8]
 8010336:	2e00      	cmp	r6, #0
 8010338:	bfa2      	ittt	ge
 801033a:	6821      	ldrge	r1, [r4, #0]
 801033c:	f021 0104 	bicge.w	r1, r1, #4
 8010340:	6021      	strge	r1, [r4, #0]
 8010342:	b90d      	cbnz	r5, 8010348 <_printf_i+0x110>
 8010344:	2e00      	cmp	r6, #0
 8010346:	d04b      	beq.n	80103e0 <_printf_i+0x1a8>
 8010348:	4616      	mov	r6, r2
 801034a:	fbb5 f1f3 	udiv	r1, r5, r3
 801034e:	fb03 5711 	mls	r7, r3, r1, r5
 8010352:	5dc7      	ldrb	r7, [r0, r7]
 8010354:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010358:	462f      	mov	r7, r5
 801035a:	42bb      	cmp	r3, r7
 801035c:	460d      	mov	r5, r1
 801035e:	d9f4      	bls.n	801034a <_printf_i+0x112>
 8010360:	2b08      	cmp	r3, #8
 8010362:	d10b      	bne.n	801037c <_printf_i+0x144>
 8010364:	6823      	ldr	r3, [r4, #0]
 8010366:	07df      	lsls	r7, r3, #31
 8010368:	d508      	bpl.n	801037c <_printf_i+0x144>
 801036a:	6923      	ldr	r3, [r4, #16]
 801036c:	6861      	ldr	r1, [r4, #4]
 801036e:	4299      	cmp	r1, r3
 8010370:	bfde      	ittt	le
 8010372:	2330      	movle	r3, #48	@ 0x30
 8010374:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010378:	f106 36ff 	addle.w	r6, r6, #4294967295
 801037c:	1b92      	subs	r2, r2, r6
 801037e:	6122      	str	r2, [r4, #16]
 8010380:	f8cd a000 	str.w	sl, [sp]
 8010384:	464b      	mov	r3, r9
 8010386:	aa03      	add	r2, sp, #12
 8010388:	4621      	mov	r1, r4
 801038a:	4640      	mov	r0, r8
 801038c:	f7ff fee6 	bl	801015c <_printf_common>
 8010390:	3001      	adds	r0, #1
 8010392:	d14a      	bne.n	801042a <_printf_i+0x1f2>
 8010394:	f04f 30ff 	mov.w	r0, #4294967295
 8010398:	b004      	add	sp, #16
 801039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801039e:	6823      	ldr	r3, [r4, #0]
 80103a0:	f043 0320 	orr.w	r3, r3, #32
 80103a4:	6023      	str	r3, [r4, #0]
 80103a6:	4833      	ldr	r0, [pc, #204]	@ (8010474 <_printf_i+0x23c>)
 80103a8:	2778      	movs	r7, #120	@ 0x78
 80103aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80103ae:	6823      	ldr	r3, [r4, #0]
 80103b0:	6831      	ldr	r1, [r6, #0]
 80103b2:	061f      	lsls	r7, r3, #24
 80103b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80103b8:	d402      	bmi.n	80103c0 <_printf_i+0x188>
 80103ba:	065f      	lsls	r7, r3, #25
 80103bc:	bf48      	it	mi
 80103be:	b2ad      	uxthmi	r5, r5
 80103c0:	6031      	str	r1, [r6, #0]
 80103c2:	07d9      	lsls	r1, r3, #31
 80103c4:	bf44      	itt	mi
 80103c6:	f043 0320 	orrmi.w	r3, r3, #32
 80103ca:	6023      	strmi	r3, [r4, #0]
 80103cc:	b11d      	cbz	r5, 80103d6 <_printf_i+0x19e>
 80103ce:	2310      	movs	r3, #16
 80103d0:	e7ac      	b.n	801032c <_printf_i+0xf4>
 80103d2:	4827      	ldr	r0, [pc, #156]	@ (8010470 <_printf_i+0x238>)
 80103d4:	e7e9      	b.n	80103aa <_printf_i+0x172>
 80103d6:	6823      	ldr	r3, [r4, #0]
 80103d8:	f023 0320 	bic.w	r3, r3, #32
 80103dc:	6023      	str	r3, [r4, #0]
 80103de:	e7f6      	b.n	80103ce <_printf_i+0x196>
 80103e0:	4616      	mov	r6, r2
 80103e2:	e7bd      	b.n	8010360 <_printf_i+0x128>
 80103e4:	6833      	ldr	r3, [r6, #0]
 80103e6:	6825      	ldr	r5, [r4, #0]
 80103e8:	6961      	ldr	r1, [r4, #20]
 80103ea:	1d18      	adds	r0, r3, #4
 80103ec:	6030      	str	r0, [r6, #0]
 80103ee:	062e      	lsls	r6, r5, #24
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	d501      	bpl.n	80103f8 <_printf_i+0x1c0>
 80103f4:	6019      	str	r1, [r3, #0]
 80103f6:	e002      	b.n	80103fe <_printf_i+0x1c6>
 80103f8:	0668      	lsls	r0, r5, #25
 80103fa:	d5fb      	bpl.n	80103f4 <_printf_i+0x1bc>
 80103fc:	8019      	strh	r1, [r3, #0]
 80103fe:	2300      	movs	r3, #0
 8010400:	6123      	str	r3, [r4, #16]
 8010402:	4616      	mov	r6, r2
 8010404:	e7bc      	b.n	8010380 <_printf_i+0x148>
 8010406:	6833      	ldr	r3, [r6, #0]
 8010408:	1d1a      	adds	r2, r3, #4
 801040a:	6032      	str	r2, [r6, #0]
 801040c:	681e      	ldr	r6, [r3, #0]
 801040e:	6862      	ldr	r2, [r4, #4]
 8010410:	2100      	movs	r1, #0
 8010412:	4630      	mov	r0, r6
 8010414:	f7ef ff6c 	bl	80002f0 <memchr>
 8010418:	b108      	cbz	r0, 801041e <_printf_i+0x1e6>
 801041a:	1b80      	subs	r0, r0, r6
 801041c:	6060      	str	r0, [r4, #4]
 801041e:	6863      	ldr	r3, [r4, #4]
 8010420:	6123      	str	r3, [r4, #16]
 8010422:	2300      	movs	r3, #0
 8010424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010428:	e7aa      	b.n	8010380 <_printf_i+0x148>
 801042a:	6923      	ldr	r3, [r4, #16]
 801042c:	4632      	mov	r2, r6
 801042e:	4649      	mov	r1, r9
 8010430:	4640      	mov	r0, r8
 8010432:	47d0      	blx	sl
 8010434:	3001      	adds	r0, #1
 8010436:	d0ad      	beq.n	8010394 <_printf_i+0x15c>
 8010438:	6823      	ldr	r3, [r4, #0]
 801043a:	079b      	lsls	r3, r3, #30
 801043c:	d413      	bmi.n	8010466 <_printf_i+0x22e>
 801043e:	68e0      	ldr	r0, [r4, #12]
 8010440:	9b03      	ldr	r3, [sp, #12]
 8010442:	4298      	cmp	r0, r3
 8010444:	bfb8      	it	lt
 8010446:	4618      	movlt	r0, r3
 8010448:	e7a6      	b.n	8010398 <_printf_i+0x160>
 801044a:	2301      	movs	r3, #1
 801044c:	4632      	mov	r2, r6
 801044e:	4649      	mov	r1, r9
 8010450:	4640      	mov	r0, r8
 8010452:	47d0      	blx	sl
 8010454:	3001      	adds	r0, #1
 8010456:	d09d      	beq.n	8010394 <_printf_i+0x15c>
 8010458:	3501      	adds	r5, #1
 801045a:	68e3      	ldr	r3, [r4, #12]
 801045c:	9903      	ldr	r1, [sp, #12]
 801045e:	1a5b      	subs	r3, r3, r1
 8010460:	42ab      	cmp	r3, r5
 8010462:	dcf2      	bgt.n	801044a <_printf_i+0x212>
 8010464:	e7eb      	b.n	801043e <_printf_i+0x206>
 8010466:	2500      	movs	r5, #0
 8010468:	f104 0619 	add.w	r6, r4, #25
 801046c:	e7f5      	b.n	801045a <_printf_i+0x222>
 801046e:	bf00      	nop
 8010470:	08014602 	.word	0x08014602
 8010474:	08014613 	.word	0x08014613

08010478 <_scanf_float>:
 8010478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801047c:	b087      	sub	sp, #28
 801047e:	4617      	mov	r7, r2
 8010480:	9303      	str	r3, [sp, #12]
 8010482:	688b      	ldr	r3, [r1, #8]
 8010484:	1e5a      	subs	r2, r3, #1
 8010486:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801048a:	bf81      	itttt	hi
 801048c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010490:	eb03 0b05 	addhi.w	fp, r3, r5
 8010494:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010498:	608b      	strhi	r3, [r1, #8]
 801049a:	680b      	ldr	r3, [r1, #0]
 801049c:	460a      	mov	r2, r1
 801049e:	f04f 0500 	mov.w	r5, #0
 80104a2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80104a6:	f842 3b1c 	str.w	r3, [r2], #28
 80104aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80104ae:	4680      	mov	r8, r0
 80104b0:	460c      	mov	r4, r1
 80104b2:	bf98      	it	ls
 80104b4:	f04f 0b00 	movls.w	fp, #0
 80104b8:	9201      	str	r2, [sp, #4]
 80104ba:	4616      	mov	r6, r2
 80104bc:	46aa      	mov	sl, r5
 80104be:	46a9      	mov	r9, r5
 80104c0:	9502      	str	r5, [sp, #8]
 80104c2:	68a2      	ldr	r2, [r4, #8]
 80104c4:	b152      	cbz	r2, 80104dc <_scanf_float+0x64>
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	781b      	ldrb	r3, [r3, #0]
 80104ca:	2b4e      	cmp	r3, #78	@ 0x4e
 80104cc:	d864      	bhi.n	8010598 <_scanf_float+0x120>
 80104ce:	2b40      	cmp	r3, #64	@ 0x40
 80104d0:	d83c      	bhi.n	801054c <_scanf_float+0xd4>
 80104d2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80104d6:	b2c8      	uxtb	r0, r1
 80104d8:	280e      	cmp	r0, #14
 80104da:	d93a      	bls.n	8010552 <_scanf_float+0xda>
 80104dc:	f1b9 0f00 	cmp.w	r9, #0
 80104e0:	d003      	beq.n	80104ea <_scanf_float+0x72>
 80104e2:	6823      	ldr	r3, [r4, #0]
 80104e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80104e8:	6023      	str	r3, [r4, #0]
 80104ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80104ee:	f1ba 0f01 	cmp.w	sl, #1
 80104f2:	f200 8117 	bhi.w	8010724 <_scanf_float+0x2ac>
 80104f6:	9b01      	ldr	r3, [sp, #4]
 80104f8:	429e      	cmp	r6, r3
 80104fa:	f200 8108 	bhi.w	801070e <_scanf_float+0x296>
 80104fe:	2001      	movs	r0, #1
 8010500:	b007      	add	sp, #28
 8010502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010506:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801050a:	2a0d      	cmp	r2, #13
 801050c:	d8e6      	bhi.n	80104dc <_scanf_float+0x64>
 801050e:	a101      	add	r1, pc, #4	@ (adr r1, 8010514 <_scanf_float+0x9c>)
 8010510:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010514:	0801065b 	.word	0x0801065b
 8010518:	080104dd 	.word	0x080104dd
 801051c:	080104dd 	.word	0x080104dd
 8010520:	080104dd 	.word	0x080104dd
 8010524:	080106bb 	.word	0x080106bb
 8010528:	08010693 	.word	0x08010693
 801052c:	080104dd 	.word	0x080104dd
 8010530:	080104dd 	.word	0x080104dd
 8010534:	08010669 	.word	0x08010669
 8010538:	080104dd 	.word	0x080104dd
 801053c:	080104dd 	.word	0x080104dd
 8010540:	080104dd 	.word	0x080104dd
 8010544:	080104dd 	.word	0x080104dd
 8010548:	08010621 	.word	0x08010621
 801054c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8010550:	e7db      	b.n	801050a <_scanf_float+0x92>
 8010552:	290e      	cmp	r1, #14
 8010554:	d8c2      	bhi.n	80104dc <_scanf_float+0x64>
 8010556:	a001      	add	r0, pc, #4	@ (adr r0, 801055c <_scanf_float+0xe4>)
 8010558:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801055c:	08010611 	.word	0x08010611
 8010560:	080104dd 	.word	0x080104dd
 8010564:	08010611 	.word	0x08010611
 8010568:	080106a7 	.word	0x080106a7
 801056c:	080104dd 	.word	0x080104dd
 8010570:	080105b9 	.word	0x080105b9
 8010574:	080105f7 	.word	0x080105f7
 8010578:	080105f7 	.word	0x080105f7
 801057c:	080105f7 	.word	0x080105f7
 8010580:	080105f7 	.word	0x080105f7
 8010584:	080105f7 	.word	0x080105f7
 8010588:	080105f7 	.word	0x080105f7
 801058c:	080105f7 	.word	0x080105f7
 8010590:	080105f7 	.word	0x080105f7
 8010594:	080105f7 	.word	0x080105f7
 8010598:	2b6e      	cmp	r3, #110	@ 0x6e
 801059a:	d809      	bhi.n	80105b0 <_scanf_float+0x138>
 801059c:	2b60      	cmp	r3, #96	@ 0x60
 801059e:	d8b2      	bhi.n	8010506 <_scanf_float+0x8e>
 80105a0:	2b54      	cmp	r3, #84	@ 0x54
 80105a2:	d07b      	beq.n	801069c <_scanf_float+0x224>
 80105a4:	2b59      	cmp	r3, #89	@ 0x59
 80105a6:	d199      	bne.n	80104dc <_scanf_float+0x64>
 80105a8:	2d07      	cmp	r5, #7
 80105aa:	d197      	bne.n	80104dc <_scanf_float+0x64>
 80105ac:	2508      	movs	r5, #8
 80105ae:	e02c      	b.n	801060a <_scanf_float+0x192>
 80105b0:	2b74      	cmp	r3, #116	@ 0x74
 80105b2:	d073      	beq.n	801069c <_scanf_float+0x224>
 80105b4:	2b79      	cmp	r3, #121	@ 0x79
 80105b6:	e7f6      	b.n	80105a6 <_scanf_float+0x12e>
 80105b8:	6821      	ldr	r1, [r4, #0]
 80105ba:	05c8      	lsls	r0, r1, #23
 80105bc:	d51b      	bpl.n	80105f6 <_scanf_float+0x17e>
 80105be:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80105c2:	6021      	str	r1, [r4, #0]
 80105c4:	f109 0901 	add.w	r9, r9, #1
 80105c8:	f1bb 0f00 	cmp.w	fp, #0
 80105cc:	d003      	beq.n	80105d6 <_scanf_float+0x15e>
 80105ce:	3201      	adds	r2, #1
 80105d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80105d4:	60a2      	str	r2, [r4, #8]
 80105d6:	68a3      	ldr	r3, [r4, #8]
 80105d8:	3b01      	subs	r3, #1
 80105da:	60a3      	str	r3, [r4, #8]
 80105dc:	6923      	ldr	r3, [r4, #16]
 80105de:	3301      	adds	r3, #1
 80105e0:	6123      	str	r3, [r4, #16]
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	3b01      	subs	r3, #1
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	607b      	str	r3, [r7, #4]
 80105ea:	f340 8087 	ble.w	80106fc <_scanf_float+0x284>
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	3301      	adds	r3, #1
 80105f2:	603b      	str	r3, [r7, #0]
 80105f4:	e765      	b.n	80104c2 <_scanf_float+0x4a>
 80105f6:	eb1a 0105 	adds.w	r1, sl, r5
 80105fa:	f47f af6f 	bne.w	80104dc <_scanf_float+0x64>
 80105fe:	6822      	ldr	r2, [r4, #0]
 8010600:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8010604:	6022      	str	r2, [r4, #0]
 8010606:	460d      	mov	r5, r1
 8010608:	468a      	mov	sl, r1
 801060a:	f806 3b01 	strb.w	r3, [r6], #1
 801060e:	e7e2      	b.n	80105d6 <_scanf_float+0x15e>
 8010610:	6822      	ldr	r2, [r4, #0]
 8010612:	0610      	lsls	r0, r2, #24
 8010614:	f57f af62 	bpl.w	80104dc <_scanf_float+0x64>
 8010618:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801061c:	6022      	str	r2, [r4, #0]
 801061e:	e7f4      	b.n	801060a <_scanf_float+0x192>
 8010620:	f1ba 0f00 	cmp.w	sl, #0
 8010624:	d10e      	bne.n	8010644 <_scanf_float+0x1cc>
 8010626:	f1b9 0f00 	cmp.w	r9, #0
 801062a:	d10e      	bne.n	801064a <_scanf_float+0x1d2>
 801062c:	6822      	ldr	r2, [r4, #0]
 801062e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010632:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8010636:	d108      	bne.n	801064a <_scanf_float+0x1d2>
 8010638:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801063c:	6022      	str	r2, [r4, #0]
 801063e:	f04f 0a01 	mov.w	sl, #1
 8010642:	e7e2      	b.n	801060a <_scanf_float+0x192>
 8010644:	f1ba 0f02 	cmp.w	sl, #2
 8010648:	d055      	beq.n	80106f6 <_scanf_float+0x27e>
 801064a:	2d01      	cmp	r5, #1
 801064c:	d002      	beq.n	8010654 <_scanf_float+0x1dc>
 801064e:	2d04      	cmp	r5, #4
 8010650:	f47f af44 	bne.w	80104dc <_scanf_float+0x64>
 8010654:	3501      	adds	r5, #1
 8010656:	b2ed      	uxtb	r5, r5
 8010658:	e7d7      	b.n	801060a <_scanf_float+0x192>
 801065a:	f1ba 0f01 	cmp.w	sl, #1
 801065e:	f47f af3d 	bne.w	80104dc <_scanf_float+0x64>
 8010662:	f04f 0a02 	mov.w	sl, #2
 8010666:	e7d0      	b.n	801060a <_scanf_float+0x192>
 8010668:	b97d      	cbnz	r5, 801068a <_scanf_float+0x212>
 801066a:	f1b9 0f00 	cmp.w	r9, #0
 801066e:	f47f af38 	bne.w	80104e2 <_scanf_float+0x6a>
 8010672:	6822      	ldr	r2, [r4, #0]
 8010674:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010678:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801067c:	f040 8101 	bne.w	8010882 <_scanf_float+0x40a>
 8010680:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010684:	6022      	str	r2, [r4, #0]
 8010686:	2501      	movs	r5, #1
 8010688:	e7bf      	b.n	801060a <_scanf_float+0x192>
 801068a:	2d03      	cmp	r5, #3
 801068c:	d0e2      	beq.n	8010654 <_scanf_float+0x1dc>
 801068e:	2d05      	cmp	r5, #5
 8010690:	e7de      	b.n	8010650 <_scanf_float+0x1d8>
 8010692:	2d02      	cmp	r5, #2
 8010694:	f47f af22 	bne.w	80104dc <_scanf_float+0x64>
 8010698:	2503      	movs	r5, #3
 801069a:	e7b6      	b.n	801060a <_scanf_float+0x192>
 801069c:	2d06      	cmp	r5, #6
 801069e:	f47f af1d 	bne.w	80104dc <_scanf_float+0x64>
 80106a2:	2507      	movs	r5, #7
 80106a4:	e7b1      	b.n	801060a <_scanf_float+0x192>
 80106a6:	6822      	ldr	r2, [r4, #0]
 80106a8:	0591      	lsls	r1, r2, #22
 80106aa:	f57f af17 	bpl.w	80104dc <_scanf_float+0x64>
 80106ae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80106b2:	6022      	str	r2, [r4, #0]
 80106b4:	f8cd 9008 	str.w	r9, [sp, #8]
 80106b8:	e7a7      	b.n	801060a <_scanf_float+0x192>
 80106ba:	6822      	ldr	r2, [r4, #0]
 80106bc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80106c0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80106c4:	d006      	beq.n	80106d4 <_scanf_float+0x25c>
 80106c6:	0550      	lsls	r0, r2, #21
 80106c8:	f57f af08 	bpl.w	80104dc <_scanf_float+0x64>
 80106cc:	f1b9 0f00 	cmp.w	r9, #0
 80106d0:	f000 80d7 	beq.w	8010882 <_scanf_float+0x40a>
 80106d4:	0591      	lsls	r1, r2, #22
 80106d6:	bf58      	it	pl
 80106d8:	9902      	ldrpl	r1, [sp, #8]
 80106da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80106de:	bf58      	it	pl
 80106e0:	eba9 0101 	subpl.w	r1, r9, r1
 80106e4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80106e8:	bf58      	it	pl
 80106ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80106ee:	6022      	str	r2, [r4, #0]
 80106f0:	f04f 0900 	mov.w	r9, #0
 80106f4:	e789      	b.n	801060a <_scanf_float+0x192>
 80106f6:	f04f 0a03 	mov.w	sl, #3
 80106fa:	e786      	b.n	801060a <_scanf_float+0x192>
 80106fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010700:	4639      	mov	r1, r7
 8010702:	4640      	mov	r0, r8
 8010704:	4798      	blx	r3
 8010706:	2800      	cmp	r0, #0
 8010708:	f43f aedb 	beq.w	80104c2 <_scanf_float+0x4a>
 801070c:	e6e6      	b.n	80104dc <_scanf_float+0x64>
 801070e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010712:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010716:	463a      	mov	r2, r7
 8010718:	4640      	mov	r0, r8
 801071a:	4798      	blx	r3
 801071c:	6923      	ldr	r3, [r4, #16]
 801071e:	3b01      	subs	r3, #1
 8010720:	6123      	str	r3, [r4, #16]
 8010722:	e6e8      	b.n	80104f6 <_scanf_float+0x7e>
 8010724:	1e6b      	subs	r3, r5, #1
 8010726:	2b06      	cmp	r3, #6
 8010728:	d824      	bhi.n	8010774 <_scanf_float+0x2fc>
 801072a:	2d02      	cmp	r5, #2
 801072c:	d836      	bhi.n	801079c <_scanf_float+0x324>
 801072e:	9b01      	ldr	r3, [sp, #4]
 8010730:	429e      	cmp	r6, r3
 8010732:	f67f aee4 	bls.w	80104fe <_scanf_float+0x86>
 8010736:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801073a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801073e:	463a      	mov	r2, r7
 8010740:	4640      	mov	r0, r8
 8010742:	4798      	blx	r3
 8010744:	6923      	ldr	r3, [r4, #16]
 8010746:	3b01      	subs	r3, #1
 8010748:	6123      	str	r3, [r4, #16]
 801074a:	e7f0      	b.n	801072e <_scanf_float+0x2b6>
 801074c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010750:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8010754:	463a      	mov	r2, r7
 8010756:	4640      	mov	r0, r8
 8010758:	4798      	blx	r3
 801075a:	6923      	ldr	r3, [r4, #16]
 801075c:	3b01      	subs	r3, #1
 801075e:	6123      	str	r3, [r4, #16]
 8010760:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010764:	fa5f fa8a 	uxtb.w	sl, sl
 8010768:	f1ba 0f02 	cmp.w	sl, #2
 801076c:	d1ee      	bne.n	801074c <_scanf_float+0x2d4>
 801076e:	3d03      	subs	r5, #3
 8010770:	b2ed      	uxtb	r5, r5
 8010772:	1b76      	subs	r6, r6, r5
 8010774:	6823      	ldr	r3, [r4, #0]
 8010776:	05da      	lsls	r2, r3, #23
 8010778:	d530      	bpl.n	80107dc <_scanf_float+0x364>
 801077a:	055b      	lsls	r3, r3, #21
 801077c:	d511      	bpl.n	80107a2 <_scanf_float+0x32a>
 801077e:	9b01      	ldr	r3, [sp, #4]
 8010780:	429e      	cmp	r6, r3
 8010782:	f67f aebc 	bls.w	80104fe <_scanf_float+0x86>
 8010786:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801078a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801078e:	463a      	mov	r2, r7
 8010790:	4640      	mov	r0, r8
 8010792:	4798      	blx	r3
 8010794:	6923      	ldr	r3, [r4, #16]
 8010796:	3b01      	subs	r3, #1
 8010798:	6123      	str	r3, [r4, #16]
 801079a:	e7f0      	b.n	801077e <_scanf_float+0x306>
 801079c:	46aa      	mov	sl, r5
 801079e:	46b3      	mov	fp, r6
 80107a0:	e7de      	b.n	8010760 <_scanf_float+0x2e8>
 80107a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80107a6:	6923      	ldr	r3, [r4, #16]
 80107a8:	2965      	cmp	r1, #101	@ 0x65
 80107aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80107ae:	f106 35ff 	add.w	r5, r6, #4294967295
 80107b2:	6123      	str	r3, [r4, #16]
 80107b4:	d00c      	beq.n	80107d0 <_scanf_float+0x358>
 80107b6:	2945      	cmp	r1, #69	@ 0x45
 80107b8:	d00a      	beq.n	80107d0 <_scanf_float+0x358>
 80107ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80107be:	463a      	mov	r2, r7
 80107c0:	4640      	mov	r0, r8
 80107c2:	4798      	blx	r3
 80107c4:	6923      	ldr	r3, [r4, #16]
 80107c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80107ca:	3b01      	subs	r3, #1
 80107cc:	1eb5      	subs	r5, r6, #2
 80107ce:	6123      	str	r3, [r4, #16]
 80107d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80107d4:	463a      	mov	r2, r7
 80107d6:	4640      	mov	r0, r8
 80107d8:	4798      	blx	r3
 80107da:	462e      	mov	r6, r5
 80107dc:	6822      	ldr	r2, [r4, #0]
 80107de:	f012 0210 	ands.w	r2, r2, #16
 80107e2:	d001      	beq.n	80107e8 <_scanf_float+0x370>
 80107e4:	2000      	movs	r0, #0
 80107e6:	e68b      	b.n	8010500 <_scanf_float+0x88>
 80107e8:	7032      	strb	r2, [r6, #0]
 80107ea:	6823      	ldr	r3, [r4, #0]
 80107ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80107f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80107f4:	d11a      	bne.n	801082c <_scanf_float+0x3b4>
 80107f6:	9b02      	ldr	r3, [sp, #8]
 80107f8:	454b      	cmp	r3, r9
 80107fa:	eba3 0209 	sub.w	r2, r3, r9
 80107fe:	d121      	bne.n	8010844 <_scanf_float+0x3cc>
 8010800:	9901      	ldr	r1, [sp, #4]
 8010802:	2200      	movs	r2, #0
 8010804:	4640      	mov	r0, r8
 8010806:	f002 fc49 	bl	801309c <_strtod_r>
 801080a:	9b03      	ldr	r3, [sp, #12]
 801080c:	6821      	ldr	r1, [r4, #0]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	f011 0f02 	tst.w	r1, #2
 8010814:	f103 0204 	add.w	r2, r3, #4
 8010818:	d01f      	beq.n	801085a <_scanf_float+0x3e2>
 801081a:	9903      	ldr	r1, [sp, #12]
 801081c:	600a      	str	r2, [r1, #0]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	ed83 0b00 	vstr	d0, [r3]
 8010824:	68e3      	ldr	r3, [r4, #12]
 8010826:	3301      	adds	r3, #1
 8010828:	60e3      	str	r3, [r4, #12]
 801082a:	e7db      	b.n	80107e4 <_scanf_float+0x36c>
 801082c:	9b04      	ldr	r3, [sp, #16]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d0e6      	beq.n	8010800 <_scanf_float+0x388>
 8010832:	9905      	ldr	r1, [sp, #20]
 8010834:	230a      	movs	r3, #10
 8010836:	3101      	adds	r1, #1
 8010838:	4640      	mov	r0, r8
 801083a:	f002 fcaf 	bl	801319c <_strtol_r>
 801083e:	9b04      	ldr	r3, [sp, #16]
 8010840:	9e05      	ldr	r6, [sp, #20]
 8010842:	1ac2      	subs	r2, r0, r3
 8010844:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8010848:	429e      	cmp	r6, r3
 801084a:	bf28      	it	cs
 801084c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8010850:	490d      	ldr	r1, [pc, #52]	@ (8010888 <_scanf_float+0x410>)
 8010852:	4630      	mov	r0, r6
 8010854:	f000 f960 	bl	8010b18 <siprintf>
 8010858:	e7d2      	b.n	8010800 <_scanf_float+0x388>
 801085a:	f011 0f04 	tst.w	r1, #4
 801085e:	9903      	ldr	r1, [sp, #12]
 8010860:	600a      	str	r2, [r1, #0]
 8010862:	d1dc      	bne.n	801081e <_scanf_float+0x3a6>
 8010864:	eeb4 0b40 	vcmp.f64	d0, d0
 8010868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801086c:	681d      	ldr	r5, [r3, #0]
 801086e:	d705      	bvc.n	801087c <_scanf_float+0x404>
 8010870:	4806      	ldr	r0, [pc, #24]	@ (801088c <_scanf_float+0x414>)
 8010872:	f000 fb81 	bl	8010f78 <nanf>
 8010876:	ed85 0a00 	vstr	s0, [r5]
 801087a:	e7d3      	b.n	8010824 <_scanf_float+0x3ac>
 801087c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010880:	e7f9      	b.n	8010876 <_scanf_float+0x3fe>
 8010882:	f04f 0900 	mov.w	r9, #0
 8010886:	e630      	b.n	80104ea <_scanf_float+0x72>
 8010888:	08014624 	.word	0x08014624
 801088c:	080145ef 	.word	0x080145ef

08010890 <std>:
 8010890:	2300      	movs	r3, #0
 8010892:	b510      	push	{r4, lr}
 8010894:	4604      	mov	r4, r0
 8010896:	e9c0 3300 	strd	r3, r3, [r0]
 801089a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801089e:	6083      	str	r3, [r0, #8]
 80108a0:	8181      	strh	r1, [r0, #12]
 80108a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80108a4:	81c2      	strh	r2, [r0, #14]
 80108a6:	6183      	str	r3, [r0, #24]
 80108a8:	4619      	mov	r1, r3
 80108aa:	2208      	movs	r2, #8
 80108ac:	305c      	adds	r0, #92	@ 0x5c
 80108ae:	f000 fa2b 	bl	8010d08 <memset>
 80108b2:	4b0d      	ldr	r3, [pc, #52]	@ (80108e8 <std+0x58>)
 80108b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80108b6:	4b0d      	ldr	r3, [pc, #52]	@ (80108ec <std+0x5c>)
 80108b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80108ba:	4b0d      	ldr	r3, [pc, #52]	@ (80108f0 <std+0x60>)
 80108bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80108be:	4b0d      	ldr	r3, [pc, #52]	@ (80108f4 <std+0x64>)
 80108c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80108c2:	4b0d      	ldr	r3, [pc, #52]	@ (80108f8 <std+0x68>)
 80108c4:	6224      	str	r4, [r4, #32]
 80108c6:	429c      	cmp	r4, r3
 80108c8:	d006      	beq.n	80108d8 <std+0x48>
 80108ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80108ce:	4294      	cmp	r4, r2
 80108d0:	d002      	beq.n	80108d8 <std+0x48>
 80108d2:	33d0      	adds	r3, #208	@ 0xd0
 80108d4:	429c      	cmp	r4, r3
 80108d6:	d105      	bne.n	80108e4 <std+0x54>
 80108d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80108dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108e0:	f000 bb38 	b.w	8010f54 <__retarget_lock_init_recursive>
 80108e4:	bd10      	pop	{r4, pc}
 80108e6:	bf00      	nop
 80108e8:	08010b59 	.word	0x08010b59
 80108ec:	08010b7b 	.word	0x08010b7b
 80108f0:	08010bb3 	.word	0x08010bb3
 80108f4:	08010bd7 	.word	0x08010bd7
 80108f8:	24004e38 	.word	0x24004e38

080108fc <stdio_exit_handler>:
 80108fc:	4a02      	ldr	r2, [pc, #8]	@ (8010908 <stdio_exit_handler+0xc>)
 80108fe:	4903      	ldr	r1, [pc, #12]	@ (801090c <stdio_exit_handler+0x10>)
 8010900:	4803      	ldr	r0, [pc, #12]	@ (8010910 <stdio_exit_handler+0x14>)
 8010902:	f000 b87b 	b.w	80109fc <_fwalk_sglue>
 8010906:	bf00      	nop
 8010908:	24000014 	.word	0x24000014
 801090c:	080137dd 	.word	0x080137dd
 8010910:	24000024 	.word	0x24000024

08010914 <cleanup_stdio>:
 8010914:	6841      	ldr	r1, [r0, #4]
 8010916:	4b0c      	ldr	r3, [pc, #48]	@ (8010948 <cleanup_stdio+0x34>)
 8010918:	4299      	cmp	r1, r3
 801091a:	b510      	push	{r4, lr}
 801091c:	4604      	mov	r4, r0
 801091e:	d001      	beq.n	8010924 <cleanup_stdio+0x10>
 8010920:	f002 ff5c 	bl	80137dc <_fflush_r>
 8010924:	68a1      	ldr	r1, [r4, #8]
 8010926:	4b09      	ldr	r3, [pc, #36]	@ (801094c <cleanup_stdio+0x38>)
 8010928:	4299      	cmp	r1, r3
 801092a:	d002      	beq.n	8010932 <cleanup_stdio+0x1e>
 801092c:	4620      	mov	r0, r4
 801092e:	f002 ff55 	bl	80137dc <_fflush_r>
 8010932:	68e1      	ldr	r1, [r4, #12]
 8010934:	4b06      	ldr	r3, [pc, #24]	@ (8010950 <cleanup_stdio+0x3c>)
 8010936:	4299      	cmp	r1, r3
 8010938:	d004      	beq.n	8010944 <cleanup_stdio+0x30>
 801093a:	4620      	mov	r0, r4
 801093c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010940:	f002 bf4c 	b.w	80137dc <_fflush_r>
 8010944:	bd10      	pop	{r4, pc}
 8010946:	bf00      	nop
 8010948:	24004e38 	.word	0x24004e38
 801094c:	24004ea0 	.word	0x24004ea0
 8010950:	24004f08 	.word	0x24004f08

08010954 <global_stdio_init.part.0>:
 8010954:	b510      	push	{r4, lr}
 8010956:	4b0b      	ldr	r3, [pc, #44]	@ (8010984 <global_stdio_init.part.0+0x30>)
 8010958:	4c0b      	ldr	r4, [pc, #44]	@ (8010988 <global_stdio_init.part.0+0x34>)
 801095a:	4a0c      	ldr	r2, [pc, #48]	@ (801098c <global_stdio_init.part.0+0x38>)
 801095c:	601a      	str	r2, [r3, #0]
 801095e:	4620      	mov	r0, r4
 8010960:	2200      	movs	r2, #0
 8010962:	2104      	movs	r1, #4
 8010964:	f7ff ff94 	bl	8010890 <std>
 8010968:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801096c:	2201      	movs	r2, #1
 801096e:	2109      	movs	r1, #9
 8010970:	f7ff ff8e 	bl	8010890 <std>
 8010974:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010978:	2202      	movs	r2, #2
 801097a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801097e:	2112      	movs	r1, #18
 8010980:	f7ff bf86 	b.w	8010890 <std>
 8010984:	24004f70 	.word	0x24004f70
 8010988:	24004e38 	.word	0x24004e38
 801098c:	080108fd 	.word	0x080108fd

08010990 <__sfp_lock_acquire>:
 8010990:	4801      	ldr	r0, [pc, #4]	@ (8010998 <__sfp_lock_acquire+0x8>)
 8010992:	f000 bae0 	b.w	8010f56 <__retarget_lock_acquire_recursive>
 8010996:	bf00      	nop
 8010998:	24004f79 	.word	0x24004f79

0801099c <__sfp_lock_release>:
 801099c:	4801      	ldr	r0, [pc, #4]	@ (80109a4 <__sfp_lock_release+0x8>)
 801099e:	f000 badb 	b.w	8010f58 <__retarget_lock_release_recursive>
 80109a2:	bf00      	nop
 80109a4:	24004f79 	.word	0x24004f79

080109a8 <__sinit>:
 80109a8:	b510      	push	{r4, lr}
 80109aa:	4604      	mov	r4, r0
 80109ac:	f7ff fff0 	bl	8010990 <__sfp_lock_acquire>
 80109b0:	6a23      	ldr	r3, [r4, #32]
 80109b2:	b11b      	cbz	r3, 80109bc <__sinit+0x14>
 80109b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80109b8:	f7ff bff0 	b.w	801099c <__sfp_lock_release>
 80109bc:	4b04      	ldr	r3, [pc, #16]	@ (80109d0 <__sinit+0x28>)
 80109be:	6223      	str	r3, [r4, #32]
 80109c0:	4b04      	ldr	r3, [pc, #16]	@ (80109d4 <__sinit+0x2c>)
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d1f5      	bne.n	80109b4 <__sinit+0xc>
 80109c8:	f7ff ffc4 	bl	8010954 <global_stdio_init.part.0>
 80109cc:	e7f2      	b.n	80109b4 <__sinit+0xc>
 80109ce:	bf00      	nop
 80109d0:	08010915 	.word	0x08010915
 80109d4:	24004f70 	.word	0x24004f70

080109d8 <fiprintf>:
 80109d8:	b40e      	push	{r1, r2, r3}
 80109da:	b503      	push	{r0, r1, lr}
 80109dc:	4601      	mov	r1, r0
 80109de:	ab03      	add	r3, sp, #12
 80109e0:	4805      	ldr	r0, [pc, #20]	@ (80109f8 <fiprintf+0x20>)
 80109e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80109e6:	6800      	ldr	r0, [r0, #0]
 80109e8:	9301      	str	r3, [sp, #4]
 80109ea:	f002 fd5b 	bl	80134a4 <_vfiprintf_r>
 80109ee:	b002      	add	sp, #8
 80109f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80109f4:	b003      	add	sp, #12
 80109f6:	4770      	bx	lr
 80109f8:	24000020 	.word	0x24000020

080109fc <_fwalk_sglue>:
 80109fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a00:	4607      	mov	r7, r0
 8010a02:	4688      	mov	r8, r1
 8010a04:	4614      	mov	r4, r2
 8010a06:	2600      	movs	r6, #0
 8010a08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010a0c:	f1b9 0901 	subs.w	r9, r9, #1
 8010a10:	d505      	bpl.n	8010a1e <_fwalk_sglue+0x22>
 8010a12:	6824      	ldr	r4, [r4, #0]
 8010a14:	2c00      	cmp	r4, #0
 8010a16:	d1f7      	bne.n	8010a08 <_fwalk_sglue+0xc>
 8010a18:	4630      	mov	r0, r6
 8010a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a1e:	89ab      	ldrh	r3, [r5, #12]
 8010a20:	2b01      	cmp	r3, #1
 8010a22:	d907      	bls.n	8010a34 <_fwalk_sglue+0x38>
 8010a24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010a28:	3301      	adds	r3, #1
 8010a2a:	d003      	beq.n	8010a34 <_fwalk_sglue+0x38>
 8010a2c:	4629      	mov	r1, r5
 8010a2e:	4638      	mov	r0, r7
 8010a30:	47c0      	blx	r8
 8010a32:	4306      	orrs	r6, r0
 8010a34:	3568      	adds	r5, #104	@ 0x68
 8010a36:	e7e9      	b.n	8010a0c <_fwalk_sglue+0x10>

08010a38 <iprintf>:
 8010a38:	b40f      	push	{r0, r1, r2, r3}
 8010a3a:	b507      	push	{r0, r1, r2, lr}
 8010a3c:	4906      	ldr	r1, [pc, #24]	@ (8010a58 <iprintf+0x20>)
 8010a3e:	ab04      	add	r3, sp, #16
 8010a40:	6808      	ldr	r0, [r1, #0]
 8010a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a46:	6881      	ldr	r1, [r0, #8]
 8010a48:	9301      	str	r3, [sp, #4]
 8010a4a:	f002 fd2b 	bl	80134a4 <_vfiprintf_r>
 8010a4e:	b003      	add	sp, #12
 8010a50:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a54:	b004      	add	sp, #16
 8010a56:	4770      	bx	lr
 8010a58:	24000020 	.word	0x24000020

08010a5c <_puts_r>:
 8010a5c:	6a03      	ldr	r3, [r0, #32]
 8010a5e:	b570      	push	{r4, r5, r6, lr}
 8010a60:	6884      	ldr	r4, [r0, #8]
 8010a62:	4605      	mov	r5, r0
 8010a64:	460e      	mov	r6, r1
 8010a66:	b90b      	cbnz	r3, 8010a6c <_puts_r+0x10>
 8010a68:	f7ff ff9e 	bl	80109a8 <__sinit>
 8010a6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a6e:	07db      	lsls	r3, r3, #31
 8010a70:	d405      	bmi.n	8010a7e <_puts_r+0x22>
 8010a72:	89a3      	ldrh	r3, [r4, #12]
 8010a74:	0598      	lsls	r0, r3, #22
 8010a76:	d402      	bmi.n	8010a7e <_puts_r+0x22>
 8010a78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a7a:	f000 fa6c 	bl	8010f56 <__retarget_lock_acquire_recursive>
 8010a7e:	89a3      	ldrh	r3, [r4, #12]
 8010a80:	0719      	lsls	r1, r3, #28
 8010a82:	d502      	bpl.n	8010a8a <_puts_r+0x2e>
 8010a84:	6923      	ldr	r3, [r4, #16]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d135      	bne.n	8010af6 <_puts_r+0x9a>
 8010a8a:	4621      	mov	r1, r4
 8010a8c:	4628      	mov	r0, r5
 8010a8e:	f000 f8e5 	bl	8010c5c <__swsetup_r>
 8010a92:	b380      	cbz	r0, 8010af6 <_puts_r+0x9a>
 8010a94:	f04f 35ff 	mov.w	r5, #4294967295
 8010a98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a9a:	07da      	lsls	r2, r3, #31
 8010a9c:	d405      	bmi.n	8010aaa <_puts_r+0x4e>
 8010a9e:	89a3      	ldrh	r3, [r4, #12]
 8010aa0:	059b      	lsls	r3, r3, #22
 8010aa2:	d402      	bmi.n	8010aaa <_puts_r+0x4e>
 8010aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010aa6:	f000 fa57 	bl	8010f58 <__retarget_lock_release_recursive>
 8010aaa:	4628      	mov	r0, r5
 8010aac:	bd70      	pop	{r4, r5, r6, pc}
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	da04      	bge.n	8010abc <_puts_r+0x60>
 8010ab2:	69a2      	ldr	r2, [r4, #24]
 8010ab4:	429a      	cmp	r2, r3
 8010ab6:	dc17      	bgt.n	8010ae8 <_puts_r+0x8c>
 8010ab8:	290a      	cmp	r1, #10
 8010aba:	d015      	beq.n	8010ae8 <_puts_r+0x8c>
 8010abc:	6823      	ldr	r3, [r4, #0]
 8010abe:	1c5a      	adds	r2, r3, #1
 8010ac0:	6022      	str	r2, [r4, #0]
 8010ac2:	7019      	strb	r1, [r3, #0]
 8010ac4:	68a3      	ldr	r3, [r4, #8]
 8010ac6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010aca:	3b01      	subs	r3, #1
 8010acc:	60a3      	str	r3, [r4, #8]
 8010ace:	2900      	cmp	r1, #0
 8010ad0:	d1ed      	bne.n	8010aae <_puts_r+0x52>
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	da11      	bge.n	8010afa <_puts_r+0x9e>
 8010ad6:	4622      	mov	r2, r4
 8010ad8:	210a      	movs	r1, #10
 8010ada:	4628      	mov	r0, r5
 8010adc:	f000 f87f 	bl	8010bde <__swbuf_r>
 8010ae0:	3001      	adds	r0, #1
 8010ae2:	d0d7      	beq.n	8010a94 <_puts_r+0x38>
 8010ae4:	250a      	movs	r5, #10
 8010ae6:	e7d7      	b.n	8010a98 <_puts_r+0x3c>
 8010ae8:	4622      	mov	r2, r4
 8010aea:	4628      	mov	r0, r5
 8010aec:	f000 f877 	bl	8010bde <__swbuf_r>
 8010af0:	3001      	adds	r0, #1
 8010af2:	d1e7      	bne.n	8010ac4 <_puts_r+0x68>
 8010af4:	e7ce      	b.n	8010a94 <_puts_r+0x38>
 8010af6:	3e01      	subs	r6, #1
 8010af8:	e7e4      	b.n	8010ac4 <_puts_r+0x68>
 8010afa:	6823      	ldr	r3, [r4, #0]
 8010afc:	1c5a      	adds	r2, r3, #1
 8010afe:	6022      	str	r2, [r4, #0]
 8010b00:	220a      	movs	r2, #10
 8010b02:	701a      	strb	r2, [r3, #0]
 8010b04:	e7ee      	b.n	8010ae4 <_puts_r+0x88>
	...

08010b08 <puts>:
 8010b08:	4b02      	ldr	r3, [pc, #8]	@ (8010b14 <puts+0xc>)
 8010b0a:	4601      	mov	r1, r0
 8010b0c:	6818      	ldr	r0, [r3, #0]
 8010b0e:	f7ff bfa5 	b.w	8010a5c <_puts_r>
 8010b12:	bf00      	nop
 8010b14:	24000020 	.word	0x24000020

08010b18 <siprintf>:
 8010b18:	b40e      	push	{r1, r2, r3}
 8010b1a:	b500      	push	{lr}
 8010b1c:	b09c      	sub	sp, #112	@ 0x70
 8010b1e:	ab1d      	add	r3, sp, #116	@ 0x74
 8010b20:	9002      	str	r0, [sp, #8]
 8010b22:	9006      	str	r0, [sp, #24]
 8010b24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010b28:	4809      	ldr	r0, [pc, #36]	@ (8010b50 <siprintf+0x38>)
 8010b2a:	9107      	str	r1, [sp, #28]
 8010b2c:	9104      	str	r1, [sp, #16]
 8010b2e:	4909      	ldr	r1, [pc, #36]	@ (8010b54 <siprintf+0x3c>)
 8010b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b34:	9105      	str	r1, [sp, #20]
 8010b36:	6800      	ldr	r0, [r0, #0]
 8010b38:	9301      	str	r3, [sp, #4]
 8010b3a:	a902      	add	r1, sp, #8
 8010b3c:	f002 fb8c 	bl	8013258 <_svfiprintf_r>
 8010b40:	9b02      	ldr	r3, [sp, #8]
 8010b42:	2200      	movs	r2, #0
 8010b44:	701a      	strb	r2, [r3, #0]
 8010b46:	b01c      	add	sp, #112	@ 0x70
 8010b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b4c:	b003      	add	sp, #12
 8010b4e:	4770      	bx	lr
 8010b50:	24000020 	.word	0x24000020
 8010b54:	ffff0208 	.word	0xffff0208

08010b58 <__sread>:
 8010b58:	b510      	push	{r4, lr}
 8010b5a:	460c      	mov	r4, r1
 8010b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b60:	f000 f986 	bl	8010e70 <_read_r>
 8010b64:	2800      	cmp	r0, #0
 8010b66:	bfab      	itete	ge
 8010b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8010b6c:	181b      	addge	r3, r3, r0
 8010b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010b72:	bfac      	ite	ge
 8010b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010b76:	81a3      	strhlt	r3, [r4, #12]
 8010b78:	bd10      	pop	{r4, pc}

08010b7a <__swrite>:
 8010b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b7e:	461f      	mov	r7, r3
 8010b80:	898b      	ldrh	r3, [r1, #12]
 8010b82:	05db      	lsls	r3, r3, #23
 8010b84:	4605      	mov	r5, r0
 8010b86:	460c      	mov	r4, r1
 8010b88:	4616      	mov	r6, r2
 8010b8a:	d505      	bpl.n	8010b98 <__swrite+0x1e>
 8010b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b90:	2302      	movs	r3, #2
 8010b92:	2200      	movs	r2, #0
 8010b94:	f000 f95a 	bl	8010e4c <_lseek_r>
 8010b98:	89a3      	ldrh	r3, [r4, #12]
 8010b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010ba2:	81a3      	strh	r3, [r4, #12]
 8010ba4:	4632      	mov	r2, r6
 8010ba6:	463b      	mov	r3, r7
 8010ba8:	4628      	mov	r0, r5
 8010baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bae:	f000 b995 	b.w	8010edc <_write_r>

08010bb2 <__sseek>:
 8010bb2:	b510      	push	{r4, lr}
 8010bb4:	460c      	mov	r4, r1
 8010bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bba:	f000 f947 	bl	8010e4c <_lseek_r>
 8010bbe:	1c43      	adds	r3, r0, #1
 8010bc0:	89a3      	ldrh	r3, [r4, #12]
 8010bc2:	bf15      	itete	ne
 8010bc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010bc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010bca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010bce:	81a3      	strheq	r3, [r4, #12]
 8010bd0:	bf18      	it	ne
 8010bd2:	81a3      	strhne	r3, [r4, #12]
 8010bd4:	bd10      	pop	{r4, pc}

08010bd6 <__sclose>:
 8010bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bda:	f000 b8d1 	b.w	8010d80 <_close_r>

08010bde <__swbuf_r>:
 8010bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010be0:	460e      	mov	r6, r1
 8010be2:	4614      	mov	r4, r2
 8010be4:	4605      	mov	r5, r0
 8010be6:	b118      	cbz	r0, 8010bf0 <__swbuf_r+0x12>
 8010be8:	6a03      	ldr	r3, [r0, #32]
 8010bea:	b90b      	cbnz	r3, 8010bf0 <__swbuf_r+0x12>
 8010bec:	f7ff fedc 	bl	80109a8 <__sinit>
 8010bf0:	69a3      	ldr	r3, [r4, #24]
 8010bf2:	60a3      	str	r3, [r4, #8]
 8010bf4:	89a3      	ldrh	r3, [r4, #12]
 8010bf6:	071a      	lsls	r2, r3, #28
 8010bf8:	d501      	bpl.n	8010bfe <__swbuf_r+0x20>
 8010bfa:	6923      	ldr	r3, [r4, #16]
 8010bfc:	b943      	cbnz	r3, 8010c10 <__swbuf_r+0x32>
 8010bfe:	4621      	mov	r1, r4
 8010c00:	4628      	mov	r0, r5
 8010c02:	f000 f82b 	bl	8010c5c <__swsetup_r>
 8010c06:	b118      	cbz	r0, 8010c10 <__swbuf_r+0x32>
 8010c08:	f04f 37ff 	mov.w	r7, #4294967295
 8010c0c:	4638      	mov	r0, r7
 8010c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c10:	6823      	ldr	r3, [r4, #0]
 8010c12:	6922      	ldr	r2, [r4, #16]
 8010c14:	1a98      	subs	r0, r3, r2
 8010c16:	6963      	ldr	r3, [r4, #20]
 8010c18:	b2f6      	uxtb	r6, r6
 8010c1a:	4283      	cmp	r3, r0
 8010c1c:	4637      	mov	r7, r6
 8010c1e:	dc05      	bgt.n	8010c2c <__swbuf_r+0x4e>
 8010c20:	4621      	mov	r1, r4
 8010c22:	4628      	mov	r0, r5
 8010c24:	f002 fdda 	bl	80137dc <_fflush_r>
 8010c28:	2800      	cmp	r0, #0
 8010c2a:	d1ed      	bne.n	8010c08 <__swbuf_r+0x2a>
 8010c2c:	68a3      	ldr	r3, [r4, #8]
 8010c2e:	3b01      	subs	r3, #1
 8010c30:	60a3      	str	r3, [r4, #8]
 8010c32:	6823      	ldr	r3, [r4, #0]
 8010c34:	1c5a      	adds	r2, r3, #1
 8010c36:	6022      	str	r2, [r4, #0]
 8010c38:	701e      	strb	r6, [r3, #0]
 8010c3a:	6962      	ldr	r2, [r4, #20]
 8010c3c:	1c43      	adds	r3, r0, #1
 8010c3e:	429a      	cmp	r2, r3
 8010c40:	d004      	beq.n	8010c4c <__swbuf_r+0x6e>
 8010c42:	89a3      	ldrh	r3, [r4, #12]
 8010c44:	07db      	lsls	r3, r3, #31
 8010c46:	d5e1      	bpl.n	8010c0c <__swbuf_r+0x2e>
 8010c48:	2e0a      	cmp	r6, #10
 8010c4a:	d1df      	bne.n	8010c0c <__swbuf_r+0x2e>
 8010c4c:	4621      	mov	r1, r4
 8010c4e:	4628      	mov	r0, r5
 8010c50:	f002 fdc4 	bl	80137dc <_fflush_r>
 8010c54:	2800      	cmp	r0, #0
 8010c56:	d0d9      	beq.n	8010c0c <__swbuf_r+0x2e>
 8010c58:	e7d6      	b.n	8010c08 <__swbuf_r+0x2a>
	...

08010c5c <__swsetup_r>:
 8010c5c:	b538      	push	{r3, r4, r5, lr}
 8010c5e:	4b29      	ldr	r3, [pc, #164]	@ (8010d04 <__swsetup_r+0xa8>)
 8010c60:	4605      	mov	r5, r0
 8010c62:	6818      	ldr	r0, [r3, #0]
 8010c64:	460c      	mov	r4, r1
 8010c66:	b118      	cbz	r0, 8010c70 <__swsetup_r+0x14>
 8010c68:	6a03      	ldr	r3, [r0, #32]
 8010c6a:	b90b      	cbnz	r3, 8010c70 <__swsetup_r+0x14>
 8010c6c:	f7ff fe9c 	bl	80109a8 <__sinit>
 8010c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c74:	0719      	lsls	r1, r3, #28
 8010c76:	d422      	bmi.n	8010cbe <__swsetup_r+0x62>
 8010c78:	06da      	lsls	r2, r3, #27
 8010c7a:	d407      	bmi.n	8010c8c <__swsetup_r+0x30>
 8010c7c:	2209      	movs	r2, #9
 8010c7e:	602a      	str	r2, [r5, #0]
 8010c80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c84:	81a3      	strh	r3, [r4, #12]
 8010c86:	f04f 30ff 	mov.w	r0, #4294967295
 8010c8a:	e033      	b.n	8010cf4 <__swsetup_r+0x98>
 8010c8c:	0758      	lsls	r0, r3, #29
 8010c8e:	d512      	bpl.n	8010cb6 <__swsetup_r+0x5a>
 8010c90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c92:	b141      	cbz	r1, 8010ca6 <__swsetup_r+0x4a>
 8010c94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c98:	4299      	cmp	r1, r3
 8010c9a:	d002      	beq.n	8010ca2 <__swsetup_r+0x46>
 8010c9c:	4628      	mov	r0, r5
 8010c9e:	f000 ff51 	bl	8011b44 <_free_r>
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ca6:	89a3      	ldrh	r3, [r4, #12]
 8010ca8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010cac:	81a3      	strh	r3, [r4, #12]
 8010cae:	2300      	movs	r3, #0
 8010cb0:	6063      	str	r3, [r4, #4]
 8010cb2:	6923      	ldr	r3, [r4, #16]
 8010cb4:	6023      	str	r3, [r4, #0]
 8010cb6:	89a3      	ldrh	r3, [r4, #12]
 8010cb8:	f043 0308 	orr.w	r3, r3, #8
 8010cbc:	81a3      	strh	r3, [r4, #12]
 8010cbe:	6923      	ldr	r3, [r4, #16]
 8010cc0:	b94b      	cbnz	r3, 8010cd6 <__swsetup_r+0x7a>
 8010cc2:	89a3      	ldrh	r3, [r4, #12]
 8010cc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ccc:	d003      	beq.n	8010cd6 <__swsetup_r+0x7a>
 8010cce:	4621      	mov	r1, r4
 8010cd0:	4628      	mov	r0, r5
 8010cd2:	f002 fdd1 	bl	8013878 <__smakebuf_r>
 8010cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cda:	f013 0201 	ands.w	r2, r3, #1
 8010cde:	d00a      	beq.n	8010cf6 <__swsetup_r+0x9a>
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	60a2      	str	r2, [r4, #8]
 8010ce4:	6962      	ldr	r2, [r4, #20]
 8010ce6:	4252      	negs	r2, r2
 8010ce8:	61a2      	str	r2, [r4, #24]
 8010cea:	6922      	ldr	r2, [r4, #16]
 8010cec:	b942      	cbnz	r2, 8010d00 <__swsetup_r+0xa4>
 8010cee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010cf2:	d1c5      	bne.n	8010c80 <__swsetup_r+0x24>
 8010cf4:	bd38      	pop	{r3, r4, r5, pc}
 8010cf6:	0799      	lsls	r1, r3, #30
 8010cf8:	bf58      	it	pl
 8010cfa:	6962      	ldrpl	r2, [r4, #20]
 8010cfc:	60a2      	str	r2, [r4, #8]
 8010cfe:	e7f4      	b.n	8010cea <__swsetup_r+0x8e>
 8010d00:	2000      	movs	r0, #0
 8010d02:	e7f7      	b.n	8010cf4 <__swsetup_r+0x98>
 8010d04:	24000020 	.word	0x24000020

08010d08 <memset>:
 8010d08:	4402      	add	r2, r0
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	4293      	cmp	r3, r2
 8010d0e:	d100      	bne.n	8010d12 <memset+0xa>
 8010d10:	4770      	bx	lr
 8010d12:	f803 1b01 	strb.w	r1, [r3], #1
 8010d16:	e7f9      	b.n	8010d0c <memset+0x4>

08010d18 <_raise_r>:
 8010d18:	291f      	cmp	r1, #31
 8010d1a:	b538      	push	{r3, r4, r5, lr}
 8010d1c:	4605      	mov	r5, r0
 8010d1e:	460c      	mov	r4, r1
 8010d20:	d904      	bls.n	8010d2c <_raise_r+0x14>
 8010d22:	2316      	movs	r3, #22
 8010d24:	6003      	str	r3, [r0, #0]
 8010d26:	f04f 30ff 	mov.w	r0, #4294967295
 8010d2a:	bd38      	pop	{r3, r4, r5, pc}
 8010d2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d2e:	b112      	cbz	r2, 8010d36 <_raise_r+0x1e>
 8010d30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d34:	b94b      	cbnz	r3, 8010d4a <_raise_r+0x32>
 8010d36:	4628      	mov	r0, r5
 8010d38:	f000 f8be 	bl	8010eb8 <_getpid_r>
 8010d3c:	4622      	mov	r2, r4
 8010d3e:	4601      	mov	r1, r0
 8010d40:	4628      	mov	r0, r5
 8010d42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d46:	f000 b8a5 	b.w	8010e94 <_kill_r>
 8010d4a:	2b01      	cmp	r3, #1
 8010d4c:	d00a      	beq.n	8010d64 <_raise_r+0x4c>
 8010d4e:	1c59      	adds	r1, r3, #1
 8010d50:	d103      	bne.n	8010d5a <_raise_r+0x42>
 8010d52:	2316      	movs	r3, #22
 8010d54:	6003      	str	r3, [r0, #0]
 8010d56:	2001      	movs	r0, #1
 8010d58:	e7e7      	b.n	8010d2a <_raise_r+0x12>
 8010d5a:	2100      	movs	r1, #0
 8010d5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010d60:	4620      	mov	r0, r4
 8010d62:	4798      	blx	r3
 8010d64:	2000      	movs	r0, #0
 8010d66:	e7e0      	b.n	8010d2a <_raise_r+0x12>

08010d68 <raise>:
 8010d68:	4b02      	ldr	r3, [pc, #8]	@ (8010d74 <raise+0xc>)
 8010d6a:	4601      	mov	r1, r0
 8010d6c:	6818      	ldr	r0, [r3, #0]
 8010d6e:	f7ff bfd3 	b.w	8010d18 <_raise_r>
 8010d72:	bf00      	nop
 8010d74:	24000020 	.word	0x24000020

08010d78 <_localeconv_r>:
 8010d78:	4800      	ldr	r0, [pc, #0]	@ (8010d7c <_localeconv_r+0x4>)
 8010d7a:	4770      	bx	lr
 8010d7c:	24000160 	.word	0x24000160

08010d80 <_close_r>:
 8010d80:	b538      	push	{r3, r4, r5, lr}
 8010d82:	4d06      	ldr	r5, [pc, #24]	@ (8010d9c <_close_r+0x1c>)
 8010d84:	2300      	movs	r3, #0
 8010d86:	4604      	mov	r4, r0
 8010d88:	4608      	mov	r0, r1
 8010d8a:	602b      	str	r3, [r5, #0]
 8010d8c:	f7f0 fde4 	bl	8001958 <_close>
 8010d90:	1c43      	adds	r3, r0, #1
 8010d92:	d102      	bne.n	8010d9a <_close_r+0x1a>
 8010d94:	682b      	ldr	r3, [r5, #0]
 8010d96:	b103      	cbz	r3, 8010d9a <_close_r+0x1a>
 8010d98:	6023      	str	r3, [r4, #0]
 8010d9a:	bd38      	pop	{r3, r4, r5, pc}
 8010d9c:	24004f74 	.word	0x24004f74

08010da0 <_reclaim_reent>:
 8010da0:	4b29      	ldr	r3, [pc, #164]	@ (8010e48 <_reclaim_reent+0xa8>)
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	4283      	cmp	r3, r0
 8010da6:	b570      	push	{r4, r5, r6, lr}
 8010da8:	4604      	mov	r4, r0
 8010daa:	d04b      	beq.n	8010e44 <_reclaim_reent+0xa4>
 8010dac:	69c3      	ldr	r3, [r0, #28]
 8010dae:	b1ab      	cbz	r3, 8010ddc <_reclaim_reent+0x3c>
 8010db0:	68db      	ldr	r3, [r3, #12]
 8010db2:	b16b      	cbz	r3, 8010dd0 <_reclaim_reent+0x30>
 8010db4:	2500      	movs	r5, #0
 8010db6:	69e3      	ldr	r3, [r4, #28]
 8010db8:	68db      	ldr	r3, [r3, #12]
 8010dba:	5959      	ldr	r1, [r3, r5]
 8010dbc:	2900      	cmp	r1, #0
 8010dbe:	d13b      	bne.n	8010e38 <_reclaim_reent+0x98>
 8010dc0:	3504      	adds	r5, #4
 8010dc2:	2d80      	cmp	r5, #128	@ 0x80
 8010dc4:	d1f7      	bne.n	8010db6 <_reclaim_reent+0x16>
 8010dc6:	69e3      	ldr	r3, [r4, #28]
 8010dc8:	4620      	mov	r0, r4
 8010dca:	68d9      	ldr	r1, [r3, #12]
 8010dcc:	f000 feba 	bl	8011b44 <_free_r>
 8010dd0:	69e3      	ldr	r3, [r4, #28]
 8010dd2:	6819      	ldr	r1, [r3, #0]
 8010dd4:	b111      	cbz	r1, 8010ddc <_reclaim_reent+0x3c>
 8010dd6:	4620      	mov	r0, r4
 8010dd8:	f000 feb4 	bl	8011b44 <_free_r>
 8010ddc:	6961      	ldr	r1, [r4, #20]
 8010dde:	b111      	cbz	r1, 8010de6 <_reclaim_reent+0x46>
 8010de0:	4620      	mov	r0, r4
 8010de2:	f000 feaf 	bl	8011b44 <_free_r>
 8010de6:	69e1      	ldr	r1, [r4, #28]
 8010de8:	b111      	cbz	r1, 8010df0 <_reclaim_reent+0x50>
 8010dea:	4620      	mov	r0, r4
 8010dec:	f000 feaa 	bl	8011b44 <_free_r>
 8010df0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010df2:	b111      	cbz	r1, 8010dfa <_reclaim_reent+0x5a>
 8010df4:	4620      	mov	r0, r4
 8010df6:	f000 fea5 	bl	8011b44 <_free_r>
 8010dfa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010dfc:	b111      	cbz	r1, 8010e04 <_reclaim_reent+0x64>
 8010dfe:	4620      	mov	r0, r4
 8010e00:	f000 fea0 	bl	8011b44 <_free_r>
 8010e04:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010e06:	b111      	cbz	r1, 8010e0e <_reclaim_reent+0x6e>
 8010e08:	4620      	mov	r0, r4
 8010e0a:	f000 fe9b 	bl	8011b44 <_free_r>
 8010e0e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010e10:	b111      	cbz	r1, 8010e18 <_reclaim_reent+0x78>
 8010e12:	4620      	mov	r0, r4
 8010e14:	f000 fe96 	bl	8011b44 <_free_r>
 8010e18:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010e1a:	b111      	cbz	r1, 8010e22 <_reclaim_reent+0x82>
 8010e1c:	4620      	mov	r0, r4
 8010e1e:	f000 fe91 	bl	8011b44 <_free_r>
 8010e22:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010e24:	b111      	cbz	r1, 8010e2c <_reclaim_reent+0x8c>
 8010e26:	4620      	mov	r0, r4
 8010e28:	f000 fe8c 	bl	8011b44 <_free_r>
 8010e2c:	6a23      	ldr	r3, [r4, #32]
 8010e2e:	b14b      	cbz	r3, 8010e44 <_reclaim_reent+0xa4>
 8010e30:	4620      	mov	r0, r4
 8010e32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010e36:	4718      	bx	r3
 8010e38:	680e      	ldr	r6, [r1, #0]
 8010e3a:	4620      	mov	r0, r4
 8010e3c:	f000 fe82 	bl	8011b44 <_free_r>
 8010e40:	4631      	mov	r1, r6
 8010e42:	e7bb      	b.n	8010dbc <_reclaim_reent+0x1c>
 8010e44:	bd70      	pop	{r4, r5, r6, pc}
 8010e46:	bf00      	nop
 8010e48:	24000020 	.word	0x24000020

08010e4c <_lseek_r>:
 8010e4c:	b538      	push	{r3, r4, r5, lr}
 8010e4e:	4d07      	ldr	r5, [pc, #28]	@ (8010e6c <_lseek_r+0x20>)
 8010e50:	4604      	mov	r4, r0
 8010e52:	4608      	mov	r0, r1
 8010e54:	4611      	mov	r1, r2
 8010e56:	2200      	movs	r2, #0
 8010e58:	602a      	str	r2, [r5, #0]
 8010e5a:	461a      	mov	r2, r3
 8010e5c:	f7f0 fda3 	bl	80019a6 <_lseek>
 8010e60:	1c43      	adds	r3, r0, #1
 8010e62:	d102      	bne.n	8010e6a <_lseek_r+0x1e>
 8010e64:	682b      	ldr	r3, [r5, #0]
 8010e66:	b103      	cbz	r3, 8010e6a <_lseek_r+0x1e>
 8010e68:	6023      	str	r3, [r4, #0]
 8010e6a:	bd38      	pop	{r3, r4, r5, pc}
 8010e6c:	24004f74 	.word	0x24004f74

08010e70 <_read_r>:
 8010e70:	b538      	push	{r3, r4, r5, lr}
 8010e72:	4d07      	ldr	r5, [pc, #28]	@ (8010e90 <_read_r+0x20>)
 8010e74:	4604      	mov	r4, r0
 8010e76:	4608      	mov	r0, r1
 8010e78:	4611      	mov	r1, r2
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	602a      	str	r2, [r5, #0]
 8010e7e:	461a      	mov	r2, r3
 8010e80:	f7f0 fd31 	bl	80018e6 <_read>
 8010e84:	1c43      	adds	r3, r0, #1
 8010e86:	d102      	bne.n	8010e8e <_read_r+0x1e>
 8010e88:	682b      	ldr	r3, [r5, #0]
 8010e8a:	b103      	cbz	r3, 8010e8e <_read_r+0x1e>
 8010e8c:	6023      	str	r3, [r4, #0]
 8010e8e:	bd38      	pop	{r3, r4, r5, pc}
 8010e90:	24004f74 	.word	0x24004f74

08010e94 <_kill_r>:
 8010e94:	b538      	push	{r3, r4, r5, lr}
 8010e96:	4d07      	ldr	r5, [pc, #28]	@ (8010eb4 <_kill_r+0x20>)
 8010e98:	2300      	movs	r3, #0
 8010e9a:	4604      	mov	r4, r0
 8010e9c:	4608      	mov	r0, r1
 8010e9e:	4611      	mov	r1, r2
 8010ea0:	602b      	str	r3, [r5, #0]
 8010ea2:	f7f0 fd05 	bl	80018b0 <_kill>
 8010ea6:	1c43      	adds	r3, r0, #1
 8010ea8:	d102      	bne.n	8010eb0 <_kill_r+0x1c>
 8010eaa:	682b      	ldr	r3, [r5, #0]
 8010eac:	b103      	cbz	r3, 8010eb0 <_kill_r+0x1c>
 8010eae:	6023      	str	r3, [r4, #0]
 8010eb0:	bd38      	pop	{r3, r4, r5, pc}
 8010eb2:	bf00      	nop
 8010eb4:	24004f74 	.word	0x24004f74

08010eb8 <_getpid_r>:
 8010eb8:	f7f0 bcf2 	b.w	80018a0 <_getpid>

08010ebc <_sbrk_r>:
 8010ebc:	b538      	push	{r3, r4, r5, lr}
 8010ebe:	4d06      	ldr	r5, [pc, #24]	@ (8010ed8 <_sbrk_r+0x1c>)
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	4604      	mov	r4, r0
 8010ec4:	4608      	mov	r0, r1
 8010ec6:	602b      	str	r3, [r5, #0]
 8010ec8:	f7f0 fd7a 	bl	80019c0 <_sbrk>
 8010ecc:	1c43      	adds	r3, r0, #1
 8010ece:	d102      	bne.n	8010ed6 <_sbrk_r+0x1a>
 8010ed0:	682b      	ldr	r3, [r5, #0]
 8010ed2:	b103      	cbz	r3, 8010ed6 <_sbrk_r+0x1a>
 8010ed4:	6023      	str	r3, [r4, #0]
 8010ed6:	bd38      	pop	{r3, r4, r5, pc}
 8010ed8:	24004f74 	.word	0x24004f74

08010edc <_write_r>:
 8010edc:	b538      	push	{r3, r4, r5, lr}
 8010ede:	4d07      	ldr	r5, [pc, #28]	@ (8010efc <_write_r+0x20>)
 8010ee0:	4604      	mov	r4, r0
 8010ee2:	4608      	mov	r0, r1
 8010ee4:	4611      	mov	r1, r2
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	602a      	str	r2, [r5, #0]
 8010eea:	461a      	mov	r2, r3
 8010eec:	f7f0 fd18 	bl	8001920 <_write>
 8010ef0:	1c43      	adds	r3, r0, #1
 8010ef2:	d102      	bne.n	8010efa <_write_r+0x1e>
 8010ef4:	682b      	ldr	r3, [r5, #0]
 8010ef6:	b103      	cbz	r3, 8010efa <_write_r+0x1e>
 8010ef8:	6023      	str	r3, [r4, #0]
 8010efa:	bd38      	pop	{r3, r4, r5, pc}
 8010efc:	24004f74 	.word	0x24004f74

08010f00 <__errno>:
 8010f00:	4b01      	ldr	r3, [pc, #4]	@ (8010f08 <__errno+0x8>)
 8010f02:	6818      	ldr	r0, [r3, #0]
 8010f04:	4770      	bx	lr
 8010f06:	bf00      	nop
 8010f08:	24000020 	.word	0x24000020

08010f0c <__libc_init_array>:
 8010f0c:	b570      	push	{r4, r5, r6, lr}
 8010f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8010f44 <__libc_init_array+0x38>)
 8010f10:	4c0d      	ldr	r4, [pc, #52]	@ (8010f48 <__libc_init_array+0x3c>)
 8010f12:	1b64      	subs	r4, r4, r5
 8010f14:	10a4      	asrs	r4, r4, #2
 8010f16:	2600      	movs	r6, #0
 8010f18:	42a6      	cmp	r6, r4
 8010f1a:	d109      	bne.n	8010f30 <__libc_init_array+0x24>
 8010f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8010f4c <__libc_init_array+0x40>)
 8010f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8010f50 <__libc_init_array+0x44>)
 8010f20:	f003 f8e0 	bl	80140e4 <_init>
 8010f24:	1b64      	subs	r4, r4, r5
 8010f26:	10a4      	asrs	r4, r4, #2
 8010f28:	2600      	movs	r6, #0
 8010f2a:	42a6      	cmp	r6, r4
 8010f2c:	d105      	bne.n	8010f3a <__libc_init_array+0x2e>
 8010f2e:	bd70      	pop	{r4, r5, r6, pc}
 8010f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f34:	4798      	blx	r3
 8010f36:	3601      	adds	r6, #1
 8010f38:	e7ee      	b.n	8010f18 <__libc_init_array+0xc>
 8010f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f3e:	4798      	blx	r3
 8010f40:	3601      	adds	r6, #1
 8010f42:	e7f2      	b.n	8010f2a <__libc_init_array+0x1e>
 8010f44:	080149ec 	.word	0x080149ec
 8010f48:	080149ec 	.word	0x080149ec
 8010f4c:	080149ec 	.word	0x080149ec
 8010f50:	080149f0 	.word	0x080149f0

08010f54 <__retarget_lock_init_recursive>:
 8010f54:	4770      	bx	lr

08010f56 <__retarget_lock_acquire_recursive>:
 8010f56:	4770      	bx	lr

08010f58 <__retarget_lock_release_recursive>:
 8010f58:	4770      	bx	lr

08010f5a <memcpy>:
 8010f5a:	440a      	add	r2, r1
 8010f5c:	4291      	cmp	r1, r2
 8010f5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8010f62:	d100      	bne.n	8010f66 <memcpy+0xc>
 8010f64:	4770      	bx	lr
 8010f66:	b510      	push	{r4, lr}
 8010f68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010f70:	4291      	cmp	r1, r2
 8010f72:	d1f9      	bne.n	8010f68 <memcpy+0xe>
 8010f74:	bd10      	pop	{r4, pc}
	...

08010f78 <nanf>:
 8010f78:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010f80 <nanf+0x8>
 8010f7c:	4770      	bx	lr
 8010f7e:	bf00      	nop
 8010f80:	7fc00000 	.word	0x7fc00000

08010f84 <quorem>:
 8010f84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f88:	6903      	ldr	r3, [r0, #16]
 8010f8a:	690c      	ldr	r4, [r1, #16]
 8010f8c:	42a3      	cmp	r3, r4
 8010f8e:	4607      	mov	r7, r0
 8010f90:	db7e      	blt.n	8011090 <quorem+0x10c>
 8010f92:	3c01      	subs	r4, #1
 8010f94:	f101 0814 	add.w	r8, r1, #20
 8010f98:	00a3      	lsls	r3, r4, #2
 8010f9a:	f100 0514 	add.w	r5, r0, #20
 8010f9e:	9300      	str	r3, [sp, #0]
 8010fa0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010fa4:	9301      	str	r3, [sp, #4]
 8010fa6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010faa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010fae:	3301      	adds	r3, #1
 8010fb0:	429a      	cmp	r2, r3
 8010fb2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010fb6:	fbb2 f6f3 	udiv	r6, r2, r3
 8010fba:	d32e      	bcc.n	801101a <quorem+0x96>
 8010fbc:	f04f 0a00 	mov.w	sl, #0
 8010fc0:	46c4      	mov	ip, r8
 8010fc2:	46ae      	mov	lr, r5
 8010fc4:	46d3      	mov	fp, sl
 8010fc6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010fca:	b298      	uxth	r0, r3
 8010fcc:	fb06 a000 	mla	r0, r6, r0, sl
 8010fd0:	0c02      	lsrs	r2, r0, #16
 8010fd2:	0c1b      	lsrs	r3, r3, #16
 8010fd4:	fb06 2303 	mla	r3, r6, r3, r2
 8010fd8:	f8de 2000 	ldr.w	r2, [lr]
 8010fdc:	b280      	uxth	r0, r0
 8010fde:	b292      	uxth	r2, r2
 8010fe0:	1a12      	subs	r2, r2, r0
 8010fe2:	445a      	add	r2, fp
 8010fe4:	f8de 0000 	ldr.w	r0, [lr]
 8010fe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010fec:	b29b      	uxth	r3, r3
 8010fee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010ff2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010ff6:	b292      	uxth	r2, r2
 8010ff8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010ffc:	45e1      	cmp	r9, ip
 8010ffe:	f84e 2b04 	str.w	r2, [lr], #4
 8011002:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011006:	d2de      	bcs.n	8010fc6 <quorem+0x42>
 8011008:	9b00      	ldr	r3, [sp, #0]
 801100a:	58eb      	ldr	r3, [r5, r3]
 801100c:	b92b      	cbnz	r3, 801101a <quorem+0x96>
 801100e:	9b01      	ldr	r3, [sp, #4]
 8011010:	3b04      	subs	r3, #4
 8011012:	429d      	cmp	r5, r3
 8011014:	461a      	mov	r2, r3
 8011016:	d32f      	bcc.n	8011078 <quorem+0xf4>
 8011018:	613c      	str	r4, [r7, #16]
 801101a:	4638      	mov	r0, r7
 801101c:	f001 f8a0 	bl	8012160 <__mcmp>
 8011020:	2800      	cmp	r0, #0
 8011022:	db25      	blt.n	8011070 <quorem+0xec>
 8011024:	4629      	mov	r1, r5
 8011026:	2000      	movs	r0, #0
 8011028:	f858 2b04 	ldr.w	r2, [r8], #4
 801102c:	f8d1 c000 	ldr.w	ip, [r1]
 8011030:	fa1f fe82 	uxth.w	lr, r2
 8011034:	fa1f f38c 	uxth.w	r3, ip
 8011038:	eba3 030e 	sub.w	r3, r3, lr
 801103c:	4403      	add	r3, r0
 801103e:	0c12      	lsrs	r2, r2, #16
 8011040:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011044:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011048:	b29b      	uxth	r3, r3
 801104a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801104e:	45c1      	cmp	r9, r8
 8011050:	f841 3b04 	str.w	r3, [r1], #4
 8011054:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011058:	d2e6      	bcs.n	8011028 <quorem+0xa4>
 801105a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801105e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011062:	b922      	cbnz	r2, 801106e <quorem+0xea>
 8011064:	3b04      	subs	r3, #4
 8011066:	429d      	cmp	r5, r3
 8011068:	461a      	mov	r2, r3
 801106a:	d30b      	bcc.n	8011084 <quorem+0x100>
 801106c:	613c      	str	r4, [r7, #16]
 801106e:	3601      	adds	r6, #1
 8011070:	4630      	mov	r0, r6
 8011072:	b003      	add	sp, #12
 8011074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011078:	6812      	ldr	r2, [r2, #0]
 801107a:	3b04      	subs	r3, #4
 801107c:	2a00      	cmp	r2, #0
 801107e:	d1cb      	bne.n	8011018 <quorem+0x94>
 8011080:	3c01      	subs	r4, #1
 8011082:	e7c6      	b.n	8011012 <quorem+0x8e>
 8011084:	6812      	ldr	r2, [r2, #0]
 8011086:	3b04      	subs	r3, #4
 8011088:	2a00      	cmp	r2, #0
 801108a:	d1ef      	bne.n	801106c <quorem+0xe8>
 801108c:	3c01      	subs	r4, #1
 801108e:	e7ea      	b.n	8011066 <quorem+0xe2>
 8011090:	2000      	movs	r0, #0
 8011092:	e7ee      	b.n	8011072 <quorem+0xee>
 8011094:	0000      	movs	r0, r0
	...

08011098 <_dtoa_r>:
 8011098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801109c:	ed2d 8b02 	vpush	{d8}
 80110a0:	69c7      	ldr	r7, [r0, #28]
 80110a2:	b091      	sub	sp, #68	@ 0x44
 80110a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80110a8:	ec55 4b10 	vmov	r4, r5, d0
 80110ac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80110ae:	9107      	str	r1, [sp, #28]
 80110b0:	4681      	mov	r9, r0
 80110b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80110b4:	930d      	str	r3, [sp, #52]	@ 0x34
 80110b6:	b97f      	cbnz	r7, 80110d8 <_dtoa_r+0x40>
 80110b8:	2010      	movs	r0, #16
 80110ba:	f7fe fce9 	bl	800fa90 <malloc>
 80110be:	4602      	mov	r2, r0
 80110c0:	f8c9 001c 	str.w	r0, [r9, #28]
 80110c4:	b920      	cbnz	r0, 80110d0 <_dtoa_r+0x38>
 80110c6:	4ba0      	ldr	r3, [pc, #640]	@ (8011348 <_dtoa_r+0x2b0>)
 80110c8:	21ef      	movs	r1, #239	@ 0xef
 80110ca:	48a0      	ldr	r0, [pc, #640]	@ (801134c <_dtoa_r+0x2b4>)
 80110cc:	f7fe fcc2 	bl	800fa54 <__assert_func>
 80110d0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80110d4:	6007      	str	r7, [r0, #0]
 80110d6:	60c7      	str	r7, [r0, #12]
 80110d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80110dc:	6819      	ldr	r1, [r3, #0]
 80110de:	b159      	cbz	r1, 80110f8 <_dtoa_r+0x60>
 80110e0:	685a      	ldr	r2, [r3, #4]
 80110e2:	604a      	str	r2, [r1, #4]
 80110e4:	2301      	movs	r3, #1
 80110e6:	4093      	lsls	r3, r2
 80110e8:	608b      	str	r3, [r1, #8]
 80110ea:	4648      	mov	r0, r9
 80110ec:	f000 fdb4 	bl	8011c58 <_Bfree>
 80110f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80110f4:	2200      	movs	r2, #0
 80110f6:	601a      	str	r2, [r3, #0]
 80110f8:	1e2b      	subs	r3, r5, #0
 80110fa:	bfbb      	ittet	lt
 80110fc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011100:	9303      	strlt	r3, [sp, #12]
 8011102:	2300      	movge	r3, #0
 8011104:	2201      	movlt	r2, #1
 8011106:	bfac      	ite	ge
 8011108:	6033      	strge	r3, [r6, #0]
 801110a:	6032      	strlt	r2, [r6, #0]
 801110c:	4b90      	ldr	r3, [pc, #576]	@ (8011350 <_dtoa_r+0x2b8>)
 801110e:	9e03      	ldr	r6, [sp, #12]
 8011110:	43b3      	bics	r3, r6
 8011112:	d110      	bne.n	8011136 <_dtoa_r+0x9e>
 8011114:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011116:	f242 730f 	movw	r3, #9999	@ 0x270f
 801111a:	6013      	str	r3, [r2, #0]
 801111c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011120:	4323      	orrs	r3, r4
 8011122:	f000 84de 	beq.w	8011ae2 <_dtoa_r+0xa4a>
 8011126:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011128:	4f8a      	ldr	r7, [pc, #552]	@ (8011354 <_dtoa_r+0x2bc>)
 801112a:	2b00      	cmp	r3, #0
 801112c:	f000 84e0 	beq.w	8011af0 <_dtoa_r+0xa58>
 8011130:	1cfb      	adds	r3, r7, #3
 8011132:	f000 bcdb 	b.w	8011aec <_dtoa_r+0xa54>
 8011136:	ed9d 8b02 	vldr	d8, [sp, #8]
 801113a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801113e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011142:	d10a      	bne.n	801115a <_dtoa_r+0xc2>
 8011144:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011146:	2301      	movs	r3, #1
 8011148:	6013      	str	r3, [r2, #0]
 801114a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801114c:	b113      	cbz	r3, 8011154 <_dtoa_r+0xbc>
 801114e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011150:	4b81      	ldr	r3, [pc, #516]	@ (8011358 <_dtoa_r+0x2c0>)
 8011152:	6013      	str	r3, [r2, #0]
 8011154:	4f81      	ldr	r7, [pc, #516]	@ (801135c <_dtoa_r+0x2c4>)
 8011156:	f000 bccb 	b.w	8011af0 <_dtoa_r+0xa58>
 801115a:	aa0e      	add	r2, sp, #56	@ 0x38
 801115c:	a90f      	add	r1, sp, #60	@ 0x3c
 801115e:	4648      	mov	r0, r9
 8011160:	eeb0 0b48 	vmov.f64	d0, d8
 8011164:	f001 f91c 	bl	80123a0 <__d2b>
 8011168:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801116c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801116e:	9001      	str	r0, [sp, #4]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d045      	beq.n	8011200 <_dtoa_r+0x168>
 8011174:	eeb0 7b48 	vmov.f64	d7, d8
 8011178:	ee18 1a90 	vmov	r1, s17
 801117c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8011180:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8011184:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8011188:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801118c:	2500      	movs	r5, #0
 801118e:	ee07 1a90 	vmov	s15, r1
 8011192:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8011196:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011330 <_dtoa_r+0x298>
 801119a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801119e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8011338 <_dtoa_r+0x2a0>
 80111a2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80111a6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011340 <_dtoa_r+0x2a8>
 80111aa:	ee07 3a90 	vmov	s15, r3
 80111ae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80111b2:	eeb0 7b46 	vmov.f64	d7, d6
 80111b6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80111ba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80111be:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80111c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111c6:	ee16 8a90 	vmov	r8, s13
 80111ca:	d508      	bpl.n	80111de <_dtoa_r+0x146>
 80111cc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80111d0:	eeb4 6b47 	vcmp.f64	d6, d7
 80111d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111d8:	bf18      	it	ne
 80111da:	f108 38ff 	addne.w	r8, r8, #4294967295
 80111de:	f1b8 0f16 	cmp.w	r8, #22
 80111e2:	d82b      	bhi.n	801123c <_dtoa_r+0x1a4>
 80111e4:	495e      	ldr	r1, [pc, #376]	@ (8011360 <_dtoa_r+0x2c8>)
 80111e6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80111ea:	ed91 7b00 	vldr	d7, [r1]
 80111ee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80111f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111f6:	d501      	bpl.n	80111fc <_dtoa_r+0x164>
 80111f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80111fc:	2100      	movs	r1, #0
 80111fe:	e01e      	b.n	801123e <_dtoa_r+0x1a6>
 8011200:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011202:	4413      	add	r3, r2
 8011204:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8011208:	2920      	cmp	r1, #32
 801120a:	bfc1      	itttt	gt
 801120c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8011210:	408e      	lslgt	r6, r1
 8011212:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011216:	fa24 f101 	lsrgt.w	r1, r4, r1
 801121a:	bfd6      	itet	le
 801121c:	f1c1 0120 	rsble	r1, r1, #32
 8011220:	4331      	orrgt	r1, r6
 8011222:	fa04 f101 	lslle.w	r1, r4, r1
 8011226:	ee07 1a90 	vmov	s15, r1
 801122a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801122e:	3b01      	subs	r3, #1
 8011230:	ee17 1a90 	vmov	r1, s15
 8011234:	2501      	movs	r5, #1
 8011236:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801123a:	e7a8      	b.n	801118e <_dtoa_r+0xf6>
 801123c:	2101      	movs	r1, #1
 801123e:	1ad2      	subs	r2, r2, r3
 8011240:	1e53      	subs	r3, r2, #1
 8011242:	9306      	str	r3, [sp, #24]
 8011244:	bf45      	ittet	mi
 8011246:	f1c2 0301 	rsbmi	r3, r2, #1
 801124a:	9305      	strmi	r3, [sp, #20]
 801124c:	2300      	movpl	r3, #0
 801124e:	2300      	movmi	r3, #0
 8011250:	bf4c      	ite	mi
 8011252:	9306      	strmi	r3, [sp, #24]
 8011254:	9305      	strpl	r3, [sp, #20]
 8011256:	f1b8 0f00 	cmp.w	r8, #0
 801125a:	910c      	str	r1, [sp, #48]	@ 0x30
 801125c:	db18      	blt.n	8011290 <_dtoa_r+0x1f8>
 801125e:	9b06      	ldr	r3, [sp, #24]
 8011260:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011264:	4443      	add	r3, r8
 8011266:	9306      	str	r3, [sp, #24]
 8011268:	2300      	movs	r3, #0
 801126a:	9a07      	ldr	r2, [sp, #28]
 801126c:	2a09      	cmp	r2, #9
 801126e:	d849      	bhi.n	8011304 <_dtoa_r+0x26c>
 8011270:	2a05      	cmp	r2, #5
 8011272:	bfc4      	itt	gt
 8011274:	3a04      	subgt	r2, #4
 8011276:	9207      	strgt	r2, [sp, #28]
 8011278:	9a07      	ldr	r2, [sp, #28]
 801127a:	f1a2 0202 	sub.w	r2, r2, #2
 801127e:	bfcc      	ite	gt
 8011280:	2400      	movgt	r4, #0
 8011282:	2401      	movle	r4, #1
 8011284:	2a03      	cmp	r2, #3
 8011286:	d848      	bhi.n	801131a <_dtoa_r+0x282>
 8011288:	e8df f002 	tbb	[pc, r2]
 801128c:	3a2c2e0b 	.word	0x3a2c2e0b
 8011290:	9b05      	ldr	r3, [sp, #20]
 8011292:	2200      	movs	r2, #0
 8011294:	eba3 0308 	sub.w	r3, r3, r8
 8011298:	9305      	str	r3, [sp, #20]
 801129a:	920a      	str	r2, [sp, #40]	@ 0x28
 801129c:	f1c8 0300 	rsb	r3, r8, #0
 80112a0:	e7e3      	b.n	801126a <_dtoa_r+0x1d2>
 80112a2:	2200      	movs	r2, #0
 80112a4:	9208      	str	r2, [sp, #32]
 80112a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112a8:	2a00      	cmp	r2, #0
 80112aa:	dc39      	bgt.n	8011320 <_dtoa_r+0x288>
 80112ac:	f04f 0b01 	mov.w	fp, #1
 80112b0:	46da      	mov	sl, fp
 80112b2:	465a      	mov	r2, fp
 80112b4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80112b8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80112bc:	2100      	movs	r1, #0
 80112be:	2004      	movs	r0, #4
 80112c0:	f100 0614 	add.w	r6, r0, #20
 80112c4:	4296      	cmp	r6, r2
 80112c6:	d930      	bls.n	801132a <_dtoa_r+0x292>
 80112c8:	6079      	str	r1, [r7, #4]
 80112ca:	4648      	mov	r0, r9
 80112cc:	9304      	str	r3, [sp, #16]
 80112ce:	f000 fc83 	bl	8011bd8 <_Balloc>
 80112d2:	9b04      	ldr	r3, [sp, #16]
 80112d4:	4607      	mov	r7, r0
 80112d6:	2800      	cmp	r0, #0
 80112d8:	d146      	bne.n	8011368 <_dtoa_r+0x2d0>
 80112da:	4b22      	ldr	r3, [pc, #136]	@ (8011364 <_dtoa_r+0x2cc>)
 80112dc:	4602      	mov	r2, r0
 80112de:	f240 11af 	movw	r1, #431	@ 0x1af
 80112e2:	e6f2      	b.n	80110ca <_dtoa_r+0x32>
 80112e4:	2201      	movs	r2, #1
 80112e6:	e7dd      	b.n	80112a4 <_dtoa_r+0x20c>
 80112e8:	2200      	movs	r2, #0
 80112ea:	9208      	str	r2, [sp, #32]
 80112ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112ee:	eb08 0b02 	add.w	fp, r8, r2
 80112f2:	f10b 0a01 	add.w	sl, fp, #1
 80112f6:	4652      	mov	r2, sl
 80112f8:	2a01      	cmp	r2, #1
 80112fa:	bfb8      	it	lt
 80112fc:	2201      	movlt	r2, #1
 80112fe:	e7db      	b.n	80112b8 <_dtoa_r+0x220>
 8011300:	2201      	movs	r2, #1
 8011302:	e7f2      	b.n	80112ea <_dtoa_r+0x252>
 8011304:	2401      	movs	r4, #1
 8011306:	2200      	movs	r2, #0
 8011308:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801130c:	f04f 3bff 	mov.w	fp, #4294967295
 8011310:	2100      	movs	r1, #0
 8011312:	46da      	mov	sl, fp
 8011314:	2212      	movs	r2, #18
 8011316:	9109      	str	r1, [sp, #36]	@ 0x24
 8011318:	e7ce      	b.n	80112b8 <_dtoa_r+0x220>
 801131a:	2201      	movs	r2, #1
 801131c:	9208      	str	r2, [sp, #32]
 801131e:	e7f5      	b.n	801130c <_dtoa_r+0x274>
 8011320:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8011324:	46da      	mov	sl, fp
 8011326:	465a      	mov	r2, fp
 8011328:	e7c6      	b.n	80112b8 <_dtoa_r+0x220>
 801132a:	3101      	adds	r1, #1
 801132c:	0040      	lsls	r0, r0, #1
 801132e:	e7c7      	b.n	80112c0 <_dtoa_r+0x228>
 8011330:	636f4361 	.word	0x636f4361
 8011334:	3fd287a7 	.word	0x3fd287a7
 8011338:	8b60c8b3 	.word	0x8b60c8b3
 801133c:	3fc68a28 	.word	0x3fc68a28
 8011340:	509f79fb 	.word	0x509f79fb
 8011344:	3fd34413 	.word	0x3fd34413
 8011348:	08014636 	.word	0x08014636
 801134c:	0801464d 	.word	0x0801464d
 8011350:	7ff00000 	.word	0x7ff00000
 8011354:	08014632 	.word	0x08014632
 8011358:	08014601 	.word	0x08014601
 801135c:	08014600 	.word	0x08014600
 8011360:	08014748 	.word	0x08014748
 8011364:	080146a5 	.word	0x080146a5
 8011368:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801136c:	f1ba 0f0e 	cmp.w	sl, #14
 8011370:	6010      	str	r0, [r2, #0]
 8011372:	d86f      	bhi.n	8011454 <_dtoa_r+0x3bc>
 8011374:	2c00      	cmp	r4, #0
 8011376:	d06d      	beq.n	8011454 <_dtoa_r+0x3bc>
 8011378:	f1b8 0f00 	cmp.w	r8, #0
 801137c:	f340 80c2 	ble.w	8011504 <_dtoa_r+0x46c>
 8011380:	4aca      	ldr	r2, [pc, #808]	@ (80116ac <_dtoa_r+0x614>)
 8011382:	f008 010f 	and.w	r1, r8, #15
 8011386:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801138a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801138e:	ed92 7b00 	vldr	d7, [r2]
 8011392:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011396:	f000 80a9 	beq.w	80114ec <_dtoa_r+0x454>
 801139a:	4ac5      	ldr	r2, [pc, #788]	@ (80116b0 <_dtoa_r+0x618>)
 801139c:	ed92 6b08 	vldr	d6, [r2, #32]
 80113a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80113a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80113a8:	f001 010f 	and.w	r1, r1, #15
 80113ac:	2203      	movs	r2, #3
 80113ae:	48c0      	ldr	r0, [pc, #768]	@ (80116b0 <_dtoa_r+0x618>)
 80113b0:	2900      	cmp	r1, #0
 80113b2:	f040 809d 	bne.w	80114f0 <_dtoa_r+0x458>
 80113b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80113ba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80113be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80113c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80113c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80113c8:	2900      	cmp	r1, #0
 80113ca:	f000 80c1 	beq.w	8011550 <_dtoa_r+0x4b8>
 80113ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80113d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80113d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113da:	f140 80b9 	bpl.w	8011550 <_dtoa_r+0x4b8>
 80113de:	f1ba 0f00 	cmp.w	sl, #0
 80113e2:	f000 80b5 	beq.w	8011550 <_dtoa_r+0x4b8>
 80113e6:	f1bb 0f00 	cmp.w	fp, #0
 80113ea:	dd31      	ble.n	8011450 <_dtoa_r+0x3b8>
 80113ec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80113f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80113f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80113f8:	f108 31ff 	add.w	r1, r8, #4294967295
 80113fc:	9104      	str	r1, [sp, #16]
 80113fe:	3201      	adds	r2, #1
 8011400:	465c      	mov	r4, fp
 8011402:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011406:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801140a:	ee07 2a90 	vmov	s15, r2
 801140e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011412:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011416:	ee15 2a90 	vmov	r2, s11
 801141a:	ec51 0b15 	vmov	r0, r1, d5
 801141e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011422:	2c00      	cmp	r4, #0
 8011424:	f040 8098 	bne.w	8011558 <_dtoa_r+0x4c0>
 8011428:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801142c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011430:	ec41 0b17 	vmov	d7, r0, r1
 8011434:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801143c:	f300 8261 	bgt.w	8011902 <_dtoa_r+0x86a>
 8011440:	eeb1 7b47 	vneg.f64	d7, d7
 8011444:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801144c:	f100 80f5 	bmi.w	801163a <_dtoa_r+0x5a2>
 8011450:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011454:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011456:	2a00      	cmp	r2, #0
 8011458:	f2c0 812c 	blt.w	80116b4 <_dtoa_r+0x61c>
 801145c:	f1b8 0f0e 	cmp.w	r8, #14
 8011460:	f300 8128 	bgt.w	80116b4 <_dtoa_r+0x61c>
 8011464:	4b91      	ldr	r3, [pc, #580]	@ (80116ac <_dtoa_r+0x614>)
 8011466:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801146a:	ed93 6b00 	vldr	d6, [r3]
 801146e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011470:	2b00      	cmp	r3, #0
 8011472:	da03      	bge.n	801147c <_dtoa_r+0x3e4>
 8011474:	f1ba 0f00 	cmp.w	sl, #0
 8011478:	f340 80d2 	ble.w	8011620 <_dtoa_r+0x588>
 801147c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8011480:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011484:	463e      	mov	r6, r7
 8011486:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801148a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801148e:	ee15 3a10 	vmov	r3, s10
 8011492:	3330      	adds	r3, #48	@ 0x30
 8011494:	f806 3b01 	strb.w	r3, [r6], #1
 8011498:	1bf3      	subs	r3, r6, r7
 801149a:	459a      	cmp	sl, r3
 801149c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80114a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80114a4:	f040 80f8 	bne.w	8011698 <_dtoa_r+0x600>
 80114a8:	ee37 7b07 	vadd.f64	d7, d7, d7
 80114ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80114b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114b4:	f300 80dd 	bgt.w	8011672 <_dtoa_r+0x5da>
 80114b8:	eeb4 7b46 	vcmp.f64	d7, d6
 80114bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114c0:	d104      	bne.n	80114cc <_dtoa_r+0x434>
 80114c2:	ee15 3a10 	vmov	r3, s10
 80114c6:	07db      	lsls	r3, r3, #31
 80114c8:	f100 80d3 	bmi.w	8011672 <_dtoa_r+0x5da>
 80114cc:	9901      	ldr	r1, [sp, #4]
 80114ce:	4648      	mov	r0, r9
 80114d0:	f000 fbc2 	bl	8011c58 <_Bfree>
 80114d4:	2300      	movs	r3, #0
 80114d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80114d8:	7033      	strb	r3, [r6, #0]
 80114da:	f108 0301 	add.w	r3, r8, #1
 80114de:	6013      	str	r3, [r2, #0]
 80114e0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	f000 8304 	beq.w	8011af0 <_dtoa_r+0xa58>
 80114e8:	601e      	str	r6, [r3, #0]
 80114ea:	e301      	b.n	8011af0 <_dtoa_r+0xa58>
 80114ec:	2202      	movs	r2, #2
 80114ee:	e75e      	b.n	80113ae <_dtoa_r+0x316>
 80114f0:	07cc      	lsls	r4, r1, #31
 80114f2:	d504      	bpl.n	80114fe <_dtoa_r+0x466>
 80114f4:	ed90 6b00 	vldr	d6, [r0]
 80114f8:	3201      	adds	r2, #1
 80114fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80114fe:	1049      	asrs	r1, r1, #1
 8011500:	3008      	adds	r0, #8
 8011502:	e755      	b.n	80113b0 <_dtoa_r+0x318>
 8011504:	d022      	beq.n	801154c <_dtoa_r+0x4b4>
 8011506:	f1c8 0100 	rsb	r1, r8, #0
 801150a:	4a68      	ldr	r2, [pc, #416]	@ (80116ac <_dtoa_r+0x614>)
 801150c:	f001 000f 	and.w	r0, r1, #15
 8011510:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011514:	ed92 7b00 	vldr	d7, [r2]
 8011518:	ee28 7b07 	vmul.f64	d7, d8, d7
 801151c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011520:	4863      	ldr	r0, [pc, #396]	@ (80116b0 <_dtoa_r+0x618>)
 8011522:	1109      	asrs	r1, r1, #4
 8011524:	2400      	movs	r4, #0
 8011526:	2202      	movs	r2, #2
 8011528:	b929      	cbnz	r1, 8011536 <_dtoa_r+0x49e>
 801152a:	2c00      	cmp	r4, #0
 801152c:	f43f af49 	beq.w	80113c2 <_dtoa_r+0x32a>
 8011530:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011534:	e745      	b.n	80113c2 <_dtoa_r+0x32a>
 8011536:	07ce      	lsls	r6, r1, #31
 8011538:	d505      	bpl.n	8011546 <_dtoa_r+0x4ae>
 801153a:	ed90 6b00 	vldr	d6, [r0]
 801153e:	3201      	adds	r2, #1
 8011540:	2401      	movs	r4, #1
 8011542:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011546:	1049      	asrs	r1, r1, #1
 8011548:	3008      	adds	r0, #8
 801154a:	e7ed      	b.n	8011528 <_dtoa_r+0x490>
 801154c:	2202      	movs	r2, #2
 801154e:	e738      	b.n	80113c2 <_dtoa_r+0x32a>
 8011550:	f8cd 8010 	str.w	r8, [sp, #16]
 8011554:	4654      	mov	r4, sl
 8011556:	e754      	b.n	8011402 <_dtoa_r+0x36a>
 8011558:	4a54      	ldr	r2, [pc, #336]	@ (80116ac <_dtoa_r+0x614>)
 801155a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801155e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011562:	9a08      	ldr	r2, [sp, #32]
 8011564:	ec41 0b17 	vmov	d7, r0, r1
 8011568:	443c      	add	r4, r7
 801156a:	b34a      	cbz	r2, 80115c0 <_dtoa_r+0x528>
 801156c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8011570:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8011574:	463e      	mov	r6, r7
 8011576:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801157a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801157e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011582:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011586:	ee14 2a90 	vmov	r2, s9
 801158a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801158e:	3230      	adds	r2, #48	@ 0x30
 8011590:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011594:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801159c:	f806 2b01 	strb.w	r2, [r6], #1
 80115a0:	d438      	bmi.n	8011614 <_dtoa_r+0x57c>
 80115a2:	ee32 5b46 	vsub.f64	d5, d2, d6
 80115a6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80115aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115ae:	d462      	bmi.n	8011676 <_dtoa_r+0x5de>
 80115b0:	42a6      	cmp	r6, r4
 80115b2:	f43f af4d 	beq.w	8011450 <_dtoa_r+0x3b8>
 80115b6:	ee27 7b03 	vmul.f64	d7, d7, d3
 80115ba:	ee26 6b03 	vmul.f64	d6, d6, d3
 80115be:	e7e0      	b.n	8011582 <_dtoa_r+0x4ea>
 80115c0:	4621      	mov	r1, r4
 80115c2:	463e      	mov	r6, r7
 80115c4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80115c8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80115cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80115d0:	ee14 2a90 	vmov	r2, s9
 80115d4:	3230      	adds	r2, #48	@ 0x30
 80115d6:	f806 2b01 	strb.w	r2, [r6], #1
 80115da:	42a6      	cmp	r6, r4
 80115dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80115e0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80115e4:	d119      	bne.n	801161a <_dtoa_r+0x582>
 80115e6:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80115ea:	ee37 4b05 	vadd.f64	d4, d7, d5
 80115ee:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80115f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115f6:	dc3e      	bgt.n	8011676 <_dtoa_r+0x5de>
 80115f8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80115fc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011604:	f57f af24 	bpl.w	8011450 <_dtoa_r+0x3b8>
 8011608:	460e      	mov	r6, r1
 801160a:	3901      	subs	r1, #1
 801160c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011610:	2b30      	cmp	r3, #48	@ 0x30
 8011612:	d0f9      	beq.n	8011608 <_dtoa_r+0x570>
 8011614:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011618:	e758      	b.n	80114cc <_dtoa_r+0x434>
 801161a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801161e:	e7d5      	b.n	80115cc <_dtoa_r+0x534>
 8011620:	d10b      	bne.n	801163a <_dtoa_r+0x5a2>
 8011622:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011626:	ee26 6b07 	vmul.f64	d6, d6, d7
 801162a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801162e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011636:	f2c0 8161 	blt.w	80118fc <_dtoa_r+0x864>
 801163a:	2400      	movs	r4, #0
 801163c:	4625      	mov	r5, r4
 801163e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011640:	43db      	mvns	r3, r3
 8011642:	9304      	str	r3, [sp, #16]
 8011644:	463e      	mov	r6, r7
 8011646:	f04f 0800 	mov.w	r8, #0
 801164a:	4621      	mov	r1, r4
 801164c:	4648      	mov	r0, r9
 801164e:	f000 fb03 	bl	8011c58 <_Bfree>
 8011652:	2d00      	cmp	r5, #0
 8011654:	d0de      	beq.n	8011614 <_dtoa_r+0x57c>
 8011656:	f1b8 0f00 	cmp.w	r8, #0
 801165a:	d005      	beq.n	8011668 <_dtoa_r+0x5d0>
 801165c:	45a8      	cmp	r8, r5
 801165e:	d003      	beq.n	8011668 <_dtoa_r+0x5d0>
 8011660:	4641      	mov	r1, r8
 8011662:	4648      	mov	r0, r9
 8011664:	f000 faf8 	bl	8011c58 <_Bfree>
 8011668:	4629      	mov	r1, r5
 801166a:	4648      	mov	r0, r9
 801166c:	f000 faf4 	bl	8011c58 <_Bfree>
 8011670:	e7d0      	b.n	8011614 <_dtoa_r+0x57c>
 8011672:	f8cd 8010 	str.w	r8, [sp, #16]
 8011676:	4633      	mov	r3, r6
 8011678:	461e      	mov	r6, r3
 801167a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801167e:	2a39      	cmp	r2, #57	@ 0x39
 8011680:	d106      	bne.n	8011690 <_dtoa_r+0x5f8>
 8011682:	429f      	cmp	r7, r3
 8011684:	d1f8      	bne.n	8011678 <_dtoa_r+0x5e0>
 8011686:	9a04      	ldr	r2, [sp, #16]
 8011688:	3201      	adds	r2, #1
 801168a:	9204      	str	r2, [sp, #16]
 801168c:	2230      	movs	r2, #48	@ 0x30
 801168e:	703a      	strb	r2, [r7, #0]
 8011690:	781a      	ldrb	r2, [r3, #0]
 8011692:	3201      	adds	r2, #1
 8011694:	701a      	strb	r2, [r3, #0]
 8011696:	e7bd      	b.n	8011614 <_dtoa_r+0x57c>
 8011698:	ee27 7b04 	vmul.f64	d7, d7, d4
 801169c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80116a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116a4:	f47f aeef 	bne.w	8011486 <_dtoa_r+0x3ee>
 80116a8:	e710      	b.n	80114cc <_dtoa_r+0x434>
 80116aa:	bf00      	nop
 80116ac:	08014748 	.word	0x08014748
 80116b0:	08014720 	.word	0x08014720
 80116b4:	9908      	ldr	r1, [sp, #32]
 80116b6:	2900      	cmp	r1, #0
 80116b8:	f000 80e3 	beq.w	8011882 <_dtoa_r+0x7ea>
 80116bc:	9907      	ldr	r1, [sp, #28]
 80116be:	2901      	cmp	r1, #1
 80116c0:	f300 80c8 	bgt.w	8011854 <_dtoa_r+0x7bc>
 80116c4:	2d00      	cmp	r5, #0
 80116c6:	f000 80c1 	beq.w	801184c <_dtoa_r+0x7b4>
 80116ca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80116ce:	9e05      	ldr	r6, [sp, #20]
 80116d0:	461c      	mov	r4, r3
 80116d2:	9304      	str	r3, [sp, #16]
 80116d4:	9b05      	ldr	r3, [sp, #20]
 80116d6:	4413      	add	r3, r2
 80116d8:	9305      	str	r3, [sp, #20]
 80116da:	9b06      	ldr	r3, [sp, #24]
 80116dc:	2101      	movs	r1, #1
 80116de:	4413      	add	r3, r2
 80116e0:	4648      	mov	r0, r9
 80116e2:	9306      	str	r3, [sp, #24]
 80116e4:	f000 fbb6 	bl	8011e54 <__i2b>
 80116e8:	9b04      	ldr	r3, [sp, #16]
 80116ea:	4605      	mov	r5, r0
 80116ec:	b166      	cbz	r6, 8011708 <_dtoa_r+0x670>
 80116ee:	9a06      	ldr	r2, [sp, #24]
 80116f0:	2a00      	cmp	r2, #0
 80116f2:	dd09      	ble.n	8011708 <_dtoa_r+0x670>
 80116f4:	42b2      	cmp	r2, r6
 80116f6:	9905      	ldr	r1, [sp, #20]
 80116f8:	bfa8      	it	ge
 80116fa:	4632      	movge	r2, r6
 80116fc:	1a89      	subs	r1, r1, r2
 80116fe:	9105      	str	r1, [sp, #20]
 8011700:	9906      	ldr	r1, [sp, #24]
 8011702:	1ab6      	subs	r6, r6, r2
 8011704:	1a8a      	subs	r2, r1, r2
 8011706:	9206      	str	r2, [sp, #24]
 8011708:	b1fb      	cbz	r3, 801174a <_dtoa_r+0x6b2>
 801170a:	9a08      	ldr	r2, [sp, #32]
 801170c:	2a00      	cmp	r2, #0
 801170e:	f000 80bc 	beq.w	801188a <_dtoa_r+0x7f2>
 8011712:	b19c      	cbz	r4, 801173c <_dtoa_r+0x6a4>
 8011714:	4629      	mov	r1, r5
 8011716:	4622      	mov	r2, r4
 8011718:	4648      	mov	r0, r9
 801171a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801171c:	f000 fc5a 	bl	8011fd4 <__pow5mult>
 8011720:	9a01      	ldr	r2, [sp, #4]
 8011722:	4601      	mov	r1, r0
 8011724:	4605      	mov	r5, r0
 8011726:	4648      	mov	r0, r9
 8011728:	f000 fbaa 	bl	8011e80 <__multiply>
 801172c:	9901      	ldr	r1, [sp, #4]
 801172e:	9004      	str	r0, [sp, #16]
 8011730:	4648      	mov	r0, r9
 8011732:	f000 fa91 	bl	8011c58 <_Bfree>
 8011736:	9a04      	ldr	r2, [sp, #16]
 8011738:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801173a:	9201      	str	r2, [sp, #4]
 801173c:	1b1a      	subs	r2, r3, r4
 801173e:	d004      	beq.n	801174a <_dtoa_r+0x6b2>
 8011740:	9901      	ldr	r1, [sp, #4]
 8011742:	4648      	mov	r0, r9
 8011744:	f000 fc46 	bl	8011fd4 <__pow5mult>
 8011748:	9001      	str	r0, [sp, #4]
 801174a:	2101      	movs	r1, #1
 801174c:	4648      	mov	r0, r9
 801174e:	f000 fb81 	bl	8011e54 <__i2b>
 8011752:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011754:	4604      	mov	r4, r0
 8011756:	2b00      	cmp	r3, #0
 8011758:	f000 81d0 	beq.w	8011afc <_dtoa_r+0xa64>
 801175c:	461a      	mov	r2, r3
 801175e:	4601      	mov	r1, r0
 8011760:	4648      	mov	r0, r9
 8011762:	f000 fc37 	bl	8011fd4 <__pow5mult>
 8011766:	9b07      	ldr	r3, [sp, #28]
 8011768:	2b01      	cmp	r3, #1
 801176a:	4604      	mov	r4, r0
 801176c:	f300 8095 	bgt.w	801189a <_dtoa_r+0x802>
 8011770:	9b02      	ldr	r3, [sp, #8]
 8011772:	2b00      	cmp	r3, #0
 8011774:	f040 808b 	bne.w	801188e <_dtoa_r+0x7f6>
 8011778:	9b03      	ldr	r3, [sp, #12]
 801177a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801177e:	2a00      	cmp	r2, #0
 8011780:	f040 8087 	bne.w	8011892 <_dtoa_r+0x7fa>
 8011784:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011788:	0d12      	lsrs	r2, r2, #20
 801178a:	0512      	lsls	r2, r2, #20
 801178c:	2a00      	cmp	r2, #0
 801178e:	f000 8082 	beq.w	8011896 <_dtoa_r+0x7fe>
 8011792:	9b05      	ldr	r3, [sp, #20]
 8011794:	3301      	adds	r3, #1
 8011796:	9305      	str	r3, [sp, #20]
 8011798:	9b06      	ldr	r3, [sp, #24]
 801179a:	3301      	adds	r3, #1
 801179c:	9306      	str	r3, [sp, #24]
 801179e:	2301      	movs	r3, #1
 80117a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80117a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	f000 81af 	beq.w	8011b08 <_dtoa_r+0xa70>
 80117aa:	6922      	ldr	r2, [r4, #16]
 80117ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80117b0:	6910      	ldr	r0, [r2, #16]
 80117b2:	f000 fb03 	bl	8011dbc <__hi0bits>
 80117b6:	f1c0 0020 	rsb	r0, r0, #32
 80117ba:	9b06      	ldr	r3, [sp, #24]
 80117bc:	4418      	add	r0, r3
 80117be:	f010 001f 	ands.w	r0, r0, #31
 80117c2:	d076      	beq.n	80118b2 <_dtoa_r+0x81a>
 80117c4:	f1c0 0220 	rsb	r2, r0, #32
 80117c8:	2a04      	cmp	r2, #4
 80117ca:	dd69      	ble.n	80118a0 <_dtoa_r+0x808>
 80117cc:	9b05      	ldr	r3, [sp, #20]
 80117ce:	f1c0 001c 	rsb	r0, r0, #28
 80117d2:	4403      	add	r3, r0
 80117d4:	9305      	str	r3, [sp, #20]
 80117d6:	9b06      	ldr	r3, [sp, #24]
 80117d8:	4406      	add	r6, r0
 80117da:	4403      	add	r3, r0
 80117dc:	9306      	str	r3, [sp, #24]
 80117de:	9b05      	ldr	r3, [sp, #20]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	dd05      	ble.n	80117f0 <_dtoa_r+0x758>
 80117e4:	9901      	ldr	r1, [sp, #4]
 80117e6:	461a      	mov	r2, r3
 80117e8:	4648      	mov	r0, r9
 80117ea:	f000 fc4d 	bl	8012088 <__lshift>
 80117ee:	9001      	str	r0, [sp, #4]
 80117f0:	9b06      	ldr	r3, [sp, #24]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	dd05      	ble.n	8011802 <_dtoa_r+0x76a>
 80117f6:	4621      	mov	r1, r4
 80117f8:	461a      	mov	r2, r3
 80117fa:	4648      	mov	r0, r9
 80117fc:	f000 fc44 	bl	8012088 <__lshift>
 8011800:	4604      	mov	r4, r0
 8011802:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011804:	2b00      	cmp	r3, #0
 8011806:	d056      	beq.n	80118b6 <_dtoa_r+0x81e>
 8011808:	9801      	ldr	r0, [sp, #4]
 801180a:	4621      	mov	r1, r4
 801180c:	f000 fca8 	bl	8012160 <__mcmp>
 8011810:	2800      	cmp	r0, #0
 8011812:	da50      	bge.n	80118b6 <_dtoa_r+0x81e>
 8011814:	f108 33ff 	add.w	r3, r8, #4294967295
 8011818:	9304      	str	r3, [sp, #16]
 801181a:	9901      	ldr	r1, [sp, #4]
 801181c:	2300      	movs	r3, #0
 801181e:	220a      	movs	r2, #10
 8011820:	4648      	mov	r0, r9
 8011822:	f000 fa3b 	bl	8011c9c <__multadd>
 8011826:	9b08      	ldr	r3, [sp, #32]
 8011828:	9001      	str	r0, [sp, #4]
 801182a:	2b00      	cmp	r3, #0
 801182c:	f000 816e 	beq.w	8011b0c <_dtoa_r+0xa74>
 8011830:	4629      	mov	r1, r5
 8011832:	2300      	movs	r3, #0
 8011834:	220a      	movs	r2, #10
 8011836:	4648      	mov	r0, r9
 8011838:	f000 fa30 	bl	8011c9c <__multadd>
 801183c:	f1bb 0f00 	cmp.w	fp, #0
 8011840:	4605      	mov	r5, r0
 8011842:	dc64      	bgt.n	801190e <_dtoa_r+0x876>
 8011844:	9b07      	ldr	r3, [sp, #28]
 8011846:	2b02      	cmp	r3, #2
 8011848:	dc3e      	bgt.n	80118c8 <_dtoa_r+0x830>
 801184a:	e060      	b.n	801190e <_dtoa_r+0x876>
 801184c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801184e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011852:	e73c      	b.n	80116ce <_dtoa_r+0x636>
 8011854:	f10a 34ff 	add.w	r4, sl, #4294967295
 8011858:	42a3      	cmp	r3, r4
 801185a:	bfbf      	itttt	lt
 801185c:	1ae2      	sublt	r2, r4, r3
 801185e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011860:	189b      	addlt	r3, r3, r2
 8011862:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8011864:	bfae      	itee	ge
 8011866:	1b1c      	subge	r4, r3, r4
 8011868:	4623      	movlt	r3, r4
 801186a:	2400      	movlt	r4, #0
 801186c:	f1ba 0f00 	cmp.w	sl, #0
 8011870:	bfb5      	itete	lt
 8011872:	9a05      	ldrlt	r2, [sp, #20]
 8011874:	9e05      	ldrge	r6, [sp, #20]
 8011876:	eba2 060a 	sublt.w	r6, r2, sl
 801187a:	4652      	movge	r2, sl
 801187c:	bfb8      	it	lt
 801187e:	2200      	movlt	r2, #0
 8011880:	e727      	b.n	80116d2 <_dtoa_r+0x63a>
 8011882:	9e05      	ldr	r6, [sp, #20]
 8011884:	9d08      	ldr	r5, [sp, #32]
 8011886:	461c      	mov	r4, r3
 8011888:	e730      	b.n	80116ec <_dtoa_r+0x654>
 801188a:	461a      	mov	r2, r3
 801188c:	e758      	b.n	8011740 <_dtoa_r+0x6a8>
 801188e:	2300      	movs	r3, #0
 8011890:	e786      	b.n	80117a0 <_dtoa_r+0x708>
 8011892:	9b02      	ldr	r3, [sp, #8]
 8011894:	e784      	b.n	80117a0 <_dtoa_r+0x708>
 8011896:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011898:	e783      	b.n	80117a2 <_dtoa_r+0x70a>
 801189a:	2300      	movs	r3, #0
 801189c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801189e:	e784      	b.n	80117aa <_dtoa_r+0x712>
 80118a0:	d09d      	beq.n	80117de <_dtoa_r+0x746>
 80118a2:	9b05      	ldr	r3, [sp, #20]
 80118a4:	321c      	adds	r2, #28
 80118a6:	4413      	add	r3, r2
 80118a8:	9305      	str	r3, [sp, #20]
 80118aa:	9b06      	ldr	r3, [sp, #24]
 80118ac:	4416      	add	r6, r2
 80118ae:	4413      	add	r3, r2
 80118b0:	e794      	b.n	80117dc <_dtoa_r+0x744>
 80118b2:	4602      	mov	r2, r0
 80118b4:	e7f5      	b.n	80118a2 <_dtoa_r+0x80a>
 80118b6:	f1ba 0f00 	cmp.w	sl, #0
 80118ba:	f8cd 8010 	str.w	r8, [sp, #16]
 80118be:	46d3      	mov	fp, sl
 80118c0:	dc21      	bgt.n	8011906 <_dtoa_r+0x86e>
 80118c2:	9b07      	ldr	r3, [sp, #28]
 80118c4:	2b02      	cmp	r3, #2
 80118c6:	dd1e      	ble.n	8011906 <_dtoa_r+0x86e>
 80118c8:	f1bb 0f00 	cmp.w	fp, #0
 80118cc:	f47f aeb7 	bne.w	801163e <_dtoa_r+0x5a6>
 80118d0:	4621      	mov	r1, r4
 80118d2:	465b      	mov	r3, fp
 80118d4:	2205      	movs	r2, #5
 80118d6:	4648      	mov	r0, r9
 80118d8:	f000 f9e0 	bl	8011c9c <__multadd>
 80118dc:	4601      	mov	r1, r0
 80118de:	4604      	mov	r4, r0
 80118e0:	9801      	ldr	r0, [sp, #4]
 80118e2:	f000 fc3d 	bl	8012160 <__mcmp>
 80118e6:	2800      	cmp	r0, #0
 80118e8:	f77f aea9 	ble.w	801163e <_dtoa_r+0x5a6>
 80118ec:	463e      	mov	r6, r7
 80118ee:	2331      	movs	r3, #49	@ 0x31
 80118f0:	f806 3b01 	strb.w	r3, [r6], #1
 80118f4:	9b04      	ldr	r3, [sp, #16]
 80118f6:	3301      	adds	r3, #1
 80118f8:	9304      	str	r3, [sp, #16]
 80118fa:	e6a4      	b.n	8011646 <_dtoa_r+0x5ae>
 80118fc:	f8cd 8010 	str.w	r8, [sp, #16]
 8011900:	4654      	mov	r4, sl
 8011902:	4625      	mov	r5, r4
 8011904:	e7f2      	b.n	80118ec <_dtoa_r+0x854>
 8011906:	9b08      	ldr	r3, [sp, #32]
 8011908:	2b00      	cmp	r3, #0
 801190a:	f000 8103 	beq.w	8011b14 <_dtoa_r+0xa7c>
 801190e:	2e00      	cmp	r6, #0
 8011910:	dd05      	ble.n	801191e <_dtoa_r+0x886>
 8011912:	4629      	mov	r1, r5
 8011914:	4632      	mov	r2, r6
 8011916:	4648      	mov	r0, r9
 8011918:	f000 fbb6 	bl	8012088 <__lshift>
 801191c:	4605      	mov	r5, r0
 801191e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011920:	2b00      	cmp	r3, #0
 8011922:	d058      	beq.n	80119d6 <_dtoa_r+0x93e>
 8011924:	6869      	ldr	r1, [r5, #4]
 8011926:	4648      	mov	r0, r9
 8011928:	f000 f956 	bl	8011bd8 <_Balloc>
 801192c:	4606      	mov	r6, r0
 801192e:	b928      	cbnz	r0, 801193c <_dtoa_r+0x8a4>
 8011930:	4b82      	ldr	r3, [pc, #520]	@ (8011b3c <_dtoa_r+0xaa4>)
 8011932:	4602      	mov	r2, r0
 8011934:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011938:	f7ff bbc7 	b.w	80110ca <_dtoa_r+0x32>
 801193c:	692a      	ldr	r2, [r5, #16]
 801193e:	3202      	adds	r2, #2
 8011940:	0092      	lsls	r2, r2, #2
 8011942:	f105 010c 	add.w	r1, r5, #12
 8011946:	300c      	adds	r0, #12
 8011948:	f7ff fb07 	bl	8010f5a <memcpy>
 801194c:	2201      	movs	r2, #1
 801194e:	4631      	mov	r1, r6
 8011950:	4648      	mov	r0, r9
 8011952:	f000 fb99 	bl	8012088 <__lshift>
 8011956:	1c7b      	adds	r3, r7, #1
 8011958:	9305      	str	r3, [sp, #20]
 801195a:	eb07 030b 	add.w	r3, r7, fp
 801195e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011960:	9b02      	ldr	r3, [sp, #8]
 8011962:	f003 0301 	and.w	r3, r3, #1
 8011966:	46a8      	mov	r8, r5
 8011968:	9308      	str	r3, [sp, #32]
 801196a:	4605      	mov	r5, r0
 801196c:	9b05      	ldr	r3, [sp, #20]
 801196e:	9801      	ldr	r0, [sp, #4]
 8011970:	4621      	mov	r1, r4
 8011972:	f103 3bff 	add.w	fp, r3, #4294967295
 8011976:	f7ff fb05 	bl	8010f84 <quorem>
 801197a:	4641      	mov	r1, r8
 801197c:	9002      	str	r0, [sp, #8]
 801197e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011982:	9801      	ldr	r0, [sp, #4]
 8011984:	f000 fbec 	bl	8012160 <__mcmp>
 8011988:	462a      	mov	r2, r5
 801198a:	9006      	str	r0, [sp, #24]
 801198c:	4621      	mov	r1, r4
 801198e:	4648      	mov	r0, r9
 8011990:	f000 fc02 	bl	8012198 <__mdiff>
 8011994:	68c2      	ldr	r2, [r0, #12]
 8011996:	4606      	mov	r6, r0
 8011998:	b9fa      	cbnz	r2, 80119da <_dtoa_r+0x942>
 801199a:	4601      	mov	r1, r0
 801199c:	9801      	ldr	r0, [sp, #4]
 801199e:	f000 fbdf 	bl	8012160 <__mcmp>
 80119a2:	4602      	mov	r2, r0
 80119a4:	4631      	mov	r1, r6
 80119a6:	4648      	mov	r0, r9
 80119a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80119aa:	f000 f955 	bl	8011c58 <_Bfree>
 80119ae:	9b07      	ldr	r3, [sp, #28]
 80119b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80119b2:	9e05      	ldr	r6, [sp, #20]
 80119b4:	ea43 0102 	orr.w	r1, r3, r2
 80119b8:	9b08      	ldr	r3, [sp, #32]
 80119ba:	4319      	orrs	r1, r3
 80119bc:	d10f      	bne.n	80119de <_dtoa_r+0x946>
 80119be:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80119c2:	d028      	beq.n	8011a16 <_dtoa_r+0x97e>
 80119c4:	9b06      	ldr	r3, [sp, #24]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	dd02      	ble.n	80119d0 <_dtoa_r+0x938>
 80119ca:	9b02      	ldr	r3, [sp, #8]
 80119cc:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80119d0:	f88b a000 	strb.w	sl, [fp]
 80119d4:	e639      	b.n	801164a <_dtoa_r+0x5b2>
 80119d6:	4628      	mov	r0, r5
 80119d8:	e7bd      	b.n	8011956 <_dtoa_r+0x8be>
 80119da:	2201      	movs	r2, #1
 80119dc:	e7e2      	b.n	80119a4 <_dtoa_r+0x90c>
 80119de:	9b06      	ldr	r3, [sp, #24]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	db04      	blt.n	80119ee <_dtoa_r+0x956>
 80119e4:	9907      	ldr	r1, [sp, #28]
 80119e6:	430b      	orrs	r3, r1
 80119e8:	9908      	ldr	r1, [sp, #32]
 80119ea:	430b      	orrs	r3, r1
 80119ec:	d120      	bne.n	8011a30 <_dtoa_r+0x998>
 80119ee:	2a00      	cmp	r2, #0
 80119f0:	ddee      	ble.n	80119d0 <_dtoa_r+0x938>
 80119f2:	9901      	ldr	r1, [sp, #4]
 80119f4:	2201      	movs	r2, #1
 80119f6:	4648      	mov	r0, r9
 80119f8:	f000 fb46 	bl	8012088 <__lshift>
 80119fc:	4621      	mov	r1, r4
 80119fe:	9001      	str	r0, [sp, #4]
 8011a00:	f000 fbae 	bl	8012160 <__mcmp>
 8011a04:	2800      	cmp	r0, #0
 8011a06:	dc03      	bgt.n	8011a10 <_dtoa_r+0x978>
 8011a08:	d1e2      	bne.n	80119d0 <_dtoa_r+0x938>
 8011a0a:	f01a 0f01 	tst.w	sl, #1
 8011a0e:	d0df      	beq.n	80119d0 <_dtoa_r+0x938>
 8011a10:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011a14:	d1d9      	bne.n	80119ca <_dtoa_r+0x932>
 8011a16:	2339      	movs	r3, #57	@ 0x39
 8011a18:	f88b 3000 	strb.w	r3, [fp]
 8011a1c:	4633      	mov	r3, r6
 8011a1e:	461e      	mov	r6, r3
 8011a20:	3b01      	subs	r3, #1
 8011a22:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011a26:	2a39      	cmp	r2, #57	@ 0x39
 8011a28:	d053      	beq.n	8011ad2 <_dtoa_r+0xa3a>
 8011a2a:	3201      	adds	r2, #1
 8011a2c:	701a      	strb	r2, [r3, #0]
 8011a2e:	e60c      	b.n	801164a <_dtoa_r+0x5b2>
 8011a30:	2a00      	cmp	r2, #0
 8011a32:	dd07      	ble.n	8011a44 <_dtoa_r+0x9ac>
 8011a34:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011a38:	d0ed      	beq.n	8011a16 <_dtoa_r+0x97e>
 8011a3a:	f10a 0301 	add.w	r3, sl, #1
 8011a3e:	f88b 3000 	strb.w	r3, [fp]
 8011a42:	e602      	b.n	801164a <_dtoa_r+0x5b2>
 8011a44:	9b05      	ldr	r3, [sp, #20]
 8011a46:	9a05      	ldr	r2, [sp, #20]
 8011a48:	f803 ac01 	strb.w	sl, [r3, #-1]
 8011a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a4e:	4293      	cmp	r3, r2
 8011a50:	d029      	beq.n	8011aa6 <_dtoa_r+0xa0e>
 8011a52:	9901      	ldr	r1, [sp, #4]
 8011a54:	2300      	movs	r3, #0
 8011a56:	220a      	movs	r2, #10
 8011a58:	4648      	mov	r0, r9
 8011a5a:	f000 f91f 	bl	8011c9c <__multadd>
 8011a5e:	45a8      	cmp	r8, r5
 8011a60:	9001      	str	r0, [sp, #4]
 8011a62:	f04f 0300 	mov.w	r3, #0
 8011a66:	f04f 020a 	mov.w	r2, #10
 8011a6a:	4641      	mov	r1, r8
 8011a6c:	4648      	mov	r0, r9
 8011a6e:	d107      	bne.n	8011a80 <_dtoa_r+0x9e8>
 8011a70:	f000 f914 	bl	8011c9c <__multadd>
 8011a74:	4680      	mov	r8, r0
 8011a76:	4605      	mov	r5, r0
 8011a78:	9b05      	ldr	r3, [sp, #20]
 8011a7a:	3301      	adds	r3, #1
 8011a7c:	9305      	str	r3, [sp, #20]
 8011a7e:	e775      	b.n	801196c <_dtoa_r+0x8d4>
 8011a80:	f000 f90c 	bl	8011c9c <__multadd>
 8011a84:	4629      	mov	r1, r5
 8011a86:	4680      	mov	r8, r0
 8011a88:	2300      	movs	r3, #0
 8011a8a:	220a      	movs	r2, #10
 8011a8c:	4648      	mov	r0, r9
 8011a8e:	f000 f905 	bl	8011c9c <__multadd>
 8011a92:	4605      	mov	r5, r0
 8011a94:	e7f0      	b.n	8011a78 <_dtoa_r+0x9e0>
 8011a96:	f1bb 0f00 	cmp.w	fp, #0
 8011a9a:	bfcc      	ite	gt
 8011a9c:	465e      	movgt	r6, fp
 8011a9e:	2601      	movle	r6, #1
 8011aa0:	443e      	add	r6, r7
 8011aa2:	f04f 0800 	mov.w	r8, #0
 8011aa6:	9901      	ldr	r1, [sp, #4]
 8011aa8:	2201      	movs	r2, #1
 8011aaa:	4648      	mov	r0, r9
 8011aac:	f000 faec 	bl	8012088 <__lshift>
 8011ab0:	4621      	mov	r1, r4
 8011ab2:	9001      	str	r0, [sp, #4]
 8011ab4:	f000 fb54 	bl	8012160 <__mcmp>
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	dcaf      	bgt.n	8011a1c <_dtoa_r+0x984>
 8011abc:	d102      	bne.n	8011ac4 <_dtoa_r+0xa2c>
 8011abe:	f01a 0f01 	tst.w	sl, #1
 8011ac2:	d1ab      	bne.n	8011a1c <_dtoa_r+0x984>
 8011ac4:	4633      	mov	r3, r6
 8011ac6:	461e      	mov	r6, r3
 8011ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011acc:	2a30      	cmp	r2, #48	@ 0x30
 8011ace:	d0fa      	beq.n	8011ac6 <_dtoa_r+0xa2e>
 8011ad0:	e5bb      	b.n	801164a <_dtoa_r+0x5b2>
 8011ad2:	429f      	cmp	r7, r3
 8011ad4:	d1a3      	bne.n	8011a1e <_dtoa_r+0x986>
 8011ad6:	9b04      	ldr	r3, [sp, #16]
 8011ad8:	3301      	adds	r3, #1
 8011ada:	9304      	str	r3, [sp, #16]
 8011adc:	2331      	movs	r3, #49	@ 0x31
 8011ade:	703b      	strb	r3, [r7, #0]
 8011ae0:	e5b3      	b.n	801164a <_dtoa_r+0x5b2>
 8011ae2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011ae4:	4f16      	ldr	r7, [pc, #88]	@ (8011b40 <_dtoa_r+0xaa8>)
 8011ae6:	b11b      	cbz	r3, 8011af0 <_dtoa_r+0xa58>
 8011ae8:	f107 0308 	add.w	r3, r7, #8
 8011aec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011aee:	6013      	str	r3, [r2, #0]
 8011af0:	4638      	mov	r0, r7
 8011af2:	b011      	add	sp, #68	@ 0x44
 8011af4:	ecbd 8b02 	vpop	{d8}
 8011af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011afc:	9b07      	ldr	r3, [sp, #28]
 8011afe:	2b01      	cmp	r3, #1
 8011b00:	f77f ae36 	ble.w	8011770 <_dtoa_r+0x6d8>
 8011b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b08:	2001      	movs	r0, #1
 8011b0a:	e656      	b.n	80117ba <_dtoa_r+0x722>
 8011b0c:	f1bb 0f00 	cmp.w	fp, #0
 8011b10:	f77f aed7 	ble.w	80118c2 <_dtoa_r+0x82a>
 8011b14:	463e      	mov	r6, r7
 8011b16:	9801      	ldr	r0, [sp, #4]
 8011b18:	4621      	mov	r1, r4
 8011b1a:	f7ff fa33 	bl	8010f84 <quorem>
 8011b1e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011b22:	f806 ab01 	strb.w	sl, [r6], #1
 8011b26:	1bf2      	subs	r2, r6, r7
 8011b28:	4593      	cmp	fp, r2
 8011b2a:	ddb4      	ble.n	8011a96 <_dtoa_r+0x9fe>
 8011b2c:	9901      	ldr	r1, [sp, #4]
 8011b2e:	2300      	movs	r3, #0
 8011b30:	220a      	movs	r2, #10
 8011b32:	4648      	mov	r0, r9
 8011b34:	f000 f8b2 	bl	8011c9c <__multadd>
 8011b38:	9001      	str	r0, [sp, #4]
 8011b3a:	e7ec      	b.n	8011b16 <_dtoa_r+0xa7e>
 8011b3c:	080146a5 	.word	0x080146a5
 8011b40:	08014629 	.word	0x08014629

08011b44 <_free_r>:
 8011b44:	b538      	push	{r3, r4, r5, lr}
 8011b46:	4605      	mov	r5, r0
 8011b48:	2900      	cmp	r1, #0
 8011b4a:	d041      	beq.n	8011bd0 <_free_r+0x8c>
 8011b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b50:	1f0c      	subs	r4, r1, #4
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	bfb8      	it	lt
 8011b56:	18e4      	addlt	r4, r4, r3
 8011b58:	f7fe f84c 	bl	800fbf4 <__malloc_lock>
 8011b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8011bd4 <_free_r+0x90>)
 8011b5e:	6813      	ldr	r3, [r2, #0]
 8011b60:	b933      	cbnz	r3, 8011b70 <_free_r+0x2c>
 8011b62:	6063      	str	r3, [r4, #4]
 8011b64:	6014      	str	r4, [r2, #0]
 8011b66:	4628      	mov	r0, r5
 8011b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b6c:	f7fe b848 	b.w	800fc00 <__malloc_unlock>
 8011b70:	42a3      	cmp	r3, r4
 8011b72:	d908      	bls.n	8011b86 <_free_r+0x42>
 8011b74:	6820      	ldr	r0, [r4, #0]
 8011b76:	1821      	adds	r1, r4, r0
 8011b78:	428b      	cmp	r3, r1
 8011b7a:	bf01      	itttt	eq
 8011b7c:	6819      	ldreq	r1, [r3, #0]
 8011b7e:	685b      	ldreq	r3, [r3, #4]
 8011b80:	1809      	addeq	r1, r1, r0
 8011b82:	6021      	streq	r1, [r4, #0]
 8011b84:	e7ed      	b.n	8011b62 <_free_r+0x1e>
 8011b86:	461a      	mov	r2, r3
 8011b88:	685b      	ldr	r3, [r3, #4]
 8011b8a:	b10b      	cbz	r3, 8011b90 <_free_r+0x4c>
 8011b8c:	42a3      	cmp	r3, r4
 8011b8e:	d9fa      	bls.n	8011b86 <_free_r+0x42>
 8011b90:	6811      	ldr	r1, [r2, #0]
 8011b92:	1850      	adds	r0, r2, r1
 8011b94:	42a0      	cmp	r0, r4
 8011b96:	d10b      	bne.n	8011bb0 <_free_r+0x6c>
 8011b98:	6820      	ldr	r0, [r4, #0]
 8011b9a:	4401      	add	r1, r0
 8011b9c:	1850      	adds	r0, r2, r1
 8011b9e:	4283      	cmp	r3, r0
 8011ba0:	6011      	str	r1, [r2, #0]
 8011ba2:	d1e0      	bne.n	8011b66 <_free_r+0x22>
 8011ba4:	6818      	ldr	r0, [r3, #0]
 8011ba6:	685b      	ldr	r3, [r3, #4]
 8011ba8:	6053      	str	r3, [r2, #4]
 8011baa:	4408      	add	r0, r1
 8011bac:	6010      	str	r0, [r2, #0]
 8011bae:	e7da      	b.n	8011b66 <_free_r+0x22>
 8011bb0:	d902      	bls.n	8011bb8 <_free_r+0x74>
 8011bb2:	230c      	movs	r3, #12
 8011bb4:	602b      	str	r3, [r5, #0]
 8011bb6:	e7d6      	b.n	8011b66 <_free_r+0x22>
 8011bb8:	6820      	ldr	r0, [r4, #0]
 8011bba:	1821      	adds	r1, r4, r0
 8011bbc:	428b      	cmp	r3, r1
 8011bbe:	bf04      	itt	eq
 8011bc0:	6819      	ldreq	r1, [r3, #0]
 8011bc2:	685b      	ldreq	r3, [r3, #4]
 8011bc4:	6063      	str	r3, [r4, #4]
 8011bc6:	bf04      	itt	eq
 8011bc8:	1809      	addeq	r1, r1, r0
 8011bca:	6021      	streq	r1, [r4, #0]
 8011bcc:	6054      	str	r4, [r2, #4]
 8011bce:	e7ca      	b.n	8011b66 <_free_r+0x22>
 8011bd0:	bd38      	pop	{r3, r4, r5, pc}
 8011bd2:	bf00      	nop
 8011bd4:	24004e34 	.word	0x24004e34

08011bd8 <_Balloc>:
 8011bd8:	b570      	push	{r4, r5, r6, lr}
 8011bda:	69c6      	ldr	r6, [r0, #28]
 8011bdc:	4604      	mov	r4, r0
 8011bde:	460d      	mov	r5, r1
 8011be0:	b976      	cbnz	r6, 8011c00 <_Balloc+0x28>
 8011be2:	2010      	movs	r0, #16
 8011be4:	f7fd ff54 	bl	800fa90 <malloc>
 8011be8:	4602      	mov	r2, r0
 8011bea:	61e0      	str	r0, [r4, #28]
 8011bec:	b920      	cbnz	r0, 8011bf8 <_Balloc+0x20>
 8011bee:	4b18      	ldr	r3, [pc, #96]	@ (8011c50 <_Balloc+0x78>)
 8011bf0:	4818      	ldr	r0, [pc, #96]	@ (8011c54 <_Balloc+0x7c>)
 8011bf2:	216b      	movs	r1, #107	@ 0x6b
 8011bf4:	f7fd ff2e 	bl	800fa54 <__assert_func>
 8011bf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011bfc:	6006      	str	r6, [r0, #0]
 8011bfe:	60c6      	str	r6, [r0, #12]
 8011c00:	69e6      	ldr	r6, [r4, #28]
 8011c02:	68f3      	ldr	r3, [r6, #12]
 8011c04:	b183      	cbz	r3, 8011c28 <_Balloc+0x50>
 8011c06:	69e3      	ldr	r3, [r4, #28]
 8011c08:	68db      	ldr	r3, [r3, #12]
 8011c0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011c0e:	b9b8      	cbnz	r0, 8011c40 <_Balloc+0x68>
 8011c10:	2101      	movs	r1, #1
 8011c12:	fa01 f605 	lsl.w	r6, r1, r5
 8011c16:	1d72      	adds	r2, r6, #5
 8011c18:	0092      	lsls	r2, r2, #2
 8011c1a:	4620      	mov	r0, r4
 8011c1c:	f001 fec0 	bl	80139a0 <_calloc_r>
 8011c20:	b160      	cbz	r0, 8011c3c <_Balloc+0x64>
 8011c22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011c26:	e00e      	b.n	8011c46 <_Balloc+0x6e>
 8011c28:	2221      	movs	r2, #33	@ 0x21
 8011c2a:	2104      	movs	r1, #4
 8011c2c:	4620      	mov	r0, r4
 8011c2e:	f001 feb7 	bl	80139a0 <_calloc_r>
 8011c32:	69e3      	ldr	r3, [r4, #28]
 8011c34:	60f0      	str	r0, [r6, #12]
 8011c36:	68db      	ldr	r3, [r3, #12]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d1e4      	bne.n	8011c06 <_Balloc+0x2e>
 8011c3c:	2000      	movs	r0, #0
 8011c3e:	bd70      	pop	{r4, r5, r6, pc}
 8011c40:	6802      	ldr	r2, [r0, #0]
 8011c42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011c46:	2300      	movs	r3, #0
 8011c48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011c4c:	e7f7      	b.n	8011c3e <_Balloc+0x66>
 8011c4e:	bf00      	nop
 8011c50:	08014636 	.word	0x08014636
 8011c54:	080146b6 	.word	0x080146b6

08011c58 <_Bfree>:
 8011c58:	b570      	push	{r4, r5, r6, lr}
 8011c5a:	69c6      	ldr	r6, [r0, #28]
 8011c5c:	4605      	mov	r5, r0
 8011c5e:	460c      	mov	r4, r1
 8011c60:	b976      	cbnz	r6, 8011c80 <_Bfree+0x28>
 8011c62:	2010      	movs	r0, #16
 8011c64:	f7fd ff14 	bl	800fa90 <malloc>
 8011c68:	4602      	mov	r2, r0
 8011c6a:	61e8      	str	r0, [r5, #28]
 8011c6c:	b920      	cbnz	r0, 8011c78 <_Bfree+0x20>
 8011c6e:	4b09      	ldr	r3, [pc, #36]	@ (8011c94 <_Bfree+0x3c>)
 8011c70:	4809      	ldr	r0, [pc, #36]	@ (8011c98 <_Bfree+0x40>)
 8011c72:	218f      	movs	r1, #143	@ 0x8f
 8011c74:	f7fd feee 	bl	800fa54 <__assert_func>
 8011c78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011c7c:	6006      	str	r6, [r0, #0]
 8011c7e:	60c6      	str	r6, [r0, #12]
 8011c80:	b13c      	cbz	r4, 8011c92 <_Bfree+0x3a>
 8011c82:	69eb      	ldr	r3, [r5, #28]
 8011c84:	6862      	ldr	r2, [r4, #4]
 8011c86:	68db      	ldr	r3, [r3, #12]
 8011c88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011c8c:	6021      	str	r1, [r4, #0]
 8011c8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011c92:	bd70      	pop	{r4, r5, r6, pc}
 8011c94:	08014636 	.word	0x08014636
 8011c98:	080146b6 	.word	0x080146b6

08011c9c <__multadd>:
 8011c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ca0:	690d      	ldr	r5, [r1, #16]
 8011ca2:	4607      	mov	r7, r0
 8011ca4:	460c      	mov	r4, r1
 8011ca6:	461e      	mov	r6, r3
 8011ca8:	f101 0c14 	add.w	ip, r1, #20
 8011cac:	2000      	movs	r0, #0
 8011cae:	f8dc 3000 	ldr.w	r3, [ip]
 8011cb2:	b299      	uxth	r1, r3
 8011cb4:	fb02 6101 	mla	r1, r2, r1, r6
 8011cb8:	0c1e      	lsrs	r6, r3, #16
 8011cba:	0c0b      	lsrs	r3, r1, #16
 8011cbc:	fb02 3306 	mla	r3, r2, r6, r3
 8011cc0:	b289      	uxth	r1, r1
 8011cc2:	3001      	adds	r0, #1
 8011cc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011cc8:	4285      	cmp	r5, r0
 8011cca:	f84c 1b04 	str.w	r1, [ip], #4
 8011cce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011cd2:	dcec      	bgt.n	8011cae <__multadd+0x12>
 8011cd4:	b30e      	cbz	r6, 8011d1a <__multadd+0x7e>
 8011cd6:	68a3      	ldr	r3, [r4, #8]
 8011cd8:	42ab      	cmp	r3, r5
 8011cda:	dc19      	bgt.n	8011d10 <__multadd+0x74>
 8011cdc:	6861      	ldr	r1, [r4, #4]
 8011cde:	4638      	mov	r0, r7
 8011ce0:	3101      	adds	r1, #1
 8011ce2:	f7ff ff79 	bl	8011bd8 <_Balloc>
 8011ce6:	4680      	mov	r8, r0
 8011ce8:	b928      	cbnz	r0, 8011cf6 <__multadd+0x5a>
 8011cea:	4602      	mov	r2, r0
 8011cec:	4b0c      	ldr	r3, [pc, #48]	@ (8011d20 <__multadd+0x84>)
 8011cee:	480d      	ldr	r0, [pc, #52]	@ (8011d24 <__multadd+0x88>)
 8011cf0:	21ba      	movs	r1, #186	@ 0xba
 8011cf2:	f7fd feaf 	bl	800fa54 <__assert_func>
 8011cf6:	6922      	ldr	r2, [r4, #16]
 8011cf8:	3202      	adds	r2, #2
 8011cfa:	f104 010c 	add.w	r1, r4, #12
 8011cfe:	0092      	lsls	r2, r2, #2
 8011d00:	300c      	adds	r0, #12
 8011d02:	f7ff f92a 	bl	8010f5a <memcpy>
 8011d06:	4621      	mov	r1, r4
 8011d08:	4638      	mov	r0, r7
 8011d0a:	f7ff ffa5 	bl	8011c58 <_Bfree>
 8011d0e:	4644      	mov	r4, r8
 8011d10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011d14:	3501      	adds	r5, #1
 8011d16:	615e      	str	r6, [r3, #20]
 8011d18:	6125      	str	r5, [r4, #16]
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d20:	080146a5 	.word	0x080146a5
 8011d24:	080146b6 	.word	0x080146b6

08011d28 <__s2b>:
 8011d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d2c:	460c      	mov	r4, r1
 8011d2e:	4615      	mov	r5, r2
 8011d30:	461f      	mov	r7, r3
 8011d32:	2209      	movs	r2, #9
 8011d34:	3308      	adds	r3, #8
 8011d36:	4606      	mov	r6, r0
 8011d38:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d3c:	2100      	movs	r1, #0
 8011d3e:	2201      	movs	r2, #1
 8011d40:	429a      	cmp	r2, r3
 8011d42:	db09      	blt.n	8011d58 <__s2b+0x30>
 8011d44:	4630      	mov	r0, r6
 8011d46:	f7ff ff47 	bl	8011bd8 <_Balloc>
 8011d4a:	b940      	cbnz	r0, 8011d5e <__s2b+0x36>
 8011d4c:	4602      	mov	r2, r0
 8011d4e:	4b19      	ldr	r3, [pc, #100]	@ (8011db4 <__s2b+0x8c>)
 8011d50:	4819      	ldr	r0, [pc, #100]	@ (8011db8 <__s2b+0x90>)
 8011d52:	21d3      	movs	r1, #211	@ 0xd3
 8011d54:	f7fd fe7e 	bl	800fa54 <__assert_func>
 8011d58:	0052      	lsls	r2, r2, #1
 8011d5a:	3101      	adds	r1, #1
 8011d5c:	e7f0      	b.n	8011d40 <__s2b+0x18>
 8011d5e:	9b08      	ldr	r3, [sp, #32]
 8011d60:	6143      	str	r3, [r0, #20]
 8011d62:	2d09      	cmp	r5, #9
 8011d64:	f04f 0301 	mov.w	r3, #1
 8011d68:	6103      	str	r3, [r0, #16]
 8011d6a:	dd16      	ble.n	8011d9a <__s2b+0x72>
 8011d6c:	f104 0909 	add.w	r9, r4, #9
 8011d70:	46c8      	mov	r8, r9
 8011d72:	442c      	add	r4, r5
 8011d74:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011d78:	4601      	mov	r1, r0
 8011d7a:	3b30      	subs	r3, #48	@ 0x30
 8011d7c:	220a      	movs	r2, #10
 8011d7e:	4630      	mov	r0, r6
 8011d80:	f7ff ff8c 	bl	8011c9c <__multadd>
 8011d84:	45a0      	cmp	r8, r4
 8011d86:	d1f5      	bne.n	8011d74 <__s2b+0x4c>
 8011d88:	f1a5 0408 	sub.w	r4, r5, #8
 8011d8c:	444c      	add	r4, r9
 8011d8e:	1b2d      	subs	r5, r5, r4
 8011d90:	1963      	adds	r3, r4, r5
 8011d92:	42bb      	cmp	r3, r7
 8011d94:	db04      	blt.n	8011da0 <__s2b+0x78>
 8011d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d9a:	340a      	adds	r4, #10
 8011d9c:	2509      	movs	r5, #9
 8011d9e:	e7f6      	b.n	8011d8e <__s2b+0x66>
 8011da0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011da4:	4601      	mov	r1, r0
 8011da6:	3b30      	subs	r3, #48	@ 0x30
 8011da8:	220a      	movs	r2, #10
 8011daa:	4630      	mov	r0, r6
 8011dac:	f7ff ff76 	bl	8011c9c <__multadd>
 8011db0:	e7ee      	b.n	8011d90 <__s2b+0x68>
 8011db2:	bf00      	nop
 8011db4:	080146a5 	.word	0x080146a5
 8011db8:	080146b6 	.word	0x080146b6

08011dbc <__hi0bits>:
 8011dbc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	bf36      	itet	cc
 8011dc4:	0403      	lslcc	r3, r0, #16
 8011dc6:	2000      	movcs	r0, #0
 8011dc8:	2010      	movcc	r0, #16
 8011dca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011dce:	bf3c      	itt	cc
 8011dd0:	021b      	lslcc	r3, r3, #8
 8011dd2:	3008      	addcc	r0, #8
 8011dd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011dd8:	bf3c      	itt	cc
 8011dda:	011b      	lslcc	r3, r3, #4
 8011ddc:	3004      	addcc	r0, #4
 8011dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011de2:	bf3c      	itt	cc
 8011de4:	009b      	lslcc	r3, r3, #2
 8011de6:	3002      	addcc	r0, #2
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	db05      	blt.n	8011df8 <__hi0bits+0x3c>
 8011dec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011df0:	f100 0001 	add.w	r0, r0, #1
 8011df4:	bf08      	it	eq
 8011df6:	2020      	moveq	r0, #32
 8011df8:	4770      	bx	lr

08011dfa <__lo0bits>:
 8011dfa:	6803      	ldr	r3, [r0, #0]
 8011dfc:	4602      	mov	r2, r0
 8011dfe:	f013 0007 	ands.w	r0, r3, #7
 8011e02:	d00b      	beq.n	8011e1c <__lo0bits+0x22>
 8011e04:	07d9      	lsls	r1, r3, #31
 8011e06:	d421      	bmi.n	8011e4c <__lo0bits+0x52>
 8011e08:	0798      	lsls	r0, r3, #30
 8011e0a:	bf49      	itett	mi
 8011e0c:	085b      	lsrmi	r3, r3, #1
 8011e0e:	089b      	lsrpl	r3, r3, #2
 8011e10:	2001      	movmi	r0, #1
 8011e12:	6013      	strmi	r3, [r2, #0]
 8011e14:	bf5c      	itt	pl
 8011e16:	6013      	strpl	r3, [r2, #0]
 8011e18:	2002      	movpl	r0, #2
 8011e1a:	4770      	bx	lr
 8011e1c:	b299      	uxth	r1, r3
 8011e1e:	b909      	cbnz	r1, 8011e24 <__lo0bits+0x2a>
 8011e20:	0c1b      	lsrs	r3, r3, #16
 8011e22:	2010      	movs	r0, #16
 8011e24:	b2d9      	uxtb	r1, r3
 8011e26:	b909      	cbnz	r1, 8011e2c <__lo0bits+0x32>
 8011e28:	3008      	adds	r0, #8
 8011e2a:	0a1b      	lsrs	r3, r3, #8
 8011e2c:	0719      	lsls	r1, r3, #28
 8011e2e:	bf04      	itt	eq
 8011e30:	091b      	lsreq	r3, r3, #4
 8011e32:	3004      	addeq	r0, #4
 8011e34:	0799      	lsls	r1, r3, #30
 8011e36:	bf04      	itt	eq
 8011e38:	089b      	lsreq	r3, r3, #2
 8011e3a:	3002      	addeq	r0, #2
 8011e3c:	07d9      	lsls	r1, r3, #31
 8011e3e:	d403      	bmi.n	8011e48 <__lo0bits+0x4e>
 8011e40:	085b      	lsrs	r3, r3, #1
 8011e42:	f100 0001 	add.w	r0, r0, #1
 8011e46:	d003      	beq.n	8011e50 <__lo0bits+0x56>
 8011e48:	6013      	str	r3, [r2, #0]
 8011e4a:	4770      	bx	lr
 8011e4c:	2000      	movs	r0, #0
 8011e4e:	4770      	bx	lr
 8011e50:	2020      	movs	r0, #32
 8011e52:	4770      	bx	lr

08011e54 <__i2b>:
 8011e54:	b510      	push	{r4, lr}
 8011e56:	460c      	mov	r4, r1
 8011e58:	2101      	movs	r1, #1
 8011e5a:	f7ff febd 	bl	8011bd8 <_Balloc>
 8011e5e:	4602      	mov	r2, r0
 8011e60:	b928      	cbnz	r0, 8011e6e <__i2b+0x1a>
 8011e62:	4b05      	ldr	r3, [pc, #20]	@ (8011e78 <__i2b+0x24>)
 8011e64:	4805      	ldr	r0, [pc, #20]	@ (8011e7c <__i2b+0x28>)
 8011e66:	f240 1145 	movw	r1, #325	@ 0x145
 8011e6a:	f7fd fdf3 	bl	800fa54 <__assert_func>
 8011e6e:	2301      	movs	r3, #1
 8011e70:	6144      	str	r4, [r0, #20]
 8011e72:	6103      	str	r3, [r0, #16]
 8011e74:	bd10      	pop	{r4, pc}
 8011e76:	bf00      	nop
 8011e78:	080146a5 	.word	0x080146a5
 8011e7c:	080146b6 	.word	0x080146b6

08011e80 <__multiply>:
 8011e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e84:	4614      	mov	r4, r2
 8011e86:	690a      	ldr	r2, [r1, #16]
 8011e88:	6923      	ldr	r3, [r4, #16]
 8011e8a:	429a      	cmp	r2, r3
 8011e8c:	bfa8      	it	ge
 8011e8e:	4623      	movge	r3, r4
 8011e90:	460f      	mov	r7, r1
 8011e92:	bfa4      	itt	ge
 8011e94:	460c      	movge	r4, r1
 8011e96:	461f      	movge	r7, r3
 8011e98:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011e9c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011ea0:	68a3      	ldr	r3, [r4, #8]
 8011ea2:	6861      	ldr	r1, [r4, #4]
 8011ea4:	eb0a 0609 	add.w	r6, sl, r9
 8011ea8:	42b3      	cmp	r3, r6
 8011eaa:	b085      	sub	sp, #20
 8011eac:	bfb8      	it	lt
 8011eae:	3101      	addlt	r1, #1
 8011eb0:	f7ff fe92 	bl	8011bd8 <_Balloc>
 8011eb4:	b930      	cbnz	r0, 8011ec4 <__multiply+0x44>
 8011eb6:	4602      	mov	r2, r0
 8011eb8:	4b44      	ldr	r3, [pc, #272]	@ (8011fcc <__multiply+0x14c>)
 8011eba:	4845      	ldr	r0, [pc, #276]	@ (8011fd0 <__multiply+0x150>)
 8011ebc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011ec0:	f7fd fdc8 	bl	800fa54 <__assert_func>
 8011ec4:	f100 0514 	add.w	r5, r0, #20
 8011ec8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011ecc:	462b      	mov	r3, r5
 8011ece:	2200      	movs	r2, #0
 8011ed0:	4543      	cmp	r3, r8
 8011ed2:	d321      	bcc.n	8011f18 <__multiply+0x98>
 8011ed4:	f107 0114 	add.w	r1, r7, #20
 8011ed8:	f104 0214 	add.w	r2, r4, #20
 8011edc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011ee0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011ee4:	9302      	str	r3, [sp, #8]
 8011ee6:	1b13      	subs	r3, r2, r4
 8011ee8:	3b15      	subs	r3, #21
 8011eea:	f023 0303 	bic.w	r3, r3, #3
 8011eee:	3304      	adds	r3, #4
 8011ef0:	f104 0715 	add.w	r7, r4, #21
 8011ef4:	42ba      	cmp	r2, r7
 8011ef6:	bf38      	it	cc
 8011ef8:	2304      	movcc	r3, #4
 8011efa:	9301      	str	r3, [sp, #4]
 8011efc:	9b02      	ldr	r3, [sp, #8]
 8011efe:	9103      	str	r1, [sp, #12]
 8011f00:	428b      	cmp	r3, r1
 8011f02:	d80c      	bhi.n	8011f1e <__multiply+0x9e>
 8011f04:	2e00      	cmp	r6, #0
 8011f06:	dd03      	ble.n	8011f10 <__multiply+0x90>
 8011f08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d05b      	beq.n	8011fc8 <__multiply+0x148>
 8011f10:	6106      	str	r6, [r0, #16]
 8011f12:	b005      	add	sp, #20
 8011f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f18:	f843 2b04 	str.w	r2, [r3], #4
 8011f1c:	e7d8      	b.n	8011ed0 <__multiply+0x50>
 8011f1e:	f8b1 a000 	ldrh.w	sl, [r1]
 8011f22:	f1ba 0f00 	cmp.w	sl, #0
 8011f26:	d024      	beq.n	8011f72 <__multiply+0xf2>
 8011f28:	f104 0e14 	add.w	lr, r4, #20
 8011f2c:	46a9      	mov	r9, r5
 8011f2e:	f04f 0c00 	mov.w	ip, #0
 8011f32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011f36:	f8d9 3000 	ldr.w	r3, [r9]
 8011f3a:	fa1f fb87 	uxth.w	fp, r7
 8011f3e:	b29b      	uxth	r3, r3
 8011f40:	fb0a 330b 	mla	r3, sl, fp, r3
 8011f44:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011f48:	f8d9 7000 	ldr.w	r7, [r9]
 8011f4c:	4463      	add	r3, ip
 8011f4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011f52:	fb0a c70b 	mla	r7, sl, fp, ip
 8011f56:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011f5a:	b29b      	uxth	r3, r3
 8011f5c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011f60:	4572      	cmp	r2, lr
 8011f62:	f849 3b04 	str.w	r3, [r9], #4
 8011f66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011f6a:	d8e2      	bhi.n	8011f32 <__multiply+0xb2>
 8011f6c:	9b01      	ldr	r3, [sp, #4]
 8011f6e:	f845 c003 	str.w	ip, [r5, r3]
 8011f72:	9b03      	ldr	r3, [sp, #12]
 8011f74:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011f78:	3104      	adds	r1, #4
 8011f7a:	f1b9 0f00 	cmp.w	r9, #0
 8011f7e:	d021      	beq.n	8011fc4 <__multiply+0x144>
 8011f80:	682b      	ldr	r3, [r5, #0]
 8011f82:	f104 0c14 	add.w	ip, r4, #20
 8011f86:	46ae      	mov	lr, r5
 8011f88:	f04f 0a00 	mov.w	sl, #0
 8011f8c:	f8bc b000 	ldrh.w	fp, [ip]
 8011f90:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011f94:	fb09 770b 	mla	r7, r9, fp, r7
 8011f98:	4457      	add	r7, sl
 8011f9a:	b29b      	uxth	r3, r3
 8011f9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011fa0:	f84e 3b04 	str.w	r3, [lr], #4
 8011fa4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011fa8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011fac:	f8be 3000 	ldrh.w	r3, [lr]
 8011fb0:	fb09 330a 	mla	r3, r9, sl, r3
 8011fb4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011fb8:	4562      	cmp	r2, ip
 8011fba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011fbe:	d8e5      	bhi.n	8011f8c <__multiply+0x10c>
 8011fc0:	9f01      	ldr	r7, [sp, #4]
 8011fc2:	51eb      	str	r3, [r5, r7]
 8011fc4:	3504      	adds	r5, #4
 8011fc6:	e799      	b.n	8011efc <__multiply+0x7c>
 8011fc8:	3e01      	subs	r6, #1
 8011fca:	e79b      	b.n	8011f04 <__multiply+0x84>
 8011fcc:	080146a5 	.word	0x080146a5
 8011fd0:	080146b6 	.word	0x080146b6

08011fd4 <__pow5mult>:
 8011fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fd8:	4615      	mov	r5, r2
 8011fda:	f012 0203 	ands.w	r2, r2, #3
 8011fde:	4607      	mov	r7, r0
 8011fe0:	460e      	mov	r6, r1
 8011fe2:	d007      	beq.n	8011ff4 <__pow5mult+0x20>
 8011fe4:	4c25      	ldr	r4, [pc, #148]	@ (801207c <__pow5mult+0xa8>)
 8011fe6:	3a01      	subs	r2, #1
 8011fe8:	2300      	movs	r3, #0
 8011fea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011fee:	f7ff fe55 	bl	8011c9c <__multadd>
 8011ff2:	4606      	mov	r6, r0
 8011ff4:	10ad      	asrs	r5, r5, #2
 8011ff6:	d03d      	beq.n	8012074 <__pow5mult+0xa0>
 8011ff8:	69fc      	ldr	r4, [r7, #28]
 8011ffa:	b97c      	cbnz	r4, 801201c <__pow5mult+0x48>
 8011ffc:	2010      	movs	r0, #16
 8011ffe:	f7fd fd47 	bl	800fa90 <malloc>
 8012002:	4602      	mov	r2, r0
 8012004:	61f8      	str	r0, [r7, #28]
 8012006:	b928      	cbnz	r0, 8012014 <__pow5mult+0x40>
 8012008:	4b1d      	ldr	r3, [pc, #116]	@ (8012080 <__pow5mult+0xac>)
 801200a:	481e      	ldr	r0, [pc, #120]	@ (8012084 <__pow5mult+0xb0>)
 801200c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012010:	f7fd fd20 	bl	800fa54 <__assert_func>
 8012014:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012018:	6004      	str	r4, [r0, #0]
 801201a:	60c4      	str	r4, [r0, #12]
 801201c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012020:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012024:	b94c      	cbnz	r4, 801203a <__pow5mult+0x66>
 8012026:	f240 2171 	movw	r1, #625	@ 0x271
 801202a:	4638      	mov	r0, r7
 801202c:	f7ff ff12 	bl	8011e54 <__i2b>
 8012030:	2300      	movs	r3, #0
 8012032:	f8c8 0008 	str.w	r0, [r8, #8]
 8012036:	4604      	mov	r4, r0
 8012038:	6003      	str	r3, [r0, #0]
 801203a:	f04f 0900 	mov.w	r9, #0
 801203e:	07eb      	lsls	r3, r5, #31
 8012040:	d50a      	bpl.n	8012058 <__pow5mult+0x84>
 8012042:	4631      	mov	r1, r6
 8012044:	4622      	mov	r2, r4
 8012046:	4638      	mov	r0, r7
 8012048:	f7ff ff1a 	bl	8011e80 <__multiply>
 801204c:	4631      	mov	r1, r6
 801204e:	4680      	mov	r8, r0
 8012050:	4638      	mov	r0, r7
 8012052:	f7ff fe01 	bl	8011c58 <_Bfree>
 8012056:	4646      	mov	r6, r8
 8012058:	106d      	asrs	r5, r5, #1
 801205a:	d00b      	beq.n	8012074 <__pow5mult+0xa0>
 801205c:	6820      	ldr	r0, [r4, #0]
 801205e:	b938      	cbnz	r0, 8012070 <__pow5mult+0x9c>
 8012060:	4622      	mov	r2, r4
 8012062:	4621      	mov	r1, r4
 8012064:	4638      	mov	r0, r7
 8012066:	f7ff ff0b 	bl	8011e80 <__multiply>
 801206a:	6020      	str	r0, [r4, #0]
 801206c:	f8c0 9000 	str.w	r9, [r0]
 8012070:	4604      	mov	r4, r0
 8012072:	e7e4      	b.n	801203e <__pow5mult+0x6a>
 8012074:	4630      	mov	r0, r6
 8012076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801207a:	bf00      	nop
 801207c:	08014710 	.word	0x08014710
 8012080:	08014636 	.word	0x08014636
 8012084:	080146b6 	.word	0x080146b6

08012088 <__lshift>:
 8012088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801208c:	460c      	mov	r4, r1
 801208e:	6849      	ldr	r1, [r1, #4]
 8012090:	6923      	ldr	r3, [r4, #16]
 8012092:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012096:	68a3      	ldr	r3, [r4, #8]
 8012098:	4607      	mov	r7, r0
 801209a:	4691      	mov	r9, r2
 801209c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80120a0:	f108 0601 	add.w	r6, r8, #1
 80120a4:	42b3      	cmp	r3, r6
 80120a6:	db0b      	blt.n	80120c0 <__lshift+0x38>
 80120a8:	4638      	mov	r0, r7
 80120aa:	f7ff fd95 	bl	8011bd8 <_Balloc>
 80120ae:	4605      	mov	r5, r0
 80120b0:	b948      	cbnz	r0, 80120c6 <__lshift+0x3e>
 80120b2:	4602      	mov	r2, r0
 80120b4:	4b28      	ldr	r3, [pc, #160]	@ (8012158 <__lshift+0xd0>)
 80120b6:	4829      	ldr	r0, [pc, #164]	@ (801215c <__lshift+0xd4>)
 80120b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80120bc:	f7fd fcca 	bl	800fa54 <__assert_func>
 80120c0:	3101      	adds	r1, #1
 80120c2:	005b      	lsls	r3, r3, #1
 80120c4:	e7ee      	b.n	80120a4 <__lshift+0x1c>
 80120c6:	2300      	movs	r3, #0
 80120c8:	f100 0114 	add.w	r1, r0, #20
 80120cc:	f100 0210 	add.w	r2, r0, #16
 80120d0:	4618      	mov	r0, r3
 80120d2:	4553      	cmp	r3, sl
 80120d4:	db33      	blt.n	801213e <__lshift+0xb6>
 80120d6:	6920      	ldr	r0, [r4, #16]
 80120d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80120dc:	f104 0314 	add.w	r3, r4, #20
 80120e0:	f019 091f 	ands.w	r9, r9, #31
 80120e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80120e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80120ec:	d02b      	beq.n	8012146 <__lshift+0xbe>
 80120ee:	f1c9 0e20 	rsb	lr, r9, #32
 80120f2:	468a      	mov	sl, r1
 80120f4:	2200      	movs	r2, #0
 80120f6:	6818      	ldr	r0, [r3, #0]
 80120f8:	fa00 f009 	lsl.w	r0, r0, r9
 80120fc:	4310      	orrs	r0, r2
 80120fe:	f84a 0b04 	str.w	r0, [sl], #4
 8012102:	f853 2b04 	ldr.w	r2, [r3], #4
 8012106:	459c      	cmp	ip, r3
 8012108:	fa22 f20e 	lsr.w	r2, r2, lr
 801210c:	d8f3      	bhi.n	80120f6 <__lshift+0x6e>
 801210e:	ebac 0304 	sub.w	r3, ip, r4
 8012112:	3b15      	subs	r3, #21
 8012114:	f023 0303 	bic.w	r3, r3, #3
 8012118:	3304      	adds	r3, #4
 801211a:	f104 0015 	add.w	r0, r4, #21
 801211e:	4584      	cmp	ip, r0
 8012120:	bf38      	it	cc
 8012122:	2304      	movcc	r3, #4
 8012124:	50ca      	str	r2, [r1, r3]
 8012126:	b10a      	cbz	r2, 801212c <__lshift+0xa4>
 8012128:	f108 0602 	add.w	r6, r8, #2
 801212c:	3e01      	subs	r6, #1
 801212e:	4638      	mov	r0, r7
 8012130:	612e      	str	r6, [r5, #16]
 8012132:	4621      	mov	r1, r4
 8012134:	f7ff fd90 	bl	8011c58 <_Bfree>
 8012138:	4628      	mov	r0, r5
 801213a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801213e:	f842 0f04 	str.w	r0, [r2, #4]!
 8012142:	3301      	adds	r3, #1
 8012144:	e7c5      	b.n	80120d2 <__lshift+0x4a>
 8012146:	3904      	subs	r1, #4
 8012148:	f853 2b04 	ldr.w	r2, [r3], #4
 801214c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012150:	459c      	cmp	ip, r3
 8012152:	d8f9      	bhi.n	8012148 <__lshift+0xc0>
 8012154:	e7ea      	b.n	801212c <__lshift+0xa4>
 8012156:	bf00      	nop
 8012158:	080146a5 	.word	0x080146a5
 801215c:	080146b6 	.word	0x080146b6

08012160 <__mcmp>:
 8012160:	690a      	ldr	r2, [r1, #16]
 8012162:	4603      	mov	r3, r0
 8012164:	6900      	ldr	r0, [r0, #16]
 8012166:	1a80      	subs	r0, r0, r2
 8012168:	b530      	push	{r4, r5, lr}
 801216a:	d10e      	bne.n	801218a <__mcmp+0x2a>
 801216c:	3314      	adds	r3, #20
 801216e:	3114      	adds	r1, #20
 8012170:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012174:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012178:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801217c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012180:	4295      	cmp	r5, r2
 8012182:	d003      	beq.n	801218c <__mcmp+0x2c>
 8012184:	d205      	bcs.n	8012192 <__mcmp+0x32>
 8012186:	f04f 30ff 	mov.w	r0, #4294967295
 801218a:	bd30      	pop	{r4, r5, pc}
 801218c:	42a3      	cmp	r3, r4
 801218e:	d3f3      	bcc.n	8012178 <__mcmp+0x18>
 8012190:	e7fb      	b.n	801218a <__mcmp+0x2a>
 8012192:	2001      	movs	r0, #1
 8012194:	e7f9      	b.n	801218a <__mcmp+0x2a>
	...

08012198 <__mdiff>:
 8012198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801219c:	4689      	mov	r9, r1
 801219e:	4606      	mov	r6, r0
 80121a0:	4611      	mov	r1, r2
 80121a2:	4648      	mov	r0, r9
 80121a4:	4614      	mov	r4, r2
 80121a6:	f7ff ffdb 	bl	8012160 <__mcmp>
 80121aa:	1e05      	subs	r5, r0, #0
 80121ac:	d112      	bne.n	80121d4 <__mdiff+0x3c>
 80121ae:	4629      	mov	r1, r5
 80121b0:	4630      	mov	r0, r6
 80121b2:	f7ff fd11 	bl	8011bd8 <_Balloc>
 80121b6:	4602      	mov	r2, r0
 80121b8:	b928      	cbnz	r0, 80121c6 <__mdiff+0x2e>
 80121ba:	4b3f      	ldr	r3, [pc, #252]	@ (80122b8 <__mdiff+0x120>)
 80121bc:	f240 2137 	movw	r1, #567	@ 0x237
 80121c0:	483e      	ldr	r0, [pc, #248]	@ (80122bc <__mdiff+0x124>)
 80121c2:	f7fd fc47 	bl	800fa54 <__assert_func>
 80121c6:	2301      	movs	r3, #1
 80121c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80121cc:	4610      	mov	r0, r2
 80121ce:	b003      	add	sp, #12
 80121d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121d4:	bfbc      	itt	lt
 80121d6:	464b      	movlt	r3, r9
 80121d8:	46a1      	movlt	r9, r4
 80121da:	4630      	mov	r0, r6
 80121dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80121e0:	bfba      	itte	lt
 80121e2:	461c      	movlt	r4, r3
 80121e4:	2501      	movlt	r5, #1
 80121e6:	2500      	movge	r5, #0
 80121e8:	f7ff fcf6 	bl	8011bd8 <_Balloc>
 80121ec:	4602      	mov	r2, r0
 80121ee:	b918      	cbnz	r0, 80121f8 <__mdiff+0x60>
 80121f0:	4b31      	ldr	r3, [pc, #196]	@ (80122b8 <__mdiff+0x120>)
 80121f2:	f240 2145 	movw	r1, #581	@ 0x245
 80121f6:	e7e3      	b.n	80121c0 <__mdiff+0x28>
 80121f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80121fc:	6926      	ldr	r6, [r4, #16]
 80121fe:	60c5      	str	r5, [r0, #12]
 8012200:	f109 0310 	add.w	r3, r9, #16
 8012204:	f109 0514 	add.w	r5, r9, #20
 8012208:	f104 0e14 	add.w	lr, r4, #20
 801220c:	f100 0b14 	add.w	fp, r0, #20
 8012210:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012214:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012218:	9301      	str	r3, [sp, #4]
 801221a:	46d9      	mov	r9, fp
 801221c:	f04f 0c00 	mov.w	ip, #0
 8012220:	9b01      	ldr	r3, [sp, #4]
 8012222:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012226:	f853 af04 	ldr.w	sl, [r3, #4]!
 801222a:	9301      	str	r3, [sp, #4]
 801222c:	fa1f f38a 	uxth.w	r3, sl
 8012230:	4619      	mov	r1, r3
 8012232:	b283      	uxth	r3, r0
 8012234:	1acb      	subs	r3, r1, r3
 8012236:	0c00      	lsrs	r0, r0, #16
 8012238:	4463      	add	r3, ip
 801223a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801223e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012242:	b29b      	uxth	r3, r3
 8012244:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012248:	4576      	cmp	r6, lr
 801224a:	f849 3b04 	str.w	r3, [r9], #4
 801224e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012252:	d8e5      	bhi.n	8012220 <__mdiff+0x88>
 8012254:	1b33      	subs	r3, r6, r4
 8012256:	3b15      	subs	r3, #21
 8012258:	f023 0303 	bic.w	r3, r3, #3
 801225c:	3415      	adds	r4, #21
 801225e:	3304      	adds	r3, #4
 8012260:	42a6      	cmp	r6, r4
 8012262:	bf38      	it	cc
 8012264:	2304      	movcc	r3, #4
 8012266:	441d      	add	r5, r3
 8012268:	445b      	add	r3, fp
 801226a:	461e      	mov	r6, r3
 801226c:	462c      	mov	r4, r5
 801226e:	4544      	cmp	r4, r8
 8012270:	d30e      	bcc.n	8012290 <__mdiff+0xf8>
 8012272:	f108 0103 	add.w	r1, r8, #3
 8012276:	1b49      	subs	r1, r1, r5
 8012278:	f021 0103 	bic.w	r1, r1, #3
 801227c:	3d03      	subs	r5, #3
 801227e:	45a8      	cmp	r8, r5
 8012280:	bf38      	it	cc
 8012282:	2100      	movcc	r1, #0
 8012284:	440b      	add	r3, r1
 8012286:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801228a:	b191      	cbz	r1, 80122b2 <__mdiff+0x11a>
 801228c:	6117      	str	r7, [r2, #16]
 801228e:	e79d      	b.n	80121cc <__mdiff+0x34>
 8012290:	f854 1b04 	ldr.w	r1, [r4], #4
 8012294:	46e6      	mov	lr, ip
 8012296:	0c08      	lsrs	r0, r1, #16
 8012298:	fa1c fc81 	uxtah	ip, ip, r1
 801229c:	4471      	add	r1, lr
 801229e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80122a2:	b289      	uxth	r1, r1
 80122a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80122a8:	f846 1b04 	str.w	r1, [r6], #4
 80122ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80122b0:	e7dd      	b.n	801226e <__mdiff+0xd6>
 80122b2:	3f01      	subs	r7, #1
 80122b4:	e7e7      	b.n	8012286 <__mdiff+0xee>
 80122b6:	bf00      	nop
 80122b8:	080146a5 	.word	0x080146a5
 80122bc:	080146b6 	.word	0x080146b6

080122c0 <__ulp>:
 80122c0:	b082      	sub	sp, #8
 80122c2:	ed8d 0b00 	vstr	d0, [sp]
 80122c6:	9a01      	ldr	r2, [sp, #4]
 80122c8:	4b0f      	ldr	r3, [pc, #60]	@ (8012308 <__ulp+0x48>)
 80122ca:	4013      	ands	r3, r2
 80122cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	dc08      	bgt.n	80122e6 <__ulp+0x26>
 80122d4:	425b      	negs	r3, r3
 80122d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80122da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80122de:	da04      	bge.n	80122ea <__ulp+0x2a>
 80122e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80122e4:	4113      	asrs	r3, r2
 80122e6:	2200      	movs	r2, #0
 80122e8:	e008      	b.n	80122fc <__ulp+0x3c>
 80122ea:	f1a2 0314 	sub.w	r3, r2, #20
 80122ee:	2b1e      	cmp	r3, #30
 80122f0:	bfda      	itte	le
 80122f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80122f6:	40da      	lsrle	r2, r3
 80122f8:	2201      	movgt	r2, #1
 80122fa:	2300      	movs	r3, #0
 80122fc:	4619      	mov	r1, r3
 80122fe:	4610      	mov	r0, r2
 8012300:	ec41 0b10 	vmov	d0, r0, r1
 8012304:	b002      	add	sp, #8
 8012306:	4770      	bx	lr
 8012308:	7ff00000 	.word	0x7ff00000

0801230c <__b2d>:
 801230c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012310:	6906      	ldr	r6, [r0, #16]
 8012312:	f100 0814 	add.w	r8, r0, #20
 8012316:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801231a:	1f37      	subs	r7, r6, #4
 801231c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012320:	4610      	mov	r0, r2
 8012322:	f7ff fd4b 	bl	8011dbc <__hi0bits>
 8012326:	f1c0 0320 	rsb	r3, r0, #32
 801232a:	280a      	cmp	r0, #10
 801232c:	600b      	str	r3, [r1, #0]
 801232e:	491b      	ldr	r1, [pc, #108]	@ (801239c <__b2d+0x90>)
 8012330:	dc15      	bgt.n	801235e <__b2d+0x52>
 8012332:	f1c0 0c0b 	rsb	ip, r0, #11
 8012336:	fa22 f30c 	lsr.w	r3, r2, ip
 801233a:	45b8      	cmp	r8, r7
 801233c:	ea43 0501 	orr.w	r5, r3, r1
 8012340:	bf34      	ite	cc
 8012342:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012346:	2300      	movcs	r3, #0
 8012348:	3015      	adds	r0, #21
 801234a:	fa02 f000 	lsl.w	r0, r2, r0
 801234e:	fa23 f30c 	lsr.w	r3, r3, ip
 8012352:	4303      	orrs	r3, r0
 8012354:	461c      	mov	r4, r3
 8012356:	ec45 4b10 	vmov	d0, r4, r5
 801235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801235e:	45b8      	cmp	r8, r7
 8012360:	bf3a      	itte	cc
 8012362:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012366:	f1a6 0708 	subcc.w	r7, r6, #8
 801236a:	2300      	movcs	r3, #0
 801236c:	380b      	subs	r0, #11
 801236e:	d012      	beq.n	8012396 <__b2d+0x8a>
 8012370:	f1c0 0120 	rsb	r1, r0, #32
 8012374:	fa23 f401 	lsr.w	r4, r3, r1
 8012378:	4082      	lsls	r2, r0
 801237a:	4322      	orrs	r2, r4
 801237c:	4547      	cmp	r7, r8
 801237e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012382:	bf8c      	ite	hi
 8012384:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012388:	2200      	movls	r2, #0
 801238a:	4083      	lsls	r3, r0
 801238c:	40ca      	lsrs	r2, r1
 801238e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012392:	4313      	orrs	r3, r2
 8012394:	e7de      	b.n	8012354 <__b2d+0x48>
 8012396:	ea42 0501 	orr.w	r5, r2, r1
 801239a:	e7db      	b.n	8012354 <__b2d+0x48>
 801239c:	3ff00000 	.word	0x3ff00000

080123a0 <__d2b>:
 80123a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80123a4:	460f      	mov	r7, r1
 80123a6:	2101      	movs	r1, #1
 80123a8:	ec59 8b10 	vmov	r8, r9, d0
 80123ac:	4616      	mov	r6, r2
 80123ae:	f7ff fc13 	bl	8011bd8 <_Balloc>
 80123b2:	4604      	mov	r4, r0
 80123b4:	b930      	cbnz	r0, 80123c4 <__d2b+0x24>
 80123b6:	4602      	mov	r2, r0
 80123b8:	4b23      	ldr	r3, [pc, #140]	@ (8012448 <__d2b+0xa8>)
 80123ba:	4824      	ldr	r0, [pc, #144]	@ (801244c <__d2b+0xac>)
 80123bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80123c0:	f7fd fb48 	bl	800fa54 <__assert_func>
 80123c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80123c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80123cc:	b10d      	cbz	r5, 80123d2 <__d2b+0x32>
 80123ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80123d2:	9301      	str	r3, [sp, #4]
 80123d4:	f1b8 0300 	subs.w	r3, r8, #0
 80123d8:	d023      	beq.n	8012422 <__d2b+0x82>
 80123da:	4668      	mov	r0, sp
 80123dc:	9300      	str	r3, [sp, #0]
 80123de:	f7ff fd0c 	bl	8011dfa <__lo0bits>
 80123e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80123e6:	b1d0      	cbz	r0, 801241e <__d2b+0x7e>
 80123e8:	f1c0 0320 	rsb	r3, r0, #32
 80123ec:	fa02 f303 	lsl.w	r3, r2, r3
 80123f0:	430b      	orrs	r3, r1
 80123f2:	40c2      	lsrs	r2, r0
 80123f4:	6163      	str	r3, [r4, #20]
 80123f6:	9201      	str	r2, [sp, #4]
 80123f8:	9b01      	ldr	r3, [sp, #4]
 80123fa:	61a3      	str	r3, [r4, #24]
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	bf0c      	ite	eq
 8012400:	2201      	moveq	r2, #1
 8012402:	2202      	movne	r2, #2
 8012404:	6122      	str	r2, [r4, #16]
 8012406:	b1a5      	cbz	r5, 8012432 <__d2b+0x92>
 8012408:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801240c:	4405      	add	r5, r0
 801240e:	603d      	str	r5, [r7, #0]
 8012410:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012414:	6030      	str	r0, [r6, #0]
 8012416:	4620      	mov	r0, r4
 8012418:	b003      	add	sp, #12
 801241a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801241e:	6161      	str	r1, [r4, #20]
 8012420:	e7ea      	b.n	80123f8 <__d2b+0x58>
 8012422:	a801      	add	r0, sp, #4
 8012424:	f7ff fce9 	bl	8011dfa <__lo0bits>
 8012428:	9b01      	ldr	r3, [sp, #4]
 801242a:	6163      	str	r3, [r4, #20]
 801242c:	3020      	adds	r0, #32
 801242e:	2201      	movs	r2, #1
 8012430:	e7e8      	b.n	8012404 <__d2b+0x64>
 8012432:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012436:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801243a:	6038      	str	r0, [r7, #0]
 801243c:	6918      	ldr	r0, [r3, #16]
 801243e:	f7ff fcbd 	bl	8011dbc <__hi0bits>
 8012442:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012446:	e7e5      	b.n	8012414 <__d2b+0x74>
 8012448:	080146a5 	.word	0x080146a5
 801244c:	080146b6 	.word	0x080146b6

08012450 <__ratio>:
 8012450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012454:	4688      	mov	r8, r1
 8012456:	4669      	mov	r1, sp
 8012458:	4681      	mov	r9, r0
 801245a:	f7ff ff57 	bl	801230c <__b2d>
 801245e:	a901      	add	r1, sp, #4
 8012460:	4640      	mov	r0, r8
 8012462:	ec55 4b10 	vmov	r4, r5, d0
 8012466:	f7ff ff51 	bl	801230c <__b2d>
 801246a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801246e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8012472:	1ad2      	subs	r2, r2, r3
 8012474:	e9dd 3100 	ldrd	r3, r1, [sp]
 8012478:	1a5b      	subs	r3, r3, r1
 801247a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801247e:	ec57 6b10 	vmov	r6, r7, d0
 8012482:	2b00      	cmp	r3, #0
 8012484:	bfd6      	itet	le
 8012486:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801248a:	462a      	movgt	r2, r5
 801248c:	463a      	movle	r2, r7
 801248e:	46ab      	mov	fp, r5
 8012490:	46a2      	mov	sl, r4
 8012492:	bfce      	itee	gt
 8012494:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8012498:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801249c:	ee00 3a90 	vmovle	s1, r3
 80124a0:	ec4b ab17 	vmov	d7, sl, fp
 80124a4:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80124a8:	b003      	add	sp, #12
 80124aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080124ae <__copybits>:
 80124ae:	3901      	subs	r1, #1
 80124b0:	b570      	push	{r4, r5, r6, lr}
 80124b2:	1149      	asrs	r1, r1, #5
 80124b4:	6914      	ldr	r4, [r2, #16]
 80124b6:	3101      	adds	r1, #1
 80124b8:	f102 0314 	add.w	r3, r2, #20
 80124bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80124c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80124c4:	1f05      	subs	r5, r0, #4
 80124c6:	42a3      	cmp	r3, r4
 80124c8:	d30c      	bcc.n	80124e4 <__copybits+0x36>
 80124ca:	1aa3      	subs	r3, r4, r2
 80124cc:	3b11      	subs	r3, #17
 80124ce:	f023 0303 	bic.w	r3, r3, #3
 80124d2:	3211      	adds	r2, #17
 80124d4:	42a2      	cmp	r2, r4
 80124d6:	bf88      	it	hi
 80124d8:	2300      	movhi	r3, #0
 80124da:	4418      	add	r0, r3
 80124dc:	2300      	movs	r3, #0
 80124de:	4288      	cmp	r0, r1
 80124e0:	d305      	bcc.n	80124ee <__copybits+0x40>
 80124e2:	bd70      	pop	{r4, r5, r6, pc}
 80124e4:	f853 6b04 	ldr.w	r6, [r3], #4
 80124e8:	f845 6f04 	str.w	r6, [r5, #4]!
 80124ec:	e7eb      	b.n	80124c6 <__copybits+0x18>
 80124ee:	f840 3b04 	str.w	r3, [r0], #4
 80124f2:	e7f4      	b.n	80124de <__copybits+0x30>

080124f4 <__any_on>:
 80124f4:	f100 0214 	add.w	r2, r0, #20
 80124f8:	6900      	ldr	r0, [r0, #16]
 80124fa:	114b      	asrs	r3, r1, #5
 80124fc:	4298      	cmp	r0, r3
 80124fe:	b510      	push	{r4, lr}
 8012500:	db11      	blt.n	8012526 <__any_on+0x32>
 8012502:	dd0a      	ble.n	801251a <__any_on+0x26>
 8012504:	f011 011f 	ands.w	r1, r1, #31
 8012508:	d007      	beq.n	801251a <__any_on+0x26>
 801250a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801250e:	fa24 f001 	lsr.w	r0, r4, r1
 8012512:	fa00 f101 	lsl.w	r1, r0, r1
 8012516:	428c      	cmp	r4, r1
 8012518:	d10b      	bne.n	8012532 <__any_on+0x3e>
 801251a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801251e:	4293      	cmp	r3, r2
 8012520:	d803      	bhi.n	801252a <__any_on+0x36>
 8012522:	2000      	movs	r0, #0
 8012524:	bd10      	pop	{r4, pc}
 8012526:	4603      	mov	r3, r0
 8012528:	e7f7      	b.n	801251a <__any_on+0x26>
 801252a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801252e:	2900      	cmp	r1, #0
 8012530:	d0f5      	beq.n	801251e <__any_on+0x2a>
 8012532:	2001      	movs	r0, #1
 8012534:	e7f6      	b.n	8012524 <__any_on+0x30>

08012536 <sulp>:
 8012536:	b570      	push	{r4, r5, r6, lr}
 8012538:	4604      	mov	r4, r0
 801253a:	460d      	mov	r5, r1
 801253c:	4616      	mov	r6, r2
 801253e:	ec45 4b10 	vmov	d0, r4, r5
 8012542:	f7ff febd 	bl	80122c0 <__ulp>
 8012546:	b17e      	cbz	r6, 8012568 <sulp+0x32>
 8012548:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801254c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012550:	2b00      	cmp	r3, #0
 8012552:	dd09      	ble.n	8012568 <sulp+0x32>
 8012554:	051b      	lsls	r3, r3, #20
 8012556:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801255a:	2000      	movs	r0, #0
 801255c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8012560:	ec41 0b17 	vmov	d7, r0, r1
 8012564:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012568:	bd70      	pop	{r4, r5, r6, pc}
 801256a:	0000      	movs	r0, r0
 801256c:	0000      	movs	r0, r0
	...

08012570 <_strtod_l>:
 8012570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012574:	ed2d 8b0a 	vpush	{d8-d12}
 8012578:	b097      	sub	sp, #92	@ 0x5c
 801257a:	4688      	mov	r8, r1
 801257c:	920e      	str	r2, [sp, #56]	@ 0x38
 801257e:	2200      	movs	r2, #0
 8012580:	9212      	str	r2, [sp, #72]	@ 0x48
 8012582:	9005      	str	r0, [sp, #20]
 8012584:	f04f 0a00 	mov.w	sl, #0
 8012588:	f04f 0b00 	mov.w	fp, #0
 801258c:	460a      	mov	r2, r1
 801258e:	9211      	str	r2, [sp, #68]	@ 0x44
 8012590:	7811      	ldrb	r1, [r2, #0]
 8012592:	292b      	cmp	r1, #43	@ 0x2b
 8012594:	d04c      	beq.n	8012630 <_strtod_l+0xc0>
 8012596:	d839      	bhi.n	801260c <_strtod_l+0x9c>
 8012598:	290d      	cmp	r1, #13
 801259a:	d833      	bhi.n	8012604 <_strtod_l+0x94>
 801259c:	2908      	cmp	r1, #8
 801259e:	d833      	bhi.n	8012608 <_strtod_l+0x98>
 80125a0:	2900      	cmp	r1, #0
 80125a2:	d03c      	beq.n	801261e <_strtod_l+0xae>
 80125a4:	2200      	movs	r2, #0
 80125a6:	9208      	str	r2, [sp, #32]
 80125a8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80125aa:	782a      	ldrb	r2, [r5, #0]
 80125ac:	2a30      	cmp	r2, #48	@ 0x30
 80125ae:	f040 80b5 	bne.w	801271c <_strtod_l+0x1ac>
 80125b2:	786a      	ldrb	r2, [r5, #1]
 80125b4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80125b8:	2a58      	cmp	r2, #88	@ 0x58
 80125ba:	d170      	bne.n	801269e <_strtod_l+0x12e>
 80125bc:	9302      	str	r3, [sp, #8]
 80125be:	9b08      	ldr	r3, [sp, #32]
 80125c0:	9301      	str	r3, [sp, #4]
 80125c2:	ab12      	add	r3, sp, #72	@ 0x48
 80125c4:	9300      	str	r3, [sp, #0]
 80125c6:	4a8b      	ldr	r2, [pc, #556]	@ (80127f4 <_strtod_l+0x284>)
 80125c8:	9805      	ldr	r0, [sp, #20]
 80125ca:	ab13      	add	r3, sp, #76	@ 0x4c
 80125cc:	a911      	add	r1, sp, #68	@ 0x44
 80125ce:	f001 fa63 	bl	8013a98 <__gethex>
 80125d2:	f010 060f 	ands.w	r6, r0, #15
 80125d6:	4604      	mov	r4, r0
 80125d8:	d005      	beq.n	80125e6 <_strtod_l+0x76>
 80125da:	2e06      	cmp	r6, #6
 80125dc:	d12a      	bne.n	8012634 <_strtod_l+0xc4>
 80125de:	3501      	adds	r5, #1
 80125e0:	2300      	movs	r3, #0
 80125e2:	9511      	str	r5, [sp, #68]	@ 0x44
 80125e4:	9308      	str	r3, [sp, #32]
 80125e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	f040 852f 	bne.w	801304c <_strtod_l+0xadc>
 80125ee:	9b08      	ldr	r3, [sp, #32]
 80125f0:	ec4b ab10 	vmov	d0, sl, fp
 80125f4:	b1cb      	cbz	r3, 801262a <_strtod_l+0xba>
 80125f6:	eeb1 0b40 	vneg.f64	d0, d0
 80125fa:	b017      	add	sp, #92	@ 0x5c
 80125fc:	ecbd 8b0a 	vpop	{d8-d12}
 8012600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012604:	2920      	cmp	r1, #32
 8012606:	d1cd      	bne.n	80125a4 <_strtod_l+0x34>
 8012608:	3201      	adds	r2, #1
 801260a:	e7c0      	b.n	801258e <_strtod_l+0x1e>
 801260c:	292d      	cmp	r1, #45	@ 0x2d
 801260e:	d1c9      	bne.n	80125a4 <_strtod_l+0x34>
 8012610:	2101      	movs	r1, #1
 8012612:	9108      	str	r1, [sp, #32]
 8012614:	1c51      	adds	r1, r2, #1
 8012616:	9111      	str	r1, [sp, #68]	@ 0x44
 8012618:	7852      	ldrb	r2, [r2, #1]
 801261a:	2a00      	cmp	r2, #0
 801261c:	d1c4      	bne.n	80125a8 <_strtod_l+0x38>
 801261e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012620:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8012624:	2b00      	cmp	r3, #0
 8012626:	f040 850f 	bne.w	8013048 <_strtod_l+0xad8>
 801262a:	ec4b ab10 	vmov	d0, sl, fp
 801262e:	e7e4      	b.n	80125fa <_strtod_l+0x8a>
 8012630:	2100      	movs	r1, #0
 8012632:	e7ee      	b.n	8012612 <_strtod_l+0xa2>
 8012634:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012636:	b13a      	cbz	r2, 8012648 <_strtod_l+0xd8>
 8012638:	2135      	movs	r1, #53	@ 0x35
 801263a:	a814      	add	r0, sp, #80	@ 0x50
 801263c:	f7ff ff37 	bl	80124ae <__copybits>
 8012640:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012642:	9805      	ldr	r0, [sp, #20]
 8012644:	f7ff fb08 	bl	8011c58 <_Bfree>
 8012648:	1e73      	subs	r3, r6, #1
 801264a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801264c:	2b04      	cmp	r3, #4
 801264e:	d806      	bhi.n	801265e <_strtod_l+0xee>
 8012650:	e8df f003 	tbb	[pc, r3]
 8012654:	201d0314 	.word	0x201d0314
 8012658:	14          	.byte	0x14
 8012659:	00          	.byte	0x00
 801265a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801265e:	05e3      	lsls	r3, r4, #23
 8012660:	bf48      	it	mi
 8012662:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8012666:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801266a:	0d1b      	lsrs	r3, r3, #20
 801266c:	051b      	lsls	r3, r3, #20
 801266e:	2b00      	cmp	r3, #0
 8012670:	d1b9      	bne.n	80125e6 <_strtod_l+0x76>
 8012672:	f7fe fc45 	bl	8010f00 <__errno>
 8012676:	2322      	movs	r3, #34	@ 0x22
 8012678:	6003      	str	r3, [r0, #0]
 801267a:	e7b4      	b.n	80125e6 <_strtod_l+0x76>
 801267c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8012680:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012684:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012688:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801268c:	e7e7      	b.n	801265e <_strtod_l+0xee>
 801268e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 80127fc <_strtod_l+0x28c>
 8012692:	e7e4      	b.n	801265e <_strtod_l+0xee>
 8012694:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012698:	f04f 3aff 	mov.w	sl, #4294967295
 801269c:	e7df      	b.n	801265e <_strtod_l+0xee>
 801269e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80126a0:	1c5a      	adds	r2, r3, #1
 80126a2:	9211      	str	r2, [sp, #68]	@ 0x44
 80126a4:	785b      	ldrb	r3, [r3, #1]
 80126a6:	2b30      	cmp	r3, #48	@ 0x30
 80126a8:	d0f9      	beq.n	801269e <_strtod_l+0x12e>
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d09b      	beq.n	80125e6 <_strtod_l+0x76>
 80126ae:	2301      	movs	r3, #1
 80126b0:	2600      	movs	r6, #0
 80126b2:	9307      	str	r3, [sp, #28]
 80126b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80126b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80126b8:	46b1      	mov	r9, r6
 80126ba:	4635      	mov	r5, r6
 80126bc:	220a      	movs	r2, #10
 80126be:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80126c0:	7804      	ldrb	r4, [r0, #0]
 80126c2:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80126c6:	b2d9      	uxtb	r1, r3
 80126c8:	2909      	cmp	r1, #9
 80126ca:	d929      	bls.n	8012720 <_strtod_l+0x1b0>
 80126cc:	494a      	ldr	r1, [pc, #296]	@ (80127f8 <_strtod_l+0x288>)
 80126ce:	2201      	movs	r2, #1
 80126d0:	f001 f928 	bl	8013924 <strncmp>
 80126d4:	b378      	cbz	r0, 8012736 <_strtod_l+0x1c6>
 80126d6:	2000      	movs	r0, #0
 80126d8:	4622      	mov	r2, r4
 80126da:	462b      	mov	r3, r5
 80126dc:	4607      	mov	r7, r0
 80126de:	9006      	str	r0, [sp, #24]
 80126e0:	2a65      	cmp	r2, #101	@ 0x65
 80126e2:	d001      	beq.n	80126e8 <_strtod_l+0x178>
 80126e4:	2a45      	cmp	r2, #69	@ 0x45
 80126e6:	d117      	bne.n	8012718 <_strtod_l+0x1a8>
 80126e8:	b91b      	cbnz	r3, 80126f2 <_strtod_l+0x182>
 80126ea:	9b07      	ldr	r3, [sp, #28]
 80126ec:	4303      	orrs	r3, r0
 80126ee:	d096      	beq.n	801261e <_strtod_l+0xae>
 80126f0:	2300      	movs	r3, #0
 80126f2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80126f6:	f108 0201 	add.w	r2, r8, #1
 80126fa:	9211      	str	r2, [sp, #68]	@ 0x44
 80126fc:	f898 2001 	ldrb.w	r2, [r8, #1]
 8012700:	2a2b      	cmp	r2, #43	@ 0x2b
 8012702:	d06b      	beq.n	80127dc <_strtod_l+0x26c>
 8012704:	2a2d      	cmp	r2, #45	@ 0x2d
 8012706:	d071      	beq.n	80127ec <_strtod_l+0x27c>
 8012708:	f04f 0e00 	mov.w	lr, #0
 801270c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012710:	2c09      	cmp	r4, #9
 8012712:	d979      	bls.n	8012808 <_strtod_l+0x298>
 8012714:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8012718:	2400      	movs	r4, #0
 801271a:	e094      	b.n	8012846 <_strtod_l+0x2d6>
 801271c:	2300      	movs	r3, #0
 801271e:	e7c7      	b.n	80126b0 <_strtod_l+0x140>
 8012720:	2d08      	cmp	r5, #8
 8012722:	f100 0001 	add.w	r0, r0, #1
 8012726:	bfd4      	ite	le
 8012728:	fb02 3909 	mlale	r9, r2, r9, r3
 801272c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8012730:	3501      	adds	r5, #1
 8012732:	9011      	str	r0, [sp, #68]	@ 0x44
 8012734:	e7c3      	b.n	80126be <_strtod_l+0x14e>
 8012736:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012738:	1c5a      	adds	r2, r3, #1
 801273a:	9211      	str	r2, [sp, #68]	@ 0x44
 801273c:	785a      	ldrb	r2, [r3, #1]
 801273e:	b375      	cbz	r5, 801279e <_strtod_l+0x22e>
 8012740:	4607      	mov	r7, r0
 8012742:	462b      	mov	r3, r5
 8012744:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012748:	2909      	cmp	r1, #9
 801274a:	d913      	bls.n	8012774 <_strtod_l+0x204>
 801274c:	2101      	movs	r1, #1
 801274e:	9106      	str	r1, [sp, #24]
 8012750:	e7c6      	b.n	80126e0 <_strtod_l+0x170>
 8012752:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012754:	1c5a      	adds	r2, r3, #1
 8012756:	9211      	str	r2, [sp, #68]	@ 0x44
 8012758:	785a      	ldrb	r2, [r3, #1]
 801275a:	3001      	adds	r0, #1
 801275c:	2a30      	cmp	r2, #48	@ 0x30
 801275e:	d0f8      	beq.n	8012752 <_strtod_l+0x1e2>
 8012760:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012764:	2b08      	cmp	r3, #8
 8012766:	f200 8476 	bhi.w	8013056 <_strtod_l+0xae6>
 801276a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801276c:	930a      	str	r3, [sp, #40]	@ 0x28
 801276e:	4607      	mov	r7, r0
 8012770:	2000      	movs	r0, #0
 8012772:	4603      	mov	r3, r0
 8012774:	3a30      	subs	r2, #48	@ 0x30
 8012776:	f100 0101 	add.w	r1, r0, #1
 801277a:	d023      	beq.n	80127c4 <_strtod_l+0x254>
 801277c:	440f      	add	r7, r1
 801277e:	eb00 0c03 	add.w	ip, r0, r3
 8012782:	4619      	mov	r1, r3
 8012784:	240a      	movs	r4, #10
 8012786:	4561      	cmp	r1, ip
 8012788:	d10b      	bne.n	80127a2 <_strtod_l+0x232>
 801278a:	1c5c      	adds	r4, r3, #1
 801278c:	4403      	add	r3, r0
 801278e:	2b08      	cmp	r3, #8
 8012790:	4404      	add	r4, r0
 8012792:	dc11      	bgt.n	80127b8 <_strtod_l+0x248>
 8012794:	230a      	movs	r3, #10
 8012796:	fb03 2909 	mla	r9, r3, r9, r2
 801279a:	2100      	movs	r1, #0
 801279c:	e013      	b.n	80127c6 <_strtod_l+0x256>
 801279e:	4628      	mov	r0, r5
 80127a0:	e7dc      	b.n	801275c <_strtod_l+0x1ec>
 80127a2:	2908      	cmp	r1, #8
 80127a4:	f101 0101 	add.w	r1, r1, #1
 80127a8:	dc02      	bgt.n	80127b0 <_strtod_l+0x240>
 80127aa:	fb04 f909 	mul.w	r9, r4, r9
 80127ae:	e7ea      	b.n	8012786 <_strtod_l+0x216>
 80127b0:	2910      	cmp	r1, #16
 80127b2:	bfd8      	it	le
 80127b4:	4366      	mulle	r6, r4
 80127b6:	e7e6      	b.n	8012786 <_strtod_l+0x216>
 80127b8:	2b0f      	cmp	r3, #15
 80127ba:	dcee      	bgt.n	801279a <_strtod_l+0x22a>
 80127bc:	230a      	movs	r3, #10
 80127be:	fb03 2606 	mla	r6, r3, r6, r2
 80127c2:	e7ea      	b.n	801279a <_strtod_l+0x22a>
 80127c4:	461c      	mov	r4, r3
 80127c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80127c8:	1c5a      	adds	r2, r3, #1
 80127ca:	9211      	str	r2, [sp, #68]	@ 0x44
 80127cc:	785a      	ldrb	r2, [r3, #1]
 80127ce:	4608      	mov	r0, r1
 80127d0:	4623      	mov	r3, r4
 80127d2:	e7b7      	b.n	8012744 <_strtod_l+0x1d4>
 80127d4:	2301      	movs	r3, #1
 80127d6:	2700      	movs	r7, #0
 80127d8:	9306      	str	r3, [sp, #24]
 80127da:	e786      	b.n	80126ea <_strtod_l+0x17a>
 80127dc:	f04f 0e00 	mov.w	lr, #0
 80127e0:	f108 0202 	add.w	r2, r8, #2
 80127e4:	9211      	str	r2, [sp, #68]	@ 0x44
 80127e6:	f898 2002 	ldrb.w	r2, [r8, #2]
 80127ea:	e78f      	b.n	801270c <_strtod_l+0x19c>
 80127ec:	f04f 0e01 	mov.w	lr, #1
 80127f0:	e7f6      	b.n	80127e0 <_strtod_l+0x270>
 80127f2:	bf00      	nop
 80127f4:	08014828 	.word	0x08014828
 80127f8:	08014810 	.word	0x08014810
 80127fc:	7ff00000 	.word	0x7ff00000
 8012800:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012802:	1c54      	adds	r4, r2, #1
 8012804:	9411      	str	r4, [sp, #68]	@ 0x44
 8012806:	7852      	ldrb	r2, [r2, #1]
 8012808:	2a30      	cmp	r2, #48	@ 0x30
 801280a:	d0f9      	beq.n	8012800 <_strtod_l+0x290>
 801280c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8012810:	2c08      	cmp	r4, #8
 8012812:	d881      	bhi.n	8012718 <_strtod_l+0x1a8>
 8012814:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8012818:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801281a:	9209      	str	r2, [sp, #36]	@ 0x24
 801281c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801281e:	1c51      	adds	r1, r2, #1
 8012820:	9111      	str	r1, [sp, #68]	@ 0x44
 8012822:	7852      	ldrb	r2, [r2, #1]
 8012824:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012828:	2c09      	cmp	r4, #9
 801282a:	d938      	bls.n	801289e <_strtod_l+0x32e>
 801282c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801282e:	1b0c      	subs	r4, r1, r4
 8012830:	2c08      	cmp	r4, #8
 8012832:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8012836:	dc02      	bgt.n	801283e <_strtod_l+0x2ce>
 8012838:	4564      	cmp	r4, ip
 801283a:	bfa8      	it	ge
 801283c:	4664      	movge	r4, ip
 801283e:	f1be 0f00 	cmp.w	lr, #0
 8012842:	d000      	beq.n	8012846 <_strtod_l+0x2d6>
 8012844:	4264      	negs	r4, r4
 8012846:	2b00      	cmp	r3, #0
 8012848:	d14e      	bne.n	80128e8 <_strtod_l+0x378>
 801284a:	9b07      	ldr	r3, [sp, #28]
 801284c:	4318      	orrs	r0, r3
 801284e:	f47f aeca 	bne.w	80125e6 <_strtod_l+0x76>
 8012852:	9b06      	ldr	r3, [sp, #24]
 8012854:	2b00      	cmp	r3, #0
 8012856:	f47f aee2 	bne.w	801261e <_strtod_l+0xae>
 801285a:	2a69      	cmp	r2, #105	@ 0x69
 801285c:	d027      	beq.n	80128ae <_strtod_l+0x33e>
 801285e:	dc24      	bgt.n	80128aa <_strtod_l+0x33a>
 8012860:	2a49      	cmp	r2, #73	@ 0x49
 8012862:	d024      	beq.n	80128ae <_strtod_l+0x33e>
 8012864:	2a4e      	cmp	r2, #78	@ 0x4e
 8012866:	f47f aeda 	bne.w	801261e <_strtod_l+0xae>
 801286a:	4997      	ldr	r1, [pc, #604]	@ (8012ac8 <_strtod_l+0x558>)
 801286c:	a811      	add	r0, sp, #68	@ 0x44
 801286e:	f001 fb35 	bl	8013edc <__match>
 8012872:	2800      	cmp	r0, #0
 8012874:	f43f aed3 	beq.w	801261e <_strtod_l+0xae>
 8012878:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801287a:	781b      	ldrb	r3, [r3, #0]
 801287c:	2b28      	cmp	r3, #40	@ 0x28
 801287e:	d12d      	bne.n	80128dc <_strtod_l+0x36c>
 8012880:	4992      	ldr	r1, [pc, #584]	@ (8012acc <_strtod_l+0x55c>)
 8012882:	aa14      	add	r2, sp, #80	@ 0x50
 8012884:	a811      	add	r0, sp, #68	@ 0x44
 8012886:	f001 fb3d 	bl	8013f04 <__hexnan>
 801288a:	2805      	cmp	r0, #5
 801288c:	d126      	bne.n	80128dc <_strtod_l+0x36c>
 801288e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012890:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8012894:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8012898:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801289c:	e6a3      	b.n	80125e6 <_strtod_l+0x76>
 801289e:	240a      	movs	r4, #10
 80128a0:	fb04 2c0c 	mla	ip, r4, ip, r2
 80128a4:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80128a8:	e7b8      	b.n	801281c <_strtod_l+0x2ac>
 80128aa:	2a6e      	cmp	r2, #110	@ 0x6e
 80128ac:	e7db      	b.n	8012866 <_strtod_l+0x2f6>
 80128ae:	4988      	ldr	r1, [pc, #544]	@ (8012ad0 <_strtod_l+0x560>)
 80128b0:	a811      	add	r0, sp, #68	@ 0x44
 80128b2:	f001 fb13 	bl	8013edc <__match>
 80128b6:	2800      	cmp	r0, #0
 80128b8:	f43f aeb1 	beq.w	801261e <_strtod_l+0xae>
 80128bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80128be:	4985      	ldr	r1, [pc, #532]	@ (8012ad4 <_strtod_l+0x564>)
 80128c0:	3b01      	subs	r3, #1
 80128c2:	a811      	add	r0, sp, #68	@ 0x44
 80128c4:	9311      	str	r3, [sp, #68]	@ 0x44
 80128c6:	f001 fb09 	bl	8013edc <__match>
 80128ca:	b910      	cbnz	r0, 80128d2 <_strtod_l+0x362>
 80128cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80128ce:	3301      	adds	r3, #1
 80128d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80128d2:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8012ae8 <_strtod_l+0x578>
 80128d6:	f04f 0a00 	mov.w	sl, #0
 80128da:	e684      	b.n	80125e6 <_strtod_l+0x76>
 80128dc:	487e      	ldr	r0, [pc, #504]	@ (8012ad8 <_strtod_l+0x568>)
 80128de:	f001 f857 	bl	8013990 <nan>
 80128e2:	ec5b ab10 	vmov	sl, fp, d0
 80128e6:	e67e      	b.n	80125e6 <_strtod_l+0x76>
 80128e8:	ee07 9a90 	vmov	s15, r9
 80128ec:	1be2      	subs	r2, r4, r7
 80128ee:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80128f2:	2d00      	cmp	r5, #0
 80128f4:	bf08      	it	eq
 80128f6:	461d      	moveq	r5, r3
 80128f8:	2b10      	cmp	r3, #16
 80128fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80128fc:	461a      	mov	r2, r3
 80128fe:	bfa8      	it	ge
 8012900:	2210      	movge	r2, #16
 8012902:	2b09      	cmp	r3, #9
 8012904:	ec5b ab17 	vmov	sl, fp, d7
 8012908:	dc15      	bgt.n	8012936 <_strtod_l+0x3c6>
 801290a:	1be1      	subs	r1, r4, r7
 801290c:	2900      	cmp	r1, #0
 801290e:	f43f ae6a 	beq.w	80125e6 <_strtod_l+0x76>
 8012912:	eba4 0107 	sub.w	r1, r4, r7
 8012916:	dd72      	ble.n	80129fe <_strtod_l+0x48e>
 8012918:	2916      	cmp	r1, #22
 801291a:	dc59      	bgt.n	80129d0 <_strtod_l+0x460>
 801291c:	4b6f      	ldr	r3, [pc, #444]	@ (8012adc <_strtod_l+0x56c>)
 801291e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012920:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012924:	ed93 7b00 	vldr	d7, [r3]
 8012928:	ec4b ab16 	vmov	d6, sl, fp
 801292c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012930:	ec5b ab17 	vmov	sl, fp, d7
 8012934:	e657      	b.n	80125e6 <_strtod_l+0x76>
 8012936:	4969      	ldr	r1, [pc, #420]	@ (8012adc <_strtod_l+0x56c>)
 8012938:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801293c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8012940:	ee06 6a90 	vmov	s13, r6
 8012944:	2b0f      	cmp	r3, #15
 8012946:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801294a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801294e:	ec5b ab16 	vmov	sl, fp, d6
 8012952:	ddda      	ble.n	801290a <_strtod_l+0x39a>
 8012954:	1a9a      	subs	r2, r3, r2
 8012956:	1be1      	subs	r1, r4, r7
 8012958:	440a      	add	r2, r1
 801295a:	2a00      	cmp	r2, #0
 801295c:	f340 8094 	ble.w	8012a88 <_strtod_l+0x518>
 8012960:	f012 000f 	ands.w	r0, r2, #15
 8012964:	d00a      	beq.n	801297c <_strtod_l+0x40c>
 8012966:	495d      	ldr	r1, [pc, #372]	@ (8012adc <_strtod_l+0x56c>)
 8012968:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801296c:	ed91 7b00 	vldr	d7, [r1]
 8012970:	ec4b ab16 	vmov	d6, sl, fp
 8012974:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012978:	ec5b ab17 	vmov	sl, fp, d7
 801297c:	f032 020f 	bics.w	r2, r2, #15
 8012980:	d073      	beq.n	8012a6a <_strtod_l+0x4fa>
 8012982:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8012986:	dd47      	ble.n	8012a18 <_strtod_l+0x4a8>
 8012988:	2400      	movs	r4, #0
 801298a:	4625      	mov	r5, r4
 801298c:	9407      	str	r4, [sp, #28]
 801298e:	4626      	mov	r6, r4
 8012990:	9a05      	ldr	r2, [sp, #20]
 8012992:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8012ae8 <_strtod_l+0x578>
 8012996:	2322      	movs	r3, #34	@ 0x22
 8012998:	6013      	str	r3, [r2, #0]
 801299a:	f04f 0a00 	mov.w	sl, #0
 801299e:	9b07      	ldr	r3, [sp, #28]
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	f43f ae20 	beq.w	80125e6 <_strtod_l+0x76>
 80129a6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80129a8:	9805      	ldr	r0, [sp, #20]
 80129aa:	f7ff f955 	bl	8011c58 <_Bfree>
 80129ae:	9805      	ldr	r0, [sp, #20]
 80129b0:	4631      	mov	r1, r6
 80129b2:	f7ff f951 	bl	8011c58 <_Bfree>
 80129b6:	9805      	ldr	r0, [sp, #20]
 80129b8:	4629      	mov	r1, r5
 80129ba:	f7ff f94d 	bl	8011c58 <_Bfree>
 80129be:	9907      	ldr	r1, [sp, #28]
 80129c0:	9805      	ldr	r0, [sp, #20]
 80129c2:	f7ff f949 	bl	8011c58 <_Bfree>
 80129c6:	9805      	ldr	r0, [sp, #20]
 80129c8:	4621      	mov	r1, r4
 80129ca:	f7ff f945 	bl	8011c58 <_Bfree>
 80129ce:	e60a      	b.n	80125e6 <_strtod_l+0x76>
 80129d0:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80129d4:	1be0      	subs	r0, r4, r7
 80129d6:	4281      	cmp	r1, r0
 80129d8:	dbbc      	blt.n	8012954 <_strtod_l+0x3e4>
 80129da:	4a40      	ldr	r2, [pc, #256]	@ (8012adc <_strtod_l+0x56c>)
 80129dc:	f1c3 030f 	rsb	r3, r3, #15
 80129e0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80129e4:	ed91 7b00 	vldr	d7, [r1]
 80129e8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80129ea:	ec4b ab16 	vmov	d6, sl, fp
 80129ee:	1acb      	subs	r3, r1, r3
 80129f0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80129f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80129f8:	ed92 6b00 	vldr	d6, [r2]
 80129fc:	e796      	b.n	801292c <_strtod_l+0x3bc>
 80129fe:	3116      	adds	r1, #22
 8012a00:	dba8      	blt.n	8012954 <_strtod_l+0x3e4>
 8012a02:	4b36      	ldr	r3, [pc, #216]	@ (8012adc <_strtod_l+0x56c>)
 8012a04:	1b3c      	subs	r4, r7, r4
 8012a06:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8012a0a:	ed94 7b00 	vldr	d7, [r4]
 8012a0e:	ec4b ab16 	vmov	d6, sl, fp
 8012a12:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012a16:	e78b      	b.n	8012930 <_strtod_l+0x3c0>
 8012a18:	2000      	movs	r0, #0
 8012a1a:	ec4b ab17 	vmov	d7, sl, fp
 8012a1e:	4e30      	ldr	r6, [pc, #192]	@ (8012ae0 <_strtod_l+0x570>)
 8012a20:	1112      	asrs	r2, r2, #4
 8012a22:	4601      	mov	r1, r0
 8012a24:	2a01      	cmp	r2, #1
 8012a26:	dc23      	bgt.n	8012a70 <_strtod_l+0x500>
 8012a28:	b108      	cbz	r0, 8012a2e <_strtod_l+0x4be>
 8012a2a:	ec5b ab17 	vmov	sl, fp, d7
 8012a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8012ae0 <_strtod_l+0x570>)
 8012a30:	482c      	ldr	r0, [pc, #176]	@ (8012ae4 <_strtod_l+0x574>)
 8012a32:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8012a36:	ed92 7b00 	vldr	d7, [r2]
 8012a3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8012a3e:	ec4b ab16 	vmov	d6, sl, fp
 8012a42:	4a29      	ldr	r2, [pc, #164]	@ (8012ae8 <_strtod_l+0x578>)
 8012a44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012a48:	ee17 1a90 	vmov	r1, s15
 8012a4c:	400a      	ands	r2, r1
 8012a4e:	4282      	cmp	r2, r0
 8012a50:	ec5b ab17 	vmov	sl, fp, d7
 8012a54:	d898      	bhi.n	8012988 <_strtod_l+0x418>
 8012a56:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8012a5a:	4282      	cmp	r2, r0
 8012a5c:	bf86      	itte	hi
 8012a5e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8012aec <_strtod_l+0x57c>
 8012a62:	f04f 3aff 	movhi.w	sl, #4294967295
 8012a66:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8012a6a:	2200      	movs	r2, #0
 8012a6c:	9206      	str	r2, [sp, #24]
 8012a6e:	e076      	b.n	8012b5e <_strtod_l+0x5ee>
 8012a70:	f012 0f01 	tst.w	r2, #1
 8012a74:	d004      	beq.n	8012a80 <_strtod_l+0x510>
 8012a76:	ed96 6b00 	vldr	d6, [r6]
 8012a7a:	2001      	movs	r0, #1
 8012a7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012a80:	3101      	adds	r1, #1
 8012a82:	1052      	asrs	r2, r2, #1
 8012a84:	3608      	adds	r6, #8
 8012a86:	e7cd      	b.n	8012a24 <_strtod_l+0x4b4>
 8012a88:	d0ef      	beq.n	8012a6a <_strtod_l+0x4fa>
 8012a8a:	4252      	negs	r2, r2
 8012a8c:	f012 000f 	ands.w	r0, r2, #15
 8012a90:	d00a      	beq.n	8012aa8 <_strtod_l+0x538>
 8012a92:	4912      	ldr	r1, [pc, #72]	@ (8012adc <_strtod_l+0x56c>)
 8012a94:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012a98:	ed91 7b00 	vldr	d7, [r1]
 8012a9c:	ec4b ab16 	vmov	d6, sl, fp
 8012aa0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012aa4:	ec5b ab17 	vmov	sl, fp, d7
 8012aa8:	1112      	asrs	r2, r2, #4
 8012aaa:	d0de      	beq.n	8012a6a <_strtod_l+0x4fa>
 8012aac:	2a1f      	cmp	r2, #31
 8012aae:	dd1f      	ble.n	8012af0 <_strtod_l+0x580>
 8012ab0:	2400      	movs	r4, #0
 8012ab2:	4625      	mov	r5, r4
 8012ab4:	9407      	str	r4, [sp, #28]
 8012ab6:	4626      	mov	r6, r4
 8012ab8:	9a05      	ldr	r2, [sp, #20]
 8012aba:	2322      	movs	r3, #34	@ 0x22
 8012abc:	f04f 0a00 	mov.w	sl, #0
 8012ac0:	f04f 0b00 	mov.w	fp, #0
 8012ac4:	6013      	str	r3, [r2, #0]
 8012ac6:	e76a      	b.n	801299e <_strtod_l+0x42e>
 8012ac8:	080145fd 	.word	0x080145fd
 8012acc:	08014814 	.word	0x08014814
 8012ad0:	080145f5 	.word	0x080145f5
 8012ad4:	0801462c 	.word	0x0801462c
 8012ad8:	080145ef 	.word	0x080145ef
 8012adc:	08014748 	.word	0x08014748
 8012ae0:	08014720 	.word	0x08014720
 8012ae4:	7ca00000 	.word	0x7ca00000
 8012ae8:	7ff00000 	.word	0x7ff00000
 8012aec:	7fefffff 	.word	0x7fefffff
 8012af0:	f012 0110 	ands.w	r1, r2, #16
 8012af4:	bf18      	it	ne
 8012af6:	216a      	movne	r1, #106	@ 0x6a
 8012af8:	9106      	str	r1, [sp, #24]
 8012afa:	ec4b ab17 	vmov	d7, sl, fp
 8012afe:	49b0      	ldr	r1, [pc, #704]	@ (8012dc0 <_strtod_l+0x850>)
 8012b00:	2000      	movs	r0, #0
 8012b02:	07d6      	lsls	r6, r2, #31
 8012b04:	d504      	bpl.n	8012b10 <_strtod_l+0x5a0>
 8012b06:	ed91 6b00 	vldr	d6, [r1]
 8012b0a:	2001      	movs	r0, #1
 8012b0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012b10:	1052      	asrs	r2, r2, #1
 8012b12:	f101 0108 	add.w	r1, r1, #8
 8012b16:	d1f4      	bne.n	8012b02 <_strtod_l+0x592>
 8012b18:	b108      	cbz	r0, 8012b1e <_strtod_l+0x5ae>
 8012b1a:	ec5b ab17 	vmov	sl, fp, d7
 8012b1e:	9a06      	ldr	r2, [sp, #24]
 8012b20:	b1b2      	cbz	r2, 8012b50 <_strtod_l+0x5e0>
 8012b22:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8012b26:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8012b2a:	2a00      	cmp	r2, #0
 8012b2c:	4658      	mov	r0, fp
 8012b2e:	dd0f      	ble.n	8012b50 <_strtod_l+0x5e0>
 8012b30:	2a1f      	cmp	r2, #31
 8012b32:	dd55      	ble.n	8012be0 <_strtod_l+0x670>
 8012b34:	2a34      	cmp	r2, #52	@ 0x34
 8012b36:	bfde      	ittt	le
 8012b38:	f04f 32ff 	movle.w	r2, #4294967295
 8012b3c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8012b40:	408a      	lslle	r2, r1
 8012b42:	f04f 0a00 	mov.w	sl, #0
 8012b46:	bfcc      	ite	gt
 8012b48:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012b4c:	ea02 0b00 	andle.w	fp, r2, r0
 8012b50:	ec4b ab17 	vmov	d7, sl, fp
 8012b54:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b5c:	d0a8      	beq.n	8012ab0 <_strtod_l+0x540>
 8012b5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012b60:	9805      	ldr	r0, [sp, #20]
 8012b62:	f8cd 9000 	str.w	r9, [sp]
 8012b66:	462a      	mov	r2, r5
 8012b68:	f7ff f8de 	bl	8011d28 <__s2b>
 8012b6c:	9007      	str	r0, [sp, #28]
 8012b6e:	2800      	cmp	r0, #0
 8012b70:	f43f af0a 	beq.w	8012988 <_strtod_l+0x418>
 8012b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b76:	1b3f      	subs	r7, r7, r4
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	bfb4      	ite	lt
 8012b7c:	463b      	movlt	r3, r7
 8012b7e:	2300      	movge	r3, #0
 8012b80:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b84:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8012db0 <_strtod_l+0x840>
 8012b88:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012b8c:	2400      	movs	r4, #0
 8012b8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012b90:	4625      	mov	r5, r4
 8012b92:	9b07      	ldr	r3, [sp, #28]
 8012b94:	9805      	ldr	r0, [sp, #20]
 8012b96:	6859      	ldr	r1, [r3, #4]
 8012b98:	f7ff f81e 	bl	8011bd8 <_Balloc>
 8012b9c:	4606      	mov	r6, r0
 8012b9e:	2800      	cmp	r0, #0
 8012ba0:	f43f aef6 	beq.w	8012990 <_strtod_l+0x420>
 8012ba4:	9b07      	ldr	r3, [sp, #28]
 8012ba6:	691a      	ldr	r2, [r3, #16]
 8012ba8:	ec4b ab19 	vmov	d9, sl, fp
 8012bac:	3202      	adds	r2, #2
 8012bae:	f103 010c 	add.w	r1, r3, #12
 8012bb2:	0092      	lsls	r2, r2, #2
 8012bb4:	300c      	adds	r0, #12
 8012bb6:	f7fe f9d0 	bl	8010f5a <memcpy>
 8012bba:	eeb0 0b49 	vmov.f64	d0, d9
 8012bbe:	9805      	ldr	r0, [sp, #20]
 8012bc0:	aa14      	add	r2, sp, #80	@ 0x50
 8012bc2:	a913      	add	r1, sp, #76	@ 0x4c
 8012bc4:	f7ff fbec 	bl	80123a0 <__d2b>
 8012bc8:	9012      	str	r0, [sp, #72]	@ 0x48
 8012bca:	2800      	cmp	r0, #0
 8012bcc:	f43f aee0 	beq.w	8012990 <_strtod_l+0x420>
 8012bd0:	9805      	ldr	r0, [sp, #20]
 8012bd2:	2101      	movs	r1, #1
 8012bd4:	f7ff f93e 	bl	8011e54 <__i2b>
 8012bd8:	4605      	mov	r5, r0
 8012bda:	b940      	cbnz	r0, 8012bee <_strtod_l+0x67e>
 8012bdc:	2500      	movs	r5, #0
 8012bde:	e6d7      	b.n	8012990 <_strtod_l+0x420>
 8012be0:	f04f 31ff 	mov.w	r1, #4294967295
 8012be4:	fa01 f202 	lsl.w	r2, r1, r2
 8012be8:	ea02 0a0a 	and.w	sl, r2, sl
 8012bec:	e7b0      	b.n	8012b50 <_strtod_l+0x5e0>
 8012bee:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8012bf0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012bf2:	2f00      	cmp	r7, #0
 8012bf4:	bfab      	itete	ge
 8012bf6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8012bf8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8012bfa:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8012bfe:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8012c02:	bfac      	ite	ge
 8012c04:	eb07 0903 	addge.w	r9, r7, r3
 8012c08:	eba3 0807 	sublt.w	r8, r3, r7
 8012c0c:	9b06      	ldr	r3, [sp, #24]
 8012c0e:	1aff      	subs	r7, r7, r3
 8012c10:	4417      	add	r7, r2
 8012c12:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8012c16:	4a6b      	ldr	r2, [pc, #428]	@ (8012dc4 <_strtod_l+0x854>)
 8012c18:	3f01      	subs	r7, #1
 8012c1a:	4297      	cmp	r7, r2
 8012c1c:	da51      	bge.n	8012cc2 <_strtod_l+0x752>
 8012c1e:	1bd1      	subs	r1, r2, r7
 8012c20:	291f      	cmp	r1, #31
 8012c22:	eba3 0301 	sub.w	r3, r3, r1
 8012c26:	f04f 0201 	mov.w	r2, #1
 8012c2a:	dc3e      	bgt.n	8012caa <_strtod_l+0x73a>
 8012c2c:	408a      	lsls	r2, r1
 8012c2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012c30:	2200      	movs	r2, #0
 8012c32:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012c34:	eb09 0703 	add.w	r7, r9, r3
 8012c38:	4498      	add	r8, r3
 8012c3a:	9b06      	ldr	r3, [sp, #24]
 8012c3c:	45b9      	cmp	r9, r7
 8012c3e:	4498      	add	r8, r3
 8012c40:	464b      	mov	r3, r9
 8012c42:	bfa8      	it	ge
 8012c44:	463b      	movge	r3, r7
 8012c46:	4543      	cmp	r3, r8
 8012c48:	bfa8      	it	ge
 8012c4a:	4643      	movge	r3, r8
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	bfc2      	ittt	gt
 8012c50:	1aff      	subgt	r7, r7, r3
 8012c52:	eba8 0803 	subgt.w	r8, r8, r3
 8012c56:	eba9 0903 	subgt.w	r9, r9, r3
 8012c5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	dd16      	ble.n	8012c8e <_strtod_l+0x71e>
 8012c60:	4629      	mov	r1, r5
 8012c62:	9805      	ldr	r0, [sp, #20]
 8012c64:	461a      	mov	r2, r3
 8012c66:	f7ff f9b5 	bl	8011fd4 <__pow5mult>
 8012c6a:	4605      	mov	r5, r0
 8012c6c:	2800      	cmp	r0, #0
 8012c6e:	d0b5      	beq.n	8012bdc <_strtod_l+0x66c>
 8012c70:	4601      	mov	r1, r0
 8012c72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012c74:	9805      	ldr	r0, [sp, #20]
 8012c76:	f7ff f903 	bl	8011e80 <__multiply>
 8012c7a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8012c7c:	2800      	cmp	r0, #0
 8012c7e:	f43f ae87 	beq.w	8012990 <_strtod_l+0x420>
 8012c82:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012c84:	9805      	ldr	r0, [sp, #20]
 8012c86:	f7fe ffe7 	bl	8011c58 <_Bfree>
 8012c8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c8c:	9312      	str	r3, [sp, #72]	@ 0x48
 8012c8e:	2f00      	cmp	r7, #0
 8012c90:	dc1b      	bgt.n	8012cca <_strtod_l+0x75a>
 8012c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	dd21      	ble.n	8012cdc <_strtod_l+0x76c>
 8012c98:	4631      	mov	r1, r6
 8012c9a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c9c:	9805      	ldr	r0, [sp, #20]
 8012c9e:	f7ff f999 	bl	8011fd4 <__pow5mult>
 8012ca2:	4606      	mov	r6, r0
 8012ca4:	b9d0      	cbnz	r0, 8012cdc <_strtod_l+0x76c>
 8012ca6:	2600      	movs	r6, #0
 8012ca8:	e672      	b.n	8012990 <_strtod_l+0x420>
 8012caa:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8012cae:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8012cb2:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8012cb6:	37e2      	adds	r7, #226	@ 0xe2
 8012cb8:	fa02 f107 	lsl.w	r1, r2, r7
 8012cbc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012cbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8012cc0:	e7b8      	b.n	8012c34 <_strtod_l+0x6c4>
 8012cc2:	2200      	movs	r2, #0
 8012cc4:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012cc6:	2201      	movs	r2, #1
 8012cc8:	e7f9      	b.n	8012cbe <_strtod_l+0x74e>
 8012cca:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012ccc:	9805      	ldr	r0, [sp, #20]
 8012cce:	463a      	mov	r2, r7
 8012cd0:	f7ff f9da 	bl	8012088 <__lshift>
 8012cd4:	9012      	str	r0, [sp, #72]	@ 0x48
 8012cd6:	2800      	cmp	r0, #0
 8012cd8:	d1db      	bne.n	8012c92 <_strtod_l+0x722>
 8012cda:	e659      	b.n	8012990 <_strtod_l+0x420>
 8012cdc:	f1b8 0f00 	cmp.w	r8, #0
 8012ce0:	dd07      	ble.n	8012cf2 <_strtod_l+0x782>
 8012ce2:	4631      	mov	r1, r6
 8012ce4:	9805      	ldr	r0, [sp, #20]
 8012ce6:	4642      	mov	r2, r8
 8012ce8:	f7ff f9ce 	bl	8012088 <__lshift>
 8012cec:	4606      	mov	r6, r0
 8012cee:	2800      	cmp	r0, #0
 8012cf0:	d0d9      	beq.n	8012ca6 <_strtod_l+0x736>
 8012cf2:	f1b9 0f00 	cmp.w	r9, #0
 8012cf6:	dd08      	ble.n	8012d0a <_strtod_l+0x79a>
 8012cf8:	4629      	mov	r1, r5
 8012cfa:	9805      	ldr	r0, [sp, #20]
 8012cfc:	464a      	mov	r2, r9
 8012cfe:	f7ff f9c3 	bl	8012088 <__lshift>
 8012d02:	4605      	mov	r5, r0
 8012d04:	2800      	cmp	r0, #0
 8012d06:	f43f ae43 	beq.w	8012990 <_strtod_l+0x420>
 8012d0a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012d0c:	9805      	ldr	r0, [sp, #20]
 8012d0e:	4632      	mov	r2, r6
 8012d10:	f7ff fa42 	bl	8012198 <__mdiff>
 8012d14:	4604      	mov	r4, r0
 8012d16:	2800      	cmp	r0, #0
 8012d18:	f43f ae3a 	beq.w	8012990 <_strtod_l+0x420>
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8012d22:	60c3      	str	r3, [r0, #12]
 8012d24:	4629      	mov	r1, r5
 8012d26:	f7ff fa1b 	bl	8012160 <__mcmp>
 8012d2a:	2800      	cmp	r0, #0
 8012d2c:	da4e      	bge.n	8012dcc <_strtod_l+0x85c>
 8012d2e:	ea58 080a 	orrs.w	r8, r8, sl
 8012d32:	d174      	bne.n	8012e1e <_strtod_l+0x8ae>
 8012d34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d170      	bne.n	8012e1e <_strtod_l+0x8ae>
 8012d3c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012d40:	0d1b      	lsrs	r3, r3, #20
 8012d42:	051b      	lsls	r3, r3, #20
 8012d44:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012d48:	d969      	bls.n	8012e1e <_strtod_l+0x8ae>
 8012d4a:	6963      	ldr	r3, [r4, #20]
 8012d4c:	b913      	cbnz	r3, 8012d54 <_strtod_l+0x7e4>
 8012d4e:	6923      	ldr	r3, [r4, #16]
 8012d50:	2b01      	cmp	r3, #1
 8012d52:	dd64      	ble.n	8012e1e <_strtod_l+0x8ae>
 8012d54:	4621      	mov	r1, r4
 8012d56:	2201      	movs	r2, #1
 8012d58:	9805      	ldr	r0, [sp, #20]
 8012d5a:	f7ff f995 	bl	8012088 <__lshift>
 8012d5e:	4629      	mov	r1, r5
 8012d60:	4604      	mov	r4, r0
 8012d62:	f7ff f9fd 	bl	8012160 <__mcmp>
 8012d66:	2800      	cmp	r0, #0
 8012d68:	dd59      	ble.n	8012e1e <_strtod_l+0x8ae>
 8012d6a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012d6e:	9a06      	ldr	r2, [sp, #24]
 8012d70:	0d1b      	lsrs	r3, r3, #20
 8012d72:	051b      	lsls	r3, r3, #20
 8012d74:	2a00      	cmp	r2, #0
 8012d76:	d070      	beq.n	8012e5a <_strtod_l+0x8ea>
 8012d78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012d7c:	d86d      	bhi.n	8012e5a <_strtod_l+0x8ea>
 8012d7e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8012d82:	f67f ae99 	bls.w	8012ab8 <_strtod_l+0x548>
 8012d86:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8012db8 <_strtod_l+0x848>
 8012d8a:	ec4b ab16 	vmov	d6, sl, fp
 8012d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8012dc8 <_strtod_l+0x858>)
 8012d90:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012d94:	ee17 2a90 	vmov	r2, s15
 8012d98:	4013      	ands	r3, r2
 8012d9a:	ec5b ab17 	vmov	sl, fp, d7
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	f47f ae01 	bne.w	80129a6 <_strtod_l+0x436>
 8012da4:	9a05      	ldr	r2, [sp, #20]
 8012da6:	2322      	movs	r3, #34	@ 0x22
 8012da8:	6013      	str	r3, [r2, #0]
 8012daa:	e5fc      	b.n	80129a6 <_strtod_l+0x436>
 8012dac:	f3af 8000 	nop.w
 8012db0:	ffc00000 	.word	0xffc00000
 8012db4:	41dfffff 	.word	0x41dfffff
 8012db8:	00000000 	.word	0x00000000
 8012dbc:	39500000 	.word	0x39500000
 8012dc0:	08014840 	.word	0x08014840
 8012dc4:	fffffc02 	.word	0xfffffc02
 8012dc8:	7ff00000 	.word	0x7ff00000
 8012dcc:	46d9      	mov	r9, fp
 8012dce:	d15d      	bne.n	8012e8c <_strtod_l+0x91c>
 8012dd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012dd4:	f1b8 0f00 	cmp.w	r8, #0
 8012dd8:	d02a      	beq.n	8012e30 <_strtod_l+0x8c0>
 8012dda:	4aab      	ldr	r2, [pc, #684]	@ (8013088 <_strtod_l+0xb18>)
 8012ddc:	4293      	cmp	r3, r2
 8012dde:	d12a      	bne.n	8012e36 <_strtod_l+0x8c6>
 8012de0:	9b06      	ldr	r3, [sp, #24]
 8012de2:	4652      	mov	r2, sl
 8012de4:	b1fb      	cbz	r3, 8012e26 <_strtod_l+0x8b6>
 8012de6:	4ba9      	ldr	r3, [pc, #676]	@ (801308c <_strtod_l+0xb1c>)
 8012de8:	ea0b 0303 	and.w	r3, fp, r3
 8012dec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012df0:	f04f 31ff 	mov.w	r1, #4294967295
 8012df4:	d81a      	bhi.n	8012e2c <_strtod_l+0x8bc>
 8012df6:	0d1b      	lsrs	r3, r3, #20
 8012df8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8012e00:	429a      	cmp	r2, r3
 8012e02:	d118      	bne.n	8012e36 <_strtod_l+0x8c6>
 8012e04:	4ba2      	ldr	r3, [pc, #648]	@ (8013090 <_strtod_l+0xb20>)
 8012e06:	4599      	cmp	r9, r3
 8012e08:	d102      	bne.n	8012e10 <_strtod_l+0x8a0>
 8012e0a:	3201      	adds	r2, #1
 8012e0c:	f43f adc0 	beq.w	8012990 <_strtod_l+0x420>
 8012e10:	4b9e      	ldr	r3, [pc, #632]	@ (801308c <_strtod_l+0xb1c>)
 8012e12:	ea09 0303 	and.w	r3, r9, r3
 8012e16:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8012e1a:	f04f 0a00 	mov.w	sl, #0
 8012e1e:	9b06      	ldr	r3, [sp, #24]
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d1b0      	bne.n	8012d86 <_strtod_l+0x816>
 8012e24:	e5bf      	b.n	80129a6 <_strtod_l+0x436>
 8012e26:	f04f 33ff 	mov.w	r3, #4294967295
 8012e2a:	e7e9      	b.n	8012e00 <_strtod_l+0x890>
 8012e2c:	460b      	mov	r3, r1
 8012e2e:	e7e7      	b.n	8012e00 <_strtod_l+0x890>
 8012e30:	ea53 030a 	orrs.w	r3, r3, sl
 8012e34:	d099      	beq.n	8012d6a <_strtod_l+0x7fa>
 8012e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e38:	b1c3      	cbz	r3, 8012e6c <_strtod_l+0x8fc>
 8012e3a:	ea13 0f09 	tst.w	r3, r9
 8012e3e:	d0ee      	beq.n	8012e1e <_strtod_l+0x8ae>
 8012e40:	9a06      	ldr	r2, [sp, #24]
 8012e42:	4650      	mov	r0, sl
 8012e44:	4659      	mov	r1, fp
 8012e46:	f1b8 0f00 	cmp.w	r8, #0
 8012e4a:	d013      	beq.n	8012e74 <_strtod_l+0x904>
 8012e4c:	f7ff fb73 	bl	8012536 <sulp>
 8012e50:	ee39 7b00 	vadd.f64	d7, d9, d0
 8012e54:	ec5b ab17 	vmov	sl, fp, d7
 8012e58:	e7e1      	b.n	8012e1e <_strtod_l+0x8ae>
 8012e5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012e5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012e62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012e66:	f04f 3aff 	mov.w	sl, #4294967295
 8012e6a:	e7d8      	b.n	8012e1e <_strtod_l+0x8ae>
 8012e6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012e6e:	ea13 0f0a 	tst.w	r3, sl
 8012e72:	e7e4      	b.n	8012e3e <_strtod_l+0x8ce>
 8012e74:	f7ff fb5f 	bl	8012536 <sulp>
 8012e78:	ee39 0b40 	vsub.f64	d0, d9, d0
 8012e7c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8012e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e84:	ec5b ab10 	vmov	sl, fp, d0
 8012e88:	d1c9      	bne.n	8012e1e <_strtod_l+0x8ae>
 8012e8a:	e615      	b.n	8012ab8 <_strtod_l+0x548>
 8012e8c:	4629      	mov	r1, r5
 8012e8e:	4620      	mov	r0, r4
 8012e90:	f7ff fade 	bl	8012450 <__ratio>
 8012e94:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8012e98:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8012e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ea0:	d85d      	bhi.n	8012f5e <_strtod_l+0x9ee>
 8012ea2:	f1b8 0f00 	cmp.w	r8, #0
 8012ea6:	d164      	bne.n	8012f72 <_strtod_l+0xa02>
 8012ea8:	f1ba 0f00 	cmp.w	sl, #0
 8012eac:	d14b      	bne.n	8012f46 <_strtod_l+0x9d6>
 8012eae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012eb2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d160      	bne.n	8012f7c <_strtod_l+0xa0c>
 8012eba:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8012ebe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ec6:	d401      	bmi.n	8012ecc <_strtod_l+0x95c>
 8012ec8:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012ecc:	eeb1 ab48 	vneg.f64	d10, d8
 8012ed0:	486e      	ldr	r0, [pc, #440]	@ (801308c <_strtod_l+0xb1c>)
 8012ed2:	4970      	ldr	r1, [pc, #448]	@ (8013094 <_strtod_l+0xb24>)
 8012ed4:	ea09 0700 	and.w	r7, r9, r0
 8012ed8:	428f      	cmp	r7, r1
 8012eda:	ec53 2b1a 	vmov	r2, r3, d10
 8012ede:	d17d      	bne.n	8012fdc <_strtod_l+0xa6c>
 8012ee0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8012ee4:	ec4b ab1c 	vmov	d12, sl, fp
 8012ee8:	eeb0 0b4c 	vmov.f64	d0, d12
 8012eec:	f7ff f9e8 	bl	80122c0 <__ulp>
 8012ef0:	4866      	ldr	r0, [pc, #408]	@ (801308c <_strtod_l+0xb1c>)
 8012ef2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8012ef6:	ee1c 3a90 	vmov	r3, s25
 8012efa:	4a67      	ldr	r2, [pc, #412]	@ (8013098 <_strtod_l+0xb28>)
 8012efc:	ea03 0100 	and.w	r1, r3, r0
 8012f00:	4291      	cmp	r1, r2
 8012f02:	ec5b ab1c 	vmov	sl, fp, d12
 8012f06:	d93c      	bls.n	8012f82 <_strtod_l+0xa12>
 8012f08:	ee19 2a90 	vmov	r2, s19
 8012f0c:	4b60      	ldr	r3, [pc, #384]	@ (8013090 <_strtod_l+0xb20>)
 8012f0e:	429a      	cmp	r2, r3
 8012f10:	d104      	bne.n	8012f1c <_strtod_l+0x9ac>
 8012f12:	ee19 3a10 	vmov	r3, s18
 8012f16:	3301      	adds	r3, #1
 8012f18:	f43f ad3a 	beq.w	8012990 <_strtod_l+0x420>
 8012f1c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8013090 <_strtod_l+0xb20>
 8012f20:	f04f 3aff 	mov.w	sl, #4294967295
 8012f24:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012f26:	9805      	ldr	r0, [sp, #20]
 8012f28:	f7fe fe96 	bl	8011c58 <_Bfree>
 8012f2c:	9805      	ldr	r0, [sp, #20]
 8012f2e:	4631      	mov	r1, r6
 8012f30:	f7fe fe92 	bl	8011c58 <_Bfree>
 8012f34:	9805      	ldr	r0, [sp, #20]
 8012f36:	4629      	mov	r1, r5
 8012f38:	f7fe fe8e 	bl	8011c58 <_Bfree>
 8012f3c:	9805      	ldr	r0, [sp, #20]
 8012f3e:	4621      	mov	r1, r4
 8012f40:	f7fe fe8a 	bl	8011c58 <_Bfree>
 8012f44:	e625      	b.n	8012b92 <_strtod_l+0x622>
 8012f46:	f1ba 0f01 	cmp.w	sl, #1
 8012f4a:	d103      	bne.n	8012f54 <_strtod_l+0x9e4>
 8012f4c:	f1bb 0f00 	cmp.w	fp, #0
 8012f50:	f43f adb2 	beq.w	8012ab8 <_strtod_l+0x548>
 8012f54:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012f58:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012f5c:	e7b8      	b.n	8012ed0 <_strtod_l+0x960>
 8012f5e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012f62:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012f66:	f1b8 0f00 	cmp.w	r8, #0
 8012f6a:	d0af      	beq.n	8012ecc <_strtod_l+0x95c>
 8012f6c:	eeb0 ab48 	vmov.f64	d10, d8
 8012f70:	e7ae      	b.n	8012ed0 <_strtod_l+0x960>
 8012f72:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8012f76:	eeb0 8b4a 	vmov.f64	d8, d10
 8012f7a:	e7a9      	b.n	8012ed0 <_strtod_l+0x960>
 8012f7c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012f80:	e7a6      	b.n	8012ed0 <_strtod_l+0x960>
 8012f82:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012f86:	9b06      	ldr	r3, [sp, #24]
 8012f88:	46d9      	mov	r9, fp
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d1ca      	bne.n	8012f24 <_strtod_l+0x9b4>
 8012f8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012f92:	0d1b      	lsrs	r3, r3, #20
 8012f94:	051b      	lsls	r3, r3, #20
 8012f96:	429f      	cmp	r7, r3
 8012f98:	d1c4      	bne.n	8012f24 <_strtod_l+0x9b4>
 8012f9a:	ec51 0b18 	vmov	r0, r1, d8
 8012f9e:	f7ed fbd3 	bl	8000748 <__aeabi_d2lz>
 8012fa2:	f7ed fb8b 	bl	80006bc <__aeabi_l2d>
 8012fa6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8012faa:	ec41 0b17 	vmov	d7, r0, r1
 8012fae:	ea49 090a 	orr.w	r9, r9, sl
 8012fb2:	ea59 0908 	orrs.w	r9, r9, r8
 8012fb6:	ee38 8b47 	vsub.f64	d8, d8, d7
 8012fba:	d03c      	beq.n	8013036 <_strtod_l+0xac6>
 8012fbc:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8013070 <_strtod_l+0xb00>
 8012fc0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fc8:	f53f aced 	bmi.w	80129a6 <_strtod_l+0x436>
 8012fcc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8013078 <_strtod_l+0xb08>
 8012fd0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fd8:	dda4      	ble.n	8012f24 <_strtod_l+0x9b4>
 8012fda:	e4e4      	b.n	80129a6 <_strtod_l+0x436>
 8012fdc:	9906      	ldr	r1, [sp, #24]
 8012fde:	b1e1      	cbz	r1, 801301a <_strtod_l+0xaaa>
 8012fe0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8012fe4:	d819      	bhi.n	801301a <_strtod_l+0xaaa>
 8012fe6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8012fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fee:	d811      	bhi.n	8013014 <_strtod_l+0xaa4>
 8012ff0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8012ff4:	ee18 3a10 	vmov	r3, s16
 8012ff8:	2b01      	cmp	r3, #1
 8012ffa:	bf38      	it	cc
 8012ffc:	2301      	movcc	r3, #1
 8012ffe:	ee08 3a10 	vmov	s16, r3
 8013002:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8013006:	f1b8 0f00 	cmp.w	r8, #0
 801300a:	d111      	bne.n	8013030 <_strtod_l+0xac0>
 801300c:	eeb1 7b48 	vneg.f64	d7, d8
 8013010:	ec53 2b17 	vmov	r2, r3, d7
 8013014:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8013018:	1bcb      	subs	r3, r1, r7
 801301a:	eeb0 0b49 	vmov.f64	d0, d9
 801301e:	ec43 2b1a 	vmov	d10, r2, r3
 8013022:	f7ff f94d 	bl	80122c0 <__ulp>
 8013026:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801302a:	ec5b ab19 	vmov	sl, fp, d9
 801302e:	e7aa      	b.n	8012f86 <_strtod_l+0xa16>
 8013030:	eeb0 7b48 	vmov.f64	d7, d8
 8013034:	e7ec      	b.n	8013010 <_strtod_l+0xaa0>
 8013036:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8013080 <_strtod_l+0xb10>
 801303a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801303e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013042:	f57f af6f 	bpl.w	8012f24 <_strtod_l+0x9b4>
 8013046:	e4ae      	b.n	80129a6 <_strtod_l+0x436>
 8013048:	2300      	movs	r3, #0
 801304a:	9308      	str	r3, [sp, #32]
 801304c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801304e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013050:	6013      	str	r3, [r2, #0]
 8013052:	f7ff bacc 	b.w	80125ee <_strtod_l+0x7e>
 8013056:	2a65      	cmp	r2, #101	@ 0x65
 8013058:	f43f abbc 	beq.w	80127d4 <_strtod_l+0x264>
 801305c:	2a45      	cmp	r2, #69	@ 0x45
 801305e:	f43f abb9 	beq.w	80127d4 <_strtod_l+0x264>
 8013062:	2301      	movs	r3, #1
 8013064:	9306      	str	r3, [sp, #24]
 8013066:	f7ff bbf0 	b.w	801284a <_strtod_l+0x2da>
 801306a:	bf00      	nop
 801306c:	f3af 8000 	nop.w
 8013070:	94a03595 	.word	0x94a03595
 8013074:	3fdfffff 	.word	0x3fdfffff
 8013078:	35afe535 	.word	0x35afe535
 801307c:	3fe00000 	.word	0x3fe00000
 8013080:	94a03595 	.word	0x94a03595
 8013084:	3fcfffff 	.word	0x3fcfffff
 8013088:	000fffff 	.word	0x000fffff
 801308c:	7ff00000 	.word	0x7ff00000
 8013090:	7fefffff 	.word	0x7fefffff
 8013094:	7fe00000 	.word	0x7fe00000
 8013098:	7c9fffff 	.word	0x7c9fffff

0801309c <_strtod_r>:
 801309c:	4b01      	ldr	r3, [pc, #4]	@ (80130a4 <_strtod_r+0x8>)
 801309e:	f7ff ba67 	b.w	8012570 <_strtod_l>
 80130a2:	bf00      	nop
 80130a4:	24000070 	.word	0x24000070

080130a8 <_strtol_l.constprop.0>:
 80130a8:	2b24      	cmp	r3, #36	@ 0x24
 80130aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130ae:	4686      	mov	lr, r0
 80130b0:	4690      	mov	r8, r2
 80130b2:	d801      	bhi.n	80130b8 <_strtol_l.constprop.0+0x10>
 80130b4:	2b01      	cmp	r3, #1
 80130b6:	d106      	bne.n	80130c6 <_strtol_l.constprop.0+0x1e>
 80130b8:	f7fd ff22 	bl	8010f00 <__errno>
 80130bc:	2316      	movs	r3, #22
 80130be:	6003      	str	r3, [r0, #0]
 80130c0:	2000      	movs	r0, #0
 80130c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130c6:	4834      	ldr	r0, [pc, #208]	@ (8013198 <_strtol_l.constprop.0+0xf0>)
 80130c8:	460d      	mov	r5, r1
 80130ca:	462a      	mov	r2, r5
 80130cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80130d0:	5d06      	ldrb	r6, [r0, r4]
 80130d2:	f016 0608 	ands.w	r6, r6, #8
 80130d6:	d1f8      	bne.n	80130ca <_strtol_l.constprop.0+0x22>
 80130d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80130da:	d12d      	bne.n	8013138 <_strtol_l.constprop.0+0x90>
 80130dc:	782c      	ldrb	r4, [r5, #0]
 80130de:	2601      	movs	r6, #1
 80130e0:	1c95      	adds	r5, r2, #2
 80130e2:	f033 0210 	bics.w	r2, r3, #16
 80130e6:	d109      	bne.n	80130fc <_strtol_l.constprop.0+0x54>
 80130e8:	2c30      	cmp	r4, #48	@ 0x30
 80130ea:	d12a      	bne.n	8013142 <_strtol_l.constprop.0+0x9a>
 80130ec:	782a      	ldrb	r2, [r5, #0]
 80130ee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80130f2:	2a58      	cmp	r2, #88	@ 0x58
 80130f4:	d125      	bne.n	8013142 <_strtol_l.constprop.0+0x9a>
 80130f6:	786c      	ldrb	r4, [r5, #1]
 80130f8:	2310      	movs	r3, #16
 80130fa:	3502      	adds	r5, #2
 80130fc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013100:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013104:	2200      	movs	r2, #0
 8013106:	fbbc f9f3 	udiv	r9, ip, r3
 801310a:	4610      	mov	r0, r2
 801310c:	fb03 ca19 	mls	sl, r3, r9, ip
 8013110:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013114:	2f09      	cmp	r7, #9
 8013116:	d81b      	bhi.n	8013150 <_strtol_l.constprop.0+0xa8>
 8013118:	463c      	mov	r4, r7
 801311a:	42a3      	cmp	r3, r4
 801311c:	dd27      	ble.n	801316e <_strtol_l.constprop.0+0xc6>
 801311e:	1c57      	adds	r7, r2, #1
 8013120:	d007      	beq.n	8013132 <_strtol_l.constprop.0+0x8a>
 8013122:	4581      	cmp	r9, r0
 8013124:	d320      	bcc.n	8013168 <_strtol_l.constprop.0+0xc0>
 8013126:	d101      	bne.n	801312c <_strtol_l.constprop.0+0x84>
 8013128:	45a2      	cmp	sl, r4
 801312a:	db1d      	blt.n	8013168 <_strtol_l.constprop.0+0xc0>
 801312c:	fb00 4003 	mla	r0, r0, r3, r4
 8013130:	2201      	movs	r2, #1
 8013132:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013136:	e7eb      	b.n	8013110 <_strtol_l.constprop.0+0x68>
 8013138:	2c2b      	cmp	r4, #43	@ 0x2b
 801313a:	bf04      	itt	eq
 801313c:	782c      	ldrbeq	r4, [r5, #0]
 801313e:	1c95      	addeq	r5, r2, #2
 8013140:	e7cf      	b.n	80130e2 <_strtol_l.constprop.0+0x3a>
 8013142:	2b00      	cmp	r3, #0
 8013144:	d1da      	bne.n	80130fc <_strtol_l.constprop.0+0x54>
 8013146:	2c30      	cmp	r4, #48	@ 0x30
 8013148:	bf0c      	ite	eq
 801314a:	2308      	moveq	r3, #8
 801314c:	230a      	movne	r3, #10
 801314e:	e7d5      	b.n	80130fc <_strtol_l.constprop.0+0x54>
 8013150:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013154:	2f19      	cmp	r7, #25
 8013156:	d801      	bhi.n	801315c <_strtol_l.constprop.0+0xb4>
 8013158:	3c37      	subs	r4, #55	@ 0x37
 801315a:	e7de      	b.n	801311a <_strtol_l.constprop.0+0x72>
 801315c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013160:	2f19      	cmp	r7, #25
 8013162:	d804      	bhi.n	801316e <_strtol_l.constprop.0+0xc6>
 8013164:	3c57      	subs	r4, #87	@ 0x57
 8013166:	e7d8      	b.n	801311a <_strtol_l.constprop.0+0x72>
 8013168:	f04f 32ff 	mov.w	r2, #4294967295
 801316c:	e7e1      	b.n	8013132 <_strtol_l.constprop.0+0x8a>
 801316e:	1c53      	adds	r3, r2, #1
 8013170:	d108      	bne.n	8013184 <_strtol_l.constprop.0+0xdc>
 8013172:	2322      	movs	r3, #34	@ 0x22
 8013174:	f8ce 3000 	str.w	r3, [lr]
 8013178:	4660      	mov	r0, ip
 801317a:	f1b8 0f00 	cmp.w	r8, #0
 801317e:	d0a0      	beq.n	80130c2 <_strtol_l.constprop.0+0x1a>
 8013180:	1e69      	subs	r1, r5, #1
 8013182:	e006      	b.n	8013192 <_strtol_l.constprop.0+0xea>
 8013184:	b106      	cbz	r6, 8013188 <_strtol_l.constprop.0+0xe0>
 8013186:	4240      	negs	r0, r0
 8013188:	f1b8 0f00 	cmp.w	r8, #0
 801318c:	d099      	beq.n	80130c2 <_strtol_l.constprop.0+0x1a>
 801318e:	2a00      	cmp	r2, #0
 8013190:	d1f6      	bne.n	8013180 <_strtol_l.constprop.0+0xd8>
 8013192:	f8c8 1000 	str.w	r1, [r8]
 8013196:	e794      	b.n	80130c2 <_strtol_l.constprop.0+0x1a>
 8013198:	08014869 	.word	0x08014869

0801319c <_strtol_r>:
 801319c:	f7ff bf84 	b.w	80130a8 <_strtol_l.constprop.0>

080131a0 <__ssputs_r>:
 80131a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131a4:	688e      	ldr	r6, [r1, #8]
 80131a6:	461f      	mov	r7, r3
 80131a8:	42be      	cmp	r6, r7
 80131aa:	680b      	ldr	r3, [r1, #0]
 80131ac:	4682      	mov	sl, r0
 80131ae:	460c      	mov	r4, r1
 80131b0:	4690      	mov	r8, r2
 80131b2:	d82d      	bhi.n	8013210 <__ssputs_r+0x70>
 80131b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80131b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80131bc:	d026      	beq.n	801320c <__ssputs_r+0x6c>
 80131be:	6965      	ldr	r5, [r4, #20]
 80131c0:	6909      	ldr	r1, [r1, #16]
 80131c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80131c6:	eba3 0901 	sub.w	r9, r3, r1
 80131ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80131ce:	1c7b      	adds	r3, r7, #1
 80131d0:	444b      	add	r3, r9
 80131d2:	106d      	asrs	r5, r5, #1
 80131d4:	429d      	cmp	r5, r3
 80131d6:	bf38      	it	cc
 80131d8:	461d      	movcc	r5, r3
 80131da:	0553      	lsls	r3, r2, #21
 80131dc:	d527      	bpl.n	801322e <__ssputs_r+0x8e>
 80131de:	4629      	mov	r1, r5
 80131e0:	f7fc fc88 	bl	800faf4 <_malloc_r>
 80131e4:	4606      	mov	r6, r0
 80131e6:	b360      	cbz	r0, 8013242 <__ssputs_r+0xa2>
 80131e8:	6921      	ldr	r1, [r4, #16]
 80131ea:	464a      	mov	r2, r9
 80131ec:	f7fd feb5 	bl	8010f5a <memcpy>
 80131f0:	89a3      	ldrh	r3, [r4, #12]
 80131f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80131f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80131fa:	81a3      	strh	r3, [r4, #12]
 80131fc:	6126      	str	r6, [r4, #16]
 80131fe:	6165      	str	r5, [r4, #20]
 8013200:	444e      	add	r6, r9
 8013202:	eba5 0509 	sub.w	r5, r5, r9
 8013206:	6026      	str	r6, [r4, #0]
 8013208:	60a5      	str	r5, [r4, #8]
 801320a:	463e      	mov	r6, r7
 801320c:	42be      	cmp	r6, r7
 801320e:	d900      	bls.n	8013212 <__ssputs_r+0x72>
 8013210:	463e      	mov	r6, r7
 8013212:	6820      	ldr	r0, [r4, #0]
 8013214:	4632      	mov	r2, r6
 8013216:	4641      	mov	r1, r8
 8013218:	f000 fb6a 	bl	80138f0 <memmove>
 801321c:	68a3      	ldr	r3, [r4, #8]
 801321e:	1b9b      	subs	r3, r3, r6
 8013220:	60a3      	str	r3, [r4, #8]
 8013222:	6823      	ldr	r3, [r4, #0]
 8013224:	4433      	add	r3, r6
 8013226:	6023      	str	r3, [r4, #0]
 8013228:	2000      	movs	r0, #0
 801322a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801322e:	462a      	mov	r2, r5
 8013230:	f000 ff15 	bl	801405e <_realloc_r>
 8013234:	4606      	mov	r6, r0
 8013236:	2800      	cmp	r0, #0
 8013238:	d1e0      	bne.n	80131fc <__ssputs_r+0x5c>
 801323a:	6921      	ldr	r1, [r4, #16]
 801323c:	4650      	mov	r0, sl
 801323e:	f7fe fc81 	bl	8011b44 <_free_r>
 8013242:	230c      	movs	r3, #12
 8013244:	f8ca 3000 	str.w	r3, [sl]
 8013248:	89a3      	ldrh	r3, [r4, #12]
 801324a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801324e:	81a3      	strh	r3, [r4, #12]
 8013250:	f04f 30ff 	mov.w	r0, #4294967295
 8013254:	e7e9      	b.n	801322a <__ssputs_r+0x8a>
	...

08013258 <_svfiprintf_r>:
 8013258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801325c:	4698      	mov	r8, r3
 801325e:	898b      	ldrh	r3, [r1, #12]
 8013260:	061b      	lsls	r3, r3, #24
 8013262:	b09d      	sub	sp, #116	@ 0x74
 8013264:	4607      	mov	r7, r0
 8013266:	460d      	mov	r5, r1
 8013268:	4614      	mov	r4, r2
 801326a:	d510      	bpl.n	801328e <_svfiprintf_r+0x36>
 801326c:	690b      	ldr	r3, [r1, #16]
 801326e:	b973      	cbnz	r3, 801328e <_svfiprintf_r+0x36>
 8013270:	2140      	movs	r1, #64	@ 0x40
 8013272:	f7fc fc3f 	bl	800faf4 <_malloc_r>
 8013276:	6028      	str	r0, [r5, #0]
 8013278:	6128      	str	r0, [r5, #16]
 801327a:	b930      	cbnz	r0, 801328a <_svfiprintf_r+0x32>
 801327c:	230c      	movs	r3, #12
 801327e:	603b      	str	r3, [r7, #0]
 8013280:	f04f 30ff 	mov.w	r0, #4294967295
 8013284:	b01d      	add	sp, #116	@ 0x74
 8013286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801328a:	2340      	movs	r3, #64	@ 0x40
 801328c:	616b      	str	r3, [r5, #20]
 801328e:	2300      	movs	r3, #0
 8013290:	9309      	str	r3, [sp, #36]	@ 0x24
 8013292:	2320      	movs	r3, #32
 8013294:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013298:	f8cd 800c 	str.w	r8, [sp, #12]
 801329c:	2330      	movs	r3, #48	@ 0x30
 801329e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801343c <_svfiprintf_r+0x1e4>
 80132a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80132a6:	f04f 0901 	mov.w	r9, #1
 80132aa:	4623      	mov	r3, r4
 80132ac:	469a      	mov	sl, r3
 80132ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132b2:	b10a      	cbz	r2, 80132b8 <_svfiprintf_r+0x60>
 80132b4:	2a25      	cmp	r2, #37	@ 0x25
 80132b6:	d1f9      	bne.n	80132ac <_svfiprintf_r+0x54>
 80132b8:	ebba 0b04 	subs.w	fp, sl, r4
 80132bc:	d00b      	beq.n	80132d6 <_svfiprintf_r+0x7e>
 80132be:	465b      	mov	r3, fp
 80132c0:	4622      	mov	r2, r4
 80132c2:	4629      	mov	r1, r5
 80132c4:	4638      	mov	r0, r7
 80132c6:	f7ff ff6b 	bl	80131a0 <__ssputs_r>
 80132ca:	3001      	adds	r0, #1
 80132cc:	f000 80a7 	beq.w	801341e <_svfiprintf_r+0x1c6>
 80132d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80132d2:	445a      	add	r2, fp
 80132d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80132d6:	f89a 3000 	ldrb.w	r3, [sl]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	f000 809f 	beq.w	801341e <_svfiprintf_r+0x1c6>
 80132e0:	2300      	movs	r3, #0
 80132e2:	f04f 32ff 	mov.w	r2, #4294967295
 80132e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80132ea:	f10a 0a01 	add.w	sl, sl, #1
 80132ee:	9304      	str	r3, [sp, #16]
 80132f0:	9307      	str	r3, [sp, #28]
 80132f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80132f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80132f8:	4654      	mov	r4, sl
 80132fa:	2205      	movs	r2, #5
 80132fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013300:	484e      	ldr	r0, [pc, #312]	@ (801343c <_svfiprintf_r+0x1e4>)
 8013302:	f7ec fff5 	bl	80002f0 <memchr>
 8013306:	9a04      	ldr	r2, [sp, #16]
 8013308:	b9d8      	cbnz	r0, 8013342 <_svfiprintf_r+0xea>
 801330a:	06d0      	lsls	r0, r2, #27
 801330c:	bf44      	itt	mi
 801330e:	2320      	movmi	r3, #32
 8013310:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013314:	0711      	lsls	r1, r2, #28
 8013316:	bf44      	itt	mi
 8013318:	232b      	movmi	r3, #43	@ 0x2b
 801331a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801331e:	f89a 3000 	ldrb.w	r3, [sl]
 8013322:	2b2a      	cmp	r3, #42	@ 0x2a
 8013324:	d015      	beq.n	8013352 <_svfiprintf_r+0xfa>
 8013326:	9a07      	ldr	r2, [sp, #28]
 8013328:	4654      	mov	r4, sl
 801332a:	2000      	movs	r0, #0
 801332c:	f04f 0c0a 	mov.w	ip, #10
 8013330:	4621      	mov	r1, r4
 8013332:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013336:	3b30      	subs	r3, #48	@ 0x30
 8013338:	2b09      	cmp	r3, #9
 801333a:	d94b      	bls.n	80133d4 <_svfiprintf_r+0x17c>
 801333c:	b1b0      	cbz	r0, 801336c <_svfiprintf_r+0x114>
 801333e:	9207      	str	r2, [sp, #28]
 8013340:	e014      	b.n	801336c <_svfiprintf_r+0x114>
 8013342:	eba0 0308 	sub.w	r3, r0, r8
 8013346:	fa09 f303 	lsl.w	r3, r9, r3
 801334a:	4313      	orrs	r3, r2
 801334c:	9304      	str	r3, [sp, #16]
 801334e:	46a2      	mov	sl, r4
 8013350:	e7d2      	b.n	80132f8 <_svfiprintf_r+0xa0>
 8013352:	9b03      	ldr	r3, [sp, #12]
 8013354:	1d19      	adds	r1, r3, #4
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	9103      	str	r1, [sp, #12]
 801335a:	2b00      	cmp	r3, #0
 801335c:	bfbb      	ittet	lt
 801335e:	425b      	neglt	r3, r3
 8013360:	f042 0202 	orrlt.w	r2, r2, #2
 8013364:	9307      	strge	r3, [sp, #28]
 8013366:	9307      	strlt	r3, [sp, #28]
 8013368:	bfb8      	it	lt
 801336a:	9204      	strlt	r2, [sp, #16]
 801336c:	7823      	ldrb	r3, [r4, #0]
 801336e:	2b2e      	cmp	r3, #46	@ 0x2e
 8013370:	d10a      	bne.n	8013388 <_svfiprintf_r+0x130>
 8013372:	7863      	ldrb	r3, [r4, #1]
 8013374:	2b2a      	cmp	r3, #42	@ 0x2a
 8013376:	d132      	bne.n	80133de <_svfiprintf_r+0x186>
 8013378:	9b03      	ldr	r3, [sp, #12]
 801337a:	1d1a      	adds	r2, r3, #4
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	9203      	str	r2, [sp, #12]
 8013380:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013384:	3402      	adds	r4, #2
 8013386:	9305      	str	r3, [sp, #20]
 8013388:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801344c <_svfiprintf_r+0x1f4>
 801338c:	7821      	ldrb	r1, [r4, #0]
 801338e:	2203      	movs	r2, #3
 8013390:	4650      	mov	r0, sl
 8013392:	f7ec ffad 	bl	80002f0 <memchr>
 8013396:	b138      	cbz	r0, 80133a8 <_svfiprintf_r+0x150>
 8013398:	9b04      	ldr	r3, [sp, #16]
 801339a:	eba0 000a 	sub.w	r0, r0, sl
 801339e:	2240      	movs	r2, #64	@ 0x40
 80133a0:	4082      	lsls	r2, r0
 80133a2:	4313      	orrs	r3, r2
 80133a4:	3401      	adds	r4, #1
 80133a6:	9304      	str	r3, [sp, #16]
 80133a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133ac:	4824      	ldr	r0, [pc, #144]	@ (8013440 <_svfiprintf_r+0x1e8>)
 80133ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80133b2:	2206      	movs	r2, #6
 80133b4:	f7ec ff9c 	bl	80002f0 <memchr>
 80133b8:	2800      	cmp	r0, #0
 80133ba:	d036      	beq.n	801342a <_svfiprintf_r+0x1d2>
 80133bc:	4b21      	ldr	r3, [pc, #132]	@ (8013444 <_svfiprintf_r+0x1ec>)
 80133be:	bb1b      	cbnz	r3, 8013408 <_svfiprintf_r+0x1b0>
 80133c0:	9b03      	ldr	r3, [sp, #12]
 80133c2:	3307      	adds	r3, #7
 80133c4:	f023 0307 	bic.w	r3, r3, #7
 80133c8:	3308      	adds	r3, #8
 80133ca:	9303      	str	r3, [sp, #12]
 80133cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133ce:	4433      	add	r3, r6
 80133d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80133d2:	e76a      	b.n	80132aa <_svfiprintf_r+0x52>
 80133d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80133d8:	460c      	mov	r4, r1
 80133da:	2001      	movs	r0, #1
 80133dc:	e7a8      	b.n	8013330 <_svfiprintf_r+0xd8>
 80133de:	2300      	movs	r3, #0
 80133e0:	3401      	adds	r4, #1
 80133e2:	9305      	str	r3, [sp, #20]
 80133e4:	4619      	mov	r1, r3
 80133e6:	f04f 0c0a 	mov.w	ip, #10
 80133ea:	4620      	mov	r0, r4
 80133ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80133f0:	3a30      	subs	r2, #48	@ 0x30
 80133f2:	2a09      	cmp	r2, #9
 80133f4:	d903      	bls.n	80133fe <_svfiprintf_r+0x1a6>
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d0c6      	beq.n	8013388 <_svfiprintf_r+0x130>
 80133fa:	9105      	str	r1, [sp, #20]
 80133fc:	e7c4      	b.n	8013388 <_svfiprintf_r+0x130>
 80133fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8013402:	4604      	mov	r4, r0
 8013404:	2301      	movs	r3, #1
 8013406:	e7f0      	b.n	80133ea <_svfiprintf_r+0x192>
 8013408:	ab03      	add	r3, sp, #12
 801340a:	9300      	str	r3, [sp, #0]
 801340c:	462a      	mov	r2, r5
 801340e:	4b0e      	ldr	r3, [pc, #56]	@ (8013448 <_svfiprintf_r+0x1f0>)
 8013410:	a904      	add	r1, sp, #16
 8013412:	4638      	mov	r0, r7
 8013414:	f7fc fc88 	bl	800fd28 <_printf_float>
 8013418:	1c42      	adds	r2, r0, #1
 801341a:	4606      	mov	r6, r0
 801341c:	d1d6      	bne.n	80133cc <_svfiprintf_r+0x174>
 801341e:	89ab      	ldrh	r3, [r5, #12]
 8013420:	065b      	lsls	r3, r3, #25
 8013422:	f53f af2d 	bmi.w	8013280 <_svfiprintf_r+0x28>
 8013426:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013428:	e72c      	b.n	8013284 <_svfiprintf_r+0x2c>
 801342a:	ab03      	add	r3, sp, #12
 801342c:	9300      	str	r3, [sp, #0]
 801342e:	462a      	mov	r2, r5
 8013430:	4b05      	ldr	r3, [pc, #20]	@ (8013448 <_svfiprintf_r+0x1f0>)
 8013432:	a904      	add	r1, sp, #16
 8013434:	4638      	mov	r0, r7
 8013436:	f7fc feff 	bl	8010238 <_printf_i>
 801343a:	e7ed      	b.n	8013418 <_svfiprintf_r+0x1c0>
 801343c:	08014969 	.word	0x08014969
 8013440:	08014973 	.word	0x08014973
 8013444:	0800fd29 	.word	0x0800fd29
 8013448:	080131a1 	.word	0x080131a1
 801344c:	0801496f 	.word	0x0801496f

08013450 <__sfputc_r>:
 8013450:	6893      	ldr	r3, [r2, #8]
 8013452:	3b01      	subs	r3, #1
 8013454:	2b00      	cmp	r3, #0
 8013456:	b410      	push	{r4}
 8013458:	6093      	str	r3, [r2, #8]
 801345a:	da08      	bge.n	801346e <__sfputc_r+0x1e>
 801345c:	6994      	ldr	r4, [r2, #24]
 801345e:	42a3      	cmp	r3, r4
 8013460:	db01      	blt.n	8013466 <__sfputc_r+0x16>
 8013462:	290a      	cmp	r1, #10
 8013464:	d103      	bne.n	801346e <__sfputc_r+0x1e>
 8013466:	f85d 4b04 	ldr.w	r4, [sp], #4
 801346a:	f7fd bbb8 	b.w	8010bde <__swbuf_r>
 801346e:	6813      	ldr	r3, [r2, #0]
 8013470:	1c58      	adds	r0, r3, #1
 8013472:	6010      	str	r0, [r2, #0]
 8013474:	7019      	strb	r1, [r3, #0]
 8013476:	4608      	mov	r0, r1
 8013478:	f85d 4b04 	ldr.w	r4, [sp], #4
 801347c:	4770      	bx	lr

0801347e <__sfputs_r>:
 801347e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013480:	4606      	mov	r6, r0
 8013482:	460f      	mov	r7, r1
 8013484:	4614      	mov	r4, r2
 8013486:	18d5      	adds	r5, r2, r3
 8013488:	42ac      	cmp	r4, r5
 801348a:	d101      	bne.n	8013490 <__sfputs_r+0x12>
 801348c:	2000      	movs	r0, #0
 801348e:	e007      	b.n	80134a0 <__sfputs_r+0x22>
 8013490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013494:	463a      	mov	r2, r7
 8013496:	4630      	mov	r0, r6
 8013498:	f7ff ffda 	bl	8013450 <__sfputc_r>
 801349c:	1c43      	adds	r3, r0, #1
 801349e:	d1f3      	bne.n	8013488 <__sfputs_r+0xa>
 80134a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080134a4 <_vfiprintf_r>:
 80134a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134a8:	460d      	mov	r5, r1
 80134aa:	b09d      	sub	sp, #116	@ 0x74
 80134ac:	4614      	mov	r4, r2
 80134ae:	4698      	mov	r8, r3
 80134b0:	4606      	mov	r6, r0
 80134b2:	b118      	cbz	r0, 80134bc <_vfiprintf_r+0x18>
 80134b4:	6a03      	ldr	r3, [r0, #32]
 80134b6:	b90b      	cbnz	r3, 80134bc <_vfiprintf_r+0x18>
 80134b8:	f7fd fa76 	bl	80109a8 <__sinit>
 80134bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80134be:	07d9      	lsls	r1, r3, #31
 80134c0:	d405      	bmi.n	80134ce <_vfiprintf_r+0x2a>
 80134c2:	89ab      	ldrh	r3, [r5, #12]
 80134c4:	059a      	lsls	r2, r3, #22
 80134c6:	d402      	bmi.n	80134ce <_vfiprintf_r+0x2a>
 80134c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80134ca:	f7fd fd44 	bl	8010f56 <__retarget_lock_acquire_recursive>
 80134ce:	89ab      	ldrh	r3, [r5, #12]
 80134d0:	071b      	lsls	r3, r3, #28
 80134d2:	d501      	bpl.n	80134d8 <_vfiprintf_r+0x34>
 80134d4:	692b      	ldr	r3, [r5, #16]
 80134d6:	b99b      	cbnz	r3, 8013500 <_vfiprintf_r+0x5c>
 80134d8:	4629      	mov	r1, r5
 80134da:	4630      	mov	r0, r6
 80134dc:	f7fd fbbe 	bl	8010c5c <__swsetup_r>
 80134e0:	b170      	cbz	r0, 8013500 <_vfiprintf_r+0x5c>
 80134e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80134e4:	07dc      	lsls	r4, r3, #31
 80134e6:	d504      	bpl.n	80134f2 <_vfiprintf_r+0x4e>
 80134e8:	f04f 30ff 	mov.w	r0, #4294967295
 80134ec:	b01d      	add	sp, #116	@ 0x74
 80134ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134f2:	89ab      	ldrh	r3, [r5, #12]
 80134f4:	0598      	lsls	r0, r3, #22
 80134f6:	d4f7      	bmi.n	80134e8 <_vfiprintf_r+0x44>
 80134f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80134fa:	f7fd fd2d 	bl	8010f58 <__retarget_lock_release_recursive>
 80134fe:	e7f3      	b.n	80134e8 <_vfiprintf_r+0x44>
 8013500:	2300      	movs	r3, #0
 8013502:	9309      	str	r3, [sp, #36]	@ 0x24
 8013504:	2320      	movs	r3, #32
 8013506:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801350a:	f8cd 800c 	str.w	r8, [sp, #12]
 801350e:	2330      	movs	r3, #48	@ 0x30
 8013510:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80136c0 <_vfiprintf_r+0x21c>
 8013514:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013518:	f04f 0901 	mov.w	r9, #1
 801351c:	4623      	mov	r3, r4
 801351e:	469a      	mov	sl, r3
 8013520:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013524:	b10a      	cbz	r2, 801352a <_vfiprintf_r+0x86>
 8013526:	2a25      	cmp	r2, #37	@ 0x25
 8013528:	d1f9      	bne.n	801351e <_vfiprintf_r+0x7a>
 801352a:	ebba 0b04 	subs.w	fp, sl, r4
 801352e:	d00b      	beq.n	8013548 <_vfiprintf_r+0xa4>
 8013530:	465b      	mov	r3, fp
 8013532:	4622      	mov	r2, r4
 8013534:	4629      	mov	r1, r5
 8013536:	4630      	mov	r0, r6
 8013538:	f7ff ffa1 	bl	801347e <__sfputs_r>
 801353c:	3001      	adds	r0, #1
 801353e:	f000 80a7 	beq.w	8013690 <_vfiprintf_r+0x1ec>
 8013542:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013544:	445a      	add	r2, fp
 8013546:	9209      	str	r2, [sp, #36]	@ 0x24
 8013548:	f89a 3000 	ldrb.w	r3, [sl]
 801354c:	2b00      	cmp	r3, #0
 801354e:	f000 809f 	beq.w	8013690 <_vfiprintf_r+0x1ec>
 8013552:	2300      	movs	r3, #0
 8013554:	f04f 32ff 	mov.w	r2, #4294967295
 8013558:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801355c:	f10a 0a01 	add.w	sl, sl, #1
 8013560:	9304      	str	r3, [sp, #16]
 8013562:	9307      	str	r3, [sp, #28]
 8013564:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013568:	931a      	str	r3, [sp, #104]	@ 0x68
 801356a:	4654      	mov	r4, sl
 801356c:	2205      	movs	r2, #5
 801356e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013572:	4853      	ldr	r0, [pc, #332]	@ (80136c0 <_vfiprintf_r+0x21c>)
 8013574:	f7ec febc 	bl	80002f0 <memchr>
 8013578:	9a04      	ldr	r2, [sp, #16]
 801357a:	b9d8      	cbnz	r0, 80135b4 <_vfiprintf_r+0x110>
 801357c:	06d1      	lsls	r1, r2, #27
 801357e:	bf44      	itt	mi
 8013580:	2320      	movmi	r3, #32
 8013582:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013586:	0713      	lsls	r3, r2, #28
 8013588:	bf44      	itt	mi
 801358a:	232b      	movmi	r3, #43	@ 0x2b
 801358c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013590:	f89a 3000 	ldrb.w	r3, [sl]
 8013594:	2b2a      	cmp	r3, #42	@ 0x2a
 8013596:	d015      	beq.n	80135c4 <_vfiprintf_r+0x120>
 8013598:	9a07      	ldr	r2, [sp, #28]
 801359a:	4654      	mov	r4, sl
 801359c:	2000      	movs	r0, #0
 801359e:	f04f 0c0a 	mov.w	ip, #10
 80135a2:	4621      	mov	r1, r4
 80135a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135a8:	3b30      	subs	r3, #48	@ 0x30
 80135aa:	2b09      	cmp	r3, #9
 80135ac:	d94b      	bls.n	8013646 <_vfiprintf_r+0x1a2>
 80135ae:	b1b0      	cbz	r0, 80135de <_vfiprintf_r+0x13a>
 80135b0:	9207      	str	r2, [sp, #28]
 80135b2:	e014      	b.n	80135de <_vfiprintf_r+0x13a>
 80135b4:	eba0 0308 	sub.w	r3, r0, r8
 80135b8:	fa09 f303 	lsl.w	r3, r9, r3
 80135bc:	4313      	orrs	r3, r2
 80135be:	9304      	str	r3, [sp, #16]
 80135c0:	46a2      	mov	sl, r4
 80135c2:	e7d2      	b.n	801356a <_vfiprintf_r+0xc6>
 80135c4:	9b03      	ldr	r3, [sp, #12]
 80135c6:	1d19      	adds	r1, r3, #4
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	9103      	str	r1, [sp, #12]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	bfbb      	ittet	lt
 80135d0:	425b      	neglt	r3, r3
 80135d2:	f042 0202 	orrlt.w	r2, r2, #2
 80135d6:	9307      	strge	r3, [sp, #28]
 80135d8:	9307      	strlt	r3, [sp, #28]
 80135da:	bfb8      	it	lt
 80135dc:	9204      	strlt	r2, [sp, #16]
 80135de:	7823      	ldrb	r3, [r4, #0]
 80135e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80135e2:	d10a      	bne.n	80135fa <_vfiprintf_r+0x156>
 80135e4:	7863      	ldrb	r3, [r4, #1]
 80135e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80135e8:	d132      	bne.n	8013650 <_vfiprintf_r+0x1ac>
 80135ea:	9b03      	ldr	r3, [sp, #12]
 80135ec:	1d1a      	adds	r2, r3, #4
 80135ee:	681b      	ldr	r3, [r3, #0]
 80135f0:	9203      	str	r2, [sp, #12]
 80135f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80135f6:	3402      	adds	r4, #2
 80135f8:	9305      	str	r3, [sp, #20]
 80135fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80136d0 <_vfiprintf_r+0x22c>
 80135fe:	7821      	ldrb	r1, [r4, #0]
 8013600:	2203      	movs	r2, #3
 8013602:	4650      	mov	r0, sl
 8013604:	f7ec fe74 	bl	80002f0 <memchr>
 8013608:	b138      	cbz	r0, 801361a <_vfiprintf_r+0x176>
 801360a:	9b04      	ldr	r3, [sp, #16]
 801360c:	eba0 000a 	sub.w	r0, r0, sl
 8013610:	2240      	movs	r2, #64	@ 0x40
 8013612:	4082      	lsls	r2, r0
 8013614:	4313      	orrs	r3, r2
 8013616:	3401      	adds	r4, #1
 8013618:	9304      	str	r3, [sp, #16]
 801361a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801361e:	4829      	ldr	r0, [pc, #164]	@ (80136c4 <_vfiprintf_r+0x220>)
 8013620:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013624:	2206      	movs	r2, #6
 8013626:	f7ec fe63 	bl	80002f0 <memchr>
 801362a:	2800      	cmp	r0, #0
 801362c:	d03f      	beq.n	80136ae <_vfiprintf_r+0x20a>
 801362e:	4b26      	ldr	r3, [pc, #152]	@ (80136c8 <_vfiprintf_r+0x224>)
 8013630:	bb1b      	cbnz	r3, 801367a <_vfiprintf_r+0x1d6>
 8013632:	9b03      	ldr	r3, [sp, #12]
 8013634:	3307      	adds	r3, #7
 8013636:	f023 0307 	bic.w	r3, r3, #7
 801363a:	3308      	adds	r3, #8
 801363c:	9303      	str	r3, [sp, #12]
 801363e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013640:	443b      	add	r3, r7
 8013642:	9309      	str	r3, [sp, #36]	@ 0x24
 8013644:	e76a      	b.n	801351c <_vfiprintf_r+0x78>
 8013646:	fb0c 3202 	mla	r2, ip, r2, r3
 801364a:	460c      	mov	r4, r1
 801364c:	2001      	movs	r0, #1
 801364e:	e7a8      	b.n	80135a2 <_vfiprintf_r+0xfe>
 8013650:	2300      	movs	r3, #0
 8013652:	3401      	adds	r4, #1
 8013654:	9305      	str	r3, [sp, #20]
 8013656:	4619      	mov	r1, r3
 8013658:	f04f 0c0a 	mov.w	ip, #10
 801365c:	4620      	mov	r0, r4
 801365e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013662:	3a30      	subs	r2, #48	@ 0x30
 8013664:	2a09      	cmp	r2, #9
 8013666:	d903      	bls.n	8013670 <_vfiprintf_r+0x1cc>
 8013668:	2b00      	cmp	r3, #0
 801366a:	d0c6      	beq.n	80135fa <_vfiprintf_r+0x156>
 801366c:	9105      	str	r1, [sp, #20]
 801366e:	e7c4      	b.n	80135fa <_vfiprintf_r+0x156>
 8013670:	fb0c 2101 	mla	r1, ip, r1, r2
 8013674:	4604      	mov	r4, r0
 8013676:	2301      	movs	r3, #1
 8013678:	e7f0      	b.n	801365c <_vfiprintf_r+0x1b8>
 801367a:	ab03      	add	r3, sp, #12
 801367c:	9300      	str	r3, [sp, #0]
 801367e:	462a      	mov	r2, r5
 8013680:	4b12      	ldr	r3, [pc, #72]	@ (80136cc <_vfiprintf_r+0x228>)
 8013682:	a904      	add	r1, sp, #16
 8013684:	4630      	mov	r0, r6
 8013686:	f7fc fb4f 	bl	800fd28 <_printf_float>
 801368a:	4607      	mov	r7, r0
 801368c:	1c78      	adds	r0, r7, #1
 801368e:	d1d6      	bne.n	801363e <_vfiprintf_r+0x19a>
 8013690:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013692:	07d9      	lsls	r1, r3, #31
 8013694:	d405      	bmi.n	80136a2 <_vfiprintf_r+0x1fe>
 8013696:	89ab      	ldrh	r3, [r5, #12]
 8013698:	059a      	lsls	r2, r3, #22
 801369a:	d402      	bmi.n	80136a2 <_vfiprintf_r+0x1fe>
 801369c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801369e:	f7fd fc5b 	bl	8010f58 <__retarget_lock_release_recursive>
 80136a2:	89ab      	ldrh	r3, [r5, #12]
 80136a4:	065b      	lsls	r3, r3, #25
 80136a6:	f53f af1f 	bmi.w	80134e8 <_vfiprintf_r+0x44>
 80136aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80136ac:	e71e      	b.n	80134ec <_vfiprintf_r+0x48>
 80136ae:	ab03      	add	r3, sp, #12
 80136b0:	9300      	str	r3, [sp, #0]
 80136b2:	462a      	mov	r2, r5
 80136b4:	4b05      	ldr	r3, [pc, #20]	@ (80136cc <_vfiprintf_r+0x228>)
 80136b6:	a904      	add	r1, sp, #16
 80136b8:	4630      	mov	r0, r6
 80136ba:	f7fc fdbd 	bl	8010238 <_printf_i>
 80136be:	e7e4      	b.n	801368a <_vfiprintf_r+0x1e6>
 80136c0:	08014969 	.word	0x08014969
 80136c4:	08014973 	.word	0x08014973
 80136c8:	0800fd29 	.word	0x0800fd29
 80136cc:	0801347f 	.word	0x0801347f
 80136d0:	0801496f 	.word	0x0801496f

080136d4 <__sflush_r>:
 80136d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80136d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136dc:	0716      	lsls	r6, r2, #28
 80136de:	4605      	mov	r5, r0
 80136e0:	460c      	mov	r4, r1
 80136e2:	d454      	bmi.n	801378e <__sflush_r+0xba>
 80136e4:	684b      	ldr	r3, [r1, #4]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	dc02      	bgt.n	80136f0 <__sflush_r+0x1c>
 80136ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	dd48      	ble.n	8013782 <__sflush_r+0xae>
 80136f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80136f2:	2e00      	cmp	r6, #0
 80136f4:	d045      	beq.n	8013782 <__sflush_r+0xae>
 80136f6:	2300      	movs	r3, #0
 80136f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80136fc:	682f      	ldr	r7, [r5, #0]
 80136fe:	6a21      	ldr	r1, [r4, #32]
 8013700:	602b      	str	r3, [r5, #0]
 8013702:	d030      	beq.n	8013766 <__sflush_r+0x92>
 8013704:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013706:	89a3      	ldrh	r3, [r4, #12]
 8013708:	0759      	lsls	r1, r3, #29
 801370a:	d505      	bpl.n	8013718 <__sflush_r+0x44>
 801370c:	6863      	ldr	r3, [r4, #4]
 801370e:	1ad2      	subs	r2, r2, r3
 8013710:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013712:	b10b      	cbz	r3, 8013718 <__sflush_r+0x44>
 8013714:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013716:	1ad2      	subs	r2, r2, r3
 8013718:	2300      	movs	r3, #0
 801371a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801371c:	6a21      	ldr	r1, [r4, #32]
 801371e:	4628      	mov	r0, r5
 8013720:	47b0      	blx	r6
 8013722:	1c43      	adds	r3, r0, #1
 8013724:	89a3      	ldrh	r3, [r4, #12]
 8013726:	d106      	bne.n	8013736 <__sflush_r+0x62>
 8013728:	6829      	ldr	r1, [r5, #0]
 801372a:	291d      	cmp	r1, #29
 801372c:	d82b      	bhi.n	8013786 <__sflush_r+0xb2>
 801372e:	4a2a      	ldr	r2, [pc, #168]	@ (80137d8 <__sflush_r+0x104>)
 8013730:	410a      	asrs	r2, r1
 8013732:	07d6      	lsls	r6, r2, #31
 8013734:	d427      	bmi.n	8013786 <__sflush_r+0xb2>
 8013736:	2200      	movs	r2, #0
 8013738:	6062      	str	r2, [r4, #4]
 801373a:	04d9      	lsls	r1, r3, #19
 801373c:	6922      	ldr	r2, [r4, #16]
 801373e:	6022      	str	r2, [r4, #0]
 8013740:	d504      	bpl.n	801374c <__sflush_r+0x78>
 8013742:	1c42      	adds	r2, r0, #1
 8013744:	d101      	bne.n	801374a <__sflush_r+0x76>
 8013746:	682b      	ldr	r3, [r5, #0]
 8013748:	b903      	cbnz	r3, 801374c <__sflush_r+0x78>
 801374a:	6560      	str	r0, [r4, #84]	@ 0x54
 801374c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801374e:	602f      	str	r7, [r5, #0]
 8013750:	b1b9      	cbz	r1, 8013782 <__sflush_r+0xae>
 8013752:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013756:	4299      	cmp	r1, r3
 8013758:	d002      	beq.n	8013760 <__sflush_r+0x8c>
 801375a:	4628      	mov	r0, r5
 801375c:	f7fe f9f2 	bl	8011b44 <_free_r>
 8013760:	2300      	movs	r3, #0
 8013762:	6363      	str	r3, [r4, #52]	@ 0x34
 8013764:	e00d      	b.n	8013782 <__sflush_r+0xae>
 8013766:	2301      	movs	r3, #1
 8013768:	4628      	mov	r0, r5
 801376a:	47b0      	blx	r6
 801376c:	4602      	mov	r2, r0
 801376e:	1c50      	adds	r0, r2, #1
 8013770:	d1c9      	bne.n	8013706 <__sflush_r+0x32>
 8013772:	682b      	ldr	r3, [r5, #0]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d0c6      	beq.n	8013706 <__sflush_r+0x32>
 8013778:	2b1d      	cmp	r3, #29
 801377a:	d001      	beq.n	8013780 <__sflush_r+0xac>
 801377c:	2b16      	cmp	r3, #22
 801377e:	d11e      	bne.n	80137be <__sflush_r+0xea>
 8013780:	602f      	str	r7, [r5, #0]
 8013782:	2000      	movs	r0, #0
 8013784:	e022      	b.n	80137cc <__sflush_r+0xf8>
 8013786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801378a:	b21b      	sxth	r3, r3
 801378c:	e01b      	b.n	80137c6 <__sflush_r+0xf2>
 801378e:	690f      	ldr	r7, [r1, #16]
 8013790:	2f00      	cmp	r7, #0
 8013792:	d0f6      	beq.n	8013782 <__sflush_r+0xae>
 8013794:	0793      	lsls	r3, r2, #30
 8013796:	680e      	ldr	r6, [r1, #0]
 8013798:	bf08      	it	eq
 801379a:	694b      	ldreq	r3, [r1, #20]
 801379c:	600f      	str	r7, [r1, #0]
 801379e:	bf18      	it	ne
 80137a0:	2300      	movne	r3, #0
 80137a2:	eba6 0807 	sub.w	r8, r6, r7
 80137a6:	608b      	str	r3, [r1, #8]
 80137a8:	f1b8 0f00 	cmp.w	r8, #0
 80137ac:	dde9      	ble.n	8013782 <__sflush_r+0xae>
 80137ae:	6a21      	ldr	r1, [r4, #32]
 80137b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80137b2:	4643      	mov	r3, r8
 80137b4:	463a      	mov	r2, r7
 80137b6:	4628      	mov	r0, r5
 80137b8:	47b0      	blx	r6
 80137ba:	2800      	cmp	r0, #0
 80137bc:	dc08      	bgt.n	80137d0 <__sflush_r+0xfc>
 80137be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137c6:	81a3      	strh	r3, [r4, #12]
 80137c8:	f04f 30ff 	mov.w	r0, #4294967295
 80137cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137d0:	4407      	add	r7, r0
 80137d2:	eba8 0800 	sub.w	r8, r8, r0
 80137d6:	e7e7      	b.n	80137a8 <__sflush_r+0xd4>
 80137d8:	dfbffffe 	.word	0xdfbffffe

080137dc <_fflush_r>:
 80137dc:	b538      	push	{r3, r4, r5, lr}
 80137de:	690b      	ldr	r3, [r1, #16]
 80137e0:	4605      	mov	r5, r0
 80137e2:	460c      	mov	r4, r1
 80137e4:	b913      	cbnz	r3, 80137ec <_fflush_r+0x10>
 80137e6:	2500      	movs	r5, #0
 80137e8:	4628      	mov	r0, r5
 80137ea:	bd38      	pop	{r3, r4, r5, pc}
 80137ec:	b118      	cbz	r0, 80137f6 <_fflush_r+0x1a>
 80137ee:	6a03      	ldr	r3, [r0, #32]
 80137f0:	b90b      	cbnz	r3, 80137f6 <_fflush_r+0x1a>
 80137f2:	f7fd f8d9 	bl	80109a8 <__sinit>
 80137f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d0f3      	beq.n	80137e6 <_fflush_r+0xa>
 80137fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013800:	07d0      	lsls	r0, r2, #31
 8013802:	d404      	bmi.n	801380e <_fflush_r+0x32>
 8013804:	0599      	lsls	r1, r3, #22
 8013806:	d402      	bmi.n	801380e <_fflush_r+0x32>
 8013808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801380a:	f7fd fba4 	bl	8010f56 <__retarget_lock_acquire_recursive>
 801380e:	4628      	mov	r0, r5
 8013810:	4621      	mov	r1, r4
 8013812:	f7ff ff5f 	bl	80136d4 <__sflush_r>
 8013816:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013818:	07da      	lsls	r2, r3, #31
 801381a:	4605      	mov	r5, r0
 801381c:	d4e4      	bmi.n	80137e8 <_fflush_r+0xc>
 801381e:	89a3      	ldrh	r3, [r4, #12]
 8013820:	059b      	lsls	r3, r3, #22
 8013822:	d4e1      	bmi.n	80137e8 <_fflush_r+0xc>
 8013824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013826:	f7fd fb97 	bl	8010f58 <__retarget_lock_release_recursive>
 801382a:	e7dd      	b.n	80137e8 <_fflush_r+0xc>

0801382c <__swhatbuf_r>:
 801382c:	b570      	push	{r4, r5, r6, lr}
 801382e:	460c      	mov	r4, r1
 8013830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013834:	2900      	cmp	r1, #0
 8013836:	b096      	sub	sp, #88	@ 0x58
 8013838:	4615      	mov	r5, r2
 801383a:	461e      	mov	r6, r3
 801383c:	da0d      	bge.n	801385a <__swhatbuf_r+0x2e>
 801383e:	89a3      	ldrh	r3, [r4, #12]
 8013840:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013844:	f04f 0100 	mov.w	r1, #0
 8013848:	bf14      	ite	ne
 801384a:	2340      	movne	r3, #64	@ 0x40
 801384c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013850:	2000      	movs	r0, #0
 8013852:	6031      	str	r1, [r6, #0]
 8013854:	602b      	str	r3, [r5, #0]
 8013856:	b016      	add	sp, #88	@ 0x58
 8013858:	bd70      	pop	{r4, r5, r6, pc}
 801385a:	466a      	mov	r2, sp
 801385c:	f000 f874 	bl	8013948 <_fstat_r>
 8013860:	2800      	cmp	r0, #0
 8013862:	dbec      	blt.n	801383e <__swhatbuf_r+0x12>
 8013864:	9901      	ldr	r1, [sp, #4]
 8013866:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801386a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801386e:	4259      	negs	r1, r3
 8013870:	4159      	adcs	r1, r3
 8013872:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013876:	e7eb      	b.n	8013850 <__swhatbuf_r+0x24>

08013878 <__smakebuf_r>:
 8013878:	898b      	ldrh	r3, [r1, #12]
 801387a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801387c:	079d      	lsls	r5, r3, #30
 801387e:	4606      	mov	r6, r0
 8013880:	460c      	mov	r4, r1
 8013882:	d507      	bpl.n	8013894 <__smakebuf_r+0x1c>
 8013884:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013888:	6023      	str	r3, [r4, #0]
 801388a:	6123      	str	r3, [r4, #16]
 801388c:	2301      	movs	r3, #1
 801388e:	6163      	str	r3, [r4, #20]
 8013890:	b003      	add	sp, #12
 8013892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013894:	ab01      	add	r3, sp, #4
 8013896:	466a      	mov	r2, sp
 8013898:	f7ff ffc8 	bl	801382c <__swhatbuf_r>
 801389c:	9f00      	ldr	r7, [sp, #0]
 801389e:	4605      	mov	r5, r0
 80138a0:	4639      	mov	r1, r7
 80138a2:	4630      	mov	r0, r6
 80138a4:	f7fc f926 	bl	800faf4 <_malloc_r>
 80138a8:	b948      	cbnz	r0, 80138be <__smakebuf_r+0x46>
 80138aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138ae:	059a      	lsls	r2, r3, #22
 80138b0:	d4ee      	bmi.n	8013890 <__smakebuf_r+0x18>
 80138b2:	f023 0303 	bic.w	r3, r3, #3
 80138b6:	f043 0302 	orr.w	r3, r3, #2
 80138ba:	81a3      	strh	r3, [r4, #12]
 80138bc:	e7e2      	b.n	8013884 <__smakebuf_r+0xc>
 80138be:	89a3      	ldrh	r3, [r4, #12]
 80138c0:	6020      	str	r0, [r4, #0]
 80138c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80138c6:	81a3      	strh	r3, [r4, #12]
 80138c8:	9b01      	ldr	r3, [sp, #4]
 80138ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80138ce:	b15b      	cbz	r3, 80138e8 <__smakebuf_r+0x70>
 80138d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80138d4:	4630      	mov	r0, r6
 80138d6:	f000 f849 	bl	801396c <_isatty_r>
 80138da:	b128      	cbz	r0, 80138e8 <__smakebuf_r+0x70>
 80138dc:	89a3      	ldrh	r3, [r4, #12]
 80138de:	f023 0303 	bic.w	r3, r3, #3
 80138e2:	f043 0301 	orr.w	r3, r3, #1
 80138e6:	81a3      	strh	r3, [r4, #12]
 80138e8:	89a3      	ldrh	r3, [r4, #12]
 80138ea:	431d      	orrs	r5, r3
 80138ec:	81a5      	strh	r5, [r4, #12]
 80138ee:	e7cf      	b.n	8013890 <__smakebuf_r+0x18>

080138f0 <memmove>:
 80138f0:	4288      	cmp	r0, r1
 80138f2:	b510      	push	{r4, lr}
 80138f4:	eb01 0402 	add.w	r4, r1, r2
 80138f8:	d902      	bls.n	8013900 <memmove+0x10>
 80138fa:	4284      	cmp	r4, r0
 80138fc:	4623      	mov	r3, r4
 80138fe:	d807      	bhi.n	8013910 <memmove+0x20>
 8013900:	1e43      	subs	r3, r0, #1
 8013902:	42a1      	cmp	r1, r4
 8013904:	d008      	beq.n	8013918 <memmove+0x28>
 8013906:	f811 2b01 	ldrb.w	r2, [r1], #1
 801390a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801390e:	e7f8      	b.n	8013902 <memmove+0x12>
 8013910:	4402      	add	r2, r0
 8013912:	4601      	mov	r1, r0
 8013914:	428a      	cmp	r2, r1
 8013916:	d100      	bne.n	801391a <memmove+0x2a>
 8013918:	bd10      	pop	{r4, pc}
 801391a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801391e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013922:	e7f7      	b.n	8013914 <memmove+0x24>

08013924 <strncmp>:
 8013924:	b510      	push	{r4, lr}
 8013926:	b16a      	cbz	r2, 8013944 <strncmp+0x20>
 8013928:	3901      	subs	r1, #1
 801392a:	1884      	adds	r4, r0, r2
 801392c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013930:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013934:	429a      	cmp	r2, r3
 8013936:	d103      	bne.n	8013940 <strncmp+0x1c>
 8013938:	42a0      	cmp	r0, r4
 801393a:	d001      	beq.n	8013940 <strncmp+0x1c>
 801393c:	2a00      	cmp	r2, #0
 801393e:	d1f5      	bne.n	801392c <strncmp+0x8>
 8013940:	1ad0      	subs	r0, r2, r3
 8013942:	bd10      	pop	{r4, pc}
 8013944:	4610      	mov	r0, r2
 8013946:	e7fc      	b.n	8013942 <strncmp+0x1e>

08013948 <_fstat_r>:
 8013948:	b538      	push	{r3, r4, r5, lr}
 801394a:	4d07      	ldr	r5, [pc, #28]	@ (8013968 <_fstat_r+0x20>)
 801394c:	2300      	movs	r3, #0
 801394e:	4604      	mov	r4, r0
 8013950:	4608      	mov	r0, r1
 8013952:	4611      	mov	r1, r2
 8013954:	602b      	str	r3, [r5, #0]
 8013956:	f7ee f80b 	bl	8001970 <_fstat>
 801395a:	1c43      	adds	r3, r0, #1
 801395c:	d102      	bne.n	8013964 <_fstat_r+0x1c>
 801395e:	682b      	ldr	r3, [r5, #0]
 8013960:	b103      	cbz	r3, 8013964 <_fstat_r+0x1c>
 8013962:	6023      	str	r3, [r4, #0]
 8013964:	bd38      	pop	{r3, r4, r5, pc}
 8013966:	bf00      	nop
 8013968:	24004f74 	.word	0x24004f74

0801396c <_isatty_r>:
 801396c:	b538      	push	{r3, r4, r5, lr}
 801396e:	4d06      	ldr	r5, [pc, #24]	@ (8013988 <_isatty_r+0x1c>)
 8013970:	2300      	movs	r3, #0
 8013972:	4604      	mov	r4, r0
 8013974:	4608      	mov	r0, r1
 8013976:	602b      	str	r3, [r5, #0]
 8013978:	f7ee f80a 	bl	8001990 <_isatty>
 801397c:	1c43      	adds	r3, r0, #1
 801397e:	d102      	bne.n	8013986 <_isatty_r+0x1a>
 8013980:	682b      	ldr	r3, [r5, #0]
 8013982:	b103      	cbz	r3, 8013986 <_isatty_r+0x1a>
 8013984:	6023      	str	r3, [r4, #0]
 8013986:	bd38      	pop	{r3, r4, r5, pc}
 8013988:	24004f74 	.word	0x24004f74
 801398c:	00000000 	.word	0x00000000

08013990 <nan>:
 8013990:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013998 <nan+0x8>
 8013994:	4770      	bx	lr
 8013996:	bf00      	nop
 8013998:	00000000 	.word	0x00000000
 801399c:	7ff80000 	.word	0x7ff80000

080139a0 <_calloc_r>:
 80139a0:	b570      	push	{r4, r5, r6, lr}
 80139a2:	fba1 5402 	umull	r5, r4, r1, r2
 80139a6:	b93c      	cbnz	r4, 80139b8 <_calloc_r+0x18>
 80139a8:	4629      	mov	r1, r5
 80139aa:	f7fc f8a3 	bl	800faf4 <_malloc_r>
 80139ae:	4606      	mov	r6, r0
 80139b0:	b928      	cbnz	r0, 80139be <_calloc_r+0x1e>
 80139b2:	2600      	movs	r6, #0
 80139b4:	4630      	mov	r0, r6
 80139b6:	bd70      	pop	{r4, r5, r6, pc}
 80139b8:	220c      	movs	r2, #12
 80139ba:	6002      	str	r2, [r0, #0]
 80139bc:	e7f9      	b.n	80139b2 <_calloc_r+0x12>
 80139be:	462a      	mov	r2, r5
 80139c0:	4621      	mov	r1, r4
 80139c2:	f7fd f9a1 	bl	8010d08 <memset>
 80139c6:	e7f5      	b.n	80139b4 <_calloc_r+0x14>

080139c8 <rshift>:
 80139c8:	6903      	ldr	r3, [r0, #16]
 80139ca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80139ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80139d2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80139d6:	f100 0414 	add.w	r4, r0, #20
 80139da:	dd45      	ble.n	8013a68 <rshift+0xa0>
 80139dc:	f011 011f 	ands.w	r1, r1, #31
 80139e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80139e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80139e8:	d10c      	bne.n	8013a04 <rshift+0x3c>
 80139ea:	f100 0710 	add.w	r7, r0, #16
 80139ee:	4629      	mov	r1, r5
 80139f0:	42b1      	cmp	r1, r6
 80139f2:	d334      	bcc.n	8013a5e <rshift+0x96>
 80139f4:	1a9b      	subs	r3, r3, r2
 80139f6:	009b      	lsls	r3, r3, #2
 80139f8:	1eea      	subs	r2, r5, #3
 80139fa:	4296      	cmp	r6, r2
 80139fc:	bf38      	it	cc
 80139fe:	2300      	movcc	r3, #0
 8013a00:	4423      	add	r3, r4
 8013a02:	e015      	b.n	8013a30 <rshift+0x68>
 8013a04:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013a08:	f1c1 0820 	rsb	r8, r1, #32
 8013a0c:	40cf      	lsrs	r7, r1
 8013a0e:	f105 0e04 	add.w	lr, r5, #4
 8013a12:	46a1      	mov	r9, r4
 8013a14:	4576      	cmp	r6, lr
 8013a16:	46f4      	mov	ip, lr
 8013a18:	d815      	bhi.n	8013a46 <rshift+0x7e>
 8013a1a:	1a9a      	subs	r2, r3, r2
 8013a1c:	0092      	lsls	r2, r2, #2
 8013a1e:	3a04      	subs	r2, #4
 8013a20:	3501      	adds	r5, #1
 8013a22:	42ae      	cmp	r6, r5
 8013a24:	bf38      	it	cc
 8013a26:	2200      	movcc	r2, #0
 8013a28:	18a3      	adds	r3, r4, r2
 8013a2a:	50a7      	str	r7, [r4, r2]
 8013a2c:	b107      	cbz	r7, 8013a30 <rshift+0x68>
 8013a2e:	3304      	adds	r3, #4
 8013a30:	1b1a      	subs	r2, r3, r4
 8013a32:	42a3      	cmp	r3, r4
 8013a34:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013a38:	bf08      	it	eq
 8013a3a:	2300      	moveq	r3, #0
 8013a3c:	6102      	str	r2, [r0, #16]
 8013a3e:	bf08      	it	eq
 8013a40:	6143      	streq	r3, [r0, #20]
 8013a42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013a46:	f8dc c000 	ldr.w	ip, [ip]
 8013a4a:	fa0c fc08 	lsl.w	ip, ip, r8
 8013a4e:	ea4c 0707 	orr.w	r7, ip, r7
 8013a52:	f849 7b04 	str.w	r7, [r9], #4
 8013a56:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013a5a:	40cf      	lsrs	r7, r1
 8013a5c:	e7da      	b.n	8013a14 <rshift+0x4c>
 8013a5e:	f851 cb04 	ldr.w	ip, [r1], #4
 8013a62:	f847 cf04 	str.w	ip, [r7, #4]!
 8013a66:	e7c3      	b.n	80139f0 <rshift+0x28>
 8013a68:	4623      	mov	r3, r4
 8013a6a:	e7e1      	b.n	8013a30 <rshift+0x68>

08013a6c <__hexdig_fun>:
 8013a6c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8013a70:	2b09      	cmp	r3, #9
 8013a72:	d802      	bhi.n	8013a7a <__hexdig_fun+0xe>
 8013a74:	3820      	subs	r0, #32
 8013a76:	b2c0      	uxtb	r0, r0
 8013a78:	4770      	bx	lr
 8013a7a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013a7e:	2b05      	cmp	r3, #5
 8013a80:	d801      	bhi.n	8013a86 <__hexdig_fun+0x1a>
 8013a82:	3847      	subs	r0, #71	@ 0x47
 8013a84:	e7f7      	b.n	8013a76 <__hexdig_fun+0xa>
 8013a86:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013a8a:	2b05      	cmp	r3, #5
 8013a8c:	d801      	bhi.n	8013a92 <__hexdig_fun+0x26>
 8013a8e:	3827      	subs	r0, #39	@ 0x27
 8013a90:	e7f1      	b.n	8013a76 <__hexdig_fun+0xa>
 8013a92:	2000      	movs	r0, #0
 8013a94:	4770      	bx	lr
	...

08013a98 <__gethex>:
 8013a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a9c:	b085      	sub	sp, #20
 8013a9e:	468a      	mov	sl, r1
 8013aa0:	9302      	str	r3, [sp, #8]
 8013aa2:	680b      	ldr	r3, [r1, #0]
 8013aa4:	9001      	str	r0, [sp, #4]
 8013aa6:	4690      	mov	r8, r2
 8013aa8:	1c9c      	adds	r4, r3, #2
 8013aaa:	46a1      	mov	r9, r4
 8013aac:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013ab0:	2830      	cmp	r0, #48	@ 0x30
 8013ab2:	d0fa      	beq.n	8013aaa <__gethex+0x12>
 8013ab4:	eba9 0303 	sub.w	r3, r9, r3
 8013ab8:	f1a3 0b02 	sub.w	fp, r3, #2
 8013abc:	f7ff ffd6 	bl	8013a6c <__hexdig_fun>
 8013ac0:	4605      	mov	r5, r0
 8013ac2:	2800      	cmp	r0, #0
 8013ac4:	d168      	bne.n	8013b98 <__gethex+0x100>
 8013ac6:	49a0      	ldr	r1, [pc, #640]	@ (8013d48 <__gethex+0x2b0>)
 8013ac8:	2201      	movs	r2, #1
 8013aca:	4648      	mov	r0, r9
 8013acc:	f7ff ff2a 	bl	8013924 <strncmp>
 8013ad0:	4607      	mov	r7, r0
 8013ad2:	2800      	cmp	r0, #0
 8013ad4:	d167      	bne.n	8013ba6 <__gethex+0x10e>
 8013ad6:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013ada:	4626      	mov	r6, r4
 8013adc:	f7ff ffc6 	bl	8013a6c <__hexdig_fun>
 8013ae0:	2800      	cmp	r0, #0
 8013ae2:	d062      	beq.n	8013baa <__gethex+0x112>
 8013ae4:	4623      	mov	r3, r4
 8013ae6:	7818      	ldrb	r0, [r3, #0]
 8013ae8:	2830      	cmp	r0, #48	@ 0x30
 8013aea:	4699      	mov	r9, r3
 8013aec:	f103 0301 	add.w	r3, r3, #1
 8013af0:	d0f9      	beq.n	8013ae6 <__gethex+0x4e>
 8013af2:	f7ff ffbb 	bl	8013a6c <__hexdig_fun>
 8013af6:	fab0 f580 	clz	r5, r0
 8013afa:	096d      	lsrs	r5, r5, #5
 8013afc:	f04f 0b01 	mov.w	fp, #1
 8013b00:	464a      	mov	r2, r9
 8013b02:	4616      	mov	r6, r2
 8013b04:	3201      	adds	r2, #1
 8013b06:	7830      	ldrb	r0, [r6, #0]
 8013b08:	f7ff ffb0 	bl	8013a6c <__hexdig_fun>
 8013b0c:	2800      	cmp	r0, #0
 8013b0e:	d1f8      	bne.n	8013b02 <__gethex+0x6a>
 8013b10:	498d      	ldr	r1, [pc, #564]	@ (8013d48 <__gethex+0x2b0>)
 8013b12:	2201      	movs	r2, #1
 8013b14:	4630      	mov	r0, r6
 8013b16:	f7ff ff05 	bl	8013924 <strncmp>
 8013b1a:	2800      	cmp	r0, #0
 8013b1c:	d13f      	bne.n	8013b9e <__gethex+0x106>
 8013b1e:	b944      	cbnz	r4, 8013b32 <__gethex+0x9a>
 8013b20:	1c74      	adds	r4, r6, #1
 8013b22:	4622      	mov	r2, r4
 8013b24:	4616      	mov	r6, r2
 8013b26:	3201      	adds	r2, #1
 8013b28:	7830      	ldrb	r0, [r6, #0]
 8013b2a:	f7ff ff9f 	bl	8013a6c <__hexdig_fun>
 8013b2e:	2800      	cmp	r0, #0
 8013b30:	d1f8      	bne.n	8013b24 <__gethex+0x8c>
 8013b32:	1ba4      	subs	r4, r4, r6
 8013b34:	00a7      	lsls	r7, r4, #2
 8013b36:	7833      	ldrb	r3, [r6, #0]
 8013b38:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013b3c:	2b50      	cmp	r3, #80	@ 0x50
 8013b3e:	d13e      	bne.n	8013bbe <__gethex+0x126>
 8013b40:	7873      	ldrb	r3, [r6, #1]
 8013b42:	2b2b      	cmp	r3, #43	@ 0x2b
 8013b44:	d033      	beq.n	8013bae <__gethex+0x116>
 8013b46:	2b2d      	cmp	r3, #45	@ 0x2d
 8013b48:	d034      	beq.n	8013bb4 <__gethex+0x11c>
 8013b4a:	1c71      	adds	r1, r6, #1
 8013b4c:	2400      	movs	r4, #0
 8013b4e:	7808      	ldrb	r0, [r1, #0]
 8013b50:	f7ff ff8c 	bl	8013a6c <__hexdig_fun>
 8013b54:	1e43      	subs	r3, r0, #1
 8013b56:	b2db      	uxtb	r3, r3
 8013b58:	2b18      	cmp	r3, #24
 8013b5a:	d830      	bhi.n	8013bbe <__gethex+0x126>
 8013b5c:	f1a0 0210 	sub.w	r2, r0, #16
 8013b60:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013b64:	f7ff ff82 	bl	8013a6c <__hexdig_fun>
 8013b68:	f100 3cff 	add.w	ip, r0, #4294967295
 8013b6c:	fa5f fc8c 	uxtb.w	ip, ip
 8013b70:	f1bc 0f18 	cmp.w	ip, #24
 8013b74:	f04f 030a 	mov.w	r3, #10
 8013b78:	d91e      	bls.n	8013bb8 <__gethex+0x120>
 8013b7a:	b104      	cbz	r4, 8013b7e <__gethex+0xe6>
 8013b7c:	4252      	negs	r2, r2
 8013b7e:	4417      	add	r7, r2
 8013b80:	f8ca 1000 	str.w	r1, [sl]
 8013b84:	b1ed      	cbz	r5, 8013bc2 <__gethex+0x12a>
 8013b86:	f1bb 0f00 	cmp.w	fp, #0
 8013b8a:	bf0c      	ite	eq
 8013b8c:	2506      	moveq	r5, #6
 8013b8e:	2500      	movne	r5, #0
 8013b90:	4628      	mov	r0, r5
 8013b92:	b005      	add	sp, #20
 8013b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b98:	2500      	movs	r5, #0
 8013b9a:	462c      	mov	r4, r5
 8013b9c:	e7b0      	b.n	8013b00 <__gethex+0x68>
 8013b9e:	2c00      	cmp	r4, #0
 8013ba0:	d1c7      	bne.n	8013b32 <__gethex+0x9a>
 8013ba2:	4627      	mov	r7, r4
 8013ba4:	e7c7      	b.n	8013b36 <__gethex+0x9e>
 8013ba6:	464e      	mov	r6, r9
 8013ba8:	462f      	mov	r7, r5
 8013baa:	2501      	movs	r5, #1
 8013bac:	e7c3      	b.n	8013b36 <__gethex+0x9e>
 8013bae:	2400      	movs	r4, #0
 8013bb0:	1cb1      	adds	r1, r6, #2
 8013bb2:	e7cc      	b.n	8013b4e <__gethex+0xb6>
 8013bb4:	2401      	movs	r4, #1
 8013bb6:	e7fb      	b.n	8013bb0 <__gethex+0x118>
 8013bb8:	fb03 0002 	mla	r0, r3, r2, r0
 8013bbc:	e7ce      	b.n	8013b5c <__gethex+0xc4>
 8013bbe:	4631      	mov	r1, r6
 8013bc0:	e7de      	b.n	8013b80 <__gethex+0xe8>
 8013bc2:	eba6 0309 	sub.w	r3, r6, r9
 8013bc6:	3b01      	subs	r3, #1
 8013bc8:	4629      	mov	r1, r5
 8013bca:	2b07      	cmp	r3, #7
 8013bcc:	dc0a      	bgt.n	8013be4 <__gethex+0x14c>
 8013bce:	9801      	ldr	r0, [sp, #4]
 8013bd0:	f7fe f802 	bl	8011bd8 <_Balloc>
 8013bd4:	4604      	mov	r4, r0
 8013bd6:	b940      	cbnz	r0, 8013bea <__gethex+0x152>
 8013bd8:	4b5c      	ldr	r3, [pc, #368]	@ (8013d4c <__gethex+0x2b4>)
 8013bda:	4602      	mov	r2, r0
 8013bdc:	21e4      	movs	r1, #228	@ 0xe4
 8013bde:	485c      	ldr	r0, [pc, #368]	@ (8013d50 <__gethex+0x2b8>)
 8013be0:	f7fb ff38 	bl	800fa54 <__assert_func>
 8013be4:	3101      	adds	r1, #1
 8013be6:	105b      	asrs	r3, r3, #1
 8013be8:	e7ef      	b.n	8013bca <__gethex+0x132>
 8013bea:	f100 0a14 	add.w	sl, r0, #20
 8013bee:	2300      	movs	r3, #0
 8013bf0:	4655      	mov	r5, sl
 8013bf2:	469b      	mov	fp, r3
 8013bf4:	45b1      	cmp	r9, r6
 8013bf6:	d337      	bcc.n	8013c68 <__gethex+0x1d0>
 8013bf8:	f845 bb04 	str.w	fp, [r5], #4
 8013bfc:	eba5 050a 	sub.w	r5, r5, sl
 8013c00:	10ad      	asrs	r5, r5, #2
 8013c02:	6125      	str	r5, [r4, #16]
 8013c04:	4658      	mov	r0, fp
 8013c06:	f7fe f8d9 	bl	8011dbc <__hi0bits>
 8013c0a:	016d      	lsls	r5, r5, #5
 8013c0c:	f8d8 6000 	ldr.w	r6, [r8]
 8013c10:	1a2d      	subs	r5, r5, r0
 8013c12:	42b5      	cmp	r5, r6
 8013c14:	dd54      	ble.n	8013cc0 <__gethex+0x228>
 8013c16:	1bad      	subs	r5, r5, r6
 8013c18:	4629      	mov	r1, r5
 8013c1a:	4620      	mov	r0, r4
 8013c1c:	f7fe fc6a 	bl	80124f4 <__any_on>
 8013c20:	4681      	mov	r9, r0
 8013c22:	b178      	cbz	r0, 8013c44 <__gethex+0x1ac>
 8013c24:	1e6b      	subs	r3, r5, #1
 8013c26:	1159      	asrs	r1, r3, #5
 8013c28:	f003 021f 	and.w	r2, r3, #31
 8013c2c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013c30:	f04f 0901 	mov.w	r9, #1
 8013c34:	fa09 f202 	lsl.w	r2, r9, r2
 8013c38:	420a      	tst	r2, r1
 8013c3a:	d003      	beq.n	8013c44 <__gethex+0x1ac>
 8013c3c:	454b      	cmp	r3, r9
 8013c3e:	dc36      	bgt.n	8013cae <__gethex+0x216>
 8013c40:	f04f 0902 	mov.w	r9, #2
 8013c44:	4629      	mov	r1, r5
 8013c46:	4620      	mov	r0, r4
 8013c48:	f7ff febe 	bl	80139c8 <rshift>
 8013c4c:	442f      	add	r7, r5
 8013c4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013c52:	42bb      	cmp	r3, r7
 8013c54:	da42      	bge.n	8013cdc <__gethex+0x244>
 8013c56:	9801      	ldr	r0, [sp, #4]
 8013c58:	4621      	mov	r1, r4
 8013c5a:	f7fd fffd 	bl	8011c58 <_Bfree>
 8013c5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013c60:	2300      	movs	r3, #0
 8013c62:	6013      	str	r3, [r2, #0]
 8013c64:	25a3      	movs	r5, #163	@ 0xa3
 8013c66:	e793      	b.n	8013b90 <__gethex+0xf8>
 8013c68:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013c6c:	2a2e      	cmp	r2, #46	@ 0x2e
 8013c6e:	d012      	beq.n	8013c96 <__gethex+0x1fe>
 8013c70:	2b20      	cmp	r3, #32
 8013c72:	d104      	bne.n	8013c7e <__gethex+0x1e6>
 8013c74:	f845 bb04 	str.w	fp, [r5], #4
 8013c78:	f04f 0b00 	mov.w	fp, #0
 8013c7c:	465b      	mov	r3, fp
 8013c7e:	7830      	ldrb	r0, [r6, #0]
 8013c80:	9303      	str	r3, [sp, #12]
 8013c82:	f7ff fef3 	bl	8013a6c <__hexdig_fun>
 8013c86:	9b03      	ldr	r3, [sp, #12]
 8013c88:	f000 000f 	and.w	r0, r0, #15
 8013c8c:	4098      	lsls	r0, r3
 8013c8e:	ea4b 0b00 	orr.w	fp, fp, r0
 8013c92:	3304      	adds	r3, #4
 8013c94:	e7ae      	b.n	8013bf4 <__gethex+0x15c>
 8013c96:	45b1      	cmp	r9, r6
 8013c98:	d8ea      	bhi.n	8013c70 <__gethex+0x1d8>
 8013c9a:	492b      	ldr	r1, [pc, #172]	@ (8013d48 <__gethex+0x2b0>)
 8013c9c:	9303      	str	r3, [sp, #12]
 8013c9e:	2201      	movs	r2, #1
 8013ca0:	4630      	mov	r0, r6
 8013ca2:	f7ff fe3f 	bl	8013924 <strncmp>
 8013ca6:	9b03      	ldr	r3, [sp, #12]
 8013ca8:	2800      	cmp	r0, #0
 8013caa:	d1e1      	bne.n	8013c70 <__gethex+0x1d8>
 8013cac:	e7a2      	b.n	8013bf4 <__gethex+0x15c>
 8013cae:	1ea9      	subs	r1, r5, #2
 8013cb0:	4620      	mov	r0, r4
 8013cb2:	f7fe fc1f 	bl	80124f4 <__any_on>
 8013cb6:	2800      	cmp	r0, #0
 8013cb8:	d0c2      	beq.n	8013c40 <__gethex+0x1a8>
 8013cba:	f04f 0903 	mov.w	r9, #3
 8013cbe:	e7c1      	b.n	8013c44 <__gethex+0x1ac>
 8013cc0:	da09      	bge.n	8013cd6 <__gethex+0x23e>
 8013cc2:	1b75      	subs	r5, r6, r5
 8013cc4:	4621      	mov	r1, r4
 8013cc6:	9801      	ldr	r0, [sp, #4]
 8013cc8:	462a      	mov	r2, r5
 8013cca:	f7fe f9dd 	bl	8012088 <__lshift>
 8013cce:	1b7f      	subs	r7, r7, r5
 8013cd0:	4604      	mov	r4, r0
 8013cd2:	f100 0a14 	add.w	sl, r0, #20
 8013cd6:	f04f 0900 	mov.w	r9, #0
 8013cda:	e7b8      	b.n	8013c4e <__gethex+0x1b6>
 8013cdc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013ce0:	42bd      	cmp	r5, r7
 8013ce2:	dd6f      	ble.n	8013dc4 <__gethex+0x32c>
 8013ce4:	1bed      	subs	r5, r5, r7
 8013ce6:	42ae      	cmp	r6, r5
 8013ce8:	dc34      	bgt.n	8013d54 <__gethex+0x2bc>
 8013cea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013cee:	2b02      	cmp	r3, #2
 8013cf0:	d022      	beq.n	8013d38 <__gethex+0x2a0>
 8013cf2:	2b03      	cmp	r3, #3
 8013cf4:	d024      	beq.n	8013d40 <__gethex+0x2a8>
 8013cf6:	2b01      	cmp	r3, #1
 8013cf8:	d115      	bne.n	8013d26 <__gethex+0x28e>
 8013cfa:	42ae      	cmp	r6, r5
 8013cfc:	d113      	bne.n	8013d26 <__gethex+0x28e>
 8013cfe:	2e01      	cmp	r6, #1
 8013d00:	d10b      	bne.n	8013d1a <__gethex+0x282>
 8013d02:	9a02      	ldr	r2, [sp, #8]
 8013d04:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013d08:	6013      	str	r3, [r2, #0]
 8013d0a:	2301      	movs	r3, #1
 8013d0c:	6123      	str	r3, [r4, #16]
 8013d0e:	f8ca 3000 	str.w	r3, [sl]
 8013d12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d14:	2562      	movs	r5, #98	@ 0x62
 8013d16:	601c      	str	r4, [r3, #0]
 8013d18:	e73a      	b.n	8013b90 <__gethex+0xf8>
 8013d1a:	1e71      	subs	r1, r6, #1
 8013d1c:	4620      	mov	r0, r4
 8013d1e:	f7fe fbe9 	bl	80124f4 <__any_on>
 8013d22:	2800      	cmp	r0, #0
 8013d24:	d1ed      	bne.n	8013d02 <__gethex+0x26a>
 8013d26:	9801      	ldr	r0, [sp, #4]
 8013d28:	4621      	mov	r1, r4
 8013d2a:	f7fd ff95 	bl	8011c58 <_Bfree>
 8013d2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013d30:	2300      	movs	r3, #0
 8013d32:	6013      	str	r3, [r2, #0]
 8013d34:	2550      	movs	r5, #80	@ 0x50
 8013d36:	e72b      	b.n	8013b90 <__gethex+0xf8>
 8013d38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d1f3      	bne.n	8013d26 <__gethex+0x28e>
 8013d3e:	e7e0      	b.n	8013d02 <__gethex+0x26a>
 8013d40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d1dd      	bne.n	8013d02 <__gethex+0x26a>
 8013d46:	e7ee      	b.n	8013d26 <__gethex+0x28e>
 8013d48:	08014810 	.word	0x08014810
 8013d4c:	080146a5 	.word	0x080146a5
 8013d50:	08014982 	.word	0x08014982
 8013d54:	1e6f      	subs	r7, r5, #1
 8013d56:	f1b9 0f00 	cmp.w	r9, #0
 8013d5a:	d130      	bne.n	8013dbe <__gethex+0x326>
 8013d5c:	b127      	cbz	r7, 8013d68 <__gethex+0x2d0>
 8013d5e:	4639      	mov	r1, r7
 8013d60:	4620      	mov	r0, r4
 8013d62:	f7fe fbc7 	bl	80124f4 <__any_on>
 8013d66:	4681      	mov	r9, r0
 8013d68:	117a      	asrs	r2, r7, #5
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013d70:	f007 071f 	and.w	r7, r7, #31
 8013d74:	40bb      	lsls	r3, r7
 8013d76:	4213      	tst	r3, r2
 8013d78:	4629      	mov	r1, r5
 8013d7a:	4620      	mov	r0, r4
 8013d7c:	bf18      	it	ne
 8013d7e:	f049 0902 	orrne.w	r9, r9, #2
 8013d82:	f7ff fe21 	bl	80139c8 <rshift>
 8013d86:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013d8a:	1b76      	subs	r6, r6, r5
 8013d8c:	2502      	movs	r5, #2
 8013d8e:	f1b9 0f00 	cmp.w	r9, #0
 8013d92:	d047      	beq.n	8013e24 <__gethex+0x38c>
 8013d94:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013d98:	2b02      	cmp	r3, #2
 8013d9a:	d015      	beq.n	8013dc8 <__gethex+0x330>
 8013d9c:	2b03      	cmp	r3, #3
 8013d9e:	d017      	beq.n	8013dd0 <__gethex+0x338>
 8013da0:	2b01      	cmp	r3, #1
 8013da2:	d109      	bne.n	8013db8 <__gethex+0x320>
 8013da4:	f019 0f02 	tst.w	r9, #2
 8013da8:	d006      	beq.n	8013db8 <__gethex+0x320>
 8013daa:	f8da 3000 	ldr.w	r3, [sl]
 8013dae:	ea49 0903 	orr.w	r9, r9, r3
 8013db2:	f019 0f01 	tst.w	r9, #1
 8013db6:	d10e      	bne.n	8013dd6 <__gethex+0x33e>
 8013db8:	f045 0510 	orr.w	r5, r5, #16
 8013dbc:	e032      	b.n	8013e24 <__gethex+0x38c>
 8013dbe:	f04f 0901 	mov.w	r9, #1
 8013dc2:	e7d1      	b.n	8013d68 <__gethex+0x2d0>
 8013dc4:	2501      	movs	r5, #1
 8013dc6:	e7e2      	b.n	8013d8e <__gethex+0x2f6>
 8013dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013dca:	f1c3 0301 	rsb	r3, r3, #1
 8013dce:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013dd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d0f0      	beq.n	8013db8 <__gethex+0x320>
 8013dd6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013dda:	f104 0314 	add.w	r3, r4, #20
 8013dde:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013de2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013de6:	f04f 0c00 	mov.w	ip, #0
 8013dea:	4618      	mov	r0, r3
 8013dec:	f853 2b04 	ldr.w	r2, [r3], #4
 8013df0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013df4:	d01b      	beq.n	8013e2e <__gethex+0x396>
 8013df6:	3201      	adds	r2, #1
 8013df8:	6002      	str	r2, [r0, #0]
 8013dfa:	2d02      	cmp	r5, #2
 8013dfc:	f104 0314 	add.w	r3, r4, #20
 8013e00:	d13c      	bne.n	8013e7c <__gethex+0x3e4>
 8013e02:	f8d8 2000 	ldr.w	r2, [r8]
 8013e06:	3a01      	subs	r2, #1
 8013e08:	42b2      	cmp	r2, r6
 8013e0a:	d109      	bne.n	8013e20 <__gethex+0x388>
 8013e0c:	1171      	asrs	r1, r6, #5
 8013e0e:	2201      	movs	r2, #1
 8013e10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013e14:	f006 061f 	and.w	r6, r6, #31
 8013e18:	fa02 f606 	lsl.w	r6, r2, r6
 8013e1c:	421e      	tst	r6, r3
 8013e1e:	d13a      	bne.n	8013e96 <__gethex+0x3fe>
 8013e20:	f045 0520 	orr.w	r5, r5, #32
 8013e24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013e26:	601c      	str	r4, [r3, #0]
 8013e28:	9b02      	ldr	r3, [sp, #8]
 8013e2a:	601f      	str	r7, [r3, #0]
 8013e2c:	e6b0      	b.n	8013b90 <__gethex+0xf8>
 8013e2e:	4299      	cmp	r1, r3
 8013e30:	f843 cc04 	str.w	ip, [r3, #-4]
 8013e34:	d8d9      	bhi.n	8013dea <__gethex+0x352>
 8013e36:	68a3      	ldr	r3, [r4, #8]
 8013e38:	459b      	cmp	fp, r3
 8013e3a:	db17      	blt.n	8013e6c <__gethex+0x3d4>
 8013e3c:	6861      	ldr	r1, [r4, #4]
 8013e3e:	9801      	ldr	r0, [sp, #4]
 8013e40:	3101      	adds	r1, #1
 8013e42:	f7fd fec9 	bl	8011bd8 <_Balloc>
 8013e46:	4681      	mov	r9, r0
 8013e48:	b918      	cbnz	r0, 8013e52 <__gethex+0x3ba>
 8013e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8013eb4 <__gethex+0x41c>)
 8013e4c:	4602      	mov	r2, r0
 8013e4e:	2184      	movs	r1, #132	@ 0x84
 8013e50:	e6c5      	b.n	8013bde <__gethex+0x146>
 8013e52:	6922      	ldr	r2, [r4, #16]
 8013e54:	3202      	adds	r2, #2
 8013e56:	f104 010c 	add.w	r1, r4, #12
 8013e5a:	0092      	lsls	r2, r2, #2
 8013e5c:	300c      	adds	r0, #12
 8013e5e:	f7fd f87c 	bl	8010f5a <memcpy>
 8013e62:	4621      	mov	r1, r4
 8013e64:	9801      	ldr	r0, [sp, #4]
 8013e66:	f7fd fef7 	bl	8011c58 <_Bfree>
 8013e6a:	464c      	mov	r4, r9
 8013e6c:	6923      	ldr	r3, [r4, #16]
 8013e6e:	1c5a      	adds	r2, r3, #1
 8013e70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013e74:	6122      	str	r2, [r4, #16]
 8013e76:	2201      	movs	r2, #1
 8013e78:	615a      	str	r2, [r3, #20]
 8013e7a:	e7be      	b.n	8013dfa <__gethex+0x362>
 8013e7c:	6922      	ldr	r2, [r4, #16]
 8013e7e:	455a      	cmp	r2, fp
 8013e80:	dd0b      	ble.n	8013e9a <__gethex+0x402>
 8013e82:	2101      	movs	r1, #1
 8013e84:	4620      	mov	r0, r4
 8013e86:	f7ff fd9f 	bl	80139c8 <rshift>
 8013e8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013e8e:	3701      	adds	r7, #1
 8013e90:	42bb      	cmp	r3, r7
 8013e92:	f6ff aee0 	blt.w	8013c56 <__gethex+0x1be>
 8013e96:	2501      	movs	r5, #1
 8013e98:	e7c2      	b.n	8013e20 <__gethex+0x388>
 8013e9a:	f016 061f 	ands.w	r6, r6, #31
 8013e9e:	d0fa      	beq.n	8013e96 <__gethex+0x3fe>
 8013ea0:	4453      	add	r3, sl
 8013ea2:	f1c6 0620 	rsb	r6, r6, #32
 8013ea6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013eaa:	f7fd ff87 	bl	8011dbc <__hi0bits>
 8013eae:	42b0      	cmp	r0, r6
 8013eb0:	dbe7      	blt.n	8013e82 <__gethex+0x3ea>
 8013eb2:	e7f0      	b.n	8013e96 <__gethex+0x3fe>
 8013eb4:	080146a5 	.word	0x080146a5

08013eb8 <L_shift>:
 8013eb8:	f1c2 0208 	rsb	r2, r2, #8
 8013ebc:	0092      	lsls	r2, r2, #2
 8013ebe:	b570      	push	{r4, r5, r6, lr}
 8013ec0:	f1c2 0620 	rsb	r6, r2, #32
 8013ec4:	6843      	ldr	r3, [r0, #4]
 8013ec6:	6804      	ldr	r4, [r0, #0]
 8013ec8:	fa03 f506 	lsl.w	r5, r3, r6
 8013ecc:	432c      	orrs	r4, r5
 8013ece:	40d3      	lsrs	r3, r2
 8013ed0:	6004      	str	r4, [r0, #0]
 8013ed2:	f840 3f04 	str.w	r3, [r0, #4]!
 8013ed6:	4288      	cmp	r0, r1
 8013ed8:	d3f4      	bcc.n	8013ec4 <L_shift+0xc>
 8013eda:	bd70      	pop	{r4, r5, r6, pc}

08013edc <__match>:
 8013edc:	b530      	push	{r4, r5, lr}
 8013ede:	6803      	ldr	r3, [r0, #0]
 8013ee0:	3301      	adds	r3, #1
 8013ee2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013ee6:	b914      	cbnz	r4, 8013eee <__match+0x12>
 8013ee8:	6003      	str	r3, [r0, #0]
 8013eea:	2001      	movs	r0, #1
 8013eec:	bd30      	pop	{r4, r5, pc}
 8013eee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013ef2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8013ef6:	2d19      	cmp	r5, #25
 8013ef8:	bf98      	it	ls
 8013efa:	3220      	addls	r2, #32
 8013efc:	42a2      	cmp	r2, r4
 8013efe:	d0f0      	beq.n	8013ee2 <__match+0x6>
 8013f00:	2000      	movs	r0, #0
 8013f02:	e7f3      	b.n	8013eec <__match+0x10>

08013f04 <__hexnan>:
 8013f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f08:	680b      	ldr	r3, [r1, #0]
 8013f0a:	6801      	ldr	r1, [r0, #0]
 8013f0c:	115e      	asrs	r6, r3, #5
 8013f0e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013f12:	f013 031f 	ands.w	r3, r3, #31
 8013f16:	b087      	sub	sp, #28
 8013f18:	bf18      	it	ne
 8013f1a:	3604      	addne	r6, #4
 8013f1c:	2500      	movs	r5, #0
 8013f1e:	1f37      	subs	r7, r6, #4
 8013f20:	4682      	mov	sl, r0
 8013f22:	4690      	mov	r8, r2
 8013f24:	9301      	str	r3, [sp, #4]
 8013f26:	f846 5c04 	str.w	r5, [r6, #-4]
 8013f2a:	46b9      	mov	r9, r7
 8013f2c:	463c      	mov	r4, r7
 8013f2e:	9502      	str	r5, [sp, #8]
 8013f30:	46ab      	mov	fp, r5
 8013f32:	784a      	ldrb	r2, [r1, #1]
 8013f34:	1c4b      	adds	r3, r1, #1
 8013f36:	9303      	str	r3, [sp, #12]
 8013f38:	b342      	cbz	r2, 8013f8c <__hexnan+0x88>
 8013f3a:	4610      	mov	r0, r2
 8013f3c:	9105      	str	r1, [sp, #20]
 8013f3e:	9204      	str	r2, [sp, #16]
 8013f40:	f7ff fd94 	bl	8013a6c <__hexdig_fun>
 8013f44:	2800      	cmp	r0, #0
 8013f46:	d151      	bne.n	8013fec <__hexnan+0xe8>
 8013f48:	9a04      	ldr	r2, [sp, #16]
 8013f4a:	9905      	ldr	r1, [sp, #20]
 8013f4c:	2a20      	cmp	r2, #32
 8013f4e:	d818      	bhi.n	8013f82 <__hexnan+0x7e>
 8013f50:	9b02      	ldr	r3, [sp, #8]
 8013f52:	459b      	cmp	fp, r3
 8013f54:	dd13      	ble.n	8013f7e <__hexnan+0x7a>
 8013f56:	454c      	cmp	r4, r9
 8013f58:	d206      	bcs.n	8013f68 <__hexnan+0x64>
 8013f5a:	2d07      	cmp	r5, #7
 8013f5c:	dc04      	bgt.n	8013f68 <__hexnan+0x64>
 8013f5e:	462a      	mov	r2, r5
 8013f60:	4649      	mov	r1, r9
 8013f62:	4620      	mov	r0, r4
 8013f64:	f7ff ffa8 	bl	8013eb8 <L_shift>
 8013f68:	4544      	cmp	r4, r8
 8013f6a:	d952      	bls.n	8014012 <__hexnan+0x10e>
 8013f6c:	2300      	movs	r3, #0
 8013f6e:	f1a4 0904 	sub.w	r9, r4, #4
 8013f72:	f844 3c04 	str.w	r3, [r4, #-4]
 8013f76:	f8cd b008 	str.w	fp, [sp, #8]
 8013f7a:	464c      	mov	r4, r9
 8013f7c:	461d      	mov	r5, r3
 8013f7e:	9903      	ldr	r1, [sp, #12]
 8013f80:	e7d7      	b.n	8013f32 <__hexnan+0x2e>
 8013f82:	2a29      	cmp	r2, #41	@ 0x29
 8013f84:	d157      	bne.n	8014036 <__hexnan+0x132>
 8013f86:	3102      	adds	r1, #2
 8013f88:	f8ca 1000 	str.w	r1, [sl]
 8013f8c:	f1bb 0f00 	cmp.w	fp, #0
 8013f90:	d051      	beq.n	8014036 <__hexnan+0x132>
 8013f92:	454c      	cmp	r4, r9
 8013f94:	d206      	bcs.n	8013fa4 <__hexnan+0xa0>
 8013f96:	2d07      	cmp	r5, #7
 8013f98:	dc04      	bgt.n	8013fa4 <__hexnan+0xa0>
 8013f9a:	462a      	mov	r2, r5
 8013f9c:	4649      	mov	r1, r9
 8013f9e:	4620      	mov	r0, r4
 8013fa0:	f7ff ff8a 	bl	8013eb8 <L_shift>
 8013fa4:	4544      	cmp	r4, r8
 8013fa6:	d936      	bls.n	8014016 <__hexnan+0x112>
 8013fa8:	f1a8 0204 	sub.w	r2, r8, #4
 8013fac:	4623      	mov	r3, r4
 8013fae:	f853 1b04 	ldr.w	r1, [r3], #4
 8013fb2:	f842 1f04 	str.w	r1, [r2, #4]!
 8013fb6:	429f      	cmp	r7, r3
 8013fb8:	d2f9      	bcs.n	8013fae <__hexnan+0xaa>
 8013fba:	1b3b      	subs	r3, r7, r4
 8013fbc:	f023 0303 	bic.w	r3, r3, #3
 8013fc0:	3304      	adds	r3, #4
 8013fc2:	3401      	adds	r4, #1
 8013fc4:	3e03      	subs	r6, #3
 8013fc6:	42b4      	cmp	r4, r6
 8013fc8:	bf88      	it	hi
 8013fca:	2304      	movhi	r3, #4
 8013fcc:	4443      	add	r3, r8
 8013fce:	2200      	movs	r2, #0
 8013fd0:	f843 2b04 	str.w	r2, [r3], #4
 8013fd4:	429f      	cmp	r7, r3
 8013fd6:	d2fb      	bcs.n	8013fd0 <__hexnan+0xcc>
 8013fd8:	683b      	ldr	r3, [r7, #0]
 8013fda:	b91b      	cbnz	r3, 8013fe4 <__hexnan+0xe0>
 8013fdc:	4547      	cmp	r7, r8
 8013fde:	d128      	bne.n	8014032 <__hexnan+0x12e>
 8013fe0:	2301      	movs	r3, #1
 8013fe2:	603b      	str	r3, [r7, #0]
 8013fe4:	2005      	movs	r0, #5
 8013fe6:	b007      	add	sp, #28
 8013fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fec:	3501      	adds	r5, #1
 8013fee:	2d08      	cmp	r5, #8
 8013ff0:	f10b 0b01 	add.w	fp, fp, #1
 8013ff4:	dd06      	ble.n	8014004 <__hexnan+0x100>
 8013ff6:	4544      	cmp	r4, r8
 8013ff8:	d9c1      	bls.n	8013f7e <__hexnan+0x7a>
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	f844 3c04 	str.w	r3, [r4, #-4]
 8014000:	2501      	movs	r5, #1
 8014002:	3c04      	subs	r4, #4
 8014004:	6822      	ldr	r2, [r4, #0]
 8014006:	f000 000f 	and.w	r0, r0, #15
 801400a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801400e:	6020      	str	r0, [r4, #0]
 8014010:	e7b5      	b.n	8013f7e <__hexnan+0x7a>
 8014012:	2508      	movs	r5, #8
 8014014:	e7b3      	b.n	8013f7e <__hexnan+0x7a>
 8014016:	9b01      	ldr	r3, [sp, #4]
 8014018:	2b00      	cmp	r3, #0
 801401a:	d0dd      	beq.n	8013fd8 <__hexnan+0xd4>
 801401c:	f1c3 0320 	rsb	r3, r3, #32
 8014020:	f04f 32ff 	mov.w	r2, #4294967295
 8014024:	40da      	lsrs	r2, r3
 8014026:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801402a:	4013      	ands	r3, r2
 801402c:	f846 3c04 	str.w	r3, [r6, #-4]
 8014030:	e7d2      	b.n	8013fd8 <__hexnan+0xd4>
 8014032:	3f04      	subs	r7, #4
 8014034:	e7d0      	b.n	8013fd8 <__hexnan+0xd4>
 8014036:	2004      	movs	r0, #4
 8014038:	e7d5      	b.n	8013fe6 <__hexnan+0xe2>

0801403a <__ascii_mbtowc>:
 801403a:	b082      	sub	sp, #8
 801403c:	b901      	cbnz	r1, 8014040 <__ascii_mbtowc+0x6>
 801403e:	a901      	add	r1, sp, #4
 8014040:	b142      	cbz	r2, 8014054 <__ascii_mbtowc+0x1a>
 8014042:	b14b      	cbz	r3, 8014058 <__ascii_mbtowc+0x1e>
 8014044:	7813      	ldrb	r3, [r2, #0]
 8014046:	600b      	str	r3, [r1, #0]
 8014048:	7812      	ldrb	r2, [r2, #0]
 801404a:	1e10      	subs	r0, r2, #0
 801404c:	bf18      	it	ne
 801404e:	2001      	movne	r0, #1
 8014050:	b002      	add	sp, #8
 8014052:	4770      	bx	lr
 8014054:	4610      	mov	r0, r2
 8014056:	e7fb      	b.n	8014050 <__ascii_mbtowc+0x16>
 8014058:	f06f 0001 	mvn.w	r0, #1
 801405c:	e7f8      	b.n	8014050 <__ascii_mbtowc+0x16>

0801405e <_realloc_r>:
 801405e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014062:	4680      	mov	r8, r0
 8014064:	4615      	mov	r5, r2
 8014066:	460c      	mov	r4, r1
 8014068:	b921      	cbnz	r1, 8014074 <_realloc_r+0x16>
 801406a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801406e:	4611      	mov	r1, r2
 8014070:	f7fb bd40 	b.w	800faf4 <_malloc_r>
 8014074:	b92a      	cbnz	r2, 8014082 <_realloc_r+0x24>
 8014076:	f7fd fd65 	bl	8011b44 <_free_r>
 801407a:	2400      	movs	r4, #0
 801407c:	4620      	mov	r0, r4
 801407e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014082:	f000 f827 	bl	80140d4 <_malloc_usable_size_r>
 8014086:	4285      	cmp	r5, r0
 8014088:	4606      	mov	r6, r0
 801408a:	d802      	bhi.n	8014092 <_realloc_r+0x34>
 801408c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8014090:	d8f4      	bhi.n	801407c <_realloc_r+0x1e>
 8014092:	4629      	mov	r1, r5
 8014094:	4640      	mov	r0, r8
 8014096:	f7fb fd2d 	bl	800faf4 <_malloc_r>
 801409a:	4607      	mov	r7, r0
 801409c:	2800      	cmp	r0, #0
 801409e:	d0ec      	beq.n	801407a <_realloc_r+0x1c>
 80140a0:	42b5      	cmp	r5, r6
 80140a2:	462a      	mov	r2, r5
 80140a4:	4621      	mov	r1, r4
 80140a6:	bf28      	it	cs
 80140a8:	4632      	movcs	r2, r6
 80140aa:	f7fc ff56 	bl	8010f5a <memcpy>
 80140ae:	4621      	mov	r1, r4
 80140b0:	4640      	mov	r0, r8
 80140b2:	f7fd fd47 	bl	8011b44 <_free_r>
 80140b6:	463c      	mov	r4, r7
 80140b8:	e7e0      	b.n	801407c <_realloc_r+0x1e>

080140ba <__ascii_wctomb>:
 80140ba:	4603      	mov	r3, r0
 80140bc:	4608      	mov	r0, r1
 80140be:	b141      	cbz	r1, 80140d2 <__ascii_wctomb+0x18>
 80140c0:	2aff      	cmp	r2, #255	@ 0xff
 80140c2:	d904      	bls.n	80140ce <__ascii_wctomb+0x14>
 80140c4:	228a      	movs	r2, #138	@ 0x8a
 80140c6:	601a      	str	r2, [r3, #0]
 80140c8:	f04f 30ff 	mov.w	r0, #4294967295
 80140cc:	4770      	bx	lr
 80140ce:	700a      	strb	r2, [r1, #0]
 80140d0:	2001      	movs	r0, #1
 80140d2:	4770      	bx	lr

080140d4 <_malloc_usable_size_r>:
 80140d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80140d8:	1f18      	subs	r0, r3, #4
 80140da:	2b00      	cmp	r3, #0
 80140dc:	bfbc      	itt	lt
 80140de:	580b      	ldrlt	r3, [r1, r0]
 80140e0:	18c0      	addlt	r0, r0, r3
 80140e2:	4770      	bx	lr

080140e4 <_init>:
 80140e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140e6:	bf00      	nop
 80140e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140ea:	bc08      	pop	{r3}
 80140ec:	469e      	mov	lr, r3
 80140ee:	4770      	bx	lr

080140f0 <_fini>:
 80140f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140f2:	bf00      	nop
 80140f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140f6:	bc08      	pop	{r3}
 80140f8:	469e      	mov	lr, r3
 80140fa:	4770      	bx	lr
