{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558040711692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558040711698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 17:05:11 2019 " "Processing started: Thu May 16 17:05:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558040711698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040711698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040711699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558040714322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558040714322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm " "Found entity 1: on_chip_fsm" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_irq_mapper " "Found entity 1: on_chip_fsm_irq_mapper" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0 " "Found entity 1: on_chip_fsm_mm_interconnect_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: on_chip_fsm_mm_interconnect_0_avalon_st_adapter" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_mux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_mux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726538 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_mux " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_mux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_demux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_demux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_demux " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_demux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_mux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_mux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_mux " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_mux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_demux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_demux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_demux " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_demux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_003_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_003_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726578 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router_003 " "Found entity 2: on_chip_fsm_mm_interconnect_0_router_003" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_002_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_002_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726584 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router_002 " "Found entity 2: on_chip_fsm_mm_interconnect_0_router_002" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_001_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_001_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726590 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router_001 " "Found entity 2: on_chip_fsm_mm_interconnect_0_router_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726596 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router " "Found entity 2: on_chip_fsm_mm_interconnect_0_router" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_sysid_qsys_0 " "Found entity 1: on_chip_fsm_sysid_qsys_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_otg_hpi_data " "Found entity 1: on_chip_fsm_otg_hpi_data" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_otg_hpi_address " "Found entity 1: on_chip_fsm_otg_hpi_address" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_onchip_memory2_0 " "Found entity 1: on_chip_fsm_onchip_memory2_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0 " "Found entity 1: on_chip_fsm_nios2_gen2_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "6 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "7 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "8 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "9 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "10 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "11 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "12 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "13 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "14 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "15 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "16 on_chip_fsm_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: on_chip_fsm_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "17 on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "18 on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "19 on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "20 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""} { "Info" "ISGN_ENTITY_NAME" "21 on_chip_fsm_nios2_gen2_0_cpu " "Found entity 21: on_chip_fsm_nios2_gen2_0_cpu" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_test_bench " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_test_bench" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mouse_x " "Found entity 1: on_chip_fsm_mouse_x" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_jtag_uart_0_sim_scfifo_w " "Found entity 1: on_chip_fsm_jtag_uart_0_sim_scfifo_w" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726747 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_jtag_uart_0_scfifo_w " "Found entity 2: on_chip_fsm_jtag_uart_0_scfifo_w" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726747 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_fsm_jtag_uart_0_sim_scfifo_r " "Found entity 3: on_chip_fsm_jtag_uart_0_sim_scfifo_r" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726747 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_fsm_jtag_uart_0_scfifo_r " "Found entity 4: on_chip_fsm_jtag_uart_0_scfifo_r" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726747 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_fsm_jtag_uart_0 " "Found entity 5: on_chip_fsm_jtag_uart_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_calibrate_start " "Found entity 1: on_chip_fsm_calibrate_start" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_blue " "Found entity 1: on_chip_fsm_blue" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tlxw tlxw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Tlxw\" differs only in case from object \"tlxw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Brxw brxw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Brxw\" differs only in case from object \"brxw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tlyw tlyw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Tlyw\" differs only in case from object \"tlyw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Bryw bryw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Bryw\" differs only in case from object \"bryw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726773 ""} { "Info" "ISGN_ENTITY_NAME" "2 register12 " "Found entity 2: register12" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio " "Found entity 1: on_chip_with_keyboard_pio" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_irq_mapper " "Found entity 1: on_chip_with_keyboard_pio_irq_mapper" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726855 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_003_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_003_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726908 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router_003 " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_003" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_002_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_002_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726916 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router_002 " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_002" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_001_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_001_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726925 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router_001 " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558040726928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726933 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_sysid_qsys_0 " "Found entity 1: on_chip_with_keyboard_pio_sysid_qsys_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_otg_hpi_data " "Found entity 1: on_chip_with_keyboard_pio_otg_hpi_data" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040726996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040726996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_otg_hpi_address " "Found entity 1: on_chip_with_keyboard_pio_otg_hpi_address" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_onchip_memory2_0 " "Found entity 1: on_chip_with_keyboard_pio_onchip_memory2_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0 " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "6 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "7 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "8 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "9 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "10 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "11 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "12 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "13 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "14 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "15 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "16 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "17 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "18 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "19 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "20 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""} { "Info" "ISGN_ENTITY_NAME" "21 on_chip_with_keyboard_pio_nios2_gen2_0_cpu " "Found entity 21: on_chip_with_keyboard_pio_nios2_gen2_0_cpu" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mouse_x " "Found entity 1: on_chip_with_keyboard_pio_mouse_x" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mouse_click " "Found entity 1: on_chip_with_keyboard_pio_mouse_click" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_w " "Found entity 1: on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_w" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727149 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_jtag_uart_0_scfifo_w " "Found entity 2: on_chip_with_keyboard_pio_jtag_uart_0_scfifo_w" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727149 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_r " "Found entity 3: on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_r" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727149 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_with_keyboard_pio_jtag_uart_0_scfifo_r " "Found entity 4: on_chip_with_keyboard_pio_jtag_uart_0_scfifo_r" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727149 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_with_keyboard_pio_jtag_uart_0 " "Found entity 5: on_chip_with_keyboard_pio_jtag_uart_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_blue " "Found entity 1: on_chip_with_keyboard_pio_blue" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(51) " "Verilog HDL warning at hpi_io_intf.sv(51): extended using \"x\" or \"z\"" {  } { { "usb_nios_ball/hpi_io_intf.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/hpi_io_intf.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558040727161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "usb_nios_ball/hpi_io_intf.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/hpi_io_intf.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "usb_nios_ball/ball.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_color_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_color_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_color_out " "Found entity 1: vga_color_out" {  } { { "vga_color_out.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/vga_color_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_CCD.v(276) " "Verilog HDL warning at DE2_CCD.v(276): extended using \"x\" or \"z\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 276 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558040727203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_CCD.v(277) " "Verilog HDL warning at DE2_CCD.v(277): extended using \"x\" or \"z\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 277 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558040727203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_CCD.v(278) " "Verilog HDL warning at DE2_CCD.v(278): extended using \"x\" or \"z\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 278 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558040727204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_CCD.v(279) " "Verilog HDL warning at DE2_CCD.v(279): extended using \"x\" or \"z\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 279 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558040727204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Reset_Delay.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727302 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/RAW2RGB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Line_Buffer " "Found entity 1: my_Line_Buffer" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Stack_RAM " "Found entity 1: my_Stack_RAM" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_RD_FIFO " "Found entity 1: my_Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_WR_FIFO " "Found entity 1: my_Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL " "Found entity 1: my_Sdram_PLL" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(40) " "Verilog HDL Expression warning at color_mapper.sv(40): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(41) " "Verilog HDL Expression warning at color_mapper.sv(41): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(42) " "Verilog HDL Expression warning at color_mapper.sv(42): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(47) " "Verilog HDL Expression warning at color_mapper.sv(47): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(54) " "Verilog HDL Expression warning at color_mapper.sv(54): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(55) " "Verilog HDL Expression warning at color_mapper.sv(55): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(63) " "Verilog HDL Expression warning at color_mapper.sv(63): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(69) " "Verilog HDL Expression warning at color_mapper.sv(69): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558040727450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/tracker.sv 3 3 " "Found 3 design units, including 3 entities, in source file usb_nios_ball/tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tracker " "Found entity 1: tracker" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727484 ""} { "Info" "ISGN_ENTITY_NAME" "2 threshold_checker " "Found entity 2: threshold_checker" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727484 ""} { "Info" "ISGN_ENTITY_NAME" "3 register10 " "Found entity 3: register10" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040727484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040727484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_DQ DE2_CCD.v(148) " "Verilog HDL Implicit Net warning at DE2_CCD.v(148): created implicit net for \"SRAM_DQ\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040727485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(75) " "Verilog HDL Instantiation warning at Mirror_Col.v(75): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558040727564 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(83) " "Verilog HDL Instantiation warning at Mirror_Col.v(83): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558040727564 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(91) " "Verilog HDL Instantiation warning at Mirror_Col.v(91): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558040727564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558040728312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_DQ DE2_CCD.v(148) " "Verilog HDL or VHDL warning at DE2_CCD.v(148): object \"SRAM_DQ\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558040728375 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midX DE2_CCD.v(201) " "Verilog HDL or VHDL warning at DE2_CCD.v(201): object \"midX\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558040728375 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midY DE2_CCD.v(201) " "Verilog HDL or VHDL warning at DE2_CCD.v(201): object \"midY\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558040728376 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.v(148) " "Verilog HDL assignment warning at DE2_CCD.v(148): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040728376 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] DE2_CCD.v(105) " "Output port \"LEDG\[8\]\" at DE2_CCD.v(105) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558040728387 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4..3\] DE2_CCD.v(105) " "Output port \"LEDG\[4..3\]\" at DE2_CCD.v(105) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558040728387 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(133) " "Output port \"I2C_SCLK\" at DE2_CCD.v(133) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558040728387 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT_8.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm on_chip_fsm:soc " "Elaborating entity \"on_chip_fsm\" for hierarchy \"on_chip_fsm:soc\"" {  } { { "DE2_CCD.v" "soc" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_blue on_chip_fsm:soc\|on_chip_fsm_blue:blue " "Elaborating entity \"on_chip_fsm_blue\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_blue:blue\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "blue" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_calibrate_start on_chip_fsm:soc\|on_chip_fsm_calibrate_start:calibrate_start " "Elaborating entity \"on_chip_fsm_calibrate_start\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_calibrate_start:calibrate_start\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "calibrate_start" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_jtag_uart_0 on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"on_chip_fsm_jtag_uart_0\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "jtag_uart_0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_jtag_uart_0_scfifo_w on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w " "Elaborating entity \"on_chip_fsm_jtag_uart_0_scfifo_w\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "the_on_chip_fsm_jtag_uart_0_scfifo_w" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040728895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "wfifo" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040729631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040729654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040729686 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040729686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040729857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040729857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040729863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040729907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040729907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040729914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040729959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040729959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040729969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040730050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040730050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040730063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040730286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040730286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040730296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040730463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040730463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040730472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_jtag_uart_0_scfifo_r on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r " "Elaborating entity \"on_chip_fsm_jtag_uart_0_scfifo_r\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "the_on_chip_fsm_jtag_uart_0_scfifo_r" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040730521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "on_chip_fsm_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040731070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040731108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040731108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040731108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040731108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040731108 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040731108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040732902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mouse_x on_chip_fsm:soc\|on_chip_fsm_mouse_x:mouse_x " "Elaborating entity \"on_chip_fsm_mouse_x\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mouse_x:mouse_x\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "mouse_x" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0 on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"on_chip_fsm_nios2_gen2_0\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "nios2_gen2_0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" "cpu" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_test_bench on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_test_bench:the_on_chip_fsm_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_test_bench\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_test_bench:the_on_chip_fsm_nios2_gen2_0_cpu_test_bench\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "on_chip_fsm_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733609 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040733609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040733688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040733688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "on_chip_fsm_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040733994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040733994 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040733994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode:on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode:on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040734660 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040734660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040734739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040734739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040734902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735052 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040735052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_nios2_gen2_0:nios2_gen2_0\|on_chip_fsm_nios2_gen2_0_cpu:cpu\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_onchip_memory2_0 on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"on_chip_fsm_onchip_memory2_0\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "onchip_memory2_0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25600 " "Parameter \"maximum_depth\" = \"25600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25600 " "Parameter \"numwords_a\" = \"25600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040735205 ""}  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040735205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndd1 " "Found entity 1: altsyncram_ndd1" {  } { { "db/altsyncram_ndd1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040735295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040735295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndd1 on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated " "Elaborating entity \"altsyncram_ndd1\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040735458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040735458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_ndd1.tdf" "decode3" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040735584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040735584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_ndd1.tdf" "mux2" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_otg_hpi_address on_chip_fsm:soc\|on_chip_fsm_otg_hpi_address:otg_hpi_address " "Elaborating entity \"on_chip_fsm_otg_hpi_address\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_otg_hpi_address:otg_hpi_address\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "otg_hpi_address" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_otg_hpi_data on_chip_fsm:soc\|on_chip_fsm_otg_hpi_data:otg_hpi_data " "Elaborating entity \"on_chip_fsm_otg_hpi_data\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_otg_hpi_data:otg_hpi_data\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "otg_hpi_data" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_sysid_qsys_0 on_chip_fsm:soc\|on_chip_fsm_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"on_chip_fsm_sysid_qsys_0\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_sysid_qsys_0:sysid_qsys_0\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "sysid_qsys_0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "mm_interconnect_0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040735722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_address_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_address_s1_translator\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "otg_hpi_address_s1_translator" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router:router " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router:router\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "router" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040736976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_default_decode on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router:router\|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_default_decode\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router:router\|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_001 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_001\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_001:router_001\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "router_001" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_001_default_decode on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_001:router_001\|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_001_default_decode\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_001:router_001\|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_002 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_002\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_002:router_002\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "router_002" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_002_default_decode on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_002:router_002\|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_002_default_decode\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_002:router_002\|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_003 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_003\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_003:router_003\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "router_003" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_router_003_default_decode on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_003:router_003\|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_router_003_default_decode\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_router_003:router_003\|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_cmd_demux on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_cmd_demux\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_cmd_demux_001 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_cmd_demux_001\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_cmd_mux on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_cmd_mux\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_cmd_mux_001 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_cmd_mux_001\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 5703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_rsp_demux on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_rsp_demux\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 6021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_rsp_demux_001 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_rsp_demux_001\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_rsp_mux on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_rsp_mux\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 6470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040737986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_rsp_mux_001 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_rsp_mux_001\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 6499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_avalon_st_adapter on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 6528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_mm_interconnect_0:mm_interconnect_0\|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_chip_fsm_irq_mapper on_chip_fsm:soc\|on_chip_fsm_irq_mapper:irq_mapper " "Elaborating entity \"on_chip_fsm_irq_mapper\" for hierarchy \"on_chip_fsm:soc\|on_chip_fsm_irq_mapper:irq_mapper\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "irq_mapper" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller on_chip_fsm:soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"on_chip_fsm:soc\|altera_reset_controller:rst_controller\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "rst_controller" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer on_chip_fsm:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"on_chip_fsm:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer on_chip_fsm:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"on_chip_fsm:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller on_chip_fsm:soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"on_chip_fsm:soc\|altera_reset_controller:rst_controller_001\"" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "rst_controller_001" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm\"" {  } { { "DE2_CCD.v" "fsm" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register12 register12:topLeftX " "Elaborating entity \"register12\" for hierarchy \"register12:topLeftX\"" {  } { { "DE2_CCD.v" "topLeftX" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "DE2_CCD.v" "hpi_io_inst" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "DE2_CCD.v" "cm" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:b " "Elaborating entity \"ball\" for hierarchy \"ball:b\"" {  } { { "DE2_CCD.v" "b" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tracker tracker:track " "Elaborating entity \"tracker\" for hierarchy \"tracker:track\"" {  } { { "DE2_CCD.v" "track" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738499 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "writeT tracker.sv(24) " "Output port \"writeT\" at tracker.sv(24) has no driver" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558040738502 "|DE2_CCD|tracker:track"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "writeB tracker.sv(24) " "Output port \"writeB\" at tracker.sv(24) has no driver" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558040738502 "|DE2_CCD|tracker:track"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold_checker threshold_checker:tc " "Elaborating entity \"threshold_checker\" for hierarchy \"threshold_checker:tc\"" {  } { { "DE2_CCD.v" "tc" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray VGA_Controller.v(85) " "Verilog HDL or VHDL warning at VGA_Controller.v(85): object \"gray\" assigned a value but never read" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558040738576 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 VGA_Controller.v(88) " "Verilog HDL assignment warning at VGA_Controller.v(88): truncated value with size 12 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738576 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(90) " "Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738577 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(93) " "Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738577 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(96) " "Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738577 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(127) " "Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738577 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(153) " "Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738578 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(40) " "Verilog HDL assignment warning at Reset_Delay.v(40): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Reset_Delay.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738607 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(92) " "Verilog HDL assignment warning at CCD_Capture.v(92): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738631 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(96) " "Verilog HDL assignment warning at CCD_Capture.v(96): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040738631 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Line_Buffer RAW2RGB:u4\|my_Line_Buffer:u0 " "Elaborating entity \"my_Line_Buffer\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/RAW2RGB.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040738957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040738957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040738957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040738957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040738957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040738957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040738957 ""}  } { { "my_Line_Buffer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040738957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1uv " "Found entity 1: shift_taps_1uv" {  } { { "db/shift_taps_1uv.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040739060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1uv RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated " "Elaborating entity \"shift_taps_1uv\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jma1 " "Found entity 1: altsyncram_jma1" {  } { { "db/altsyncram_jma1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_jma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040739143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jma1 RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2 " "Elaborating entity \"altsyncram_jma1\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2\"" {  } { { "db/shift_taps_1uv.tdf" "altsyncram2" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_lvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040739233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_1uv.tdf" "cntr1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_8ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040739326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_lvf.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(546) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(546): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040739382 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739386 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739386 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR3_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739386 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR4_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739386 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739387 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739387 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD3_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739387 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD4_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040739387 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739403 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739403 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739403 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739403 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739404 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739405 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739406 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739407 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739408 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739409 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739410 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739411 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739412 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739413 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739414 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739415 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739416 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739417 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739418 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040739418 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1 " "Elaborating entity \"my_Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "altpll_component" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040739905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -6000 " "Parameter \"clk1_phase_shift\" = \"-6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040739905 ""}  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040739905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL_altpll " "Found entity 1: my_Sdram_PLL_altpll" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/my_sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040740012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040740012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL_altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated " "Elaborating entity \"my_Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040740228 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040740228 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040740229 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740260 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040740263 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040740263 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558040740263 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040740295 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_WR_FIFO Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"my_Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040740925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040740925 ""}  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040740925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_klp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_klp1 " "Found entity 1: dcfifo_klp1" {  } { { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_klp1 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated " "Elaborating entity \"dcfifo_klp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g1p" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "wrptr_g1p" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr81 " "Found entity 1: altsyncram_lr81" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lr81 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram " "Elaborating entity \"altsyncram_lr81\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\"" {  } { { "db/dcfifo_klp1.tdf" "fifo_ram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_brp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_dgwp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_klp1.tdf" "ws_dgrp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040741962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040741962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_klp1.tdf" "rdempty_eq_comp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040741973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_RD_FIFO Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"my_Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040743951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040744294 ""}  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040744294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ssp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ssp1 " "Found entity 1: dcfifo_ssp1" {  } { { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040744394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040744394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ssp1 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated " "Elaborating entity \"dcfifo_ssp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040744452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040744452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040744602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040744602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g1p" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040744714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040744714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "wrptr_g1p" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5u81 " "Found entity 1: altsyncram_5u81" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040744846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040744846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5u81 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram " "Elaborating entity \"altsyncram_5u81\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\"" {  } { { "db/dcfifo_ssp1.tdf" "fifo_ram" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040744926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040744926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_brp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040744937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040745063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040745063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_dgwp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040745076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040745133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040745133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040745152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040745234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040745234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ssp1.tdf" "ws_dgrp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040745245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040745290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040745290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040745309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040745393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040745393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ssp1.tdf" "rdempty_eq_comp" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040745406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(61) " "Verilog HDL assignment warning at I2C_CCD_Config.v(61): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040747198 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(109) " "Verilog HDL assignment warning at I2C_CCD_Config.v(109): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040747198 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040747226 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040747226 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558040747226 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Stack_RAM Mirror_Col:u8\|my_Stack_RAM:comb_62 " "Elaborating entity \"my_Stack_RAM\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "altsyncram_component" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040747351 ""}  } { { "my_Stack_RAM.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040747351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgp1 " "Found entity 1: altsyncram_pgp1" {  } { { "db/altsyncram_pgp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_pgp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040747430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040747430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgp1 Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated " "Elaborating entity \"altsyncram_pgp1\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040747439 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749159 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749159 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749160 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749160 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749161 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749161 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749162 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749162 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749162 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749163 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749163 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749164 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749164 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749689 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749689 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[11\] " "Net \"topx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topx\[10\] " "Net \"topx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[11\] " "Net \"topy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "topy\[10\] " "Net \"topy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "topy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[11\] " "Net \"bottomx\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomx\[10\] " "Net \"bottomx\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomx\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[11\] " "Net \"bottomy\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[11\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bottomy\[10\] " "Net \"bottomy\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.v" "bottomy\[10\]" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558040749705 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558040749705 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558040750593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.16.17:05:55 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2019.05.16.17:05:55 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040755666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040759427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040759619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040761715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040761891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040762049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040762232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040762271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040762279 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558040763055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040763365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040763470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040763491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040763573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763672 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040763672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040763768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040763768 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 105 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 137 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 169 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 201 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 233 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 265 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 297 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 329 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 425 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 457 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 489 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 105 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 137 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 169 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 201 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 233 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 265 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 297 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 329 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 425 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 457 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 489 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040765803 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558040765803 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558040765803 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040767916 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040767916 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040767916 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558040767916 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558040767916 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 41 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 73 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 105 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 137 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 169 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 201 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 233 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 265 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 297 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 329 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 361 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 393 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 425 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 457 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 489 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 521 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768019 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558040768019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558040768019 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 41 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 73 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 105 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 137 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 169 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 201 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 233 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 265 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 297 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 329 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 361 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 393 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 425 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 457 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 489 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 521 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768184 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558040768184 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558040768184 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768697 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768697 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040768697 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558040768697 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558040768697 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:b\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:b\|Mult0\"" {  } { { "usb_nios_ball/ball.sv" "Mult0" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040771363 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:b\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:b\|Mult1\"" {  } { { "usb_nios_ball/ball.sv" "Mult1" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040771363 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558040771363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:b\|lpm_mult:Mult0\"" {  } { { "usb_nios_ball/ball.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040771586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:b\|lpm_mult:Mult0 " "Instantiated megafunction \"ball:b\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558040771586 ""}  } { { "usb_nios_ball/ball.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558040771586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558040771696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040771696 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558040772680 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558040772940 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1558040772940 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558040772940 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1558040772940 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_677.tdf" 32 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 72 -1 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 352 -1 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_677.tdf" 46 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 68 -1 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_2lc.tdf" 46 2 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 398 -1 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_577.tdf" 32 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v" 63 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_577.tdf" 45 2 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_1lc.tdf" 45 2 0 } } { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558040772979 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558040772980 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040774924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040774924 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1558040774924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558040774924 "|DE2_CCD|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558040774924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "474 " "474 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558040777058 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040777248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test 24 " "Ignored 24 assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558040777525 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777525 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_blue 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_blue\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_irq_mapper 14 " "Ignored 14 assignments for entity \"on_chip_with_keyboard_pio_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_jtag_uart_0 24 " "Ignored 24 assignments for entity \"on_chip_with_keyboard_pio_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_click 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_click\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_x 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_x\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_onchip_memory2_0 34 " "Ignored 34 assignments for entity \"on_chip_with_keyboard_pio_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_address 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_data 25 " "Ignored 25 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"on_chip_with_keyboard_pio_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558040777526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.map.smsg " "Generated suppressed messages file C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040778653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558040784953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558040784953 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785908 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785908 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785908 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785908 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785909 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785909 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785909 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785909 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785910 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785910 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785910 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785910 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785911 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785911 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785911 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 535 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040785911 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040786355 "|DE2_CCD|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558040786355 "|DE2_CCD|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558040786355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5461 " "Implemented 5461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558040786356 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558040786356 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558040786356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4845 " "Implemented 4845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558040786356 ""} { "Info" "ICUT_CUT_TM_RAMS" "365 " "Implemented 365 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558040786356 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558040786356 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558040786356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558040786356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 344 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5040 " "Peak virtual memory: 5040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558040786558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 17:06:26 2019 " "Processing ended: Thu May 16 17:06:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558040786558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558040786558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558040786558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558040786558 ""}
