

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Oct  7 19:22:54 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Project1_FIR128
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu29p-fsga2577-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      456|      456|  4.560 us|  4.560 us|  457|  457|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      385|      385|         5|          3|          3|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 77 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 78 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 79 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %y" [fir.cpp:17]   --->   Operation 89 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 127, i8 %i" [fir.cpp:33]   --->   Operation 90 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln33 = store i10 0, i10 %acc_V" [fir.cpp:33]   --->   Operation 91 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln33 = br void" [fir.cpp:33]   --->   Operation 92 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir.cpp:33]   --->   Operation 93 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir.cpp:33]   --->   Operation 94 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %tmp, void %.split, void %_Z3firPii_.exit" [fir.cpp:33]   --->   Operation 96 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %i_1" [fir.cpp:33]   --->   Operation 97 'zext' 'zext_ln33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln33 = add i8 %i_1, i8 255" [fir.cpp:33]   --->   Operation 98 'add' 'add_ln33' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %add_ln33" [fir.cpp:40]   --->   Operation 99 'zext' 'zext_ln40' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i10 %shift_reg_V, i64 0, i64 %zext_ln40" [fir.cpp:40]   --->   Operation 100 'getelementptr' 'shift_reg_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (0.58ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir.cpp:40]   --->   Operation 101 'load' 'shift_reg_V_load' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 128> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i5 %c, i64 0, i64 %zext_ln33"   --->   Operation 102 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (0.56ns)   --->   "%c_load = load i7 %c_addr"   --->   Operation 103 'load' 'c_load' <Predicate = (!tmp)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_2 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %add_ln33, i8 %i" [fir.cpp:33]   --->   Operation 104 'store' 'store_ln33' <Predicate = (!tmp)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i10 %shift_reg_V, i64 0, i64 %zext_ln33" [fir.cpp:40]   --->   Operation 105 'getelementptr' 'shift_reg_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (0.58ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir.cpp:40]   --->   Operation 106 'load' 'shift_reg_V_load' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 128> <RAM>
ST_3 : Operation 107 [1/1] (0.58ns)   --->   "%store_ln40 = store i10 %shift_reg_V_load, i7 %shift_reg_V_addr_1" [fir.cpp:40]   --->   Operation 107 'store' 'store_ln40' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 128> <RAM>
ST_3 : Operation 108 [1/2] (0.56ns)   --->   "%c_load = load i7 %c_addr"   --->   Operation 108 'load' 'c_load' <Predicate = (!tmp)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln870 = sext i5 %c_load"   --->   Operation 109 'sext' 'sext_ln870' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln870 = mul i10 %sext_ln870, i10 %shift_reg_V_load"   --->   Operation 110 'mul' 'mul_ln870' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln870 = mul i10 %sext_ln870, i10 %shift_reg_V_load"   --->   Operation 111 'mul' 'mul_ln870' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%acc_V_load = load i10 %acc_V"   --->   Operation 112 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln870 = mul i10 %sext_ln870, i10 %shift_reg_V_load"   --->   Operation 113 'mul' 'mul_ln870' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_1 = add i10 %mul_ln870, i10 %acc_V_load"   --->   Operation 114 'add' 'acc_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.03>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [fir.cpp:27]   --->   Operation 115 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [fir.cpp:27]   --->   Operation 116 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_1 = add i10 %mul_ln870, i10 %acc_V_load"   --->   Operation 117 'add' 'acc_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln870 = store i10 %acc_V_1, i10 %acc_V"   --->   Operation 118 'store' 'store_ln870' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 7.30>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [fir.cpp:43]   --->   Operation 120 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i62 %trunc_ln" [fir.cpp:43]   --->   Operation 121 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln43_1" [fir.cpp:43]   --->   Operation 122 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fir.cpp:43]   --->   Operation 123 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 3> <Delay = 7.30>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%acc_V_load_1 = load i10 %acc_V" [fir.cpp:43]   --->   Operation 124 'load' 'acc_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %acc_V_load_1" [fir.cpp:43]   --->   Operation 125 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %sext_ln43, i4 15" [fir.cpp:43]   --->   Operation 126 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 4> <Delay = 7.30>
ST_9 : Operation 127 [68/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 127 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 5> <Delay = 7.30>
ST_10 : Operation 128 [67/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 128 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 7.30>
ST_11 : Operation 129 [66/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 129 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 7.30>
ST_12 : Operation 130 [65/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 130 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 7.30>
ST_13 : Operation 131 [64/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 131 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 132 [63/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 132 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 7.30>
ST_15 : Operation 133 [62/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 133 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 7.30>
ST_16 : Operation 134 [61/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 134 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 7.30>
ST_17 : Operation 135 [60/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 135 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 136 [59/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 136 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 137 [58/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 137 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 7.30>
ST_20 : Operation 138 [57/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 138 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 139 [56/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 139 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 140 [55/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 140 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 141 [54/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 141 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 142 [53/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 142 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 143 [52/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 143 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 144 [51/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 144 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 145 [50/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 145 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 146 [49/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 146 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 147 [48/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 147 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 148 [47/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 148 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 149 [46/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 149 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 150 [45/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 150 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 28> <Delay = 7.30>
ST_33 : Operation 151 [44/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 151 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 152 [43/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 152 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 30> <Delay = 7.30>
ST_35 : Operation 153 [42/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 153 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 31> <Delay = 7.30>
ST_36 : Operation 154 [41/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 154 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 32> <Delay = 7.30>
ST_37 : Operation 155 [40/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 155 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 33> <Delay = 7.30>
ST_38 : Operation 156 [39/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 156 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 34> <Delay = 7.30>
ST_39 : Operation 157 [38/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 157 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 35> <Delay = 7.30>
ST_40 : Operation 158 [37/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 158 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 36> <Delay = 7.30>
ST_41 : Operation 159 [36/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 159 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 37> <Delay = 7.30>
ST_42 : Operation 160 [35/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 160 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 38> <Delay = 7.30>
ST_43 : Operation 161 [34/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 161 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 39> <Delay = 7.30>
ST_44 : Operation 162 [33/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 162 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 40> <Delay = 7.30>
ST_45 : Operation 163 [32/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 163 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 41> <Delay = 7.30>
ST_46 : Operation 164 [31/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 164 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 42> <Delay = 7.30>
ST_47 : Operation 165 [30/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 165 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 43> <Delay = 7.30>
ST_48 : Operation 166 [29/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 166 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 44> <Delay = 7.30>
ST_49 : Operation 167 [28/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 167 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 45> <Delay = 7.30>
ST_50 : Operation 168 [27/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 168 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 46> <Delay = 7.30>
ST_51 : Operation 169 [26/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 169 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 47> <Delay = 7.30>
ST_52 : Operation 170 [25/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 170 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 48> <Delay = 7.30>
ST_53 : Operation 171 [24/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 171 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 49> <Delay = 7.30>
ST_54 : Operation 172 [23/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 172 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 50> <Delay = 7.30>
ST_55 : Operation 173 [22/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 173 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 51> <Delay = 7.30>
ST_56 : Operation 174 [21/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 174 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 52> <Delay = 7.30>
ST_57 : Operation 175 [20/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 175 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 53> <Delay = 7.30>
ST_58 : Operation 176 [19/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 176 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 54> <Delay = 7.30>
ST_59 : Operation 177 [18/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 177 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 55> <Delay = 7.30>
ST_60 : Operation 178 [17/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 178 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 56> <Delay = 7.30>
ST_61 : Operation 179 [16/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 179 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 57> <Delay = 7.30>
ST_62 : Operation 180 [15/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 180 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 58> <Delay = 7.30>
ST_63 : Operation 181 [14/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 181 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 59> <Delay = 7.30>
ST_64 : Operation 182 [13/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 182 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 60> <Delay = 7.30>
ST_65 : Operation 183 [12/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 183 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 61> <Delay = 7.30>
ST_66 : Operation 184 [11/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 184 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 62> <Delay = 7.30>
ST_67 : Operation 185 [10/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 185 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 63> <Delay = 7.30>
ST_68 : Operation 186 [9/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 186 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 64> <Delay = 7.30>
ST_69 : Operation 187 [8/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 187 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 65> <Delay = 7.30>
ST_70 : Operation 188 [7/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 188 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 66> <Delay = 7.30>
ST_71 : Operation 189 [6/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 189 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 67> <Delay = 7.30>
ST_72 : Operation 190 [5/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 190 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 68> <Delay = 7.30>
ST_73 : Operation 191 [4/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 191 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 69> <Delay = 7.30>
ST_74 : Operation 192 [3/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 192 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 70> <Delay = 7.30>
ST_75 : Operation 193 [2/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 193 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 71> <Delay = 7.30>
ST_76 : Operation 194 [1/68] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fir.cpp:43]   --->   Operation 194 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [fir.cpp:44]   --->   Operation 195 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read operation ('y', fir.cpp:17) on port 'y' (fir.cpp:17) [18]  (1 ns)

 <State 2>: 1.29ns
The critical path consists of the following:
	'load' operation ('i', fir.cpp:33) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln33', fir.cpp:33) [32]  (0.705 ns)
	'getelementptr' operation ('shift_reg_V_addr', fir.cpp:40) [34]  (0 ns)
	'load' operation ('shift_reg_V_load', fir.cpp:40) on array 'shift_reg_V' [36]  (0.585 ns)

 <State 3>: 1.58ns
The critical path consists of the following:
	'load' operation ('shift_reg_V_load', fir.cpp:40) on array 'shift_reg_V' [36]  (0.585 ns)
	'mul' operation of DSP[42] ('mul_ln870') [41]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln870') [41]  (0.996 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'load' operation ('acc_V_load') on local variable 'acc.V' [28]  (0 ns)
	'add' operation of DSP[42] ('acc.V') [42]  (0.645 ns)

 <State 6>: 1.03ns
The critical path consists of the following:
	'add' operation of DSP[42] ('acc.V') [42]  (0.645 ns)
	'store' operation ('store_ln870') of variable 'acc.V' on local variable 'acc.V' [44]  (0.387 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fir.cpp:43) [51]  (0 ns)
	bus request operation ('gmem_addr_req', fir.cpp:43) on port 'gmem' (fir.cpp:43) [52]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'load' operation ('acc_V_load_1', fir.cpp:43) on local variable 'acc.V' [47]  (0 ns)
	bus write operation ('write_ln43', fir.cpp:43) on port 'gmem' (fir.cpp:43) [53]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fir.cpp:43) on port 'gmem' (fir.cpp:43) [54]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
