
    Selected circuits
    ===================
     - **Bitwidth**: 12
     - **Pareto filtration critera**: pwr - mae
    
    
    Parameters of selected circuits
    ----------------------------
    
    | Circuit name | MAE | WCE | EP | MRE | Download |
    | --- |  --- | --- | --- | --- | --- | 
| mul12u_pwr_1_157_mae_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul12u_pwr_1_157_mae_00_0000_gen.v) [Verilog PDK45](mul12u_pwr_1_157_mae_00_0000_pdk45.v)  [C](mul12u_pwr_1_157_mae_00_0000.c) |
| mul12u_pwr_1_152_mae_00_0000 | 1.25 | 5 | 50.0 | 0.0006205665 |  [Verilog generic](mul12u_pwr_1_152_mae_00_0000_gen.v) [Verilog PDK45](mul12u_pwr_1_152_mae_00_0000_pdk45.v)  [C](mul12u_pwr_1_152_mae_00_0000.c) |
| mul12u_pwr_1_142_mae_00_0000 | 4.25 | 17 | 68.75 | 0.0019121215 |  [Verilog generic](mul12u_pwr_1_142_mae_00_0000_gen.v) [Verilog PDK45](mul12u_pwr_1_142_mae_00_0000_pdk45.v)  [C](mul12u_pwr_1_142_mae_00_0000.c) |
| mul12u_pwr_1_090_mae_00_0002 | 32.25 | 129 | 89.0625 | 0.0118528345 |  [Verilog generic](mul12u_pwr_1_090_mae_00_0002_gen.v) [Verilog PDK45](mul12u_pwr_1_090_mae_00_0002_pdk45.v)  [C](mul12u_pwr_1_090_mae_00_0002.c) |
| mul12u_pwr_1_009_mae_00_0011 | 192.25 | 769 | 96.484375 | 0.0566751845 |  [Verilog generic](mul12u_pwr_1_009_mae_00_0011_gen.v) [Verilog PDK45](mul12u_pwr_1_009_mae_00_0011_pdk45.v)  [C](mul12u_pwr_1_009_mae_00_0011.c) |
| mul12u_pwr_0_709_mae_00_0109 | 1828.1 | 8377 | 99.9927163124 | 1.6274747508 |  [Verilog generic](mul12u_pwr_0_709_mae_00_0109_gen.v) [Verilog PDK45](mul12u_pwr_0_709_mae_00_0109_pdk45.v)  [C](mul12u_pwr_0_709_mae_00_0109.c) |
| mul12u_pwr_0_427_mae_00_0729 | 12231.7 | 70340 | 99.9957919121 | 4.0669840605 |  [Verilog generic](mul12u_pwr_0_427_mae_00_0729_gen.v) [Verilog PDK45](mul12u_pwr_0_427_mae_00_0729_pdk45.v)  [C](mul12u_pwr_0_427_mae_00_0729.c) |
| mul12u_pwr_0_146_mae_00_4500 | 75501.2 | 314257 | 99.9986350536 | 63.8954002857 |  [Verilog generic](mul12u_pwr_0_146_mae_00_4500_gen.v) [Verilog PDK45](mul12u_pwr_0_146_mae_00_4500_pdk45.v)  [C](mul12u_pwr_0_146_mae_00_4500.c) |
| mul12u_pwr_0_026_mae_02_5265 | 423871.3 | 2140231 | 99.9999403954 | 66.3927260588 |  [Verilog generic](mul12u_pwr_0_026_mae_02_5265_gen.v) [Verilog PDK45](mul12u_pwr_0_026_mae_02_5265_pdk45.v)  [C](mul12u_pwr_0_026_mae_02_5265.c) |
| mul12u_pwr_0_000_mae_18_7378 | 3143680.2 | 12574721 | 99.951171875 | 87.978574008 |  [Verilog generic](mul12u_pwr_0_000_mae_18_7378_gen.v) [Verilog PDK45](mul12u_pwr_0_000_mae_18_7378_pdk45.v)  [C](mul12u_pwr_0_000_mae_18_7378.c) |
    
    Parameters
    --------------
    ![Parameters figure](fig.png)
             