Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Counter_4_bit_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Counter_4_bit_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Counter_4_bit_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Counter_4_bit_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\akabh\assgn_5\DFF.v" into library work
Parsing module <DFF>.
Analyzing Verilog file "C:\Users\akabh\assgn_5\add_by_one.v" into library work
Parsing module <add_by_one>.
Analyzing Verilog file "C:\Users\akabh\assgn_5\Counter_4_bit_Structural.v" into library work
Parsing module <Counter_4_bit_Structural>.
Analyzing Verilog file "C:\Users\akabh\assgn_5\Clock_divider.v" into library work
Parsing module <Clock_divider>.
Analyzing Verilog file "C:\Users\akabh\assgn_5\Counter_4_bit_fpga.v" into library work
Parsing module <Counter_4_bit_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Counter_4_bit_top>.

Elaborating module <Clock_divider>.

Elaborating module <Counter_4_bit_Structural>.

Elaborating module <DFF>.

Elaborating module <add_by_one>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Counter_4_bit_top>.
    Related source file is "C:\Users\akabh\assgn_5\Counter_4_bit_fpga.v".
    Summary:
	no macro.
Unit <Counter_4_bit_top> synthesized.

Synthesizing Unit <Clock_divider>.
    Related source file is "C:\Users\akabh\assgn_5\Clock_divider.v".
        DIVISOR = 28'b0000000000000000000000000010
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_2_o_add_1_OUT> created at line 31.
    Found 28-bit comparator greater for signal <n0001> created at line 32
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Clock_divider> synthesized.

Synthesizing Unit <Counter_4_bit_Structural>.
    Related source file is "C:\Users\akabh\assgn_5\Counter_4_bit_Structural.v".
    Summary:
	no macro.
Unit <Counter_4_bit_Structural> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "C:\Users\akabh\assgn_5\DFF.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <add_by_one>.
    Related source file is "C:\Users\akabh\assgn_5\add_by_one.v".
    Summary:
Unit <add_by_one> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 28-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 5
 28-bit register                                       : 1
# Comparators                                          : 1
 28-bit comparator greater                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 1
 28-bit comparator greater                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Counter_4_bit_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Counter_4_bit_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Counter_4_bit_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 128
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 27
#      LUT2                        : 19
#      LUT3                        : 3
#      LUT4                        : 2
#      LUT5                        : 9
#      MUXCY                       : 34
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 33
#      FD                          : 19
#      FDC                         : 4
#      FDR                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  126800     0%  
 Number of Slice LUTs:                   64  out of  63400     0%  
    Number used as Logic:                64  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     65
   Number with an unused Flip Flop:      32  out of     65    49%  
   Number with an unused LUT:             1  out of     65     1%  
   Number of fully used LUT-FF pairs:    32  out of     65    49%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_high                           | BUFGP                  | 29    |
clkDiv/clock_out                   | NONE(cntr/dff3/q)      | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.769ns (Maximum Frequency: 361.206MHz)
   Minimum input arrival time before clock: 1.036ns
   Maximum output required time after clock: 0.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_high'
  Clock period: 2.769ns (frequency: 361.206MHz)
  Total number of paths / destination ports: 2001 / 39
-------------------------------------------------------------------------
Delay:               2.769ns (Levels of Logic = 8)
  Source:            clkDiv/counter_1 (FF)
  Destination:       clkDiv/counter_18 (FF)
  Source Clock:      clk_high rising
  Destination Clock: clk_high rising

  Data Path: clkDiv/counter_1 to clkDiv/counter_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.693  clkDiv/counter_1 (clkDiv/counter_1)
     LUT5:I0->O            1   0.097   0.000  clkDiv/Mcompar_n0001_lut<0> (clkDiv/Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.353   0.000  clkDiv/Mcompar_n0001_cy<0> (clkDiv/Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  clkDiv/Mcompar_n0001_cy<1> (clkDiv/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  clkDiv/Mcompar_n0001_cy<2> (clkDiv/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  clkDiv/Mcompar_n0001_cy<3> (clkDiv/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  clkDiv/Mcompar_n0001_cy<4> (clkDiv/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          10   0.023   0.321  clkDiv/Mcompar_n0001_cy<5> (clkDiv/Mcompar_n0001_cy<5>)
     INV:I->O             20   0.113   0.367  clkDiv/Mcompar_n0001_cy<5>_inv_INV_0 (clkDiv/Mcompar_n0001_cy<5>_inv)
     FDR:R                     0.349          clkDiv/counter_18
    ----------------------------------------
    Total                      2.769ns (1.388ns logic, 1.380ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDiv/clock_out'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            cntr/dff0/q (FF)
  Destination:       cntr/dff0/q (FF)
  Source Clock:      clkDiv/clock_out rising
  Destination Clock: clkDiv/clock_out rising

  Data Path: cntr/dff0/q to cntr/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.298  cntr/dff0/q (cntr/dff0/q)
     INV:I->O              1   0.113   0.279  cntr/add_1/out<0>1_INV_0 (cntr/nxt_cntr<0>)
     FDC:D                     0.008          cntr/dff0/q
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkDiv/clock_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.036ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       cntr/dff3/q (FF)
  Destination Clock: clkDiv/clock_out rising

  Data Path: rstn to cntr/dff3/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  rstn_IBUF (rstn_IBUF)
     INV:I->O              4   0.113   0.293  cntr/dff0/rstn_inv1_INV_0 (cntr/dff0/rstn_inv)
     FDC:CLR                   0.349          cntr/dff0/q
    ----------------------------------------
    Total                      1.036ns (0.463ns logic, 0.573ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkDiv/clock_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            cntr/dff0/q (FF)
  Destination:       counter<0> (PAD)
  Source Clock:      clkDiv/clock_out rising

  Data Path: cntr/dff0/q to counter<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.298  cntr/dff0/q (cntr/dff0/q)
     OBUF:I->O                 0.000          counter_0_OBUF (counter<0>)
    ----------------------------------------
    Total                      0.659ns (0.361ns logic, 0.298ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkDiv/clock_out
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clkDiv/clock_out|    1.059|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_high
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_high       |    2.769|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 4689520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

