create_ip -name tlb -vendor ethz.systems.fpga -library hls -version 0.09 -module_name tlb_ip
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/tlb_ip/tlb_ip.xci]
update_compile_order -fileset sources_1

create_ip -name mem_write_cmd_page_boundary_check_512 -vendor ethz.systems.fpga -library hls -version 0.3 -module_name mem_write_cmd_page_boundary_check_512_ip
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/mem_write_cmd_page_boundary_check_512_ip/mem_write_cmd_page_boundary_check_512_ip.xci]
update_compile_order -fileset sources_1

create_ip -name mem_write_cmd_page_boundary_check_512 -vendor ethz.systems.fpga -library hls -version 0.3 -module_name mem_read_cmd_page_boundary_check_512_ip
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/mem_read_cmd_page_boundary_check_512_ip/mem_read_cmd_page_boundary_check_512_ip.xci]
update_compile_order -fileset sources_1

create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_1
set_property -dict [list CONFIG.C0_DDR4_BOARD_INTERFACE {ddr4_sdram_c1} CONFIG.C0.DDR4_TimePeriod {833} CONFIG.C0.DDR4_InputClockPeriod {9996} CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} CONFIG.C0.DDR4_MemoryType {RDIMMs} CONFIG.C0.DDR4_MemoryPart {MTA18ASF2G72PZ-2G3} CONFIG.C0.DDR4_DataWidth {72} CONFIG.C0.DDR4_DataMask {NONE} CONFIG.C0.DDR4_Ecc {true} CONFIG.C0.DDR4_AxiSelection {true} CONFIG.C0.DDR4_AUTO_AP_COL_A3 {false} CONFIG.C0.DDR4_CasLatency {17} CONFIG.C0.DDR4_CasWriteLatency {12} CONFIG.C0.DDR4_AxiDataWidth {512} CONFIG.C0.DDR4_AxiAddressWidth {34} CONFIG.C0.DDR4_Mem_Add_Map {ROW_COLUMN_BANK} CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} CONFIG.System_Clock {No_Buffer} CONFIG.C0.CKE_WIDTH {1} CONFIG.C0.CS_WIDTH {1} CONFIG.C0.ODT_WIDTH {1}] [get_ips ddr4_1]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ddr4_1/ddr4_1.xci]
update_compile_order -fileset sources_1




create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_bram_ctrl_1
set_property -dict [list CONFIG.DATA_WIDTH {512} CONFIG.ID_WIDTH {4} CONFIG.SUPPORTS_NARROW_BURST {0} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0} CONFIG.Component_Name {axi_bram_ctrl_1} CONFIG.BMG_INSTANCE {EXTERNAL} CONFIG.MEM_DEPTH {1024} CONFIG.READ_LATENCY {2}] [get_ips axi_bram_ctrl_1]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axi_bram_ctrl_1/axi_bram_ctrl_1.xci]
update_compile_order -fileset sources_1

create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_bram_ctrl_0
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SUPPORTS_NARROW_BURST {0} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0} CONFIG.MEM_DEPTH {1024} CONFIG.READ_LATENCY {2}] [get_ips axi_bram_ctrl_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
update_compile_order -fileset sources_1

create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_512_cc
set_property -dict [list CONFIG.TDATA_NUM_BYTES {64} CONFIG.IS_ACLK_ASYNC {1} CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1} CONFIG.Component_Name {axis_data_fifo_512_cc}] [get_ips axis_data_fifo_512_cc]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_data_fifo_512_cc/axis_data_fifo_512_cc.xci]
update_compile_order -fileset sources_1

create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_32
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.Component_Name {axis_clock_converter_32}] [get_ips axis_clock_converter_32]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_clock_converter_32/axis_clock_converter_32.xci]
update_compile_order -fileset sources_1

create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_96
set_property -dict [list CONFIG.TDATA_NUM_BYTES {12} CONFIG.Component_Name {axis_clock_converter_96}] [get_ips axis_clock_converter_96]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_clock_converter_96/axis_clock_converter_96.xci]
update_compile_order -fileset sources_1

create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_136
set_property -dict [list CONFIG.TDATA_NUM_BYTES {17} CONFIG.Component_Name {axis_clock_converter_136}] [get_ips axis_clock_converter_136]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_clock_converter_136/axis_clock_converter_136.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_32w_8192d
set_property -dict [list CONFIG.Component_Name {fifo_32w_8192d} CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {8192} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Assert_Value {8190} CONFIG.Full_Threshold_Negate_Value {8189} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_32w_8192d]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/fifo_32w_8192d/fifo_32w_8192d.xci]
update_compile_order -fileset sources_1


create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_tx
set_property -dict [list CONFIG.C_PROBE16_WIDTH {5} CONFIG.C_PROBE15_WIDTH {16} CONFIG.C_PROBE14_WIDTH {6} CONFIG.C_PROBE13_WIDTH {16} CONFIG.C_PROBE12_WIDTH {88} CONFIG.C_PROBE9_WIDTH {5} CONFIG.C_PROBE7_WIDTH {32} CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE2_WIDTH {64} CONFIG.C_NUM_OF_PROBES {17} CONFIG.Component_Name {ila_tx}] [get_ips ila_tx]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ila_tx/ila_tx.xci]
update_compile_order -fileset sources_1


create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list CONFIG.C_PROBE15_WIDTH {32} CONFIG.C_PROBE14_WIDTH {96} CONFIG.C_PROBE13_WIDTH {4} CONFIG.C_PROBE12_WIDTH {32} CONFIG.C_PROBE9_WIDTH {4} CONFIG.C_PROBE7_WIDTH {32} CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE2_WIDTH {64} CONFIG.C_NUM_OF_PROBES {16}] [get_ips ila_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1

create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_split
set_property -dict [list CONFIG.C_PROBE25_WIDTH {64} CONFIG.C_PROBE22_WIDTH {16} CONFIG.C_PROBE21_WIDTH {16} CONFIG.C_PROBE20_WIDTH {8} CONFIG.C_PROBE19_WIDTH {64} CONFIG.C_PROBE16_WIDTH {32} CONFIG.C_PROBE12_WIDTH {32} CONFIG.C_PROBE9_WIDTH {32} CONFIG.C_PROBE6_WIDTH {32} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_NUM_OF_PROBES {26} CONFIG.Component_Name {ila_split}] [get_ips ila_split]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ila_split/ila_split.xci]
update_compile_order -fileset sources_1

create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_mem_single
set_property -dict [list CONFIG.C_PROBE5_WIDTH {32} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_NUM_OF_PROBES {6} CONFIG.Component_Name {ila_mem_single}] [get_ips ila_mem_single]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ila_mem_single/ila_mem_single.xci]
update_compile_order -fileset sources_1