Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 14:34:16 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file quadratur_decoder_timing_summary_routed.rpt -pb quadratur_decoder_timing_summary_routed.pb -rpx quadratur_decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : quadratur_decoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.647        0.000                      0                   88        0.192        0.000                      0                   88        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.647        0.000                      0                   88        0.192        0.000                      0                   88        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 3.448ns (54.212%)  route 2.912ns (45.788%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    delay_reg[12]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.508 r  delay_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.508    delay_reg[16]_i_1_n_6
    SLICE_X3Y35          FDRE                                         r  delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  delay_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    delay_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 3.427ns (54.061%)  route 2.912ns (45.939%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    delay_reg[12]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.487 r  delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.487    delay_reg[16]_i_1_n_4
    SLICE_X3Y35          FDRE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  delay_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    delay_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 3.353ns (53.518%)  route 2.912ns (46.482%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    delay_reg[12]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.413 r  delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.413    delay_reg[16]_i_1_n_5
    SLICE_X3Y35          FDRE                                         r  delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  delay_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    delay_reg[18]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 3.337ns (53.399%)  route 2.912ns (46.601%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    delay_reg[12]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.397 r  delay_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.397    delay_reg[16]_i_1_n_7
    SLICE_X3Y35          FDRE                                         r  delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  delay_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    delay_reg[16]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 3.334ns (53.377%)  route 2.912ns (46.623%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.394 r  delay_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.394    delay_reg[12]_i_1_n_6
    SLICE_X3Y34          FDRE                                         r  delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  delay_reg[13]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.062    15.155    delay_reg[13]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 3.313ns (53.219%)  route 2.912ns (46.781%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.373 r  delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.373    delay_reg[12]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  delay_reg[15]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.062    15.155    delay_reg[15]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 3.239ns (52.656%)  route 2.912ns (47.344%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.299 r  delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.299    delay_reg[12]_i_1_n_5
    SLICE_X3Y34          FDRE                                         r  delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  delay_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.062    15.155    delay_reg[14]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 3.223ns (52.533%)  route 2.912ns (47.467%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    delay_reg[8]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.283 r  delay_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.283    delay_reg[12]_i_1_n_7
    SLICE_X3Y34          FDRE                                         r  delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  delay_reg[12]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.062    15.155    delay_reg[12]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 3.220ns (52.510%)  route 2.912ns (47.490%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.280 r  delay_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.280    delay_reg[8]_i_1_n_6
    SLICE_X3Y33          FDRE                                         r  delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  delay_reg[9]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.062    15.154    delay_reg[9]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 3.199ns (52.347%)  route 2.912ns (47.653%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.486     6.091    delay_reg[2]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  delay_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.748    delay_reg[0]_i_19_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_reg[0]_i_14_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  delay_reg[0]_i_17/O[0]
                         net (fo=3, routed)           0.840     7.924    delay2[9]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.323     8.247 r  delay[0]_i_20/O
                         net (fo=1, routed)           0.650     8.897    delay[0]_i_20_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     9.223 r  delay[0]_i_18/O
                         net (fo=21, routed)          0.936    10.158    delay[0]_i_18_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  delay[0]_i_11/O
                         net (fo=1, routed)           0.000    10.282    delay[0]_i_11_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.832 r  delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    delay_reg[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    delay_reg[4]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.259 r  delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.259    delay_reg[8]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  delay_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.062    15.154    delay_reg[11]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  position_reg[12]/Q
                         net (fo=3, routed)           0.138     1.754    position_reg[12]
    SLICE_X1Y39          FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.070     1.562    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 position_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  position_reg[14]/Q
                         net (fo=3, routed)           0.138     1.754    position_reg[14]
    SLICE_X1Y39          FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.070     1.562    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 position_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.065%)  route 0.179ns (55.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  position_reg[15]/Q
                         net (fo=2, routed)           0.179     1.795    position_reg[15]
    SLICE_X1Y39          FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  led_reg[15]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.072     1.564    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.287ns (83.698%)  route 0.056ns (16.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  position_reg[1]/Q
                         net (fo=3, routed)           0.056     1.671    position_reg[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.817 r  position_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.817    position_reg[0]_i_2_n_5
    SLICE_X1Y34          FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  position_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    position_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  position_reg[12]/Q
                         net (fo=3, routed)           0.079     1.695    position_reg[12]
    SLICE_X1Y37          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  position_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    position_reg[12]_i_1_n_6
    SLICE_X1Y37          FDRE                                         r  position_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[13]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    position_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  position_reg[4]/Q
                         net (fo=3, routed)           0.079     1.694    position_reg[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.818 r  position_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.818    position_reg[4]_i_1_n_6
    SLICE_X1Y35          FDRE                                         r  position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  position_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 position_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  position_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  position_reg[8]/Q
                         net (fo=3, routed)           0.079     1.694    position_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.818 r  position_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.818    position_reg[8]_i_1_n_6
    SLICE_X1Y36          FDRE                                         r  position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  position_reg[9]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    position_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 position_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.826%)  route 0.204ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  position_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  position_reg[10]/Q
                         net (fo=3, routed)           0.204     1.819    position_reg[10]
    SLICE_X4Y36          FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.070     1.578    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  position_reg[6]/Q
                         net (fo=3, routed)           0.079     1.694    position_reg[6]
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.821 r  position_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    position_reg[4]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  position_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    position_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 position_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  position_reg[14]/Q
                         net (fo=3, routed)           0.079     1.695    position_reg[14]
    SLICE_X1Y37          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.822 r  position_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    position_reg[12]_i_1_n_4
    SLICE_X1Y37          FDRE                                         r  position_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  position_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    position_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    delay_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    delay_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    delay_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    delay_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    delay_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    delay_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    delay_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    delay_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    delay_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    delay_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    delay_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    delay_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    delay_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    delay_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    delay_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    delay_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    delay_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    delay_reg[5]/C



