<project>
<block name="agu">
<input name="v"/>
<input name="uop"/>
<input name="op_a"/>
<input name="op_b"/>
<input name="imm"/>
<output name="agu_ea"/>
<output name="agu_align"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="8" />
</block>
<block name="alu_fu1">
<input name="clk"/>
<input name="exception_v"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="uop1_needs_xer"/>
<input name="uop1_xer_index"/>
<input name="uop1_xer_ready"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="uop2_needs_xer"/>
<input name="uop2_xer_index"/>
<input name="uop2_xer_ready"/>
<input name="v_pri0"/>
<input name="v_pri1"/>
<input name="v_pri2"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<output name="fu_v"/>
<output name="rs_stall"/>
<output name="cdb1_rob_dest"/>
<output name="cdb1_result"/>
<output name="cdb1_result_v"/>
<output name="cdb1_xer"/>
<output name="cdb1_xer_v"/>
<output name="cdb1_update_xer"/>
<output name="cdb1_dcache_miss"/>
<output name="cdb1_align"/>
<output name="cdb1_mispred"/>
<output name="cdb2_rob_dest"/>
<output name="cdb2_result"/>
<output name="cdb2_result_v"/>
<output name="cdb2_xer"/>
<output name="cdb2_xer_v"/>
<output name="cdb2_update_xer"/>
<output name="cdb2_dcache_miss"/>
<output name="cdb2_align"/>
<output name="cdb2_mispred"/>
<instance name="rs_alu1"/>
<instance name="alu"/>
<instance name="result_register"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="296" nStmts="0" nExprs="110" nInputs="47" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="186" />
</block>
<block name="alu_fu2">
<input name="clk"/>
<input name="exception_v"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="uop1_needs_xer"/>
<input name="uop1_xer_index"/>
<input name="uop1_xer_ready"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="uop2_needs_xer"/>
<input name="uop2_xer_index"/>
<input name="uop2_xer_ready"/>
<input name="v_pri0"/>
<input name="v_pri1"/>
<input name="v_pri2"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<output name="fu_v"/>
<output name="rs_stall"/>
<output name="cdb1_v"/>
<output name="cdb1_rob_dest"/>
<output name="cdb1_result"/>
<output name="cdb1_result_v"/>
<output name="cdb1_xer"/>
<output name="cdb1_xer_v"/>
<output name="cdb1_update_xer"/>
<output name="cdb1_dcache_miss"/>
<output name="cdb1_align"/>
<output name="cdb1_mispred"/>
<output name="cdb2_v"/>
<output name="cdb2_rob_dest"/>
<output name="cdb2_result"/>
<output name="cdb2_result_v"/>
<output name="cdb2_xer"/>
<output name="cdb2_xer_v"/>
<output name="cdb2_update_xer"/>
<output name="cdb2_dcache_miss"/>
<output name="cdb2_align"/>
<output name="cdb2_mispred"/>
<instance name="rs_alu2"/>
<instance name="alu"/>
<instance name="result_register"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="298" nStmts="0" nExprs="112" nInputs="45" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="186" />
</block>
<block name="alu">
<input name="clk"/>
<input name="valid"/>
<input name="stall"/>
<input name="uop"/>
<input name="op_a"/>
<input name="op_b"/>
<input name="op_xer"/>
<input name="exception_v"/>
<output name="result"/>
<output name="result_xer"/>
<output name="update_xer"/>
<complexity cyclo1="104" cyclo2="41" nCaseStmts="2" nCaseItems="65" nLoops="1" nIfStmts="37" />
<volume nNodes="428" nStmts="40" nExprs="104" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="6" nBAssign="198" nNBAssign="0" nWAssign="1" nOther="79" />
</block>
<block name="barb">
<input name="imaq_grant"/>
<input name="immu_req_address"/>
<input name="immu_req_command"/>
<input name="immu_req_imaq"/>
<input name="dmmu_req_address"/>
<input name="dmmu_req_command"/>
<input name="dmmu_req_dmaq"/>
<input name="dmmu_req_data"/>
<output name="mmu_req_address"/>
<output name="mmu_req_command"/>
<output name="mmu_req_maq"/>
<output name="mmu_req_data"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="18" nStmts="0" nExprs="0" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="13" />
</block>
<block name="bp">
<input name="clk"/>
<input name="hreset"/>
<input name="bp_read_en"/>
<input name="bp_read_pc"/>
<input name="bp_write_pht_en"/>
<input name="bp_write_pht_index"/>
<input name="bp_write_pht"/>
<input name="bp_write_bhr_en"/>
<input name="bp_write_bhr"/>
<output name="bp_read_bhr"/>
<output name="bp_read_pht"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="30" nStmts="4" nExprs="4" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="14" />
</block>
<block name="bru_1">
<input name="clk"/>
<input name="exception"/>
<input name="valid"/>
<input name="uop"/>
<input name="bi"/>
<input name="bo"/>
<input name="imm"/>
<input name="cia"/>
<input name="pred_taken"/>
<input name="bp_pht"/>
<input name="btb_tgt"/>
<input name="op_a"/>
<input name="op_b"/>
<input name="rob_dest"/>
<output name="bru_1_branch_resolve"/>
<output name="bru_1_pred_taken"/>
<output name="bru_1_valid"/>
<output name="bru_1_bp_pht"/>
<output name="bru_1_uop"/>
<output name="bru_1_rob_dest"/>
<output name="bru_1_nia"/>
<output name="bru_1_op_a"/>
<output name="bru_1_op_b"/>
<output name="bru_1_btb_tgt"/>
<output name="bru_1_add_out"/>
<output name="bru_1_cia4"/>
<instance name="inc32_4"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="16" />
<volume nNodes="70" nStmts="2" nExprs="5" nInputs="14" nOutputs="12" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="14" nWAssign="8" nOther="37" />
</block>
<block name="bru_2">
<input name="clk"/>
<input name="uop"/>
<input name="valid"/>
<input name="rob_dest"/>
<input name="branch_resolve"/>
<input name="pred_taken"/>
<input name="bp_pht"/>
<input name="btb_tgt"/>
<input name="op_a"/>
<input name="op_b"/>
<input name="cia4"/>
<input name="nia"/>
<input name="add_out"/>
<output name="bru_2_valid"/>
<output name="bru_2_rob_dest"/>
<output name="result"/>
<output name="result_v"/>
<output name="mispred"/>
<output name="mispred_pc"/>
<output name="branch_taken"/>
<output name="pht"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="34" nStmts="0" nExprs="0" nInputs="13" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="22" />
</block>
<block name="bru_fu">
<input name="clk"/>
<input name="exception_v"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_bo"/>
<input name="uop1_bi"/>
<input name="uop1_imm"/>
<input name="uop1_cia"/>
<input name="uop1_pred_taken"/>
<input name="uop1_bp_pht"/>
<input name="uop1_btb_tgt"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_bo"/>
<input name="uop2_bi"/>
<input name="uop2_imm"/>
<input name="uop2_cia"/>
<input name="uop2_pred_taken"/>
<input name="uop2_bp_pht"/>
<input name="uop2_btb_tgt"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="v_pri0"/>
<input name="v_pri1"/>
<input name="v_pri2"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<output name="fu_v"/>
<output name="rs_stall"/>
<output name="cdb1_rob_dest"/>
<output name="cdb1_result"/>
<output name="cdb1_result_v"/>
<output name="cdb1_xer_v"/>
<output name="cdb1_update_xer"/>
<output name="cdb1_mispred"/>
<output name="cdb1_mispred_pc"/>
<output name="cdb1_pht"/>
<output name="cdb1_branch_taken"/>
<output name="cdb1_dcache_miss"/>
<output name="cdb1_align"/>
<output name="cdb2_rob_dest"/>
<output name="cdb2_result"/>
<output name="cdb2_result_v"/>
<output name="cdb2_xer_v"/>
<output name="cdb2_update_xer"/>
<output name="cdb2_mispred"/>
<output name="cdb2_mispred_pc"/>
<output name="cdb2_pht"/>
<output name="cdb2_branch_taken"/>
<output name="cdb2_dcache_miss"/>
<output name="cdb2_align"/>
<instance name="rs_bru"/>
<instance name="bru"/>
<instance name="result_register"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="352" nStmts="0" nExprs="135" nInputs="51" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="217" />
</block>
<block name="bru">
<input name="clk"/>
<input name="valid"/>
<input name="exception_v"/>
<input name="uop"/>
<input name="bi"/>
<input name="bo"/>
<input name="imm"/>
<input name="cia"/>
<input name="pred_taken"/>
<input name="bp_pht"/>
<input name="btb_tgt"/>
<input name="rob_dest"/>
<input name="op_a"/>
<input name="op_b"/>
<output name="result"/>
<output name="result_v"/>
<output name="mispred"/>
<output name="mispred_pc"/>
<output name="branch_taken"/>
<output name="pht"/>
<output name="bru_valid"/>
<output name="bru_rob_dest"/>
<instance name="bru_1"/>
<instance name="bru_2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="119" nStmts="0" nExprs="47" nInputs="14" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="72" />
</block>
<block name="btb">
<input name="clk"/>
<input name="btb_read_index"/>
<input name="btb_write_en"/>
<input name="btb_write_index"/>
<input name="btb_write_offset"/>
<input name="btb_write_tgt"/>
<output name="btb_read_v"/>
<output name="btb_read_offset"/>
<output name="btb_read_tgt"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="21" nStmts="1" nExprs="1" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="3" nWAssign="3" nOther="12" />
</block>
<block name="clkgen">
<output name="clk"/>
<output name="mmu_clk"/>
<output name="pip_clk"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="0" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="3" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="core">
<input name="clk"/>
<input name="hreset_in"/>
<input name="sreset"/>
<input name="int"/>
<input name="imaq_busy"/>
<input name="dmaq_busy"/>
<input name="rob_ti"/>
<input name="dmaq_req_stall"/>
<input name="dmaq_resp_status"/>
<input name="dmaq_l1_stall"/>
<input name="lsu_valid"/>
<input name="lsu_tag"/>
<input name="lsu_load_data"/>
<input name="decode1_fu_type"/>
<input name="decode1_v"/>
<input name="decode1_multi_cycle"/>
<input name="decode1_result_index"/>
<input name="decode1_result_v"/>
<input name="decode1_xer_v"/>
<input name="decode1_uop"/>
<input name="decode1_super"/>
<input name="decode1_illegal"/>
<input name="decode1_dsisr"/>
<input name="decode1_branch_v"/>
<input name="decode1_bhr"/>
<input name="decode1_pred_taken"/>
<input name="decode1_bo"/>
<input name="decode1_bi"/>
<input name="decode1_imm"/>
<input name="decode1_cia"/>
<input name="decode1_bp_pht"/>
<input name="decode1_btb_tgt"/>
<input name="decode1_pred_offset"/>
<input name="decode1_start_offset"/>
<input name="decode1_srca_v"/>
<input name="decode1_srca_r"/>
<input name="decode1_srca_index"/>
<input name="decode1_srcb_v"/>
<input name="decode1_srcb_r"/>
<input name="decode1_srcb_index"/>
<input name="decode2_fu_type"/>
<input name="decode2_v"/>
<input name="decode2_multi_cycle"/>
<input name="decode2_result_index"/>
<input name="decode2_result_v"/>
<input name="decode2_xer_v"/>
<input name="decode2_uop"/>
<input name="decode2_super"/>
<input name="decode2_illegal"/>
<input name="decode2_dsisr"/>
<input name="decode2_branch_v"/>
<input name="decode2_bhr"/>
<input name="decode2_pred_taken"/>
<input name="decode2_bo"/>
<input name="decode2_bi"/>
<input name="decode2_imm"/>
<input name="decode2_cia"/>
<input name="decode2_bp_pht"/>
<input name="decode2_btb_tgt"/>
<input name="decode2_pred_offset"/>
<input name="decode2_start_offset"/>
<input name="decode2_srca_v"/>
<input name="decode2_srca_r"/>
<input name="decode2_srca_index"/>
<input name="decode2_srcb_v"/>
<input name="decode2_srcb_r"/>
<input name="decode2_srcb_index"/>
<input name="instr2_redundant"/>
<input name="dci"/>
<output name="hreset_out"/>
<output name="btb_write_en"/>
<output name="btb_write_index"/>
<output name="btb_write_offset"/>
<output name="btb_write_tgt"/>
<output name="bp_write_pht_en"/>
<output name="bp_write_pht_index"/>
<output name="bp_write_pht"/>
<output name="bp_write_bhr_en"/>
<output name="bp_write_bhr"/>
<output name="dmaq_req_address"/>
<output name="dmaq_req_command"/>
<output name="dmaq_req_data"/>
<output name="lsu_write"/>
<output name="lsu_inval"/>
<output name="lsu_index"/>
<output name="lsu_store_data"/>
<output name="exception_v"/>
<output name="exception_pc"/>
<output name="core_stall"/>
<instance name="rf"/>
<instance name="wb"/>
<instance name="rob"/>
<instance name="dispatch"/>
<instance name="exu"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1174" nStmts="0" nExprs="539" nInputs="69" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="634" />
</block>
<block name="count12x1">
<input name="enable"/>
<input name="clk"/>
<output name="x"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="19" nStmts="1" nExprs="1" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="4" nWAssign="3" nOther="8" />
</block>
<block name="dcache_init">
<input name="clk"/>
<input name="hreset"/>
<output name="index"/>
<output name="inval"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="17" nStmts="0" nExprs="0" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="1" nBAssign="3" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="dcacheb">
<input name="clk"/>
<input name="index"/>
<input name="l2_w"/>
<input name="l2_tag"/>
<input name="l2_data"/>
<input name="l1_wr"/>
<input name="l1_inval"/>
<input name="l1_store_data"/>
<input name="CLK"/>
<input name="A"/>
<input name="D"/>
<input name="WEN"/>
<input name="CLK"/>
<input name="A"/>
<input name="D"/>
<input name="WEN"/>
<output name="l1_valid"/>
<output name="l1_tag"/>
<output name="l1_load_data"/>
<output name="DOUT"/>
<output name="DOUT"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcachea"/>
<instance name="dcacheb"/>
<complexity cyclo1="22" cyclo2="22" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="21" />
<volume nNodes="284" nStmts="2" nExprs="87" nInputs="16" nOutputs="5" nParams="0" nAlwaysClocks="2" nBAssign="2" nNBAssign="0" nWAssign="61" nOther="130" />
</block>
<block name="decode1">
<input name="clk"/>
<input name="exception_v"/>
<input name="core_stall"/>
<input name="finish"/>
<input name="valid"/>
<input name="instr"/>
<input name="cia"/>
<input name="bhr"/>
<input name="pred_taken"/>
<input name="bp_pht"/>
<input name="btb_tgt"/>
<input name="pred_offset"/>
<input name="start_offset"/>
<input name="decode_hold"/>
<output name="decode_stall"/>
<output name="decode1_v"/>
<output name="decode1_fu_type"/>
<output name="decode1_result_index"/>
<output name="decode1_result_v"/>
<output name="decode1_xer_v"/>
<output name="decode1_uop"/>
<output name="decode1_super"/>
<output name="decode1_illegal"/>
<output name="decode1_dsisr"/>
<output name="decode1_bo"/>
<output name="decode1_bi"/>
<output name="decode1_imm"/>
<output name="decode1_cia"/>
<output name="decode1_bhr"/>
<output name="decode1_branch_v"/>
<output name="decode1_pred_taken"/>
<output name="decode1_bp_pht"/>
<output name="decode1_btb_tgt"/>
<output name="decode1_pred_offset"/>
<output name="decode1_start_offset"/>
<output name="decode1_srca_v"/>
<output name="decode1_srca_r"/>
<output name="decode1_srca_index"/>
<output name="decode1_srcb_v"/>
<output name="decode1_srcb_r"/>
<output name="decode1_srcb_index"/>
<output name="decode2_fu_type"/>
<output name="decode2_result_index"/>
<output name="decode2_result_v"/>
<output name="decode2_xer_v"/>
<output name="decode2_uop"/>
<output name="decode2_super"/>
<output name="decode2_illegal"/>
<output name="decode2_dsisr"/>
<output name="decode2_bo"/>
<output name="decode2_bi"/>
<output name="decode2_imm"/>
<output name="decode2_cia"/>
<output name="decode2_bhr"/>
<output name="decode2_branch_v"/>
<output name="decode2_pred_taken"/>
<output name="decode2_bp_pht"/>
<output name="decode2_btb_tgt"/>
<output name="decode2_pred_offset"/>
<output name="decode2_start_offset"/>
<output name="decode2_srca_v"/>
<output name="decode2_srca_r"/>
<output name="decode2_srca_index"/>
<output name="decode2_srcb_v"/>
<output name="decode2_srcb_r"/>
<output name="decode2_srcb_index"/>
<output name="decode_multi_cycle"/>
<output name="decode_simple"/>
<instance name="decode_latch1"/>
<instance name="idecode1"/>
<instance name="udecode1"/>
<complexity cyclo1="34" cyclo2="34" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="33" />
<volume nNodes="331" nStmts="0" nExprs="102" nInputs="14" nOutputs="54" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="55" nOther="174" />
</block>
<block name="decode2">
<input name="clk"/>
<input name="exception_v"/>
<input name="core_stall"/>
<input name="finish"/>
<input name="valid"/>
<input name="instr"/>
<input name="cia"/>
<input name="bhr"/>
<input name="pred_taken"/>
<input name="bp_pht"/>
<input name="btb_tgt"/>
<input name="pred_offset"/>
<input name="start_offset"/>
<input name="decode_hold"/>
<output name="decode_stall"/>
<output name="decode2_v"/>
<output name="decode1_fu_type"/>
<output name="decode1_result_index"/>
<output name="decode1_result_v"/>
<output name="decode1_xer_v"/>
<output name="decode1_uop"/>
<output name="decode1_super"/>
<output name="decode1_illegal"/>
<output name="decode1_dsisr"/>
<output name="decode1_bo"/>
<output name="decode1_bi"/>
<output name="decode1_imm"/>
<output name="decode1_cia"/>
<output name="decode1_bhr"/>
<output name="decode1_branch_v"/>
<output name="decode1_pred_taken"/>
<output name="decode1_bp_pht"/>
<output name="decode1_btb_tgt"/>
<output name="decode1_pred_offset"/>
<output name="decode1_start_offset"/>
<output name="decode1_srca_v"/>
<output name="decode1_srca_r"/>
<output name="decode1_srca_index"/>
<output name="decode1_srcb_v"/>
<output name="decode1_srcb_r"/>
<output name="decode1_srcb_index"/>
<output name="decode2_fu_type"/>
<output name="decode2_result_index"/>
<output name="decode2_result_v"/>
<output name="decode2_xer_v"/>
<output name="decode2_uop"/>
<output name="decode2_super"/>
<output name="decode2_illegal"/>
<output name="decode2_dsisr"/>
<output name="decode2_bo"/>
<output name="decode2_bi"/>
<output name="decode2_imm"/>
<output name="decode2_cia"/>
<output name="decode2_bhr"/>
<output name="decode2_branch_v"/>
<output name="decode2_pred_taken"/>
<output name="decode2_bp_pht"/>
<output name="decode2_btb_tgt"/>
<output name="decode2_pred_offset"/>
<output name="decode2_start_offset"/>
<output name="decode2_srca_v"/>
<output name="decode2_srca_r"/>
<output name="decode2_srca_index"/>
<output name="decode2_srcb_v"/>
<output name="decode2_srcb_r"/>
<output name="decode2_srcb_index"/>
<output name="decode_multi_cycle"/>
<output name="decode_simple"/>
<instance name="decode_latch1"/>
<instance name="idecode1"/>
<instance name="udecode1"/>
<complexity cyclo1="34" cyclo2="34" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="33" />
<volume nNodes="331" nStmts="0" nExprs="102" nInputs="14" nOutputs="54" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="55" nOther="174" />
</block>
<block name="decode_latch1">
<input name="clk"/>
<input name="exception_v"/>
<input name="core_stall"/>
<input name="finish"/>
<input name="valid"/>
<input name="instr"/>
<input name="cia"/>
<input name="bhr"/>
<input name="pred_taken"/>
<input name="bp_pht"/>
<input name="btb_tgt"/>
<input name="pred_offset"/>
<input name="start_offset"/>
<input name="decode_multi_cycle"/>
<input name="decode_uindex"/>
<input name="decode_hold"/>
<output name="ppc_valid"/>
<output name="ppc_instr"/>
<output name="ppc_cia"/>
<output name="ppc_bhr"/>
<output name="ppc_pred_taken"/>
<output name="ppc_bp_pht"/>
<output name="ppc_btb_tgt"/>
<output name="ppc_pred_offset"/>
<output name="ppc_start_offset"/>
<output name="multi_cycle"/>
<output name="uindex"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="63" nStmts="4" nExprs="4" nInputs="16" nOutputs="11" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="24" nWAssign="0" nOther="30" />
</block>
<block name="dispatch">
<input name="clk"/>
<input name="exception_v"/>
<input name="rob_stall"/>
<input name="alu1_rs_stall"/>
<input name="alu2_rs_stall"/>
<input name="bru_rs_stall"/>
<input name="lsu_rs_stall"/>
<input name="only_one_free"/>
<input name="decode1_fu_type"/>
<input name="decode1_v"/>
<input name="decode1_multi_cycle"/>
<input name="decode1_result_index"/>
<input name="decode1_result_v"/>
<input name="decode1_xer_v"/>
<input name="decode1_uop"/>
<input name="decode1_super"/>
<input name="decode1_illegal"/>
<input name="decode1_dsisr"/>
<input name="decode1_bo"/>
<input name="decode1_bi"/>
<input name="decode1_imm"/>
<input name="decode1_cia"/>
<input name="decode1_branch_v"/>
<input name="decode1_bhr"/>
<input name="decode1_pred_taken"/>
<input name="decode1_bp_pht"/>
<input name="decode1_btb_tgt"/>
<input name="decode1_pred_offset"/>
<input name="decode1_start_offset"/>
<input name="decode1_srca_v"/>
<input name="decode1_srca_r"/>
<input name="decode1_srca_index"/>
<input name="decode1_srcb_v"/>
<input name="decode1_srcb_r"/>
<input name="decode1_srcb_index"/>
<input name="decode2_fu_type"/>
<input name="decode2_v"/>
<input name="decode2_multi_cycle"/>
<input name="decode2_result_index"/>
<input name="decode2_result_v"/>
<input name="decode2_xer_v"/>
<input name="decode2_uop"/>
<input name="decode2_super"/>
<input name="decode2_illegal"/>
<input name="decode2_dsisr"/>
<input name="decode2_bo"/>
<input name="decode2_bi"/>
<input name="decode2_imm"/>
<input name="decode2_cia"/>
<input name="decode2_branch_v"/>
<input name="decode2_bhr"/>
<input name="decode2_pred_taken"/>
<input name="decode2_bp_pht"/>
<input name="decode2_btb_tgt"/>
<input name="decode2_pred_offset"/>
<input name="decode2_start_offset"/>
<input name="decode2_srca_v"/>
<input name="decode2_srca_r"/>
<input name="decode2_srca_index"/>
<input name="decode2_srcb_v"/>
<input name="decode2_srcb_r"/>
<input name="decode2_srcb_index"/>
<input name="instr2_redundant"/>
<input name="rob1_srca_v"/>
<input name="rob1_srca_r"/>
<input name="rob1_srca_index"/>
<input name="rob1_srca"/>
<input name="rf1_srca"/>
<input name="rob2_srca_v"/>
<input name="rob2_srca_r"/>
<input name="rob2_srca_index"/>
<input name="rob2_srca"/>
<input name="rf2_srca"/>
<input name="rob1_srcb_v"/>
<input name="rob1_srcb_r"/>
<input name="rob1_srcb_index"/>
<input name="rob1_srcb"/>
<input name="rf1_srcb"/>
<input name="rob2_srcb_v"/>
<input name="rob2_srcb_r"/>
<input name="rob2_srcb_index"/>
<input name="rob2_srcb"/>
<input name="rf2_srcb"/>
<input name="rob1_dest"/>
<input name="rob2_dest"/>
<input name="rf_xer"/>
<input name="cdb1_xer"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_update_xer"/>
<input name="cdb1_v"/>
<input name="cdb2_xer"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_update_xer"/>
<input name="cdb2_v"/>
<output name="dispatch1_srca_index"/>
<output name="dispatch2_srca_index"/>
<output name="dispatch1_srcb_index"/>
<output name="dispatch2_srcb_index"/>
<output name="uop1_fu_type"/>
<output name="uop1_v"/>
<output name="uop1_multi_cycle"/>
<output name="uop1_result_index"/>
<output name="uop1_result_v"/>
<output name="uop1_xer_v"/>
<output name="uop1_rob_dest"/>
<output name="uop1_uop"/>
<output name="uop1_super"/>
<output name="uop1_illegal"/>
<output name="uop1_dsisr"/>
<output name="uop1_bo"/>
<output name="uop1_bi"/>
<output name="uop1_imm"/>
<output name="uop1_cia"/>
<output name="uop1_branch_v"/>
<output name="uop1_bhr"/>
<output name="uop1_pred_taken"/>
<output name="uop1_bp_pht"/>
<output name="uop1_btb_tgt"/>
<output name="uop1_pred_offset"/>
<output name="uop1_start_offset"/>
<output name="uop1_srca_v"/>
<output name="uop1_srca_r"/>
<output name="uop1_srca"/>
<output name="uop1_srca_index"/>
<output name="uop1_srcb_v"/>
<output name="uop1_srcb_r"/>
<output name="uop1_srcb"/>
<output name="uop1_srcb_index"/>
<output name="uop1_xer"/>
<output name="uop1_needs_xer"/>
<output name="uop1_xer_index"/>
<output name="uop1_xer_ready"/>
<output name="uop2_fu_type"/>
<output name="uop2_v"/>
<output name="uop2_multi_cycle"/>
<output name="uop2_result_index"/>
<output name="uop2_result_v"/>
<output name="uop2_xer_v"/>
<output name="uop2_rob_dest"/>
<output name="uop2_uop"/>
<output name="uop2_super"/>
<output name="uop2_illegal"/>
<output name="uop2_dsisr"/>
<output name="uop2_bo"/>
<output name="uop2_bi"/>
<output name="uop2_imm"/>
<output name="uop2_cia"/>
<output name="uop2_branch_v"/>
<output name="uop2_bhr"/>
<output name="uop2_pred_taken"/>
<output name="uop2_bp_pht"/>
<output name="uop2_btb_tgt"/>
<output name="uop2_pred_offset"/>
<output name="uop2_start_offset"/>
<output name="uop2_srca_v"/>
<output name="uop2_srca_r"/>
<output name="uop2_srca"/>
<output name="uop2_srca_index"/>
<output name="uop2_srcb_v"/>
<output name="uop2_srcb_r"/>
<output name="uop2_srcb"/>
<output name="uop2_srcb_index"/>
<output name="uop2_xer"/>
<output name="uop2_needs_xer"/>
<output name="uop2_xer_index"/>
<output name="uop2_xer_ready"/>
<output name="dispatch_stall"/>
<complexity cyclo1="65" cyclo2="36" nCaseStmts="6" nCaseItems="35" nLoops="0" nIfStmts="29" />
<volume nNodes="568" nStmts="23" nExprs="81" nInputs="94" nOutputs="73" nParams="0" nAlwaysClocks="54" nBAssign="24" nNBAssign="103" nWAssign="66" nOther="217" />
</block>
<block name="dmaq">
<input name="clk"/>
<input name="mmu_clk"/>
<input name="hreset"/>
<input name="exception_v"/>
<input name="dmmu_resp_clk"/>
<input name="dmmu_req_stall"/>
<input name="dmmu_resp_data"/>
<input name="dmmu_resp_dmaq"/>
<input name="dmmu_resp_status"/>
<input name="dmaq_req_command"/>
<input name="dmaq_req_address"/>
<input name="dmaq_req_data"/>
<input name="lsu_index"/>
<input name="lsu_write"/>
<input name="lsu_inval"/>
<input name="l1_valid"/>
<input name="l1_data"/>
<input name="immu_req_address"/>
<input name="immu_req_command"/>
<input name="immu_req_imaq"/>
<output name="dmaq_resp_status"/>
<output name="dmaq_req_stall"/>
<output name="dmaq_l1_stall"/>
<output name="dmaq_busy"/>
<output name="lsu_valid"/>
<output name="lsu_load_data"/>
<output name="dcache_index"/>
<output name="l1_write"/>
<output name="l1_inval"/>
<output name="l2_write"/>
<output name="l2_tag"/>
<output name="l2_data"/>
<output name="imaq_grant"/>
<output name="mmu_req_address"/>
<output name="mmu_req_command"/>
<output name="mmu_req_maq"/>
<output name="mmu_req_data"/>
<instance name="dcache_init"/>
<instance name="barb"/>
<instance name="regfilefifo1"/>
<instance name="regfilefifo2"/>
<complexity cyclo1="44" cyclo2="44" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="43" />
<volume nNodes="385" nStmts="30" nExprs="58" nInputs="20" nOutputs="17" nParams="0" nAlwaysClocks="23" nBAssign="0" nNBAssign="58" nWAssign="116" nOther="100" />
</block>
<block name="exu">
<input name="clk"/>
<input name="exception_v"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_bo"/>
<input name="uop1_bi"/>
<input name="uop1_imm"/>
<input name="uop1_cia"/>
<input name="uop1_pred_taken"/>
<input name="uop1_bp_pht"/>
<input name="uop1_btb_tgt"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="uop1_needs_xer"/>
<input name="uop1_xer_index"/>
<input name="uop1_xer_ready"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_bo"/>
<input name="uop2_bi"/>
<input name="uop2_imm"/>
<input name="uop2_cia"/>
<input name="uop2_pred_taken"/>
<input name="uop2_bp_pht"/>
<input name="uop2_btb_tgt"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="uop2_needs_xer"/>
<input name="uop2_xer_index"/>
<input name="uop2_xer_ready"/>
<input name="rob1_bottom_v"/>
<input name="rob1_bottom"/>
<input name="rob2_bottom_v"/>
<input name="rob2_bottom"/>
<input name="dmaq_req_stall"/>
<input name="dmaq_resp_status"/>
<input name="dmaq_l1_stall"/>
<input name="lsu_valid"/>
<input name="lsu_tag"/>
<input name="lsu_load_data"/>
<input name="dci"/>
<output name="cdb1_v"/>
<output name="cdb1_rob_dest"/>
<output name="cdb1_result"/>
<output name="cdb1_result_v"/>
<output name="cdb1_xer"/>
<output name="cdb1_xer_v"/>
<output name="cdb1_update_xer"/>
<output name="cdb1_dcache_miss"/>
<output name="cdb1_align"/>
<output name="cdb1_mispred"/>
<output name="cdb1_mispred_pc"/>
<output name="cdb1_pht"/>
<output name="cdb1_branch_taken"/>
<output name="cdb2_v"/>
<output name="cdb2_rob_dest"/>
<output name="cdb2_result"/>
<output name="cdb2_result_v"/>
<output name="cdb2_xer"/>
<output name="cdb2_xer_v"/>
<output name="cdb2_update_xer"/>
<output name="cdb2_dcache_miss"/>
<output name="cdb2_align"/>
<output name="cdb2_mispred"/>
<output name="cdb2_mispred_pc"/>
<output name="cdb2_pht"/>
<output name="cdb2_branch_taken"/>
<output name="alu1_rs_stall"/>
<output name="alu2_rs_stall"/>
<output name="bru_rs_stall"/>
<output name="lsu_rs_stall"/>
<output name="dmaq_req_address"/>
<output name="dmaq_req_command"/>
<output name="dmaq_req_data"/>
<output name="lsu_index"/>
<output name="lsu_write"/>
<output name="lsu_inval"/>
<output name="lsu_store_data"/>
<instance name="alu_fu2"/>
<instance name="lsu_fu"/>
<instance name="bru_fu"/>
<instance name="alu_fu1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="623" nStmts="0" nExprs="260" nInputs="61" nOutputs="37" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="363" />
</block>
<block name="pc_select">
<input name="clk"/>
<input name="exception_v"/>
<input name="exception_pc"/>
<input name="stream_stall"/>
<input name="decode_stall"/>
<input name="core_stall"/>
<input name="btb_read_offset"/>
<input name="btb_read_tgt"/>
<input name="bp_read_bhr"/>
<input name="bp_read_pht"/>
<input name="stream_v"/>
<input name="stream_r"/>
<input name="stream_ea"/>
<input name="stream_data"/>
<input name="icache_valid"/>
<input name="icache_tag"/>
<input name="icache_data"/>
<input name="ici"/>
<input name="spec_ex"/>
<input name="clk"/>
<input name="exception_v"/>
<input name="pc_v"/>
<input name="pc"/>
<input name="bp_read_bhr"/>
<input name="bp_read_pht"/>
<input name="btb_pred_taken"/>
<input name="btb_read_offset"/>
<input name="btb_read_tgt"/>
<input name="icache_valid"/>
<input name="icache_tag"/>
<input name="icache_data"/>
<input name="stream_v"/>
<input name="stream_r"/>
<input name="stream_ea"/>
<input name="stream_data"/>
<input name="instr_buffer_stall"/>
<input name="ici"/>
<input name="clk"/>
<input name="exception_v"/>
<input name="decode_stall"/>
<input name="core_stall"/>
<input name="fetch_v"/>
<input name="fetch_pc"/>
<input name="fetch_bp_bhr"/>
<input name="fetch_bp_pht"/>
<input name="fetch_pred_taken"/>
<input name="fetch_pred_offset"/>
<input name="fetch_btb_tgt"/>
<input name="fetch_data"/>
<input name="clk"/>
<input name="exception_v"/>
<input name="exception_pc"/>
<input name="stall"/>
<input name="btb_tgt"/>
<input name="btb_pred_taken"/>
<output name="bp_read_en"/>
<output name="stream_hit"/>
<output name="stream_hit_bar"/>
<output name="stream_miss_spec"/>
<output name="stream_miss_ea"/>
<output name="fetch_index"/>
<output name="valid_instr1"/>
<output name="cia_instr1"/>
<output name="instr_instr1"/>
<output name="bhr_instr1"/>
<output name="pred_taken_instr1"/>
<output name="bp_pht_instr1"/>
<output name="btb_tgt_instr1"/>
<output name="pred_offset_instr1"/>
<output name="start_offset_instr1"/>
<output name="valid_instr2"/>
<output name="cia_instr2"/>
<output name="instr_instr2"/>
<output name="bhr_instr2"/>
<output name="pred_taken_instr2"/>
<output name="bp_pht_instr2"/>
<output name="btb_tgt_instr2"/>
<output name="pred_offset_instr2"/>
<output name="start_offset_instr2"/>
<output name="pc_stall"/>
<output name="stream_hit"/>
<output name="stream_hit_bar"/>
<output name="stream_miss"/>
<output name="stream_miss_ea"/>
<output name="stream_miss_spec"/>
<output name="stream_wait"/>
<output name="fetch_v"/>
<output name="fetch_pc"/>
<output name="fetch_bp_bhr"/>
<output name="fetch_bp_pht"/>
<output name="fetch_pred_taken"/>
<output name="fetch_pred_offset"/>
<output name="fetch_btb_tgt"/>
<output name="fetch_data"/>
<output name="instr_buffer_stall"/>
<output name="valid_instr1"/>
<output name="cia_instr1"/>
<output name="instr_instr1"/>
<output name="bhr_instr1"/>
<output name="pred_taken_instr1"/>
<output name="bp_pht_instr1"/>
<output name="btb_tgt_instr1"/>
<output name="pred_offset_instr1"/>
<output name="start_offset_instr1"/>
<output name="valid_instr2"/>
<output name="cia_instr2"/>
<output name="instr_instr2"/>
<output name="bhr_instr2"/>
<output name="pred_taken_instr2"/>
<output name="bp_pht_instr2"/>
<output name="btb_tgt_instr2"/>
<output name="pred_offset_instr2"/>
<output name="start_offset_instr2"/>
<output name="v"/>
<output name="pc"/>
<param name="size"/>
<instance name="pc_select"/>
<instance name="fetch_latch"/>
<instance name="instr_buffer"/>
<complexity cyclo1="29" cyclo2="29" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="28" />
<volume nNodes="458" nStmts="17" nExprs="88" nInputs="55" nOutputs="60" nParams="1" nAlwaysClocks="3" nBAssign="0" nNBAssign="110" nWAssign="41" nOther="199" />
</block>
<block name="frontend">
<input name="clk"/>
<input name="mmu_clk"/>
<input name="hreset"/>
<input name="ici"/>
<input name="tin_spec"/>
<input name="lsu_index"/>
<input name="lsu_write"/>
<input name="lsu_inval"/>
<input name="dcache_l1_valid"/>
<input name="dcache_l1_load_data"/>
<input name="mmu_resp_clk"/>
<input name="mmu_req_stall"/>
<input name="mmu_resp_data"/>
<input name="mmu_resp_maq"/>
<input name="mmu_resp_status"/>
<input name="dmaq_req_command"/>
<input name="dmaq_req_address"/>
<input name="dmaq_req_data"/>
<input name="icache_l1_valid"/>
<input name="icache_l1_tag"/>
<input name="icache_l1_data"/>
<input name="btb_write_en"/>
<input name="btb_write_index"/>
<input name="btb_write_offset"/>
<input name="btb_write_tgt"/>
<input name="bp_write_pht_en"/>
<input name="bp_write_pht_index"/>
<input name="bp_write_pht"/>
<input name="bp_write_bhr_en"/>
<input name="bp_write_bhr"/>
<input name="core_stall"/>
<input name="exception_v"/>
<input name="exception_pc"/>
<output name="lsu_valid"/>
<output name="lsu_load_data"/>
<output name="dcache_index"/>
<output name="dcache_l1_write"/>
<output name="dcache_l1_inval"/>
<output name="dcache_l2_write"/>
<output name="dcache_l2_tag"/>
<output name="dcache_l2_data"/>
<output name="mmu_req_address"/>
<output name="mmu_req_command"/>
<output name="mmu_req_maq"/>
<output name="mmu_req_data"/>
<output name="imaq_busy"/>
<output name="dmaq_resp_status"/>
<output name="dmaq_req_stall"/>
<output name="dmaq_l1_stall"/>
<output name="dmaq_busy"/>
<output name="icache_l1_index"/>
<output name="icache_l2_write"/>
<output name="icache_l2_tag"/>
<output name="icache_l2_data"/>
<output name="decode1_fu_type"/>
<output name="decode1_v"/>
<output name="decode1_multi_cycle"/>
<output name="decode1_result_index"/>
<output name="decode1_result_v"/>
<output name="decode1_xer_v"/>
<output name="decode1_uop"/>
<output name="decode1_super"/>
<output name="decode1_illegal"/>
<output name="decode1_dsisr"/>
<output name="decode1_bo"/>
<output name="decode1_bi"/>
<output name="decode1_imm"/>
<output name="decode1_cia"/>
<output name="decode1_branch_v"/>
<output name="decode1_pred_taken"/>
<output name="decode1_bhr"/>
<output name="decode1_bp_pht"/>
<output name="decode1_btb_tgt"/>
<output name="decode1_pred_offset"/>
<output name="decode1_start_offset"/>
<output name="decode1_srca_v"/>
<output name="decode1_srca_r"/>
<output name="decode1_srca_index"/>
<output name="decode1_srcb_v"/>
<output name="decode1_srcb_r"/>
<output name="decode1_srcb_index"/>
<output name="decode2_fu_type"/>
<output name="decode2_v"/>
<output name="decode2_multi_cycle"/>
<output name="decode2_result_index"/>
<output name="decode2_result_v"/>
<output name="decode2_xer_v"/>
<output name="decode2_uop"/>
<output name="decode2_super"/>
<output name="decode2_illegal"/>
<output name="decode2_dsisr"/>
<output name="decode2_bo"/>
<output name="decode2_bi"/>
<output name="decode2_imm"/>
<output name="decode2_cia"/>
<output name="decode2_branch_v"/>
<output name="decode2_pred_taken"/>
<output name="decode2_bhr"/>
<output name="decode2_bp_pht"/>
<output name="decode2_btb_tgt"/>
<output name="decode2_pred_offset"/>
<output name="decode2_start_offset"/>
<output name="decode2_srca_v"/>
<output name="decode2_srca_r"/>
<output name="decode2_srca_index"/>
<output name="decode2_srcb_v"/>
<output name="decode2_srcb_r"/>
<output name="decode2_srcb_index"/>
<output name="instr2_redundant"/>
<instance name="stream"/>
<instance name="imaq"/>
<instance name="dmaq"/>
<instance name="btb"/>
<instance name="bp"/>
<instance name="fetch"/>
<instance name="decode_2issue"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="553" nStmts="0" nExprs="215" nInputs="33" nOutputs="76" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="332" />
</block>
<block name="fsm_instr_sel">
<input name="core_stall"/>
<input name="clk"/>
<input name="hreset"/>
<input name="exception_v"/>
<input name="decoder1_i1_fu_type"/>
<input name="decoder1_v"/>
<input name="decoder1_i1_result_index"/>
<input name="decoder1_i1_result_v"/>
<input name="decoder1_i1_xer_v"/>
<input name="decoder1_i1_uop"/>
<input name="decoder1_i1_super"/>
<input name="decoder1_i1_illegal"/>
<input name="decoder1_i1_dsisr"/>
<input name="decoder1_i1_bo"/>
<input name="decoder1_i1_bi"/>
<input name="decoder1_i1_imm"/>
<input name="decoder1_i1_cia"/>
<input name="decoder1_i1_branch_v"/>
<input name="decoder1_i1_bhr"/>
<input name="decoder1_i1_pred_taken"/>
<input name="decoder1_i1_bp_pht"/>
<input name="decoder1_i1_btb_tgt"/>
<input name="decoder1_i1_pred_offset"/>
<input name="decoder1_i1_start_offset"/>
<input name="decoder1_i1_srca_v"/>
<input name="decoder1_i1_srca_r"/>
<input name="decoder1_i1_srca_index"/>
<input name="decoder1_i1_srcb_v"/>
<input name="decoder1_i1_srcb_r"/>
<input name="decoder1_i1_srcb_index"/>
<input name="decoder1_i2_fu_type"/>
<input name="decoder1_i2_result_index"/>
<input name="decoder1_i2_result_v"/>
<input name="decoder1_i2_xer_v"/>
<input name="decoder1_i2_uop"/>
<input name="decoder1_i2_super"/>
<input name="decoder1_i2_illegal"/>
<input name="decoder1_i2_dsisr"/>
<input name="decoder1_i2_bo"/>
<input name="decoder1_i2_bi"/>
<input name="decoder1_i2_imm"/>
<input name="decoder1_i2_cia"/>
<input name="decoder1_i2_branch_v"/>
<input name="decoder1_i2_bhr"/>
<input name="decoder1_i2_pred_taken"/>
<input name="decoder1_i2_bp_pht"/>
<input name="decoder1_i2_btb_tgt"/>
<input name="decoder1_i2_pred_offset"/>
<input name="decoder1_i2_start_offset"/>
<input name="decoder1_i2_srca_v"/>
<input name="decoder1_i2_srca_r"/>
<input name="decoder1_i2_srca_index"/>
<input name="decoder1_i2_srcb_v"/>
<input name="decoder1_i2_srcb_r"/>
<input name="decoder1_i2_srcb_index"/>
<input name="decoder2_i1_fu_type"/>
<input name="decoder2_v"/>
<input name="decoder2_i1_result_index"/>
<input name="decoder2_i1_result_v"/>
<input name="decoder2_i1_xer_v"/>
<input name="decoder2_i1_uop"/>
<input name="decoder2_i1_super"/>
<input name="decoder2_i1_illegal"/>
<input name="decoder2_i1_dsisr"/>
<input name="decoder2_i1_bo"/>
<input name="decoder2_i1_bi"/>
<input name="decoder2_i1_imm"/>
<input name="decoder2_i1_cia"/>
<input name="decoder2_i1_branch_v"/>
<input name="decoder2_i1_bhr"/>
<input name="decoder2_i1_pred_taken"/>
<input name="decoder2_i1_bp_pht"/>
<input name="decoder2_i1_btb_tgt"/>
<input name="decoder2_i1_pred_offset"/>
<input name="decoder2_i1_start_offset"/>
<input name="decoder2_i1_srca_v"/>
<input name="decoder2_i1_srca_r"/>
<input name="decoder2_i1_srca_index"/>
<input name="decoder2_i1_srcb_v"/>
<input name="decoder2_i1_srcb_r"/>
<input name="decoder2_i1_srcb_index"/>
<input name="decoder2_i2_fu_type"/>
<input name="decoder2_i2_result_index"/>
<input name="decoder2_i2_result_v"/>
<input name="decoder2_i2_xer_v"/>
<input name="decoder2_i2_uop"/>
<input name="decoder2_i2_super"/>
<input name="decoder2_i2_illegal"/>
<input name="decoder2_i2_dsisr"/>
<input name="decoder2_i2_bo"/>
<input name="decoder2_i2_bi"/>
<input name="decoder2_i2_imm"/>
<input name="decoder2_i2_cia"/>
<input name="decoder2_i2_branch_v"/>
<input name="decoder2_i2_bhr"/>
<input name="decoder2_i2_pred_taken"/>
<input name="decoder2_i2_bp_pht"/>
<input name="decoder2_i2_btb_tgt"/>
<input name="decoder2_i2_pred_offset"/>
<input name="decoder2_i2_start_offset"/>
<input name="decoder2_i2_srca_v"/>
<input name="decoder2_i2_srca_r"/>
<input name="decoder2_i2_srca_index"/>
<input name="decoder2_i2_srcb_v"/>
<input name="decoder2_i2_srcb_r"/>
<input name="decoder2_i2_srcb_index"/>
<input name="decoder1_simple"/>
<input name="decoder1_multi_cycle"/>
<input name="decoder2_simple"/>
<input name="decoder2_multi_cycle"/>
<output name="decode1_fu_type"/>
<output name="decode1_v"/>
<output name="decode1_result_index"/>
<output name="decode1_result_v"/>
<output name="decode1_xer_v"/>
<output name="decode1_uop"/>
<output name="decode1_super"/>
<output name="decode1_illegal"/>
<output name="decode1_dsisr"/>
<output name="decode1_bo"/>
<output name="decode1_bi"/>
<output name="decode1_imm"/>
<output name="decode1_cia"/>
<output name="decode1_branch_v"/>
<output name="decode1_bhr"/>
<output name="decode1_pred_taken"/>
<output name="decode1_bp_pht"/>
<output name="decode1_btb_tgt"/>
<output name="decode1_pred_offset"/>
<output name="decode1_start_offset"/>
<output name="decode1_srca_v"/>
<output name="decode1_srca_r"/>
<output name="decode1_srca_index"/>
<output name="decode1_srcb_v"/>
<output name="decode1_srcb_r"/>
<output name="decode1_srcb_index"/>
<output name="decode2_fu_type"/>
<output name="decode2_v"/>
<output name="decode2_result_index"/>
<output name="decode2_result_v"/>
<output name="decode2_xer_v"/>
<output name="decode2_uop"/>
<output name="decode2_super"/>
<output name="decode2_illegal"/>
<output name="decode2_dsisr"/>
<output name="decode2_bo"/>
<output name="decode2_bi"/>
<output name="decode2_imm"/>
<output name="decode2_cia"/>
<output name="decode2_branch_v"/>
<output name="decode2_bhr"/>
<output name="decode2_pred_taken"/>
<output name="decode2_bp_pht"/>
<output name="decode2_btb_tgt"/>
<output name="decode2_pred_offset"/>
<output name="decode2_start_offset"/>
<output name="decode2_srca_v"/>
<output name="decode2_srca_r"/>
<output name="decode2_srca_index"/>
<output name="decode2_srcb_v"/>
<output name="decode2_srcb_r"/>
<output name="decode2_srcb_index"/>
<output name="decode1_multi_cycle"/>
<output name="decode2_multi_cycle"/>
<output name="decode1_hold"/>
<output name="decode2_hold"/>
<output name="finish"/>
<output name="instr2_redundant"/>
<param name="INIT_ST"/>
<param name="D1_CM_ST"/>
<param name="D1_CNM_ST"/>
<param name="D2_ST"/>
<param name="D2_C_ST"/>
<complexity cyclo1="47" cyclo2="39" nCaseStmts="2" nCaseItems="10" nLoops="0" nIfStmts="36" />
<volume nNodes="1335" nStmts="38" nExprs="48" nInputs="110" nOutputs="58" nParams="5" nAlwaysClocks="11" nBAssign="61" nNBAssign="990" nWAssign="2" nOther="185" />
</block>
<block name="fxu_chip">
<input name="clk_pad"/>
<input name="mmu_clk_pad"/>
<input name="hreset_pad"/>
<input name="sreset_pad"/>
<input name="int_pad"/>
<input name="ici_pad"/>
<input name="dci_pad"/>
<input name="tin_pad"/>
<input name="mmu_req_stall_pad"/>
<input name="mmu_resp_clk_pad"/>
<input name="mmu_resp_maq_pad"/>
<input name="mmu_resp_status_pad"/>
<input name="mmu_resp_data_pad"/>
<output name="tout_pad"/>
<output name="mmu_req_command_pad"/>
<output name="mmu_req_maq_pad"/>
<output name="mmu_req_address_pad"/>
<output name="mmu_req_data_pad"/>
<instance name="fxu"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="18" nInputs="13" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="38" />
</block>
<block name="fxu">
<input name="clk_in"/>
<input name="mmu_clk_in"/>
<input name="hreset_in"/>
<input name="sreset"/>
<input name="int"/>
<input name="ici"/>
<input name="tin_pipe"/>
<input name="tin_spec"/>
<input name="mmu_resp_clk"/>
<input name="mmu_req_stall"/>
<input name="mmu_resp_data"/>
<input name="mmu_resp_maq"/>
<input name="mmu_resp_status"/>
<input name="dci"/>
<output name="mmu_req_address"/>
<output name="mmu_req_command"/>
<output name="mmu_req_maq"/>
<output name="mmu_req_data"/>
<instance name="dcache"/>
<instance name="icache"/>
<instance name="frontend"/>
<instance name="core"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="461" nStmts="0" nExprs="218" nInputs="14" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="241" />
</block>
<block name="icache1">
<input name="clk"/>
<input name="index"/>
<input name="l2_w"/>
<input name="l2_tag"/>
<input name="l2_data"/>
<input name="l1_inval"/>
<input name="CLK"/>
<input name="A"/>
<input name="DIN"/>
<input name="WE"/>
<input name="CLK"/>
<input name="A"/>
<input name="DIN"/>
<input name="WE"/>
<output name="l1_valid"/>
<output name="l1_tag"/>
<output name="l1_load_data"/>
<output name="DOUT"/>
<output name="DOUT"/>
<instance name="icache0"/>
<instance name="icache0"/>
<instance name="icache1"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="79" nStmts="2" nExprs="17" nInputs="14" nOutputs="5" nParams="0" nAlwaysClocks="2" nBAssign="2" nNBAssign="0" nWAssign="12" nOther="44" />
</block>
<block name="idecode1">
<input name="ppc_instr"/>
<output name="idecode_multi_cycle"/>
<output name="idecode_uindex"/>
<output name="idecode1_fu_type"/>
<output name="idecode1_result_index"/>
<output name="idecode1_result_v"/>
<output name="idecode1_xer_v"/>
<output name="idecode1_uop"/>
<output name="idecode1_super"/>
<output name="idecode1_illegal"/>
<output name="idecode1_dsisr"/>
<output name="idecode1_branch_v"/>
<output name="idecode1_bo"/>
<output name="idecode1_bi"/>
<output name="idecode1_imm"/>
<output name="idecode1_srca_v"/>
<output name="idecode1_srca_r"/>
<output name="idecode1_srca_index"/>
<output name="idecode1_srcb_v"/>
<output name="idecode1_srcb_r"/>
<output name="idecode1_srcb_index"/>
<output name="idecode_simple"/>
<output name="idecode2_fu_type"/>
<output name="idecode2_result_index"/>
<output name="idecode2_result_v"/>
<output name="idecode2_xer_v"/>
<output name="idecode2_uop"/>
<output name="idecode2_super"/>
<output name="idecode2_illegal"/>
<output name="idecode2_dsisr"/>
<output name="idecode2_branch_v"/>
<output name="idecode2_bo"/>
<output name="idecode2_bi"/>
<output name="idecode2_imm"/>
<output name="idecode2_srca_v"/>
<output name="idecode2_srca_r"/>
<output name="idecode2_srca_index"/>
<output name="idecode2_srcb_v"/>
<output name="idecode2_srcb_r"/>
<output name="idecode2_srcb_index"/>
<complexity cyclo1="231" cyclo2="62" nCaseStmts="5" nCaseItems="174" nLoops="0" nIfStmts="56" />
<volume nNodes="6141" nStmts="57" nExprs="226" nInputs="1" nOutputs="39" nParams="0" nAlwaysClocks="20" nBAssign="0" nNBAssign="5602" nWAssign="19" nOther="217" />
</block>
<block name="imaq">
<input name="clk"/>
<input name="mmu_clk"/>
<input name="hreset"/>
<input name="immu_resp_clk"/>
<input name="immu_req_stall"/>
<input name="immu_resp_data"/>
<input name="immu_resp_imaq"/>
<input name="immu_resp_status"/>
<input name="stream_miss"/>
<input name="imaq_req_command"/>
<input name="imaq_req_address"/>
<input name="imaq_grant"/>
<output name="immu_req_address"/>
<output name="immu_req_command"/>
<output name="immu_req_imaq"/>
<output name="imaq_busy"/>
<output name="imaq_req_stall"/>
<output name="imaq_resp_status"/>
<output name="imaq_resp_data"/>
<param name="size"/>
<instance name="scntr_cmine"/>
<instance name="scntr_cmine"/>
<instance name="scntr_pmine"/>
<instance name="regfilecmd"/>
<instance name="regfiledataH"/>
<instance name="regfiledataM"/>
<instance name="regfiledataL"/>
<complexity cyclo1="47" cyclo2="47" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="46" />
<volume nNodes="300" nStmts="20" nExprs="56" nInputs="12" nOutputs="7" nParams="1" nAlwaysClocks="13" nBAssign="0" nNBAssign="46" nWAssign="82" nOther="83" />
</block>
<block name="inc32_4">
<input name="A"/>
<output name="SUM"/>
<output name="COUT"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="42" nStmts="0" nExprs="0" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="5" nBAssign="25" nNBAssign="0" nWAssign="2" nOther="10" />
</block>
<block name="lal">
<input name="clk"/>
<input name="exception_v"/>
<input name="v"/>
<input name="dest"/>
<input name="uop"/>
<input name="ea"/>
<input name="align"/>
<input name="dmaq_l1_stall"/>
<input name="lsaq_stall"/>
<input name="access_sel"/>
<output name="lal_stall"/>
<output name="lal_v"/>
<output name="lal_uop"/>
<output name="lal_dest"/>
<output name="lal_ea"/>
<output name="lal_align"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="37" nStmts="3" nExprs="3" nInputs="10" nOutputs="6" nParams="0" nAlwaysClocks="3" nBAssign="0" nNBAssign="6" nWAssign="1" nOther="21" />
</block>
<block name="lsaq">
<input name="clk"/>
<input name="exception_v"/>
<input name="cdb_stall_bar"/>
<input name="mshr_stall"/>
<input name="bypass_enable"/>
<input name="v_in"/>
<input name="dest_in"/>
<input name="uop_in"/>
<input name="ea_in"/>
<input name="align_ex_in"/>
<input name="dv_in"/>
<input name="dword_in"/>
<input name="dtag_in"/>
<input name="dci"/>
<input name="dmaq_req_stall"/>
<output name="mshr_v"/>
<output name="rr_v"/>
<output name="uop"/>
<output name="ea"/>
<output name="dest"/>
<output name="miss"/>
<output name="fs_hit"/>
<output name="lst_miss"/>
<output name="align_exception"/>
<output name="data"/>
<output name="data_v"/>
<output name="lsaq_stall"/>
<complexity cyclo1="31" cyclo2="28" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="26" />
<volume nNodes="155" nStmts="17" nExprs="21" nInputs="15" nOutputs="12" nParams="0" nAlwaysClocks="14" nBAssign="0" nNBAssign="28" nWAssign="27" nOther="48" />
</block>
<block name="lsu_fu">
<input name="clk"/>
<input name="exception_v"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_imm"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_imm"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="rob1_bottom_v"/>
<input name="rob1_bottom"/>
<input name="rob2_bottom_v"/>
<input name="rob2_bottom"/>
<input name="lsu_valid"/>
<input name="lsu_tag"/>
<input name="lsu_load_data"/>
<input name="dmaq_req_stall"/>
<input name="dmaq_resp_status"/>
<input name="dmaq_l1_stall"/>
<input name="v_pri0"/>
<input name="v_pri1"/>
<input name="v_pri2"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<input name="dci"/>
<output name="lsu_index"/>
<output name="lsu_write"/>
<output name="lsu_inval"/>
<output name="lsu_store_data"/>
<output name="dmaq_req_address"/>
<output name="dmaq_req_command"/>
<output name="dmaq_req_data"/>
<output name="fu_v"/>
<output name="rs_stall"/>
<output name="cdb1_rob_dest"/>
<output name="cdb1_result"/>
<output name="cdb1_result_v"/>
<output name="cdb1_dcache_miss"/>
<output name="cdb1_align"/>
<output name="cdb1_xer_v"/>
<output name="cdb1_update_xer"/>
<output name="cdb1_mispred"/>
<output name="cdb2_rob_dest"/>
<output name="cdb2_result"/>
<output name="cdb2_result_v"/>
<output name="cdb2_dcache_miss"/>
<output name="cdb2_align"/>
<output name="cdb2_xer_v"/>
<output name="cdb2_update_xer"/>
<output name="cdb2_mispred"/>
<instance name="rs_lsu"/>
<instance name="lsu"/>
<instance name="mshr"/>
<instance name="result_register"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="394" nStmts="0" nExprs="151" nInputs="50" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="243" />
</block>
<block name="lsu">
<input name="clk"/>
<input name="exception_v"/>
<input name="rs_v"/>
<input name="rs_uop"/>
<input name="rs_dest"/>
<input name="rs_imm"/>
<input name="rs_op_a"/>
<input name="rs_op_b"/>
<input name="rob1_bottom_v"/>
<input name="rob1_bottom"/>
<input name="rob2_bottom_v"/>
<input name="rob2_bottom"/>
<input name="cdb_stall_bar"/>
<input name="dmaq_l1_stall"/>
<input name="dmaq_req_stall"/>
<input name="lsu_valid"/>
<input name="lsu_tag"/>
<input name="lsu_load_data"/>
<input name="mshr_stall"/>
<input name="bypass_enable"/>
<input name="dci"/>
<output name="access_stall"/>
<output name="lsu_index"/>
<output name="lsu_write"/>
<output name="lsu_inval"/>
<output name="lsu_store_data"/>
<output name="mshr_v"/>
<output name="rr_v"/>
<output name="uop"/>
<output name="ea"/>
<output name="dest"/>
<output name="miss"/>
<output name="fs_hit"/>
<output name="lst_miss"/>
<output name="align_exception"/>
<output name="data"/>
<output name="data_v"/>
<instance name="agu"/>
<instance name="lal"/>
<instance name="sal"/>
<instance name="lsaq"/>
<complexity cyclo1="15" cyclo2="12" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="10" />
<volume nNodes="246" nStmts="6" nExprs="83" nInputs="21" nOutputs="16" nParams="0" nAlwaysClocks="5" nBAssign="0" nNBAssign="19" nWAssign="12" nOther="121" />
</block>
<block name="misc_register_file">
<input name="clk"/>
<input name="hreset"/>
<input name="read_a_index1"/>
<input name="read_b_index1"/>
<input name="read_a_index2"/>
<input name="read_b_index2"/>
<input name="write_index1"/>
<input name="write_valid1"/>
<input name="write_data1"/>
<input name="write_index2"/>
<input name="write_valid2"/>
<input name="write_data2"/>
<input name="write_msr_v1"/>
<input name="write_msr_v2"/>
<input name="write_srr0_v1"/>
<input name="write_srr0_data1"/>
<input name="write_srr0_v2"/>
<input name="write_srr0_data2"/>
<input name="write_srr1_v1"/>
<input name="write_srr1_data1"/>
<input name="write_srr1_v2"/>
<input name="write_srr1_data2"/>
<input name="write_dsisr_v1"/>
<input name="write_dsisr_data1"/>
<input name="write_dsisr_v2"/>
<input name="write_dsisr_data2"/>
<input name="result_v1"/>
<input name="result_index01"/>
<input name="result_v2"/>
<input name="result_index02"/>
<output name="read_a_data1"/>
<output name="read_b_data1"/>
<output name="read_a_data2"/>
<output name="read_b_data2"/>
<output name="read_msr_data"/>
<output name="xer"/>
<output name="read_xer_data"/>
<output name="dec_exception"/>
<output name="cr"/>
<output name="lr"/>
<output name="ctr"/>
<output name="dar"/>
<output name="sdr1"/>
<output name="srr0_t"/>
<output name="msr_t"/>
<output name="xer_t"/>
<output name="srr1_t"/>
<output name="dsisr_t"/>
<output name="dec_t"/>
<instance name="regfilemisc"/>
<complexity cyclo1="49" cyclo2="49" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="48" />
<volume nNodes="237" nStmts="18" nExprs="42" nInputs="30" nOutputs="19" nParams="0" nAlwaysClocks="9" nBAssign="0" nNBAssign="15" nWAssign="62" nOther="91" />
</block>
<block name="mshr">
<input name="clk"/>
<input name="exception_v_in"/>
<input name="lsu_mshr_v"/>
<input name="lsu_rr_v"/>
<input name="lsu_uop"/>
<input name="lsu_ea"/>
<input name="lsu_dest"/>
<input name="lsu_miss"/>
<input name="lsu_fs_hit"/>
<input name="lsu_lst_miss"/>
<input name="lsu_align"/>
<input name="lsu_data"/>
<input name="lsu_data_v"/>
<input name="lsu_load_data"/>
<input name="dmaq_req_stall"/>
<input name="dmaq_resp_status"/>
<input name="cdb_stall"/>
<output name="mshr_stall"/>
<output name="bypass_enable_buff"/>
<output name="dmaq_req_address"/>
<output name="dmaq_req_command"/>
<output name="dmaq_req_data"/>
<output name="mshr_v"/>
<output name="mshr_dest"/>
<output name="mshr_data"/>
<output name="mshr_data_v"/>
<output name="mshr_miss"/>
<output name="mshr_align"/>
<complexity cyclo1="33" cyclo2="30" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="28" />
<volume nNodes="165" nStmts="20" nExprs="24" nInputs="17" nOutputs="11" nParams="0" nAlwaysClocks="13" nBAssign="18" nNBAssign="22" nWAssign="23" nOther="45" />
</block>
<block name="regfilecmd">
<input name="clk"/>
<input name="IN0"/>
<input name="R1"/>
<input name="W"/>
<input name="WE"/>
<output name="OUT1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="1" nNBAssign="0" nWAssign="1" nOther="9" />
</block>
<block name="regfiledataH">
<input name="clk"/>
<input name="IN0"/>
<input name="R1"/>
<input name="W"/>
<input name="WE"/>
<output name="OUT1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="1" nNBAssign="0" nWAssign="1" nOther="9" />
</block>
<block name="regfiledataL">
<input name="clk"/>
<input name="IN0"/>
<input name="R1"/>
<input name="W"/>
<input name="WE"/>
<output name="OUT1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="1" nNBAssign="0" nWAssign="1" nOther="9" />
</block>
<block name="regfiledataM">
<input name="clk"/>
<input name="IN0"/>
<input name="R1"/>
<input name="W"/>
<input name="WE"/>
<output name="OUT1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="1" nNBAssign="0" nWAssign="1" nOther="9" />
</block>
<block name="regfilefifo1">
<input name="clk"/>
<input name="IN0"/>
<input name="R1"/>
<input name="W"/>
<input name="WE"/>
<output name="OUT1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="1" nNBAssign="0" nWAssign="1" nOther="9" />
</block>
<block name="regfilefifo2">
<input name="clk"/>
<input name="IN0"/>
<input name="R1"/>
<input name="W"/>
<input name="WE"/>
<output name="OUT1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="14" nStmts="1" nExprs="1" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="1" nNBAssign="0" nWAssign="1" nOther="9" />
</block>
<block name="regfilemisc">
<input name="clk"/>
<input name="IN1"/>
<input name="IN2"/>
<input name="R1"/>
<input name="R2"/>
<input name="R3"/>
<input name="R4"/>
<input name="RE1"/>
<input name="RE2"/>
<input name="RE3"/>
<input name="RE4"/>
<input name="W1"/>
<input name="W2"/>
<input name="WE1"/>
<input name="WE2"/>
<output name="OUT1"/>
<output name="OUT2"/>
<output name="OUT3"/>
<output name="OUT4"/>
<output name="cr"/>
<output name="lr"/>
<output name="ctr"/>
<output name="dar"/>
<output name="sdr1"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="43" nStmts="2" nExprs="2" nInputs="15" nOutputs="9" nParams="0" nAlwaysClocks="1" nBAssign="2" nNBAssign="0" nWAssign="9" nOther="27" />
</block>
<block name="regfilerf">
<input name="clk"/>
<input name="IN1"/>
<input name="IN2"/>
<input name="R1"/>
<input name="R2"/>
<input name="R3"/>
<input name="R4"/>
<input name="RE1"/>
<input name="RE2"/>
<input name="RE3"/>
<input name="RE4"/>
<input name="W1"/>
<input name="W2"/>
<input name="WE1"/>
<input name="WE2"/>
<output name="OUT1"/>
<output name="OUT2"/>
<output name="OUT3"/>
<output name="OUT4"/>
<output name="r0"/>
<output name="r1"/>
<output name="r2"/>
<output name="r3"/>
<output name="r4"/>
<output name="r5"/>
<output name="r6"/>
<output name="r7"/>
<output name="r8"/>
<output name="r9"/>
<output name="r10"/>
<output name="r11"/>
<output name="r12"/>
<output name="r13"/>
<output name="r14"/>
<output name="r15"/>
<output name="r16"/>
<output name="r17"/>
<output name="r18"/>
<output name="r19"/>
<output name="r20"/>
<output name="r21"/>
<output name="r22"/>
<output name="r23"/>
<output name="r24"/>
<output name="r25"/>
<output name="r26"/>
<output name="r27"/>
<output name="r28"/>
<output name="r29"/>
<output name="r30"/>
<output name="r31"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="97" nStmts="2" nExprs="2" nInputs="15" nOutputs="36" nParams="0" nAlwaysClocks="1" nBAssign="2" nNBAssign="0" nWAssign="36" nOther="54" />
</block>
<block name="rf">
<input name="clk"/>
<input name="hreset"/>
<input name="exception1"/>
<input name="exception2"/>
<input name="srca_index1"/>
<input name="srcb_index1"/>
<input name="srca_index2"/>
<input name="srcb_index2"/>
<input name="result_v1"/>
<input name="result_index1"/>
<input name="result1"/>
<input name="result_v2"/>
<input name="result_index2"/>
<input name="result2"/>
<input name="wb_xer_v1"/>
<input name="wb_xer1"/>
<input name="wb_xer_v2"/>
<input name="wb_xer2"/>
<input name="write_msr_v1"/>
<input name="write_msr_v2"/>
<input name="write_srr0_v1"/>
<input name="write_srr0_data1"/>
<input name="write_srr0_v2"/>
<input name="write_srr0_data2"/>
<input name="write_srr1_v1"/>
<input name="write_srr1_data1"/>
<input name="write_srr1_v2"/>
<input name="write_srr1_data2"/>
<input name="write_dsisr_v1"/>
<input name="write_dsisr_data1"/>
<input name="write_dsisr_v2"/>
<input name="write_dsisr_data2"/>
<output name="srca1"/>
<output name="srcb1"/>
<output name="src_xer"/>
<output name="srca2"/>
<output name="srcb2"/>
<output name="read_msr_data"/>
<output name="dec_exception"/>
<output name="r0"/>
<output name="r1"/>
<output name="r2"/>
<output name="r3"/>
<output name="r4"/>
<output name="r5"/>
<output name="r6"/>
<output name="r7"/>
<output name="r8"/>
<output name="r9"/>
<output name="r10"/>
<output name="r11"/>
<output name="r12"/>
<output name="r13"/>
<output name="r14"/>
<output name="r15"/>
<output name="r16"/>
<output name="r17"/>
<output name="r18"/>
<output name="r19"/>
<output name="r20"/>
<output name="r21"/>
<output name="r22"/>
<output name="r23"/>
<output name="r24"/>
<output name="r25"/>
<output name="r26"/>
<output name="r27"/>
<output name="r28"/>
<output name="r29"/>
<output name="r30"/>
<output name="r31"/>
<output name="cr"/>
<output name="lr"/>
<output name="ctr"/>
<output name="dar"/>
<output name="sdr1"/>
<output name="srr0_t"/>
<output name="srr1_t"/>
<output name="msr_t"/>
<output name="dsisr_t"/>
<output name="dec_t"/>
<output name="xer_t"/>
<instance name="regfilerf"/>
<instance name="misc_register_file"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="305" nStmts="0" nExprs="100" nInputs="32" nOutputs="50" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="185" />
</block>
<block name="rob_fifo">
<input name="clk"/>
<input name="hreset_b"/>
<input name="exception"/>
<input name="DIN1"/>
<input name="DIN2"/>
<input name="TOP_PTR1"/>
<input name="TOP_PTR2"/>
<input name="push1"/>
<input name="push2"/>
<input name="pop1"/>
<input name="pop2"/>
<input name="U_V_BITS"/>
<input name="u_v_ext"/>
<output name="MONITOR_STATUS"/>
<output name="monitor_status"/>
<output name="DOUT1"/>
<output name="DOUT2"/>
<output name="free1"/>
<output name="free2"/>
<output name="free1_ext"/>
<output name="free2_ext"/>
<complexity cyclo1="13" cyclo2="13" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="12" />
<volume nNodes="57" nStmts="6" nExprs="6" nInputs="13" nOutputs="8" nParams="0" nAlwaysClocks="3" nBAssign="0" nNBAssign="8" nWAssign="8" nOther="26" />
</block>
<block name="rob">
<input name="clk"/>
<input name="hreset"/>
<input name="exception_v"/>
<input name="rob_ti"/>
<input name="dispatch_stall"/>
<input name="uop1_v"/>
<input name="uop1_multi_cycle"/>
<input name="uop1_fu_type"/>
<input name="uop1_uop"/>
<input name="uop1_super"/>
<input name="uop1_illegal"/>
<input name="uop1_dsisr"/>
<input name="uop1_cia"/>
<input name="uop1_branch_v"/>
<input name="uop1_bhr"/>
<input name="uop1_pred_taken"/>
<input name="uop1_pred_offset"/>
<input name="uop1_start_offset"/>
<input name="uop1_result_v"/>
<input name="uop1_result_index"/>
<input name="uop1_xer_v"/>
<input name="uop2_v"/>
<input name="uop2_multi_cycle"/>
<input name="uop2_fu_type"/>
<input name="uop2_uop"/>
<input name="uop2_super"/>
<input name="uop2_illegal"/>
<input name="uop2_dsisr"/>
<input name="uop2_cia"/>
<input name="uop2_branch_v"/>
<input name="uop2_bhr"/>
<input name="uop2_pred_taken"/>
<input name="uop2_pred_offset"/>
<input name="uop2_start_offset"/>
<input name="uop2_result_v"/>
<input name="uop2_result_index"/>
<input name="uop2_xer_v"/>
<input name="uop_pred"/>
<input name="uop_ls"/>
<input name="dispatch1_srca_index"/>
<input name="dispatch1_srcb_index"/>
<input name="dispatch2_srca_index"/>
<input name="dispatch2_srcb_index"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb1_xer"/>
<input name="cdb1_dcache_miss"/>
<input name="cdb1_align"/>
<input name="cdb1_mispred"/>
<input name="cdb1_mispred_pc"/>
<input name="cdb1_pht"/>
<input name="cdb1_branch_taken"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<input name="cdb2_xer"/>
<input name="cdb2_dcache_miss"/>
<input name="cdb2_align"/>
<input name="cdb2_mispred"/>
<input name="cdb2_mispred_pc"/>
<input name="cdb2_pht"/>
<input name="cdb2_branch_taken"/>
<output name="cdb1_v"/>
<output name="cdb1_rob_dest"/>
<output name="cdb1_result"/>
<output name="cdb1_result_v"/>
<output name="cdb2_v"/>
<output name="cdb2_rob_dest"/>
<output name="cdb2_result"/>
<output name="cdb2_result_v"/>
<output name="rob_stall"/>
<output name="only_one_free"/>
<output name="rob1_index"/>
<output name="rob1_valid"/>
<output name="rob1_ready"/>
<output name="rob1_multi_cycle"/>
<output name="rob1_fu"/>
<output name="rob1_uop"/>
<output name="rob1_super"/>
<output name="rob1_illegal"/>
<output name="rob1_dsisr"/>
<output name="rob1_cia"/>
<output name="rob1_branch_v"/>
<output name="rob1_bhr"/>
<output name="rob1_pred_taken"/>
<output name="rob1_pred_offset"/>
<output name="rob1_start_offset"/>
<output name="rob1_result_v"/>
<output name="rob1_result_r"/>
<output name="rob1_result_index"/>
<output name="rob1_result"/>
<output name="rob1_xer_v"/>
<output name="rob1_xer"/>
<output name="rob1_dcache_miss"/>
<output name="rob1_align"/>
<output name="rob1_mispred"/>
<output name="rob1_mispred_pc"/>
<output name="rob1_pht"/>
<output name="rob1_branch_taken"/>
<output name="rob2_index"/>
<output name="rob2_valid"/>
<output name="rob2_ready"/>
<output name="rob2_multi_cycle"/>
<output name="rob2_fu"/>
<output name="rob2_uop"/>
<output name="rob2_super"/>
<output name="rob2_illegal"/>
<output name="rob2_dsisr"/>
<output name="rob2_cia"/>
<output name="rob2_branch_v"/>
<output name="rob2_bhr"/>
<output name="rob2_pred_taken"/>
<output name="rob2_pred_offset"/>
<output name="rob2_start_offset"/>
<output name="rob2_result_v"/>
<output name="rob2_result_r"/>
<output name="rob2_result_index"/>
<output name="rob2_result"/>
<output name="rob2_xer_v"/>
<output name="rob2_xer"/>
<output name="rob2_dcache_miss"/>
<output name="rob2_align"/>
<output name="rob2_mispred"/>
<output name="rob2_mispred_pc"/>
<output name="rob2_pht"/>
<output name="rob2_branch_taken"/>
<output name="srca1_v"/>
<output name="srca1_r"/>
<output name="srca1_rob_index"/>
<output name="srca1"/>
<output name="srcb1_v"/>
<output name="srcb1_r"/>
<output name="srcb1_rob_index"/>
<output name="srcb1"/>
<output name="srca2_v"/>
<output name="srca2_r"/>
<output name="srca2_rob_index"/>
<output name="srca2"/>
<output name="srcb2_v"/>
<output name="srcb2_r"/>
<output name="srcb2_rob_index"/>
<output name="srcb2"/>
<output name="rob1_dest"/>
<output name="rob2_dest"/>
<instance name="rob_fifo"/>
<instance name="v_r_input_generator"/>
<complexity cyclo1="45" cyclo2="45" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="44" />
<volume nNodes="554" nStmts="19" nExprs="55" nInputs="65" nOutputs="82" nParams="0" nAlwaysClocks="18" nBAssign="0" nNBAssign="58" nWAssign="200" nOther="204" />
</block>
<block name="rs_alu1">
<input name="clk"/>
<input name="exception_v"/>
<input name="fu_stall"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="uop1_needs_xer"/>
<input name="uop1_xer_index"/>
<input name="uop1_xer_ready"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb1_xer"/>
<input name="cdb1_update_xer"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="uop2_needs_xer"/>
<input name="uop2_xer_index"/>
<input name="uop2_xer_ready"/>
<input name="local_v"/>
<input name="local_rob_dest"/>
<input name="local_result"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<input name="cdb2_xer"/>
<input name="cdb2_update_xer"/>
<output name="rs_stall"/>
<output name="rs_v"/>
<output name="rs_xer_v"/>
<output name="rs_rob_dest"/>
<output name="rs_uop"/>
<output name="rs_op_a_v"/>
<output name="rs_op_a_r"/>
<output name="rs_op_a"/>
<output name="rs_op_b_v"/>
<output name="rs_op_b_r"/>
<output name="rs_op_b"/>
<output name="rs_op_xer"/>
<instance name="rs_entry_alu"/>
<instance name="rs_entry_alu"/>
<instance name="rs_entry_alu"/>
<instance name="rs_entry_alu"/>
<complexity cyclo1="67" cyclo2="67" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="66" />
<volume nNodes="697" nStmts="5" nExprs="233" nInputs="52" nOutputs="12" nParams="0" nAlwaysClocks="6" nBAssign="6" nNBAssign="7" nWAssign="133" nOther="307" />
</block>
<block name="rs_alu2">
<input name="clk"/>
<input name="exception_v"/>
<input name="fu_stall"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="uop1_needs_xer"/>
<input name="uop1_xer_index"/>
<input name="uop1_xer_ready"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="cdb1_xer"/>
<input name="cdb1_update_xer"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="uop2_needs_xer"/>
<input name="uop2_xer_index"/>
<input name="uop2_xer_ready"/>
<input name="local_v"/>
<input name="local_rob_dest"/>
<input name="local_result"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<input name="cdb2_xer"/>
<input name="cdb2_update_xer"/>
<output name="rs_stall"/>
<output name="rs_v"/>
<output name="rs_xer_v"/>
<output name="rs_rob_dest"/>
<output name="rs_uop"/>
<output name="rs_op_a_v"/>
<output name="rs_op_a_r"/>
<output name="rs_op_a"/>
<output name="rs_op_b_v"/>
<output name="rs_op_b_r"/>
<output name="rs_op_b"/>
<output name="rs_op_xer"/>
<instance name="rs_entry_alu"/>
<instance name="rs_entry_alu"/>
<instance name="rs_entry_alu"/>
<instance name="rs_entry_alu"/>
<complexity cyclo1="67" cyclo2="67" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="66" />
<volume nNodes="697" nStmts="5" nExprs="233" nInputs="52" nOutputs="12" nParams="0" nAlwaysClocks="6" nBAssign="6" nNBAssign="7" nWAssign="133" nOther="307" />
</block>
<block name="rs_bru">
<input name="clk"/>
<input name="exception_v"/>
<input name="fu_stall"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_bi"/>
<input name="uop1_bo"/>
<input name="uop1_imm"/>
<input name="uop1_cia"/>
<input name="uop1_pred_taken"/>
<input name="uop1_bp_pht"/>
<input name="uop1_btb_tgt"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_bi"/>
<input name="uop2_bo"/>
<input name="uop2_imm"/>
<input name="uop2_cia"/>
<input name="uop2_pred_taken"/>
<input name="uop2_bp_pht"/>
<input name="uop2_btb_tgt"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="local_v"/>
<input name="local_rob_dest"/>
<input name="local_result"/>
<input name="local_result_v"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<output name="rs_stall"/>
<output name="rs_v"/>
<output name="rs_xer_v"/>
<output name="rs_rob_dest"/>
<output name="rs_uop"/>
<output name="rs_bi"/>
<output name="rs_bo"/>
<output name="rs_imm"/>
<output name="rs_cia"/>
<output name="rs_pred_taken"/>
<output name="rs_bp_pht"/>
<output name="rs_btb_tgt"/>
<output name="rs_op_a_v"/>
<output name="rs_op_a_r"/>
<output name="rs_op_a"/>
<output name="rs_op_b_v"/>
<output name="rs_op_b_r"/>
<output name="rs_op_b"/>
<output name="rs_op_xer"/>
<instance name="rs_entry_bru"/>
<instance name="rs_entry_bru"/>
<instance name="rs_entry_bru"/>
<instance name="rs_entry_bru"/>
<complexity cyclo1="65" cyclo2="65" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="64" />
<volume nNodes="781" nStmts="5" nExprs="273" nInputs="57" nOutputs="19" nParams="0" nAlwaysClocks="6" nBAssign="6" nNBAssign="7" nWAssign="125" nOther="359" />
</block>
<block name="rs_entry_alu">
<input name="clk"/>
<input name="exception_v"/>
<input name="cdb_result"/>
<input name="cdb2_result"/>
<input name="cdb_result_xer"/>
<input name="rsentry_bits_select"/>
<input name="rsentry_opa_select"/>
<input name="rsentry_opb_select"/>
<input name="rsentry_xer_select"/>
<input name="rs_in_v"/>
<input name="rs_in_xer_v"/>
<input name="rs_in_rob_dest"/>
<input name="rs_in_uop"/>
<input name="rs_in_srca_v"/>
<input name="rs_in_srca_r"/>
<input name="rs_in_srca_index"/>
<input name="rs_in_srca"/>
<input name="rs_in_srcb_v"/>
<input name="rs_in_srcb_r"/>
<input name="rs_in_srcb_index"/>
<input name="rs_in_srcb"/>
<input name="rs_in_xer"/>
<input name="rs_in_needs_xer"/>
<input name="rs_in_xer_index"/>
<input name="rs_in_xer_ready"/>
<input name="rs_shift_v"/>
<input name="rs_shift_xer_v"/>
<input name="rs_shift_rob_dest"/>
<input name="rs_shift_uop"/>
<input name="rs_shift_srca_v"/>
<input name="rs_shift_srca_r"/>
<input name="rs_shift_srca_index"/>
<input name="rs_shift_srca"/>
<input name="rs_shift_srcb_v"/>
<input name="rs_shift_srcb_r"/>
<input name="rs_shift_srcb_index"/>
<input name="rs_shift_srcb"/>
<input name="rs_shift_xer"/>
<input name="rs_shift_needs_xer"/>
<input name="rs_shift_xer_index"/>
<input name="rs_shift_xer_ready"/>
<output name="rs_out_v"/>
<output name="rs_out_xer_v"/>
<output name="rs_out_rob_dest"/>
<output name="rs_out_uop"/>
<output name="rs_out_srca_v"/>
<output name="rs_out_srca_r"/>
<output name="rs_out_srca_index"/>
<output name="rs_out_srca"/>
<output name="rs_out_srcb_v"/>
<output name="rs_out_srcb_r"/>
<output name="rs_out_srcb_index"/>
<output name="rs_out_srcb"/>
<output name="rs_out_xer"/>
<output name="rs_out_needs_xer"/>
<output name="rs_out_xer_index"/>
<output name="rs_out_xer_ready"/>
<complexity cyclo1="27" cyclo2="27" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="26" />
<volume nNodes="111" nStmts="0" nExprs="0" nInputs="41" nOutputs="16" nParams="0" nAlwaysClocks="9" nBAssign="0" nNBAssign="13" nWAssign="13" nOther="76" />
</block>
<block name="rs_entry_bru">
<input name="clk"/>
<input name="exception_v"/>
<input name="cdb_result"/>
<input name="cdb2_result"/>
<input name="rsentry_bits_select"/>
<input name="rsentry_opa_select"/>
<input name="rsentry_opb_select"/>
<input name="rs_in_v"/>
<input name="rs_in_xer_v"/>
<input name="rs_in_rob_dest"/>
<input name="rs_in_uop"/>
<input name="rs_in_bi"/>
<input name="rs_in_bo"/>
<input name="rs_in_imm"/>
<input name="rs_in_cia"/>
<input name="rs_in_pred_taken"/>
<input name="rs_in_bp_pht"/>
<input name="rs_in_btb_tgt"/>
<input name="rs_in_srca_v"/>
<input name="rs_in_srca_r"/>
<input name="rs_in_srca_index"/>
<input name="rs_in_srca"/>
<input name="rs_in_srcb_v"/>
<input name="rs_in_srcb_r"/>
<input name="rs_in_srcb_index"/>
<input name="rs_in_srcb"/>
<input name="rs_in_xer"/>
<input name="rs_shift_v"/>
<input name="rs_shift_xer_v"/>
<input name="rs_shift_rob_dest"/>
<input name="rs_shift_uop"/>
<input name="rs_shift_bi"/>
<input name="rs_shift_bo"/>
<input name="rs_shift_imm"/>
<input name="rs_shift_cia"/>
<input name="rs_shift_pred_taken"/>
<input name="rs_shift_bp_pht"/>
<input name="rs_shift_btb_tgt"/>
<input name="rs_shift_srca_v"/>
<input name="rs_shift_srca_r"/>
<input name="rs_shift_srca_index"/>
<input name="rs_shift_srca"/>
<input name="rs_shift_srcb_v"/>
<input name="rs_shift_srcb_r"/>
<input name="rs_shift_srcb_index"/>
<input name="rs_shift_srcb"/>
<input name="rs_shift_xer"/>
<output name="rs_out_v"/>
<output name="rs_out_xer_v"/>
<output name="rs_out_rob_dest"/>
<output name="rs_out_uop"/>
<output name="rs_out_bi"/>
<output name="rs_out_bo"/>
<output name="rs_out_imm"/>
<output name="rs_out_cia"/>
<output name="rs_out_pred_taken"/>
<output name="rs_out_bp_pht"/>
<output name="rs_out_btb_tgt"/>
<output name="rs_out_srca_v"/>
<output name="rs_out_srca_r"/>
<output name="rs_out_srca_index"/>
<output name="rs_out_srca"/>
<output name="rs_out_srcb_v"/>
<output name="rs_out_srcb_r"/>
<output name="rs_out_srcb_index"/>
<output name="rs_out_srcb"/>
<output name="rs_out_xer"/>
<complexity cyclo1="29" cyclo2="29" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="28" />
<volume nNodes="123" nStmts="0" nExprs="0" nInputs="47" nOutputs="20" nParams="0" nAlwaysClocks="10" nBAssign="0" nNBAssign="12" nWAssign="13" nOther="88" />
</block>
<block name="rs_entry_lsu">
<input name="clk"/>
<input name="exception_v"/>
<input name="cdb_result"/>
<input name="cdb2_result"/>
<input name="rsentry_bits_select"/>
<input name="rsentry_opa_select"/>
<input name="rsentry_opb_select"/>
<input name="rs_in_v"/>
<input name="rs_in_xer_v"/>
<input name="rs_in_rob_dest"/>
<input name="rs_in_uop"/>
<input name="rs_in_imm"/>
<input name="rs_in_srca_v"/>
<input name="rs_in_srca_r"/>
<input name="rs_in_srca_index"/>
<input name="rs_in_srca"/>
<input name="rs_in_srcb_v"/>
<input name="rs_in_srcb_r"/>
<input name="rs_in_srcb_index"/>
<input name="rs_in_srcb"/>
<input name="rs_in_xer"/>
<input name="rs_shift_v"/>
<input name="rs_shift_xer_v"/>
<input name="rs_shift_rob_dest"/>
<input name="rs_shift_uop"/>
<input name="rs_shift_imm"/>
<input name="rs_shift_srca_v"/>
<input name="rs_shift_srca_r"/>
<input name="rs_shift_srca_index"/>
<input name="rs_shift_srca"/>
<input name="rs_shift_srcb_v"/>
<input name="rs_shift_srcb_r"/>
<input name="rs_shift_srcb_index"/>
<input name="rs_shift_srcb"/>
<input name="rs_shift_xer"/>
<output name="rs_out_v"/>
<output name="rs_out_xer_v"/>
<output name="rs_out_rob_dest"/>
<output name="rs_out_uop"/>
<output name="rs_out_imm"/>
<output name="rs_out_srca_v"/>
<output name="rs_out_srca_r"/>
<output name="rs_out_srca_index"/>
<output name="rs_out_srca"/>
<output name="rs_out_srcb_v"/>
<output name="rs_out_srcb_r"/>
<output name="rs_out_srcb_index"/>
<output name="rs_out_srcb"/>
<output name="rs_out_xer"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="22" />
<volume nNodes="95" nStmts="0" nExprs="0" nInputs="35" nOutputs="14" nParams="0" nAlwaysClocks="8" nBAssign="0" nNBAssign="10" nWAssign="11" nOther="66" />
</block>
<block name="rs_lsu">
<input name="clk"/>
<input name="exception_v"/>
<input name="fu_stall"/>
<input name="uop1_fu_type"/>
<input name="uop1_v"/>
<input name="uop1_xer_v"/>
<input name="uop1_rob_dest"/>
<input name="uop1_uop"/>
<input name="uop1_imm"/>
<input name="uop1_srca_v"/>
<input name="uop1_srca_r"/>
<input name="uop1_srca_index"/>
<input name="uop1_srca"/>
<input name="uop1_srcb_v"/>
<input name="uop1_srcb_r"/>
<input name="uop1_srcb_index"/>
<input name="uop1_srcb"/>
<input name="uop1_xer"/>
<input name="cdb1_v"/>
<input name="cdb1_rob_dest"/>
<input name="cdb1_result"/>
<input name="cdb1_result_v"/>
<input name="uop2_fu_type"/>
<input name="uop2_v"/>
<input name="uop2_xer_v"/>
<input name="uop2_rob_dest"/>
<input name="uop2_uop"/>
<input name="uop2_imm"/>
<input name="uop2_srca_v"/>
<input name="uop2_srca_r"/>
<input name="uop2_srca_index"/>
<input name="uop2_srca"/>
<input name="uop2_srcb_v"/>
<input name="uop2_srcb_r"/>
<input name="uop2_srcb_index"/>
<input name="uop2_srcb"/>
<input name="uop2_xer"/>
<input name="local_v"/>
<input name="local_rob_dest"/>
<input name="local_result"/>
<input name="local_result_v"/>
<input name="cdb2_v"/>
<input name="cdb2_rob_dest"/>
<input name="cdb2_result"/>
<input name="cdb2_result_v"/>
<output name="rs_stall"/>
<output name="rs_v"/>
<output name="rs_xer_v"/>
<output name="rs_rob_dest"/>
<output name="rs_uop"/>
<output name="rs_imm"/>
<output name="rs_op_a_v"/>
<output name="rs_op_a_r"/>
<output name="rs_op_a"/>
<output name="rs_op_b_v"/>
<output name="rs_op_b_r"/>
<output name="rs_op_b"/>
<output name="rs_op_xer"/>
<instance name="rs_entry_lsu"/>
<instance name="rs_entry_lsu"/>
<instance name="rs_entry_lsu"/>
<instance name="rs_entry_lsu"/>
<complexity cyclo1="59" cyclo2="59" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="58" />
<volume nNodes="606" nStmts="5" nExprs="201" nInputs="45" nOutputs="13" nParams="0" nAlwaysClocks="6" nBAssign="6" nNBAssign="7" nWAssign="112" nOther="269" />
</block>
<block name="sal">
<input name="clk"/>
<input name="exception_v"/>
<input name="v"/>
<input name="dest"/>
<input name="uop"/>
<input name="ea"/>
<input name="align"/>
<input name="data"/>
<input name="dmaq_l1_stall"/>
<input name="lsaq_stall"/>
<input name="rob1"/>
<input name="rob1_v"/>
<input name="rob2"/>
<input name="rob2_v"/>
<input name="lal_stall"/>
<output name="sal_stall"/>
<output name="sal_v"/>
<output name="sal_uop"/>
<output name="sal_dest"/>
<output name="sal_ea"/>
<output name="sal_align"/>
<output name="sal_data"/>
<output name="rob_nomatch"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="46" nStmts="3" nExprs="3" nInputs="15" nOutputs="8" nParams="0" nAlwaysClocks="3" nBAssign="0" nNBAssign="7" nWAssign="2" nOther="28" />
</block>
<block name="scntr_cmine">
<input name="CLK"/>
<input name="CLR"/>
<input name="EN"/>
<output name="Q"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="23" nStmts="2" nExprs="2" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="4" nBAssign="4" nNBAssign="0" nWAssign="2" nOther="9" />
</block>
<block name="scntr_pmine">
<input name="CLK"/>
<input name="EN"/>
<input name="PRE"/>
<output name="Q"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="23" nStmts="2" nExprs="2" nInputs="3" nOutputs="1" nParams="0" nAlwaysClocks="4" nBAssign="4" nNBAssign="0" nWAssign="2" nOther="9" />
</block>
<block name="stream">
<input name="clk"/>
<input name="hreset"/>
<input name="stream_miss_ea"/>
<input name="stream_hit"/>
<input name="stream_miss_spec"/>
<input name="fetch_index"/>
<input name="l1_valid"/>
<input name="imaq_req_stall"/>
<input name="imaq_resp_status"/>
<input name="imaq_resp_data"/>
<output name="fetch_valid"/>
<output name="l1_index"/>
<output name="imaq_req_command"/>
<output name="imaq_req_address"/>
<output name="nsm"/>
<output name="stream_v"/>
<output name="stream_r"/>
<output name="stream_ea"/>
<output name="stream_data"/>
<complexity cyclo1="116" cyclo2="116" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="115" />
<volume nNodes="408" nStmts="109" nExprs="109" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="2" nBAssign="0" nNBAssign="150" nWAssign="14" nOther="24" />
</block>
<block name="udecode1">
<input name="uindex"/>
<input name="ppc_instr"/>
<output name="udecode_multi_cycle"/>
<output name="udecode_uindex"/>
<output name="udecode1_fu_type"/>
<output name="udecode1_result_index"/>
<output name="udecode1_result_v"/>
<output name="udecode1_xer_v"/>
<output name="udecode1_uop"/>
<output name="udecode1_branch_v"/>
<output name="udecode1_bo"/>
<output name="udecode1_bi"/>
<output name="udecode1_imm"/>
<output name="udecode1_srca_v"/>
<output name="udecode1_srca_r"/>
<output name="udecode1_srca_index"/>
<output name="udecode1_srcb_v"/>
<output name="udecode1_srcb_r"/>
<output name="udecode1_srcb_index"/>
<output name="udecode2_fu_type"/>
<output name="udecode2_result_index"/>
<output name="udecode2_result_v"/>
<output name="udecode2_xer_v"/>
<output name="udecode2_uop"/>
<output name="udecode2_branch_v"/>
<output name="udecode2_bo"/>
<output name="udecode2_bi"/>
<output name="udecode2_imm"/>
<output name="udecode2_srca_v"/>
<output name="udecode2_srca_r"/>
<output name="udecode2_srca_index"/>
<output name="udecode2_srcb_v"/>
<output name="udecode2_srcb_r"/>
<output name="udecode2_srcb_index"/>
<output name="udecode_simple"/>
<complexity cyclo1="8" cyclo2="2" nCaseStmts="1" nCaseItems="7" nLoops="0" nIfStmts="0" />
<volume nNodes="305" nStmts="1" nExprs="9" nInputs="2" nOutputs="33" nParams="0" nAlwaysClocks="10" nBAssign="0" nNBAssign="231" nWAssign="9" nOther="45" />
</block>
<block name="wb">
<input name="clk"/>
<input name="hreset_in"/>
<input name="sreset"/>
<input name="int"/>
<input name="imaq_busy"/>
<input name="dmaq_busy"/>
<input name="rob1_valid"/>
<input name="rob1_ready"/>
<input name="rob1_multi_cycle"/>
<input name="rob1_fu"/>
<input name="rob1_uop"/>
<input name="rob1_cia"/>
<input name="rob1_branch_v"/>
<input name="rob1_bhr"/>
<input name="rob1_pred_taken"/>
<input name="rob1_pred_offset"/>
<input name="rob1_start_offset"/>
<input name="rob1_result_v"/>
<input name="rob1_result_r"/>
<input name="rob1_result_index"/>
<input name="rob1_result"/>
<input name="rob1_xer_v"/>
<input name="rob1_xer"/>
<input name="rob1_dcache_miss"/>
<input name="rob1_mispred"/>
<input name="rob1_mispred_pc"/>
<input name="rob1_pht"/>
<input name="rob1_branch_taken"/>
<input name="rob1_align"/>
<input name="rob1_dsisr_data"/>
<input name="rob1_super"/>
<input name="rob1_illegal"/>
<input name="rob2_valid"/>
<input name="rob2_ready"/>
<input name="rob2_multi_cycle"/>
<input name="rob2_fu"/>
<input name="rob2_uop"/>
<input name="rob2_cia"/>
<input name="rob2_branch_v"/>
<input name="rob2_bhr"/>
<input name="rob2_pred_taken"/>
<input name="rob2_pred_offset"/>
<input name="rob2_start_offset"/>
<input name="rob2_result_v"/>
<input name="rob2_result_r"/>
<input name="rob2_result_index"/>
<input name="rob2_result"/>
<input name="rob2_xer_v"/>
<input name="rob2_xer"/>
<input name="rob2_dcache_miss"/>
<input name="rob2_mispred"/>
<input name="rob2_mispred_pc"/>
<input name="rob2_pht"/>
<input name="rob2_branch_taken"/>
<input name="rob2_align"/>
<input name="rob2_dsisr_data"/>
<input name="rob2_super"/>
<input name="rob2_illegal"/>
<input name="wb_dec_exception"/>
<input name="read_msr_data"/>
<output name="hreset_out"/>
<output name="btb_write_en"/>
<output name="btb_write_index"/>
<output name="btb_write_offset"/>
<output name="btb_write_tgt"/>
<output name="bp_write_pht_en"/>
<output name="bp_write_pht_index"/>
<output name="bp_write_pht"/>
<output name="bp_write_bhr_en"/>
<output name="bp_write_bhr"/>
<output name="wb1_result_index"/>
<output name="wb1_result_v"/>
<output name="wb1_result"/>
<output name="wb2_result_index"/>
<output name="wb2_result_v"/>
<output name="wb2_result"/>
<output name="wb1_msr_v_out"/>
<output name="wb2_msr_v_out"/>
<output name="wb1_srr0_v_out"/>
<output name="wb2_srr0_v_out"/>
<output name="wb1_srr0_data"/>
<output name="wb2_srr0_data"/>
<output name="wb1_srr1_v_out"/>
<output name="wb2_srr1_v_out"/>
<output name="wb1_srr1_data"/>
<output name="wb2_srr1_data"/>
<output name="wb1_dsisr_v_out"/>
<output name="wb2_dsisr_v_out"/>
<output name="wb1_dsisr_data"/>
<output name="wb2_dsisr_data"/>
<output name="wb1_xer_v_out"/>
<output name="wb2_xer_v_out"/>
<output name="wb1_xer"/>
<output name="wb2_xer"/>
<output name="exception1"/>
<output name="exception2"/>
<output name="exception_v"/>
<output name="exception_pc"/>
<output name="illegal1_exception_v"/>
<output name="store1_exception_v"/>
<output name="sync1_exception_v"/>
<output name="sc1_exception_v"/>
<output name="branch1_exception_v"/>
<output name="align1_exception_v"/>
<output name="illegal2_exception_v"/>
<output name="store2_exception_v"/>
<output name="sync2_exception_v"/>
<output name="sc2_exception_v"/>
<output name="branch2_exception_v"/>
<output name="align2_exception_v"/>
<instance name="inc32_4"/>
<instance name="inc32_4"/>
<instance name="count12x1"/>
<instance name="count12x1"/>
<complexity cyclo1="67" cyclo2="67" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="66" />
<volume nNodes="392" nStmts="3" nExprs="13" nInputs="60" nOutputs="50" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="12" nWAssign="229" nOther="131" />
</block>
</project>
