module StreamWriter (
	clock,
	reset,
	auto_out_a_ready,
	auto_out_a_valid,
	auto_out_a_bits_opcode,
	auto_out_a_bits_param,
	auto_out_a_bits_size,
	auto_out_a_bits_source,
	auto_out_a_bits_address,
	auto_out_a_bits_mask,
	auto_out_a_bits_data,
	auto_out_a_bits_corrupt,
	auto_out_d_ready,
	auto_out_d_valid,
	auto_out_d_bits_size,
	auto_out_d_bits_source,
	io_req_ready,
	io_req_valid,
	io_req_bits_vaddr,
	io_req_bits_physical,
	io_req_bits_data,
	io_req_bits_len,
	io_req_bits_block,
	io_req_bits_status_debug,
	io_req_bits_status_cease,
	io_req_bits_status_wfi,
	io_req_bits_status_isa,
	io_req_bits_status_dprv,
	io_req_bits_status_dv,
	io_req_bits_status_prv,
	io_req_bits_status_v,
	io_req_bits_status_sd,
	io_req_bits_status_zero2,
	io_req_bits_status_mpv,
	io_req_bits_status_gva,
	io_req_bits_status_mbe,
	io_req_bits_status_sbe,
	io_req_bits_status_sxl,
	io_req_bits_status_uxl,
	io_req_bits_status_sd_rv32,
	io_req_bits_status_zero1,
	io_req_bits_status_tsr,
	io_req_bits_status_tw,
	io_req_bits_status_tvm,
	io_req_bits_status_mxr,
	io_req_bits_status_sum,
	io_req_bits_status_mprv,
	io_req_bits_status_xs,
	io_req_bits_status_fs,
	io_req_bits_status_mpp,
	io_req_bits_status_vs,
	io_req_bits_status_spp,
	io_req_bits_status_mpie,
	io_req_bits_status_ube,
	io_req_bits_status_spie,
	io_req_bits_status_upie,
	io_req_bits_status_mie,
	io_req_bits_status_hie,
	io_req_bits_status_sie,
	io_req_bits_status_uie,
	io_req_bits_pool_en,
	io_req_bits_store_en,
	io_tlb_req_valid,
	io_tlb_req_bits_tlb_req_vaddr,
	io_tlb_req_bits_tlb_req_passthrough,
	io_tlb_req_bits_status_debug,
	io_tlb_req_bits_status_mxr,
	io_tlb_resp_miss,
	io_tlb_resp_paddr,
	io_busy,
	io_counter_event_signal_21,
	io_counter_event_signal_22,
	io_counter_event_signal_23,
	io_counter_external_values_5,
	io_counter_external_values_7,
	io_counter_external_reset
);
	input clock;
	input reset;
	input auto_out_a_ready;
	output wire auto_out_a_valid;
	output wire [2:0] auto_out_a_bits_opcode;
	output wire [2:0] auto_out_a_bits_param;
	output wire [2:0] auto_out_a_bits_size;
	output wire [3:0] auto_out_a_bits_source;
	output wire [31:0] auto_out_a_bits_address;
	output wire [15:0] auto_out_a_bits_mask;
	output wire [127:0] auto_out_a_bits_data;
	output wire auto_out_a_bits_corrupt;
	output wire auto_out_d_ready;
	input auto_out_d_valid;
	input [2:0] auto_out_d_bits_size;
	input [3:0] auto_out_d_bits_source;
	output wire io_req_ready;
	input io_req_valid;
	input [39:0] io_req_bits_vaddr;
	input io_req_bits_physical;
	input [511:0] io_req_bits_data;
	input [6:0] io_req_bits_len;
	input [7:0] io_req_bits_block;
	input io_req_bits_status_debug;
	input io_req_bits_status_cease;
	input io_req_bits_status_wfi;
	input [31:0] io_req_bits_status_isa;
	input [1:0] io_req_bits_status_dprv;
	input io_req_bits_status_dv;
	input [1:0] io_req_bits_status_prv;
	input io_req_bits_status_v;
	input io_req_bits_status_sd;
	input [22:0] io_req_bits_status_zero2;
	input io_req_bits_status_mpv;
	input io_req_bits_status_gva;
	input io_req_bits_status_mbe;
	input io_req_bits_status_sbe;
	input [1:0] io_req_bits_status_sxl;
	input [1:0] io_req_bits_status_uxl;
	input io_req_bits_status_sd_rv32;
	input [7:0] io_req_bits_status_zero1;
	input io_req_bits_status_tsr;
	input io_req_bits_status_tw;
	input io_req_bits_status_tvm;
	input io_req_bits_status_mxr;
	input io_req_bits_status_sum;
	input io_req_bits_status_mprv;
	input [1:0] io_req_bits_status_xs;
	input [1:0] io_req_bits_status_fs;
	input [1:0] io_req_bits_status_mpp;
	input [1:0] io_req_bits_status_vs;
	input io_req_bits_status_spp;
	input io_req_bits_status_mpie;
	input io_req_bits_status_ube;
	input io_req_bits_status_spie;
	input io_req_bits_status_upie;
	input io_req_bits_status_mie;
	input io_req_bits_status_hie;
	input io_req_bits_status_sie;
	input io_req_bits_status_uie;
	input io_req_bits_pool_en;
	input io_req_bits_store_en;
	output wire io_tlb_req_valid;
	output wire [39:0] io_tlb_req_bits_tlb_req_vaddr;
	output wire io_tlb_req_bits_tlb_req_passthrough;
	output wire io_tlb_req_bits_status_debug;
	output wire io_tlb_req_bits_status_mxr;
	input io_tlb_resp_miss;
	input [31:0] io_tlb_resp_paddr;
	output wire io_busy;
	output wire io_counter_event_signal_21;
	output wire io_counter_event_signal_22;
	output wire io_counter_event_signal_23;
	output wire [31:0] io_counter_external_values_5;
	output wire [31:0] io_counter_external_values_7;
	input io_counter_external_reset;
	wire retry_a_valid;
	wire untranslated_a_valid;
	wire _translate_q_io_enq_ready;
	wire _translate_q_io_deq_valid;
	wire [2:0] _translate_q_io_deq_bits_tl_a_opcode;
	wire [2:0] _translate_q_io_deq_bits_tl_a_param;
	wire [2:0] _translate_q_io_deq_bits_tl_a_size;
	wire [3:0] _translate_q_io_deq_bits_tl_a_source;
	wire [31:0] _translate_q_io_deq_bits_tl_a_address;
	wire [15:0] _translate_q_io_deq_bits_tl_a_mask;
	wire [127:0] _translate_q_io_deq_bits_tl_a_data;
	wire _translate_q_io_deq_bits_tl_a_corrupt;
	wire [38:0] _translate_q_io_deq_bits_vaddr;
	wire _translate_q_io_deq_bits_status_debug;
	wire _translate_q_io_deq_bits_status_cease;
	wire _translate_q_io_deq_bits_status_wfi;
	wire [31:0] _translate_q_io_deq_bits_status_isa;
	wire [1:0] _translate_q_io_deq_bits_status_dprv;
	wire _translate_q_io_deq_bits_status_dv;
	wire [1:0] _translate_q_io_deq_bits_status_prv;
	wire _translate_q_io_deq_bits_status_v;
	wire _translate_q_io_deq_bits_status_sd;
	wire [22:0] _translate_q_io_deq_bits_status_zero2;
	wire _translate_q_io_deq_bits_status_mpv;
	wire _translate_q_io_deq_bits_status_gva;
	wire _translate_q_io_deq_bits_status_mbe;
	wire _translate_q_io_deq_bits_status_sbe;
	wire [1:0] _translate_q_io_deq_bits_status_sxl;
	wire [1:0] _translate_q_io_deq_bits_status_uxl;
	wire _translate_q_io_deq_bits_status_sd_rv32;
	wire [7:0] _translate_q_io_deq_bits_status_zero1;
	wire _translate_q_io_deq_bits_status_tsr;
	wire _translate_q_io_deq_bits_status_tw;
	wire _translate_q_io_deq_bits_status_tvm;
	wire _translate_q_io_deq_bits_status_mxr;
	wire _translate_q_io_deq_bits_status_sum;
	wire _translate_q_io_deq_bits_status_mprv;
	wire [1:0] _translate_q_io_deq_bits_status_xs;
	wire [1:0] _translate_q_io_deq_bits_status_fs;
	wire [1:0] _translate_q_io_deq_bits_status_mpp;
	wire [1:0] _translate_q_io_deq_bits_status_vs;
	wire _translate_q_io_deq_bits_status_spp;
	wire _translate_q_io_deq_bits_status_mpie;
	wire _translate_q_io_deq_bits_status_ube;
	wire _translate_q_io_deq_bits_status_spie;
	wire _translate_q_io_deq_bits_status_upie;
	wire _translate_q_io_deq_bits_status_mie;
	wire _translate_q_io_deq_bits_status_hie;
	wire _translate_q_io_deq_bits_status_sie;
	wire _translate_q_io_deq_bits_status_uie;
	wire _translate_q_io_deq_bits_passthrough;
	wire _tlb_q_io_enq_ready;
	wire _tlb_q_io_deq_valid;
	wire [2:0] _tlb_q_io_deq_bits_tl_a_opcode;
	wire [2:0] _tlb_q_io_deq_bits_tl_a_param;
	wire [2:0] _tlb_q_io_deq_bits_tl_a_size;
	wire [3:0] _tlb_q_io_deq_bits_tl_a_source;
	wire [31:0] _tlb_q_io_deq_bits_tl_a_address;
	wire [15:0] _tlb_q_io_deq_bits_tl_a_mask;
	wire [127:0] _tlb_q_io_deq_bits_tl_a_data;
	wire _tlb_q_io_deq_bits_tl_a_corrupt;
	wire [38:0] _tlb_q_io_deq_bits_vaddr;
	wire _tlb_q_io_deq_bits_status_debug;
	wire _tlb_q_io_deq_bits_status_cease;
	wire _tlb_q_io_deq_bits_status_wfi;
	wire [31:0] _tlb_q_io_deq_bits_status_isa;
	wire [1:0] _tlb_q_io_deq_bits_status_dprv;
	wire _tlb_q_io_deq_bits_status_dv;
	wire [1:0] _tlb_q_io_deq_bits_status_prv;
	wire _tlb_q_io_deq_bits_status_v;
	wire _tlb_q_io_deq_bits_status_sd;
	wire [22:0] _tlb_q_io_deq_bits_status_zero2;
	wire _tlb_q_io_deq_bits_status_mpv;
	wire _tlb_q_io_deq_bits_status_gva;
	wire _tlb_q_io_deq_bits_status_mbe;
	wire _tlb_q_io_deq_bits_status_sbe;
	wire [1:0] _tlb_q_io_deq_bits_status_sxl;
	wire [1:0] _tlb_q_io_deq_bits_status_uxl;
	wire _tlb_q_io_deq_bits_status_sd_rv32;
	wire [7:0] _tlb_q_io_deq_bits_status_zero1;
	wire _tlb_q_io_deq_bits_status_tsr;
	wire _tlb_q_io_deq_bits_status_tw;
	wire _tlb_q_io_deq_bits_status_tvm;
	wire _tlb_q_io_deq_bits_status_mxr;
	wire _tlb_q_io_deq_bits_status_sum;
	wire _tlb_q_io_deq_bits_status_mprv;
	wire [1:0] _tlb_q_io_deq_bits_status_xs;
	wire [1:0] _tlb_q_io_deq_bits_status_fs;
	wire [1:0] _tlb_q_io_deq_bits_status_mpp;
	wire [1:0] _tlb_q_io_deq_bits_status_vs;
	wire _tlb_q_io_deq_bits_status_spp;
	wire _tlb_q_io_deq_bits_status_mpie;
	wire _tlb_q_io_deq_bits_status_ube;
	wire _tlb_q_io_deq_bits_status_spie;
	wire _tlb_q_io_deq_bits_status_upie;
	wire _tlb_q_io_deq_bits_status_mie;
	wire _tlb_q_io_deq_bits_status_hie;
	wire _tlb_q_io_deq_bits_status_sie;
	wire _tlb_q_io_deq_bits_status_uie;
	wire _tlb_q_io_deq_bits_passthrough;
	wire _tlb_arb_io_in_0_ready;
	wire _tlb_arb_io_in_1_ready;
	wire _tlb_arb_io_in_2_ready;
	wire _tlb_arb_io_out_valid;
	wire [2:0] _tlb_arb_io_out_bits_tl_a_opcode;
	wire [2:0] _tlb_arb_io_out_bits_tl_a_param;
	wire [2:0] _tlb_arb_io_out_bits_tl_a_size;
	wire [3:0] _tlb_arb_io_out_bits_tl_a_source;
	wire [31:0] _tlb_arb_io_out_bits_tl_a_address;
	wire [15:0] _tlb_arb_io_out_bits_tl_a_mask;
	wire [127:0] _tlb_arb_io_out_bits_tl_a_data;
	wire _tlb_arb_io_out_bits_tl_a_corrupt;
	wire [38:0] _tlb_arb_io_out_bits_vaddr;
	wire _tlb_arb_io_out_bits_status_debug;
	wire _tlb_arb_io_out_bits_status_cease;
	wire _tlb_arb_io_out_bits_status_wfi;
	wire [31:0] _tlb_arb_io_out_bits_status_isa;
	wire [1:0] _tlb_arb_io_out_bits_status_dprv;
	wire _tlb_arb_io_out_bits_status_dv;
	wire [1:0] _tlb_arb_io_out_bits_status_prv;
	wire _tlb_arb_io_out_bits_status_v;
	wire _tlb_arb_io_out_bits_status_sd;
	wire [22:0] _tlb_arb_io_out_bits_status_zero2;
	wire _tlb_arb_io_out_bits_status_mpv;
	wire _tlb_arb_io_out_bits_status_gva;
	wire _tlb_arb_io_out_bits_status_mbe;
	wire _tlb_arb_io_out_bits_status_sbe;
	wire [1:0] _tlb_arb_io_out_bits_status_sxl;
	wire [1:0] _tlb_arb_io_out_bits_status_uxl;
	wire _tlb_arb_io_out_bits_status_sd_rv32;
	wire [7:0] _tlb_arb_io_out_bits_status_zero1;
	wire _tlb_arb_io_out_bits_status_tsr;
	wire _tlb_arb_io_out_bits_status_tw;
	wire _tlb_arb_io_out_bits_status_tvm;
	wire _tlb_arb_io_out_bits_status_mxr;
	wire _tlb_arb_io_out_bits_status_sum;
	wire _tlb_arb_io_out_bits_status_mprv;
	wire [1:0] _tlb_arb_io_out_bits_status_xs;
	wire [1:0] _tlb_arb_io_out_bits_status_fs;
	wire [1:0] _tlb_arb_io_out_bits_status_mpp;
	wire [1:0] _tlb_arb_io_out_bits_status_vs;
	wire _tlb_arb_io_out_bits_status_spp;
	wire _tlb_arb_io_out_bits_status_mpie;
	wire _tlb_arb_io_out_bits_status_ube;
	wire _tlb_arb_io_out_bits_status_spie;
	wire _tlb_arb_io_out_bits_status_upie;
	wire _tlb_arb_io_out_bits_status_mie;
	wire _tlb_arb_io_out_bits_status_hie;
	wire _tlb_arb_io_out_bits_status_sie;
	wire _tlb_arb_io_out_bits_status_uie;
	wire _tlb_arb_io_out_bits_passthrough;
	wire _shadow_retry_a_io_deq_valid;
	wire [2:0] _shadow_retry_a_io_deq_bits_tl_a_opcode;
	wire [2:0] _shadow_retry_a_io_deq_bits_tl_a_param;
	wire [2:0] _shadow_retry_a_io_deq_bits_tl_a_size;
	wire [3:0] _shadow_retry_a_io_deq_bits_tl_a_source;
	wire [31:0] _shadow_retry_a_io_deq_bits_tl_a_address;
	wire [15:0] _shadow_retry_a_io_deq_bits_tl_a_mask;
	wire [127:0] _shadow_retry_a_io_deq_bits_tl_a_data;
	wire _shadow_retry_a_io_deq_bits_tl_a_corrupt;
	wire [38:0] _shadow_retry_a_io_deq_bits_vaddr;
	wire _shadow_retry_a_io_deq_bits_status_debug;
	wire _shadow_retry_a_io_deq_bits_status_cease;
	wire _shadow_retry_a_io_deq_bits_status_wfi;
	wire [31:0] _shadow_retry_a_io_deq_bits_status_isa;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_dprv;
	wire _shadow_retry_a_io_deq_bits_status_dv;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_prv;
	wire _shadow_retry_a_io_deq_bits_status_v;
	wire _shadow_retry_a_io_deq_bits_status_sd;
	wire [22:0] _shadow_retry_a_io_deq_bits_status_zero2;
	wire _shadow_retry_a_io_deq_bits_status_mpv;
	wire _shadow_retry_a_io_deq_bits_status_gva;
	wire _shadow_retry_a_io_deq_bits_status_mbe;
	wire _shadow_retry_a_io_deq_bits_status_sbe;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_sxl;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_uxl;
	wire _shadow_retry_a_io_deq_bits_status_sd_rv32;
	wire [7:0] _shadow_retry_a_io_deq_bits_status_zero1;
	wire _shadow_retry_a_io_deq_bits_status_tsr;
	wire _shadow_retry_a_io_deq_bits_status_tw;
	wire _shadow_retry_a_io_deq_bits_status_tvm;
	wire _shadow_retry_a_io_deq_bits_status_mxr;
	wire _shadow_retry_a_io_deq_bits_status_sum;
	wire _shadow_retry_a_io_deq_bits_status_mprv;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_xs;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_fs;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_mpp;
	wire [1:0] _shadow_retry_a_io_deq_bits_status_vs;
	wire _shadow_retry_a_io_deq_bits_status_spp;
	wire _shadow_retry_a_io_deq_bits_status_mpie;
	wire _shadow_retry_a_io_deq_bits_status_ube;
	wire _shadow_retry_a_io_deq_bits_status_spie;
	wire _shadow_retry_a_io_deq_bits_status_upie;
	wire _shadow_retry_a_io_deq_bits_status_mie;
	wire _shadow_retry_a_io_deq_bits_status_hie;
	wire _shadow_retry_a_io_deq_bits_status_sie;
	wire _shadow_retry_a_io_deq_bits_status_uie;
	wire _shadow_retry_a_io_deq_bits_passthrough;
	reg [1:0] state;
	reg [39:0] req_vaddr;
	reg req_physical;
	reg [6:0] req_len;
	reg [7:0] req_block;
	reg req_status_debug;
	reg req_status_cease;
	reg req_status_wfi;
	reg [31:0] req_status_isa;
	reg [1:0] req_status_dprv;
	reg req_status_dv;
	reg [1:0] req_status_prv;
	reg req_status_v;
	reg req_status_sd;
	reg [22:0] req_status_zero2;
	reg req_status_mpv;
	reg req_status_gva;
	reg req_status_mbe;
	reg req_status_sbe;
	reg [1:0] req_status_sxl;
	reg [1:0] req_status_uxl;
	reg req_status_sd_rv32;
	reg [7:0] req_status_zero1;
	reg req_status_tsr;
	reg req_status_tw;
	reg req_status_tvm;
	reg req_status_mxr;
	reg req_status_sum;
	reg req_status_mprv;
	reg [1:0] req_status_xs;
	reg [1:0] req_status_fs;
	reg [1:0] req_status_mpp;
	reg [1:0] req_status_vs;
	reg req_status_spp;
	reg req_status_mpie;
	reg req_status_ube;
	reg req_status_spie;
	reg req_status_upie;
	reg req_status_mie;
	reg req_status_hie;
	reg req_status_sie;
	reg req_status_uie;
	reg [127:0] data_blocks_0;
	reg [127:0] data_blocks_1;
	reg [127:0] data_blocks_2;
	reg [127:0] data_blocks_3;
	reg [511:0] data_single_block;
	wire [511:0] data = (req_block == 8'h00 ? data_single_block : {data_blocks_3, data_blocks_2, data_blocks_1, data_blocks_0});
	reg [7:0] bytesSent;
	wire [7:0] _bytesLeft_T = {1'h0, req_len} - bytesSent;
	reg [15:0] xactBusy;
	wire [15:0] _xactOnehot_T = ~xactBusy;
	wire [14:0] xactOnehot = (_xactOnehot_T[0] ? 15'h0000 : (_xactOnehot_T[1] ? 15'h0001 : (_xactOnehot_T[2] ? 15'h0002 : (_xactOnehot_T[3] ? 15'h0004 : (_xactOnehot_T[4] ? 15'h0008 : (_xactOnehot_T[5] ? 15'h0010 : (_xactOnehot_T[6] ? 15'h0020 : (_xactOnehot_T[7] ? 15'h0040 : (_xactOnehot_T[8] ? 15'h0080 : (_xactOnehot_T[9] ? 15'h0100 : (_xactOnehot_T[10] ? 15'h0200 : (_xactOnehot_T[11] ? 15'h0400 : (_xactOnehot_T[12] ? 15'h0800 : (_xactOnehot_T[13] ? 15'h1000 : (_xactOnehot_T[14] ? 15'h2000 : {_xactOnehot_T[15], 14'h0000})))))))))))))));
	wire [6:0] _xactId_T_1 = xactOnehot[14:8] | xactOnehot[6:0];
	wire [2:0] _xactId_T_3 = _xactId_T_1[6:4] | _xactId_T_1[2:0];
	wire _xactId_T_5 = _xactId_T_3[2] | _xactId_T_3[0];
	wire [3:0] xactId = {|xactOnehot[14:7], |_xactId_T_1[6:3], |_xactId_T_3[2:1], _xactId_T_5};
	wire _state_machine_ready_for_req_T = state == 2'h0;
	wire [8:0] _GEN = {1'h0, _bytesLeft_T};
	wire [8:0] _write_packets_too_late_T_3 = {5'h00, req_vaddr[3:0]} + _GEN;
	wire write_packets_mask_0 = (req_vaddr[3:0] == 4'h0) & |_write_packets_too_late_T_3;
	wire write_packets_mask_1 = (req_vaddr[3:0] < 4'h2) & |_write_packets_too_late_T_3[8:1];
	wire write_packets_mask_2 = (req_vaddr[3:0] < 4'h3) & (_write_packets_too_late_T_3 > 9'h002);
	wire write_packets_mask_3 = (req_vaddr[3:0] < 4'h4) & |_write_packets_too_late_T_3[8:2];
	wire write_packets_mask_4 = (req_vaddr[3:0] < 4'h5) & (_write_packets_too_late_T_3 > 9'h004);
	wire write_packets_mask_5 = (req_vaddr[3:0] < 4'h6) & (_write_packets_too_late_T_3 > 9'h005);
	wire write_packets_mask_6 = (req_vaddr[3:0] < 4'h7) & (_write_packets_too_late_T_3 > 9'h006);
	wire write_packets_mask_7 = ~req_vaddr[3] & |_write_packets_too_late_T_3[8:3];
	wire write_packets_mask_8 = (req_vaddr[3:0] < 4'h9) & (_write_packets_too_late_T_3 > 9'h008);
	wire write_packets_mask_9 = (req_vaddr[3:0] < 4'ha) & (_write_packets_too_late_T_3 > 9'h009);
	wire write_packets_mask_10 = (req_vaddr[3:0] < 4'hb) & (_write_packets_too_late_T_3 > 9'h00a);
	wire write_packets_mask_11 = (req_vaddr[3:2] != 2'h3) & (_write_packets_too_late_T_3 > 9'h00b);
	wire write_packets_mask_12 = (req_vaddr[3:0] < 4'hd) & (_write_packets_too_late_T_3 > 9'h00c);
	wire write_packets_mask_13 = (req_vaddr[3:1] != 3'h7) & (_write_packets_too_late_T_3 > 9'h00d);
	wire write_packets_mask_14 = (req_vaddr[3:0] != 4'hf) & (_write_packets_too_late_T_3 > 9'h00e);
	wire [4:0] _GEN_0 = {1'h0, req_vaddr[3:0]};
	wire [6:0] write_packets_bytes_written = (_write_packets_too_late_T_3 > 9'h010 ? {2'h0, 5'h10 - _GEN_0} : _bytesLeft_T[6:0]);
	wire [4:0] _write_packets_packet_bytes_written_per_beat_0_T_4 = (_write_packets_too_late_T_3 == 9'h000 ? 5'h00 : 5'h10 - (_GEN_0 + (_write_packets_too_late_T_3 < 9'h010 ? 5'h10 - _write_packets_too_late_T_3[4:0] : 5'h00)));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_1_T_4 = (_write_packets_too_late_T_3 < 9'h011 ? 5'h00 : 5'h10 - (|_write_packets_too_late_T_3[8:4] & (_write_packets_too_late_T_3 < 9'h020) ? 5'h00 - _write_packets_too_late_T_3[4:0] : 5'h00));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_2_T_4 = (_write_packets_too_late_T_3 < 9'h021 ? 5'h00 : 5'h10 - (|_write_packets_too_late_T_3[8:5] & (_write_packets_too_late_T_3 < 9'h030) ? 5'h10 - _write_packets_too_late_T_3[4:0] : 5'h00));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_3_T_4 = (_write_packets_too_late_T_3 < 9'h031 ? 5'h00 : 5'h10 - ((_write_packets_too_late_T_3 > 9'h02f) & (_write_packets_too_late_T_3 < 9'h040) ? 5'h00 - _write_packets_too_late_T_3[4:0] : 5'h00));
	wire [8:0] _write_packets_too_late_T_7 = {4'h0, req_vaddr[4:0]} + _GEN;
	wire write_packets_mask_0_1 = (req_vaddr[4:0] == 5'h00) & |_write_packets_too_late_T_7;
	wire write_packets_mask_1_1 = (req_vaddr[4:0] < 5'h02) & |_write_packets_too_late_T_7[8:1];
	wire write_packets_mask_2_1 = (req_vaddr[4:0] < 5'h03) & (_write_packets_too_late_T_7 > 9'h002);
	wire write_packets_mask_3_1 = (req_vaddr[4:0] < 5'h04) & |_write_packets_too_late_T_7[8:2];
	wire write_packets_mask_4_1 = (req_vaddr[4:0] < 5'h05) & (_write_packets_too_late_T_7 > 9'h004);
	wire write_packets_mask_5_1 = (req_vaddr[4:0] < 5'h06) & (_write_packets_too_late_T_7 > 9'h005);
	wire write_packets_mask_6_1 = (req_vaddr[4:0] < 5'h07) & (_write_packets_too_late_T_7 > 9'h006);
	wire write_packets_mask_7_1 = (req_vaddr[4:0] < 5'h08) & |_write_packets_too_late_T_7[8:3];
	wire write_packets_mask_8_1 = (req_vaddr[4:0] < 5'h09) & (_write_packets_too_late_T_7 > 9'h008);
	wire write_packets_mask_9_1 = (req_vaddr[4:0] < 5'h0a) & (_write_packets_too_late_T_7 > 9'h009);
	wire write_packets_mask_10_1 = (req_vaddr[4:0] < 5'h0b) & (_write_packets_too_late_T_7 > 9'h00a);
	wire write_packets_mask_11_1 = (req_vaddr[4:0] < 5'h0c) & (_write_packets_too_late_T_7 > 9'h00b);
	wire write_packets_mask_12_1 = (req_vaddr[4:0] < 5'h0d) & (_write_packets_too_late_T_7 > 9'h00c);
	wire write_packets_mask_13_1 = (req_vaddr[4:0] < 5'h0e) & (_write_packets_too_late_T_7 > 9'h00d);
	wire write_packets_mask_14_1 = (req_vaddr[4:0] < 5'h0f) & (_write_packets_too_late_T_7 > 9'h00e);
	wire write_packets_mask_15_1 = ~req_vaddr[4] & |_write_packets_too_late_T_7[8:4];
	wire write_packets_mask_16_1 = (req_vaddr[4:0] < 5'h11) & (_write_packets_too_late_T_7 > 9'h010);
	wire write_packets_mask_17_1 = (req_vaddr[4:0] < 5'h12) & (_write_packets_too_late_T_7 > 9'h011);
	wire write_packets_mask_18_1 = (req_vaddr[4:0] < 5'h13) & (_write_packets_too_late_T_7 > 9'h012);
	wire write_packets_mask_19_1 = (req_vaddr[4:0] < 5'h14) & (_write_packets_too_late_T_7 > 9'h013);
	wire write_packets_mask_20_1 = (req_vaddr[4:0] < 5'h15) & (_write_packets_too_late_T_7 > 9'h014);
	wire write_packets_mask_21_1 = (req_vaddr[4:0] < 5'h16) & (_write_packets_too_late_T_7 > 9'h015);
	wire write_packets_mask_22_1 = (req_vaddr[4:0] < 5'h17) & (_write_packets_too_late_T_7 > 9'h016);
	wire write_packets_mask_23_1 = (req_vaddr[4:3] != 2'h3) & (_write_packets_too_late_T_7 > 9'h017);
	wire write_packets_mask_24_1 = (req_vaddr[4:0] < 5'h19) & (_write_packets_too_late_T_7 > 9'h018);
	wire write_packets_mask_25_1 = (req_vaddr[4:0] < 5'h1a) & (_write_packets_too_late_T_7 > 9'h019);
	wire write_packets_mask_26_1 = (req_vaddr[4:0] < 5'h1b) & (_write_packets_too_late_T_7 > 9'h01a);
	wire write_packets_mask_27_1 = (req_vaddr[4:2] != 3'h7) & (_write_packets_too_late_T_7 > 9'h01b);
	wire write_packets_mask_28_1 = (req_vaddr[4:0] < 5'h1d) & (_write_packets_too_late_T_7 > 9'h01c);
	wire write_packets_mask_29_1 = (req_vaddr[4:1] != 4'hf) & (_write_packets_too_late_T_7 > 9'h01d);
	wire write_packets_mask_30_1 = (req_vaddr[4:0] != 5'h1f) & (_write_packets_too_late_T_7 > 9'h01e);
	wire [6:0] write_packets_bytes_written_1 = (_write_packets_too_late_T_7 > 9'h020 ? {1'h0, 6'h20 - {1'h0, req_vaddr[4:0]}} : _bytesLeft_T[6:0]);
	wire [4:0] _write_packets_packet_bytes_written_per_beat_0_T_9 = (req_vaddr[4] | (_write_packets_too_late_T_7 == 9'h000) ? 5'h00 : 5'h10 - ((req_vaddr[4] ? 5'h00 : req_vaddr[4:0]) + (_write_packets_too_late_T_7 < 9'h010 ? 5'h10 - _write_packets_too_late_T_7[4:0] : 5'h00)));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_1_T_9 = (_write_packets_too_late_T_7 < 9'h011 ? 5'h00 : 5'h10 - ((req_vaddr[4] ? req_vaddr[4:0] - 5'h10 : 5'h00) + (|_write_packets_too_late_T_7[8:4] & (_write_packets_too_late_T_7 < 9'h020) ? 5'h00 - _write_packets_too_late_T_7[4:0] : 5'h00)));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_2_T_9 = (_write_packets_too_late_T_7 < 9'h021 ? 5'h00 : 5'h10 - (|_write_packets_too_late_T_7[8:5] & (_write_packets_too_late_T_7 < 9'h030) ? 5'h10 - _write_packets_too_late_T_7[4:0] : 5'h00));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_3_T_9 = (_write_packets_too_late_T_7 < 9'h031 ? 5'h00 : 5'h10 - ((_write_packets_too_late_T_7 > 9'h02f) & (_write_packets_too_late_T_7 < 9'h040) ? 5'h00 - _write_packets_too_late_T_7[4:0] : 5'h00));
	wire [8:0] _write_packets_too_late_T_11 = {3'h0, req_vaddr[5:0]} + _GEN;
	wire write_packets_mask_0_2 = (req_vaddr[5:0] == 6'h00) & |_write_packets_too_late_T_11;
	wire write_packets_mask_1_2 = (req_vaddr[5:0] < 6'h02) & |_write_packets_too_late_T_11[8:1];
	wire write_packets_mask_2_2 = (req_vaddr[5:0] < 6'h03) & (_write_packets_too_late_T_11 > 9'h002);
	wire write_packets_mask_3_2 = (req_vaddr[5:0] < 6'h04) & |_write_packets_too_late_T_11[8:2];
	wire write_packets_mask_4_2 = (req_vaddr[5:0] < 6'h05) & (_write_packets_too_late_T_11 > 9'h004);
	wire write_packets_mask_5_2 = (req_vaddr[5:0] < 6'h06) & (_write_packets_too_late_T_11 > 9'h005);
	wire write_packets_mask_6_2 = (req_vaddr[5:0] < 6'h07) & (_write_packets_too_late_T_11 > 9'h006);
	wire write_packets_mask_7_2 = (req_vaddr[5:0] < 6'h08) & |_write_packets_too_late_T_11[8:3];
	wire write_packets_mask_8_2 = (req_vaddr[5:0] < 6'h09) & (_write_packets_too_late_T_11 > 9'h008);
	wire write_packets_mask_9_2 = (req_vaddr[5:0] < 6'h0a) & (_write_packets_too_late_T_11 > 9'h009);
	wire write_packets_mask_10_2 = (req_vaddr[5:0] < 6'h0b) & (_write_packets_too_late_T_11 > 9'h00a);
	wire write_packets_mask_11_2 = (req_vaddr[5:0] < 6'h0c) & (_write_packets_too_late_T_11 > 9'h00b);
	wire write_packets_mask_12_2 = (req_vaddr[5:0] < 6'h0d) & (_write_packets_too_late_T_11 > 9'h00c);
	wire write_packets_mask_13_2 = (req_vaddr[5:0] < 6'h0e) & (_write_packets_too_late_T_11 > 9'h00d);
	wire write_packets_mask_14_2 = (req_vaddr[5:0] < 6'h0f) & (_write_packets_too_late_T_11 > 9'h00e);
	wire write_packets_mask_15_2 = (req_vaddr[5:0] < 6'h10) & |_write_packets_too_late_T_11[8:4];
	wire write_packets_mask_16_2 = (req_vaddr[5:0] < 6'h11) & (_write_packets_too_late_T_11 > 9'h010);
	wire write_packets_mask_17_2 = (req_vaddr[5:0] < 6'h12) & (_write_packets_too_late_T_11 > 9'h011);
	wire write_packets_mask_18_2 = (req_vaddr[5:0] < 6'h13) & (_write_packets_too_late_T_11 > 9'h012);
	wire write_packets_mask_19_2 = (req_vaddr[5:0] < 6'h14) & (_write_packets_too_late_T_11 > 9'h013);
	wire write_packets_mask_20_2 = (req_vaddr[5:0] < 6'h15) & (_write_packets_too_late_T_11 > 9'h014);
	wire write_packets_mask_21_2 = (req_vaddr[5:0] < 6'h16) & (_write_packets_too_late_T_11 > 9'h015);
	wire write_packets_mask_22_2 = (req_vaddr[5:0] < 6'h17) & (_write_packets_too_late_T_11 > 9'h016);
	wire write_packets_mask_23_2 = (req_vaddr[5:0] < 6'h18) & (_write_packets_too_late_T_11 > 9'h017);
	wire write_packets_mask_24_2 = (req_vaddr[5:0] < 6'h19) & (_write_packets_too_late_T_11 > 9'h018);
	wire write_packets_mask_25_2 = (req_vaddr[5:0] < 6'h1a) & (_write_packets_too_late_T_11 > 9'h019);
	wire write_packets_mask_26_2 = (req_vaddr[5:0] < 6'h1b) & (_write_packets_too_late_T_11 > 9'h01a);
	wire write_packets_mask_27_2 = (req_vaddr[5:0] < 6'h1c) & (_write_packets_too_late_T_11 > 9'h01b);
	wire write_packets_mask_28_2 = (req_vaddr[5:0] < 6'h1d) & (_write_packets_too_late_T_11 > 9'h01c);
	wire write_packets_mask_29_2 = (req_vaddr[5:0] < 6'h1e) & (_write_packets_too_late_T_11 > 9'h01d);
	wire write_packets_mask_30_2 = (req_vaddr[5:0] < 6'h1f) & (_write_packets_too_late_T_11 > 9'h01e);
	wire write_packets_mask_31_2 = ~req_vaddr[5] & |_write_packets_too_late_T_11[8:5];
	wire write_packets_mask_32_2 = (req_vaddr[5:0] < 6'h21) & (_write_packets_too_late_T_11 > 9'h020);
	wire write_packets_mask_33_2 = (req_vaddr[5:0] < 6'h22) & (_write_packets_too_late_T_11 > 9'h021);
	wire write_packets_mask_34_2 = (req_vaddr[5:0] < 6'h23) & (_write_packets_too_late_T_11 > 9'h022);
	wire write_packets_mask_35_2 = (req_vaddr[5:0] < 6'h24) & (_write_packets_too_late_T_11 > 9'h023);
	wire write_packets_mask_36_2 = (req_vaddr[5:0] < 6'h25) & (_write_packets_too_late_T_11 > 9'h024);
	wire write_packets_mask_37_2 = (req_vaddr[5:0] < 6'h26) & (_write_packets_too_late_T_11 > 9'h025);
	wire write_packets_mask_38_2 = (req_vaddr[5:0] < 6'h27) & (_write_packets_too_late_T_11 > 9'h026);
	wire write_packets_mask_39_2 = (req_vaddr[5:0] < 6'h28) & (_write_packets_too_late_T_11 > 9'h027);
	wire write_packets_mask_40_2 = (req_vaddr[5:0] < 6'h29) & (_write_packets_too_late_T_11 > 9'h028);
	wire write_packets_mask_41_2 = (req_vaddr[5:0] < 6'h2a) & (_write_packets_too_late_T_11 > 9'h029);
	wire write_packets_mask_42_2 = (req_vaddr[5:0] < 6'h2b) & (_write_packets_too_late_T_11 > 9'h02a);
	wire write_packets_mask_43_2 = (req_vaddr[5:0] < 6'h2c) & (_write_packets_too_late_T_11 > 9'h02b);
	wire write_packets_mask_44_2 = (req_vaddr[5:0] < 6'h2d) & (_write_packets_too_late_T_11 > 9'h02c);
	wire write_packets_mask_45_2 = (req_vaddr[5:0] < 6'h2e) & (_write_packets_too_late_T_11 > 9'h02d);
	wire write_packets_mask_46_2 = (req_vaddr[5:0] < 6'h2f) & (_write_packets_too_late_T_11 > 9'h02e);
	wire write_packets_mask_47_2 = (req_vaddr[5:4] != 2'h3) & (_write_packets_too_late_T_11 > 9'h02f);
	wire write_packets_mask_48_2 = (req_vaddr[5:0] < 6'h31) & (_write_packets_too_late_T_11 > 9'h030);
	wire write_packets_mask_49_2 = (req_vaddr[5:0] < 6'h32) & (_write_packets_too_late_T_11 > 9'h031);
	wire write_packets_mask_50_2 = (req_vaddr[5:0] < 6'h33) & (_write_packets_too_late_T_11 > 9'h032);
	wire write_packets_mask_51_2 = (req_vaddr[5:0] < 6'h34) & (_write_packets_too_late_T_11 > 9'h033);
	wire write_packets_mask_52_2 = (req_vaddr[5:0] < 6'h35) & (_write_packets_too_late_T_11 > 9'h034);
	wire write_packets_mask_53_2 = (req_vaddr[5:0] < 6'h36) & (_write_packets_too_late_T_11 > 9'h035);
	wire write_packets_mask_54_2 = (req_vaddr[5:0] < 6'h37) & (_write_packets_too_late_T_11 > 9'h036);
	wire write_packets_mask_55_2 = (req_vaddr[5:3] != 3'h7) & (_write_packets_too_late_T_11 > 9'h037);
	wire write_packets_mask_56_2 = (req_vaddr[5:0] < 6'h39) & (_write_packets_too_late_T_11 > 9'h038);
	wire write_packets_mask_57_2 = (req_vaddr[5:0] < 6'h3a) & (_write_packets_too_late_T_11 > 9'h039);
	wire write_packets_mask_58_2 = (req_vaddr[5:0] < 6'h3b) & (_write_packets_too_late_T_11 > 9'h03a);
	wire write_packets_mask_59_2 = (req_vaddr[5:2] != 4'hf) & (_write_packets_too_late_T_11 > 9'h03b);
	wire write_packets_mask_60_2 = (req_vaddr[5:0] < 6'h3d) & (_write_packets_too_late_T_11 > 9'h03c);
	wire write_packets_mask_61_2 = (req_vaddr[5:1] != 5'h1f) & (_write_packets_too_late_T_11 > 9'h03d);
	wire write_packets_mask_62_2 = (req_vaddr[5:0] != 6'h3f) & (_write_packets_too_late_T_11 > 9'h03e);
	wire [6:0] write_packets_bytes_written_2 = (_write_packets_too_late_T_11 > 9'h040 ? 7'h40 - {1'h0, req_vaddr[5:0]} : _bytesLeft_T[6:0]);
	wire [4:0] _write_packets_packet_bytes_written_per_beat_0_T_14 = (|req_vaddr[5:4] | (_write_packets_too_late_T_11 == 9'h000) ? 5'h00 : 5'h10 - ((req_vaddr[5:0] < 6'h10 ? req_vaddr[4:0] : 5'h00) + (_write_packets_too_late_T_11 < 9'h010 ? 5'h10 - _write_packets_too_late_T_11[4:0] : 5'h00)));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_1_T_14 = (req_vaddr[5] | (_write_packets_too_late_T_11 < 9'h011) ? 5'h00 : 5'h10 - ((|req_vaddr[5:4] & ~req_vaddr[5] ? req_vaddr[4:0] - 5'h10 : 5'h00) + (|_write_packets_too_late_T_11[8:4] & (_write_packets_too_late_T_11 < 9'h020) ? 5'h00 - _write_packets_too_late_T_11[4:0] : 5'h00)));
	wire write_packets_too_early_10 = req_vaddr[5:0] > 6'h2f;
	wire [4:0] _write_packets_packet_bytes_written_per_beat_2_T_14 = (write_packets_too_early_10 | (_write_packets_too_late_T_11 < 9'h021) ? 5'h00 : 5'h10 - ((req_vaddr[5] & (req_vaddr[5:4] != 2'h3) ? req_vaddr[4:0] : 5'h00) + (|_write_packets_too_late_T_11[8:5] & (_write_packets_too_late_T_11 < 9'h030) ? 5'h10 - _write_packets_too_late_T_11[4:0] : 5'h00)));
	wire [4:0] _write_packets_packet_bytes_written_per_beat_3_T_14 = (_write_packets_too_late_T_11 < 9'h031 ? 5'h00 : 5'h10 - ((write_packets_too_early_10 ? req_vaddr[4:0] - 5'h10 : 5'h00) + ((_write_packets_too_late_T_11 > 9'h02f) & (_write_packets_too_late_T_11 < 9'h040) ? 5'h00 - _write_packets_too_late_T_11[4:0] : 5'h00)));
	wire _best_write_packet_T = write_packets_bytes_written_1 > write_packets_bytes_written;
	wire [6:0] _best_write_packet_T_1_bytes_written = (_best_write_packet_T ? write_packets_bytes_written_1 : write_packets_bytes_written);
	wire _best_write_packet_T_2 = write_packets_bytes_written_2 > _best_write_packet_T_1_bytes_written;
	wire [6:0] best_write_packet_size = (_best_write_packet_T_2 ? 7'h40 : (_best_write_packet_T ? 7'h20 : 7'h10));
	wire [2:0] best_write_packet_lg_size = (_best_write_packet_T_2 ? 3'h6 : {2'h2, _best_write_packet_T});
	wire best_write_packet_mask_0_0 = (_best_write_packet_T_2 ? write_packets_mask_0_2 : (_best_write_packet_T ? write_packets_mask_0_1 : write_packets_mask_0));
	wire best_write_packet_mask_0_1 = (_best_write_packet_T_2 ? write_packets_mask_1_2 : (_best_write_packet_T ? write_packets_mask_1_1 : write_packets_mask_1));
	wire best_write_packet_mask_0_2 = (_best_write_packet_T_2 ? write_packets_mask_2_2 : (_best_write_packet_T ? write_packets_mask_2_1 : write_packets_mask_2));
	wire best_write_packet_mask_0_3 = (_best_write_packet_T_2 ? write_packets_mask_3_2 : (_best_write_packet_T ? write_packets_mask_3_1 : write_packets_mask_3));
	wire best_write_packet_mask_0_4 = (_best_write_packet_T_2 ? write_packets_mask_4_2 : (_best_write_packet_T ? write_packets_mask_4_1 : write_packets_mask_4));
	wire best_write_packet_mask_0_5 = (_best_write_packet_T_2 ? write_packets_mask_5_2 : (_best_write_packet_T ? write_packets_mask_5_1 : write_packets_mask_5));
	wire best_write_packet_mask_0_6 = (_best_write_packet_T_2 ? write_packets_mask_6_2 : (_best_write_packet_T ? write_packets_mask_6_1 : write_packets_mask_6));
	wire best_write_packet_mask_0_7 = (_best_write_packet_T_2 ? write_packets_mask_7_2 : (_best_write_packet_T ? write_packets_mask_7_1 : write_packets_mask_7));
	wire best_write_packet_mask_0_8 = (_best_write_packet_T_2 ? write_packets_mask_8_2 : (_best_write_packet_T ? write_packets_mask_8_1 : write_packets_mask_8));
	wire best_write_packet_mask_0_9 = (_best_write_packet_T_2 ? write_packets_mask_9_2 : (_best_write_packet_T ? write_packets_mask_9_1 : write_packets_mask_9));
	wire best_write_packet_mask_0_10 = (_best_write_packet_T_2 ? write_packets_mask_10_2 : (_best_write_packet_T ? write_packets_mask_10_1 : write_packets_mask_10));
	wire best_write_packet_mask_0_11 = (_best_write_packet_T_2 ? write_packets_mask_11_2 : (_best_write_packet_T ? write_packets_mask_11_1 : write_packets_mask_11));
	wire best_write_packet_mask_0_12 = (_best_write_packet_T_2 ? write_packets_mask_12_2 : (_best_write_packet_T ? write_packets_mask_12_1 : write_packets_mask_12));
	wire best_write_packet_mask_0_13 = (_best_write_packet_T_2 ? write_packets_mask_13_2 : (_best_write_packet_T ? write_packets_mask_13_1 : write_packets_mask_13));
	wire best_write_packet_mask_0_14 = (_best_write_packet_T_2 ? write_packets_mask_14_2 : (_best_write_packet_T ? write_packets_mask_14_1 : write_packets_mask_14));
	wire best_write_packet_mask_0_15 = (_best_write_packet_T_2 ? write_packets_mask_15_2 : (_best_write_packet_T ? write_packets_mask_15_1 : |_write_packets_too_late_T_3[8:4]));
	wire best_write_packet_mask_1_0 = (_best_write_packet_T_2 ? write_packets_mask_16_2 : _best_write_packet_T & write_packets_mask_16_1);
	wire best_write_packet_mask_1_1 = (_best_write_packet_T_2 ? write_packets_mask_17_2 : _best_write_packet_T & write_packets_mask_17_1);
	wire best_write_packet_mask_1_2 = (_best_write_packet_T_2 ? write_packets_mask_18_2 : _best_write_packet_T & write_packets_mask_18_1);
	wire best_write_packet_mask_1_3 = (_best_write_packet_T_2 ? write_packets_mask_19_2 : _best_write_packet_T & write_packets_mask_19_1);
	wire best_write_packet_mask_1_4 = (_best_write_packet_T_2 ? write_packets_mask_20_2 : _best_write_packet_T & write_packets_mask_20_1);
	wire best_write_packet_mask_1_5 = (_best_write_packet_T_2 ? write_packets_mask_21_2 : _best_write_packet_T & write_packets_mask_21_1);
	wire best_write_packet_mask_1_6 = (_best_write_packet_T_2 ? write_packets_mask_22_2 : _best_write_packet_T & write_packets_mask_22_1);
	wire best_write_packet_mask_1_7 = (_best_write_packet_T_2 ? write_packets_mask_23_2 : _best_write_packet_T & write_packets_mask_23_1);
	wire best_write_packet_mask_1_8 = (_best_write_packet_T_2 ? write_packets_mask_24_2 : _best_write_packet_T & write_packets_mask_24_1);
	wire best_write_packet_mask_1_9 = (_best_write_packet_T_2 ? write_packets_mask_25_2 : _best_write_packet_T & write_packets_mask_25_1);
	wire best_write_packet_mask_1_10 = (_best_write_packet_T_2 ? write_packets_mask_26_2 : _best_write_packet_T & write_packets_mask_26_1);
	wire best_write_packet_mask_1_11 = (_best_write_packet_T_2 ? write_packets_mask_27_2 : _best_write_packet_T & write_packets_mask_27_1);
	wire best_write_packet_mask_1_12 = (_best_write_packet_T_2 ? write_packets_mask_28_2 : _best_write_packet_T & write_packets_mask_28_1);
	wire best_write_packet_mask_1_13 = (_best_write_packet_T_2 ? write_packets_mask_29_2 : _best_write_packet_T & write_packets_mask_29_1);
	wire best_write_packet_mask_1_14 = (_best_write_packet_T_2 ? write_packets_mask_30_2 : _best_write_packet_T & write_packets_mask_30_1);
	wire best_write_packet_mask_1_15 = (_best_write_packet_T_2 ? write_packets_mask_31_2 : _best_write_packet_T & |_write_packets_too_late_T_7[8:5]);
	wire best_write_packet_mask_2_0 = _best_write_packet_T_2 & write_packets_mask_32_2;
	wire best_write_packet_mask_2_1 = _best_write_packet_T_2 & write_packets_mask_33_2;
	wire best_write_packet_mask_2_2 = _best_write_packet_T_2 & write_packets_mask_34_2;
	wire best_write_packet_mask_2_3 = _best_write_packet_T_2 & write_packets_mask_35_2;
	wire best_write_packet_mask_2_4 = _best_write_packet_T_2 & write_packets_mask_36_2;
	wire best_write_packet_mask_2_5 = _best_write_packet_T_2 & write_packets_mask_37_2;
	wire best_write_packet_mask_2_6 = _best_write_packet_T_2 & write_packets_mask_38_2;
	wire best_write_packet_mask_2_7 = _best_write_packet_T_2 & write_packets_mask_39_2;
	wire best_write_packet_mask_2_8 = _best_write_packet_T_2 & write_packets_mask_40_2;
	wire best_write_packet_mask_2_9 = _best_write_packet_T_2 & write_packets_mask_41_2;
	wire best_write_packet_mask_2_10 = _best_write_packet_T_2 & write_packets_mask_42_2;
	wire best_write_packet_mask_2_11 = _best_write_packet_T_2 & write_packets_mask_43_2;
	wire best_write_packet_mask_2_12 = _best_write_packet_T_2 & write_packets_mask_44_2;
	wire best_write_packet_mask_2_13 = _best_write_packet_T_2 & write_packets_mask_45_2;
	wire best_write_packet_mask_2_14 = _best_write_packet_T_2 & write_packets_mask_46_2;
	wire best_write_packet_mask_2_15 = _best_write_packet_T_2 & write_packets_mask_47_2;
	wire best_write_packet_mask_3_0 = _best_write_packet_T_2 & write_packets_mask_48_2;
	wire best_write_packet_mask_3_1 = _best_write_packet_T_2 & write_packets_mask_49_2;
	wire best_write_packet_mask_3_2 = _best_write_packet_T_2 & write_packets_mask_50_2;
	wire best_write_packet_mask_3_3 = _best_write_packet_T_2 & write_packets_mask_51_2;
	wire best_write_packet_mask_3_4 = _best_write_packet_T_2 & write_packets_mask_52_2;
	wire best_write_packet_mask_3_5 = _best_write_packet_T_2 & write_packets_mask_53_2;
	wire best_write_packet_mask_3_6 = _best_write_packet_T_2 & write_packets_mask_54_2;
	wire best_write_packet_mask_3_7 = _best_write_packet_T_2 & write_packets_mask_55_2;
	wire best_write_packet_mask_3_8 = _best_write_packet_T_2 & write_packets_mask_56_2;
	wire best_write_packet_mask_3_9 = _best_write_packet_T_2 & write_packets_mask_57_2;
	wire best_write_packet_mask_3_10 = _best_write_packet_T_2 & write_packets_mask_58_2;
	wire best_write_packet_mask_3_11 = _best_write_packet_T_2 & write_packets_mask_59_2;
	wire best_write_packet_mask_3_12 = _best_write_packet_T_2 & write_packets_mask_60_2;
	wire best_write_packet_mask_3_13 = _best_write_packet_T_2 & write_packets_mask_61_2;
	wire best_write_packet_mask_3_14 = _best_write_packet_T_2 & write_packets_mask_62_2;
	wire best_write_packet_mask_3_15 = _best_write_packet_T_2 & |_write_packets_too_late_T_11[8:6];
	wire [38:0] best_write_packet_vaddr = (_best_write_packet_T_2 ? {req_vaddr[38:6], 6'h00} : (_best_write_packet_T ? {req_vaddr[38:5], 5'h00} : {req_vaddr[38:4], 4'h0}));
	wire best_write_packet_is_full = (_best_write_packet_T_2 ? ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((write_packets_mask_0_2 & write_packets_mask_1_2) & write_packets_mask_2_2) & write_packets_mask_3_2) & write_packets_mask_4_2) & write_packets_mask_5_2) & write_packets_mask_6_2) & write_packets_mask_7_2) & write_packets_mask_8_2) & write_packets_mask_9_2) & write_packets_mask_10_2) & write_packets_mask_11_2) & write_packets_mask_12_2) & write_packets_mask_13_2) & write_packets_mask_14_2) & write_packets_mask_15_2) & write_packets_mask_16_2) & write_packets_mask_17_2) & write_packets_mask_18_2) & write_packets_mask_19_2) & write_packets_mask_20_2) & write_packets_mask_21_2) & write_packets_mask_22_2) & write_packets_mask_23_2) & write_packets_mask_24_2) & write_packets_mask_25_2) & write_packets_mask_26_2) & write_packets_mask_27_2) & write_packets_mask_28_2) & write_packets_mask_29_2) & write_packets_mask_30_2) & write_packets_mask_31_2) & write_packets_mask_32_2) & write_packets_mask_33_2) & write_packets_mask_34_2) & write_packets_mask_35_2) & write_packets_mask_36_2) & write_packets_mask_37_2) & write_packets_mask_38_2) & write_packets_mask_39_2) & write_packets_mask_40_2) & write_packets_mask_41_2) & write_packets_mask_42_2) & write_packets_mask_43_2) & write_packets_mask_44_2) & write_packets_mask_45_2) & write_packets_mask_46_2) & write_packets_mask_47_2) & write_packets_mask_48_2) & write_packets_mask_49_2) & write_packets_mask_50_2) & write_packets_mask_51_2) & write_packets_mask_52_2) & write_packets_mask_53_2) & write_packets_mask_54_2) & write_packets_mask_55_2) & write_packets_mask_56_2) & write_packets_mask_57_2) & write_packets_mask_58_2) & write_packets_mask_59_2) & write_packets_mask_60_2) & write_packets_mask_61_2) & write_packets_mask_62_2) & |_write_packets_too_late_T_11[8:6] : (_best_write_packet_T ? ((((((((((((((((((((((((((((((write_packets_mask_0_1 & write_packets_mask_1_1) & write_packets_mask_2_1) & write_packets_mask_3_1) & write_packets_mask_4_1) & write_packets_mask_5_1) & write_packets_mask_6_1) & write_packets_mask_7_1) & write_packets_mask_8_1) & write_packets_mask_9_1) & write_packets_mask_10_1) & write_packets_mask_11_1) & write_packets_mask_12_1) & write_packets_mask_13_1) & write_packets_mask_14_1) & write_packets_mask_15_1) & write_packets_mask_16_1) & write_packets_mask_17_1) & write_packets_mask_18_1) & write_packets_mask_19_1) & write_packets_mask_20_1) & write_packets_mask_21_1) & write_packets_mask_22_1) & write_packets_mask_23_1) & write_packets_mask_24_1) & write_packets_mask_25_1) & write_packets_mask_26_1) & write_packets_mask_27_1) & write_packets_mask_28_1) & write_packets_mask_29_1) & write_packets_mask_30_1) & |_write_packets_too_late_T_7[8:5] : ((((((((((((((write_packets_mask_0 & write_packets_mask_1) & write_packets_mask_2) & write_packets_mask_3) & write_packets_mask_4) & write_packets_mask_5) & write_packets_mask_6) & write_packets_mask_7) & write_packets_mask_8) & write_packets_mask_9) & write_packets_mask_10) & write_packets_mask_11) & write_packets_mask_12) & write_packets_mask_13) & write_packets_mask_14) & |_write_packets_too_late_T_3[8:4]));
	wire _untranslated_a_valid_T = state == 2'h1;
	reg [6:0] write_packet_buf_size;
	reg [2:0] write_packet_buf_lg_size;
	reg write_packet_buf_mask_0_0;
	reg write_packet_buf_mask_0_1;
	reg write_packet_buf_mask_0_2;
	reg write_packet_buf_mask_0_3;
	reg write_packet_buf_mask_0_4;
	reg write_packet_buf_mask_0_5;
	reg write_packet_buf_mask_0_6;
	reg write_packet_buf_mask_0_7;
	reg write_packet_buf_mask_0_8;
	reg write_packet_buf_mask_0_9;
	reg write_packet_buf_mask_0_10;
	reg write_packet_buf_mask_0_11;
	reg write_packet_buf_mask_0_12;
	reg write_packet_buf_mask_0_13;
	reg write_packet_buf_mask_0_14;
	reg write_packet_buf_mask_0_15;
	reg write_packet_buf_mask_1_0;
	reg write_packet_buf_mask_1_1;
	reg write_packet_buf_mask_1_2;
	reg write_packet_buf_mask_1_3;
	reg write_packet_buf_mask_1_4;
	reg write_packet_buf_mask_1_5;
	reg write_packet_buf_mask_1_6;
	reg write_packet_buf_mask_1_7;
	reg write_packet_buf_mask_1_8;
	reg write_packet_buf_mask_1_9;
	reg write_packet_buf_mask_1_10;
	reg write_packet_buf_mask_1_11;
	reg write_packet_buf_mask_1_12;
	reg write_packet_buf_mask_1_13;
	reg write_packet_buf_mask_1_14;
	reg write_packet_buf_mask_1_15;
	reg write_packet_buf_mask_2_0;
	reg write_packet_buf_mask_2_1;
	reg write_packet_buf_mask_2_2;
	reg write_packet_buf_mask_2_3;
	reg write_packet_buf_mask_2_4;
	reg write_packet_buf_mask_2_5;
	reg write_packet_buf_mask_2_6;
	reg write_packet_buf_mask_2_7;
	reg write_packet_buf_mask_2_8;
	reg write_packet_buf_mask_2_9;
	reg write_packet_buf_mask_2_10;
	reg write_packet_buf_mask_2_11;
	reg write_packet_buf_mask_2_12;
	reg write_packet_buf_mask_2_13;
	reg write_packet_buf_mask_2_14;
	reg write_packet_buf_mask_2_15;
	reg write_packet_buf_mask_3_0;
	reg write_packet_buf_mask_3_1;
	reg write_packet_buf_mask_3_2;
	reg write_packet_buf_mask_3_3;
	reg write_packet_buf_mask_3_4;
	reg write_packet_buf_mask_3_5;
	reg write_packet_buf_mask_3_6;
	reg write_packet_buf_mask_3_7;
	reg write_packet_buf_mask_3_8;
	reg write_packet_buf_mask_3_9;
	reg write_packet_buf_mask_3_10;
	reg write_packet_buf_mask_3_11;
	reg write_packet_buf_mask_3_12;
	reg write_packet_buf_mask_3_13;
	reg write_packet_buf_mask_3_14;
	reg write_packet_buf_mask_3_15;
	reg [38:0] write_packet_buf_vaddr;
	reg write_packet_buf_is_full;
	reg [6:0] write_packet_buf_bytes_written;
	reg [4:0] write_packet_buf_bytes_written_per_beat_0;
	reg [4:0] write_packet_buf_bytes_written_per_beat_1;
	reg [4:0] write_packet_buf_bytes_written_per_beat_2;
	reg [4:0] write_packet_buf_bytes_written_per_beat_3;
	wire [6:0] write_packet_size = (_untranslated_a_valid_T ? best_write_packet_size : write_packet_buf_size);
	wire [2:0] putFull_size = (_untranslated_a_valid_T ? best_write_packet_lg_size : write_packet_buf_lg_size);
	wire write_packet_is_full = (_untranslated_a_valid_T ? best_write_packet_is_full : write_packet_buf_is_full);
	wire [6:0] write_beats = (write_packet_size < 7'h10 ? 7'h01 : write_packet_size / 7'h10);
	reg [5:0] beatsLeft;
	wire [1:0] beatsSent = (_untranslated_a_valid_T ? 2'h0 : write_beats[1:0] - beatsLeft[1:0]);
	wire [3:0] _GEN_1 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_0}, {best_write_packet_mask_2_0}, {best_write_packet_mask_1_0}, {best_write_packet_mask_0_0}} : {{write_packet_buf_mask_3_0}, {write_packet_buf_mask_2_0}, {write_packet_buf_mask_1_0}, {write_packet_buf_mask_0_0}});
	wire [3:0] _GEN_2 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_1}, {best_write_packet_mask_2_1}, {best_write_packet_mask_1_1}, {best_write_packet_mask_0_1}} : {{write_packet_buf_mask_3_1}, {write_packet_buf_mask_2_1}, {write_packet_buf_mask_1_1}, {write_packet_buf_mask_0_1}});
	wire [3:0] _GEN_3 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_2}, {best_write_packet_mask_2_2}, {best_write_packet_mask_1_2}, {best_write_packet_mask_0_2}} : {{write_packet_buf_mask_3_2}, {write_packet_buf_mask_2_2}, {write_packet_buf_mask_1_2}, {write_packet_buf_mask_0_2}});
	wire [3:0] _GEN_4 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_3}, {best_write_packet_mask_2_3}, {best_write_packet_mask_1_3}, {best_write_packet_mask_0_3}} : {{write_packet_buf_mask_3_3}, {write_packet_buf_mask_2_3}, {write_packet_buf_mask_1_3}, {write_packet_buf_mask_0_3}});
	wire [3:0] _GEN_5 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_4}, {best_write_packet_mask_2_4}, {best_write_packet_mask_1_4}, {best_write_packet_mask_0_4}} : {{write_packet_buf_mask_3_4}, {write_packet_buf_mask_2_4}, {write_packet_buf_mask_1_4}, {write_packet_buf_mask_0_4}});
	wire [3:0] _GEN_6 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_5}, {best_write_packet_mask_2_5}, {best_write_packet_mask_1_5}, {best_write_packet_mask_0_5}} : {{write_packet_buf_mask_3_5}, {write_packet_buf_mask_2_5}, {write_packet_buf_mask_1_5}, {write_packet_buf_mask_0_5}});
	wire [3:0] _GEN_7 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_6}, {best_write_packet_mask_2_6}, {best_write_packet_mask_1_6}, {best_write_packet_mask_0_6}} : {{write_packet_buf_mask_3_6}, {write_packet_buf_mask_2_6}, {write_packet_buf_mask_1_6}, {write_packet_buf_mask_0_6}});
	wire [3:0] _GEN_8 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_7}, {best_write_packet_mask_2_7}, {best_write_packet_mask_1_7}, {best_write_packet_mask_0_7}} : {{write_packet_buf_mask_3_7}, {write_packet_buf_mask_2_7}, {write_packet_buf_mask_1_7}, {write_packet_buf_mask_0_7}});
	wire [3:0] _GEN_9 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_8}, {best_write_packet_mask_2_8}, {best_write_packet_mask_1_8}, {best_write_packet_mask_0_8}} : {{write_packet_buf_mask_3_8}, {write_packet_buf_mask_2_8}, {write_packet_buf_mask_1_8}, {write_packet_buf_mask_0_8}});
	wire [3:0] _GEN_10 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_9}, {best_write_packet_mask_2_9}, {best_write_packet_mask_1_9}, {best_write_packet_mask_0_9}} : {{write_packet_buf_mask_3_9}, {write_packet_buf_mask_2_9}, {write_packet_buf_mask_1_9}, {write_packet_buf_mask_0_9}});
	wire [3:0] _GEN_11 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_10}, {best_write_packet_mask_2_10}, {best_write_packet_mask_1_10}, {best_write_packet_mask_0_10}} : {{write_packet_buf_mask_3_10}, {write_packet_buf_mask_2_10}, {write_packet_buf_mask_1_10}, {write_packet_buf_mask_0_10}});
	wire [3:0] _GEN_12 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_11}, {best_write_packet_mask_2_11}, {best_write_packet_mask_1_11}, {best_write_packet_mask_0_11}} : {{write_packet_buf_mask_3_11}, {write_packet_buf_mask_2_11}, {write_packet_buf_mask_1_11}, {write_packet_buf_mask_0_11}});
	wire [3:0] _GEN_13 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_12}, {best_write_packet_mask_2_12}, {best_write_packet_mask_1_12}, {best_write_packet_mask_0_12}} : {{write_packet_buf_mask_3_12}, {write_packet_buf_mask_2_12}, {write_packet_buf_mask_1_12}, {write_packet_buf_mask_0_12}});
	wire [3:0] _GEN_14 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_13}, {best_write_packet_mask_2_13}, {best_write_packet_mask_1_13}, {best_write_packet_mask_0_13}} : {{write_packet_buf_mask_3_13}, {write_packet_buf_mask_2_13}, {write_packet_buf_mask_1_13}, {write_packet_buf_mask_0_13}});
	wire [3:0] _GEN_15 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_14}, {best_write_packet_mask_2_14}, {best_write_packet_mask_1_14}, {best_write_packet_mask_0_14}} : {{write_packet_buf_mask_3_14}, {write_packet_buf_mask_2_14}, {write_packet_buf_mask_1_14}, {write_packet_buf_mask_0_14}});
	wire [3:0] _GEN_16 = (_untranslated_a_valid_T ? {{best_write_packet_mask_3_15}, {best_write_packet_mask_2_15}, {best_write_packet_mask_1_15}, {best_write_packet_mask_0_15}} : {{write_packet_buf_mask_3_15}, {write_packet_buf_mask_2_15}, {write_packet_buf_mask_1_15}, {write_packet_buf_mask_0_15}});
	reg [3:0] putFull_buf;
	wire [511:0] _GEN_17 = {501'h0, bytesSent, 3'h0};
	wire [511:0] _putFull_T_3 = data >> _GEN_17;
	wire putFull_a_mask_acc_4 = putFull_size[2] | &putFull_size[1:0];
	wire putFull_a_mask_acc_2 = putFull_a_mask_acc_4 | (putFull_size[1:0] == 2'h2);
	reg [3:0] putPartial_buf;
	wire [766:0] _putPartial_T_5 = {255'h0000000000000000000000000000000000000000000000000000000000000000, data >> _GEN_17} << {760'h0, (_GEN_1[beatsSent] ? 4'h0 : (_GEN_2[beatsSent] ? 4'h1 : (_GEN_3[beatsSent] ? 4'h2 : (_GEN_4[beatsSent] ? 4'h3 : (_GEN_5[beatsSent] ? 4'h4 : (_GEN_6[beatsSent] ? 4'h5 : (_GEN_7[beatsSent] ? 4'h6 : (_GEN_8[beatsSent] ? 4'h7 : (_GEN_9[beatsSent] ? 4'h8 : (_GEN_10[beatsSent] ? 4'h9 : (_GEN_11[beatsSent] ? 4'ha : (_GEN_12[beatsSent] ? 4'hb : (_GEN_13[beatsSent] ? 4'hc : (_GEN_14[beatsSent] ? 4'hd : {3'h7, ~_GEN_15[beatsSent]})))))))))))))), 3'h0};
	wire _xactBusy_fire_T = _tlb_arb_io_in_2_ready & untranslated_a_valid;
	wire _untranslated_a_valid_T_1 = state == 2'h2;
	assign untranslated_a_valid = (_untranslated_a_valid_T | _untranslated_a_valid_T_1) & (xactBusy != 16'hffff);
	wire io_tlb_req_valid_0 = _translate_q_io_enq_ready & _tlb_q_io_deq_valid;
	assign retry_a_valid = _translate_q_io_deq_valid & io_tlb_resp_miss;
	wire nodeOut_a_valid = _translate_q_io_deq_valid & ~io_tlb_resp_miss;
	reg nodeOut_a_bits_address_REG;
	reg [31:0] nodeOut_a_bits_address_buf;
	wire [19:0] _GEN_18 = (_untranslated_a_valid_T ? (_best_write_packet_T_2 ? {{_write_packets_packet_bytes_written_per_beat_3_T_14}, {_write_packets_packet_bytes_written_per_beat_2_T_14}, {_write_packets_packet_bytes_written_per_beat_1_T_14}, {_write_packets_packet_bytes_written_per_beat_0_T_14}} : (_best_write_packet_T ? {{_write_packets_packet_bytes_written_per_beat_3_T_9}, {_write_packets_packet_bytes_written_per_beat_2_T_9}, {_write_packets_packet_bytes_written_per_beat_1_T_9}, {_write_packets_packet_bytes_written_per_beat_0_T_9}} : {{_write_packets_packet_bytes_written_per_beat_3_T_4}, {_write_packets_packet_bytes_written_per_beat_2_T_4}, {_write_packets_packet_bytes_written_per_beat_1_T_4}, {_write_packets_packet_bytes_written_per_beat_0_T_4}})) : {{write_packet_buf_bytes_written_per_beat_3}, {write_packet_buf_bytes_written_per_beat_2}, {write_packet_buf_bytes_written_per_beat_1}, {write_packet_buf_bytes_written_per_beat_0}});
	wire [7:0] _GEN_19 = {3'h0, _GEN_18[beatsSent * 5+:5]};
	wire _GEN_20 = write_beats == 7'h01;
	wire _GEN_21 = _GEN_19 >= _bytesLeft_T;
	wire _GEN_22 = beatsLeft == 6'h01;
	wire state_machine_ready_for_req = (_xactBusy_fire_T ? (_untranslated_a_valid_T ? (_GEN_20 & _GEN_21) | _state_machine_ready_for_req_T : ((_untranslated_a_valid_T_1 & _GEN_22) & _GEN_21) | _state_machine_ready_for_req_T) : _state_machine_ready_for_req_T);
	wire _GEN_23 = state_machine_ready_for_req & io_req_valid;
	wire _GEN_24 = io_req_bits_block == 8'h00;
	wire _GEN_25 = _GEN_23 & ~reset;
	always @(posedge clock) begin
		if ((~reset & retry_a_valid) & ~_tlb_arb_io_in_0_ready) begin
// synopsys translate_off
			$error("Assertion failed\n    at DMA.scala:551 assert(!(retry_a.valid && !retry_a.ready))\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
		if ((((_xactBusy_fire_T & ~_untranslated_a_valid_T) & _untranslated_a_valid_T_1) & ~reset) & (beatsLeft == 6'h00)) begin
// synopsys translate_off
			$error("Assertion failed\n    at DMA.scala:581 assert(beatsLeft > 0.U)\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
		if (_GEN_25 & ~((io_req_bits_len < 7'h11) | _GEN_24)) begin
// synopsys translate_off
			$error("Assertion failed: DMA can't write multiple blocks to main memory when writing full accumulator output\n    at DMA.scala:615 assert(io.req.bits.len <= (block_cols * inputType.getWidth / 8).U || io.req.bits.block === 0.U, \"DMA can't write multiple blocks to main memory when writing full accumulator output\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
		if (_GEN_25 & ~(~io_req_bits_pool_en | _GEN_24)) begin
// synopsys translate_off
			$error("Assertion failed: Can't pool with block-mvout\n    at DMA.scala:616 assert(!io.req.bits.pool_en || io.req.bits.block === 0.U, \"Can't pool with block-mvout\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
	end
	reg [31:0] total_bytes_sent;
	reg [31:0] total_latency;
	wire _xactBusy_remove_T = |xactBusy & auto_out_d_valid;
	wire [6:0] best_write_packet_bytes_written = (_best_write_packet_T_2 ? write_packets_bytes_written_2 : _best_write_packet_T_1_bytes_written);
	always @(posedge clock) begin
		if (reset) begin
			state <= 2'h0;
			xactBusy <= 16'h0000;
			total_bytes_sent <= 32'h00000000;
			total_latency <= 32'h00000000;
		end
		else begin
			if (_GEN_23)
				state <= {1'h0, io_req_bits_store_en};
			else if (_xactBusy_fire_T)
				if (_untranslated_a_valid_T) begin
					if (_GEN_20) begin
						if (_GEN_21)
							state <= 2'h0;
					end
					else
						state <= 2'h2;
				end
				else if (_untranslated_a_valid_T_1 & _GEN_22)
					state <= {1'h0, ~_GEN_21};
			xactBusy <= (xactBusy | (_xactBusy_fire_T & _untranslated_a_valid_T ? 16'h0001 << {12'h000, |xactOnehot[14:7], |_xactId_T_1[6:3], |_xactId_T_3[2:1], _xactId_T_5} : 16'h0000)) & ~(_xactBusy_remove_T ? 16'h0001 << auto_out_d_bits_source : 16'h0000);
			if (io_counter_external_reset) begin
				total_bytes_sent <= 32'h00000000;
				total_latency <= 32'h00000000;
			end
			else begin
				if (_xactBusy_remove_T)
					total_bytes_sent <= total_bytes_sent + {24'h000000, 8'h01 << auto_out_d_bits_size};
				total_latency <= total_latency + {27'h0000000, {1'h0, {1'h0, {1'h0, {1'h0, xactBusy[0]} + {1'h0, xactBusy[1]}} + {1'h0, {1'h0, xactBusy[2]} + {1'h0, xactBusy[3]}}} + {1'h0, {1'h0, {1'h0, xactBusy[4]} + {1'h0, xactBusy[5]}} + {1'h0, {1'h0, xactBusy[6]} + {1'h0, xactBusy[7]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, xactBusy[8]} + {1'h0, xactBusy[9]}} + {1'h0, {1'h0, xactBusy[10]} + {1'h0, xactBusy[11]}}} + {1'h0, {1'h0, {1'h0, xactBusy[12]} + {1'h0, xactBusy[13]}} + {1'h0, {1'h0, xactBusy[14]} + {1'h0, xactBusy[15]}}}}};
			end
		end
		if (_GEN_23) begin
			req_vaddr <= io_req_bits_vaddr;
			req_physical <= io_req_bits_physical;
			req_len <= {io_req_bits_block[2:0], 4'h0} + io_req_bits_len;
			req_block <= io_req_bits_block;
			req_status_debug <= io_req_bits_status_debug;
			req_status_cease <= io_req_bits_status_cease;
			req_status_wfi <= io_req_bits_status_wfi;
			req_status_isa <= io_req_bits_status_isa;
			req_status_dprv <= io_req_bits_status_dprv;
			req_status_dv <= io_req_bits_status_dv;
			req_status_prv <= io_req_bits_status_prv;
			req_status_v <= io_req_bits_status_v;
			req_status_sd <= io_req_bits_status_sd;
			req_status_zero2 <= io_req_bits_status_zero2;
			req_status_mpv <= io_req_bits_status_mpv;
			req_status_gva <= io_req_bits_status_gva;
			req_status_mbe <= io_req_bits_status_mbe;
			req_status_sbe <= io_req_bits_status_sbe;
			req_status_sxl <= io_req_bits_status_sxl;
			req_status_uxl <= io_req_bits_status_uxl;
			req_status_sd_rv32 <= io_req_bits_status_sd_rv32;
			req_status_zero1 <= io_req_bits_status_zero1;
			req_status_tsr <= io_req_bits_status_tsr;
			req_status_tw <= io_req_bits_status_tw;
			req_status_tvm <= io_req_bits_status_tvm;
			req_status_mxr <= io_req_bits_status_mxr;
			req_status_sum <= io_req_bits_status_sum;
			req_status_mprv <= io_req_bits_status_mprv;
			req_status_xs <= io_req_bits_status_xs;
			req_status_fs <= io_req_bits_status_fs;
			req_status_mpp <= io_req_bits_status_mpp;
			req_status_vs <= io_req_bits_status_vs;
			req_status_spp <= io_req_bits_status_spp;
			req_status_mpie <= io_req_bits_status_mpie;
			req_status_ube <= io_req_bits_status_ube;
			req_status_spie <= io_req_bits_status_spie;
			req_status_upie <= io_req_bits_status_upie;
			req_status_mie <= io_req_bits_status_mie;
			req_status_hie <= io_req_bits_status_hie;
			req_status_sie <= io_req_bits_status_sie;
			req_status_uie <= io_req_bits_status_uie;
			if (io_req_bits_pool_en)
				data_single_block <= {data_single_block[511:128], ($signed(io_req_bits_data[127:120]) > $signed(data_single_block[127:120]) ? io_req_bits_data[127:120] : data_single_block[127:120]), ($signed(io_req_bits_data[119:112]) > $signed(data_single_block[119:112]) ? io_req_bits_data[119:112] : data_single_block[119:112]), ($signed(io_req_bits_data[111:104]) > $signed(data_single_block[111:104]) ? io_req_bits_data[111:104] : data_single_block[111:104]), ($signed(io_req_bits_data[103:96]) > $signed(data_single_block[103:96]) ? io_req_bits_data[103:96] : data_single_block[103:96]), ($signed(io_req_bits_data[95:88]) > $signed(data_single_block[95:88]) ? io_req_bits_data[95:88] : data_single_block[95:88]), ($signed(io_req_bits_data[87:80]) > $signed(data_single_block[87:80]) ? io_req_bits_data[87:80] : data_single_block[87:80]), ($signed(io_req_bits_data[79:72]) > $signed(data_single_block[79:72]) ? io_req_bits_data[79:72] : data_single_block[79:72]), ($signed(io_req_bits_data[71:64]) > $signed(data_single_block[71:64]) ? io_req_bits_data[71:64] : data_single_block[71:64]), ($signed(io_req_bits_data[63:56]) > $signed(data_single_block[63:56]) ? io_req_bits_data[63:56] : data_single_block[63:56]), ($signed(io_req_bits_data[55:48]) > $signed(data_single_block[55:48]) ? io_req_bits_data[55:48] : data_single_block[55:48]), ($signed(io_req_bits_data[47:40]) > $signed(data_single_block[47:40]) ? io_req_bits_data[47:40] : data_single_block[47:40]), ($signed(io_req_bits_data[39:32]) > $signed(data_single_block[39:32]) ? io_req_bits_data[39:32] : data_single_block[39:32]), ($signed(io_req_bits_data[31:24]) > $signed(data_single_block[31:24]) ? io_req_bits_data[31:24] : data_single_block[31:24]), ($signed(io_req_bits_data[23:16]) > $signed(data_single_block[23:16]) ? io_req_bits_data[23:16] : data_single_block[23:16]), ($signed(io_req_bits_data[15:8]) > $signed(data_single_block[15:8]) ? io_req_bits_data[15:8] : data_single_block[15:8]), ($signed(io_req_bits_data[7:0]) > $signed(data_single_block[7:0]) ? io_req_bits_data[7:0] : data_single_block[7:0])};
			else
				data_single_block <= io_req_bits_data;
			bytesSent <= 8'h00;
		end
		else begin
			if (_xactBusy_fire_T & _untranslated_a_valid_T)
				req_vaddr <= req_vaddr + {33'h000000000, (_untranslated_a_valid_T ? best_write_packet_bytes_written : write_packet_buf_bytes_written)};
			if (_xactBusy_fire_T)
				if (_untranslated_a_valid_T)
					bytesSent <= bytesSent + _GEN_19;
				else if (_untranslated_a_valid_T_1)
					bytesSent <= bytesSent + _GEN_19;
		end
		if (_GEN_23 & (io_req_bits_block[1:0] == 2'h0))
			data_blocks_0 <= io_req_bits_data[127:0];
		if (_GEN_23 & (io_req_bits_block[1:0] == 2'h1))
			data_blocks_1 <= io_req_bits_data[127:0];
		if (_GEN_23 & (io_req_bits_block[1:0] == 2'h2))
			data_blocks_2 <= io_req_bits_data[127:0];
		if (_GEN_23 & &io_req_bits_block[1:0])
			data_blocks_3 <= io_req_bits_data[127:0];
		if (_untranslated_a_valid_T) begin
			write_packet_buf_size <= best_write_packet_size;
			write_packet_buf_lg_size <= best_write_packet_lg_size;
			write_packet_buf_mask_0_0 <= best_write_packet_mask_0_0;
			write_packet_buf_mask_0_1 <= best_write_packet_mask_0_1;
			write_packet_buf_mask_0_2 <= best_write_packet_mask_0_2;
			write_packet_buf_mask_0_3 <= best_write_packet_mask_0_3;
			write_packet_buf_mask_0_4 <= best_write_packet_mask_0_4;
			write_packet_buf_mask_0_5 <= best_write_packet_mask_0_5;
			write_packet_buf_mask_0_6 <= best_write_packet_mask_0_6;
			write_packet_buf_mask_0_7 <= best_write_packet_mask_0_7;
			write_packet_buf_mask_0_8 <= best_write_packet_mask_0_8;
			write_packet_buf_mask_0_9 <= best_write_packet_mask_0_9;
			write_packet_buf_mask_0_10 <= best_write_packet_mask_0_10;
			write_packet_buf_mask_0_11 <= best_write_packet_mask_0_11;
			write_packet_buf_mask_0_12 <= best_write_packet_mask_0_12;
			write_packet_buf_mask_0_13 <= best_write_packet_mask_0_13;
			write_packet_buf_mask_0_14 <= best_write_packet_mask_0_14;
			write_packet_buf_mask_0_15 <= best_write_packet_mask_0_15;
			write_packet_buf_mask_1_0 <= best_write_packet_mask_1_0;
			write_packet_buf_mask_1_1 <= best_write_packet_mask_1_1;
			write_packet_buf_mask_1_2 <= best_write_packet_mask_1_2;
			write_packet_buf_mask_1_3 <= best_write_packet_mask_1_3;
			write_packet_buf_mask_1_4 <= best_write_packet_mask_1_4;
			write_packet_buf_mask_1_5 <= best_write_packet_mask_1_5;
			write_packet_buf_mask_1_6 <= best_write_packet_mask_1_6;
			write_packet_buf_mask_1_7 <= best_write_packet_mask_1_7;
			write_packet_buf_mask_1_8 <= best_write_packet_mask_1_8;
			write_packet_buf_mask_1_9 <= best_write_packet_mask_1_9;
			write_packet_buf_mask_1_10 <= best_write_packet_mask_1_10;
			write_packet_buf_mask_1_11 <= best_write_packet_mask_1_11;
			write_packet_buf_mask_1_12 <= best_write_packet_mask_1_12;
			write_packet_buf_mask_1_13 <= best_write_packet_mask_1_13;
			write_packet_buf_mask_1_14 <= best_write_packet_mask_1_14;
			write_packet_buf_mask_1_15 <= best_write_packet_mask_1_15;
			write_packet_buf_mask_2_0 <= best_write_packet_mask_2_0;
			write_packet_buf_mask_2_1 <= best_write_packet_mask_2_1;
			write_packet_buf_mask_2_2 <= best_write_packet_mask_2_2;
			write_packet_buf_mask_2_3 <= best_write_packet_mask_2_3;
			write_packet_buf_mask_2_4 <= best_write_packet_mask_2_4;
			write_packet_buf_mask_2_5 <= best_write_packet_mask_2_5;
			write_packet_buf_mask_2_6 <= best_write_packet_mask_2_6;
			write_packet_buf_mask_2_7 <= best_write_packet_mask_2_7;
			write_packet_buf_mask_2_8 <= best_write_packet_mask_2_8;
			write_packet_buf_mask_2_9 <= best_write_packet_mask_2_9;
			write_packet_buf_mask_2_10 <= best_write_packet_mask_2_10;
			write_packet_buf_mask_2_11 <= best_write_packet_mask_2_11;
			write_packet_buf_mask_2_12 <= best_write_packet_mask_2_12;
			write_packet_buf_mask_2_13 <= best_write_packet_mask_2_13;
			write_packet_buf_mask_2_14 <= best_write_packet_mask_2_14;
			write_packet_buf_mask_2_15 <= best_write_packet_mask_2_15;
			write_packet_buf_mask_3_0 <= best_write_packet_mask_3_0;
			write_packet_buf_mask_3_1 <= best_write_packet_mask_3_1;
			write_packet_buf_mask_3_2 <= best_write_packet_mask_3_2;
			write_packet_buf_mask_3_3 <= best_write_packet_mask_3_3;
			write_packet_buf_mask_3_4 <= best_write_packet_mask_3_4;
			write_packet_buf_mask_3_5 <= best_write_packet_mask_3_5;
			write_packet_buf_mask_3_6 <= best_write_packet_mask_3_6;
			write_packet_buf_mask_3_7 <= best_write_packet_mask_3_7;
			write_packet_buf_mask_3_8 <= best_write_packet_mask_3_8;
			write_packet_buf_mask_3_9 <= best_write_packet_mask_3_9;
			write_packet_buf_mask_3_10 <= best_write_packet_mask_3_10;
			write_packet_buf_mask_3_11 <= best_write_packet_mask_3_11;
			write_packet_buf_mask_3_12 <= best_write_packet_mask_3_12;
			write_packet_buf_mask_3_13 <= best_write_packet_mask_3_13;
			write_packet_buf_mask_3_14 <= best_write_packet_mask_3_14;
			write_packet_buf_mask_3_15 <= best_write_packet_mask_3_15;
			write_packet_buf_vaddr <= best_write_packet_vaddr;
			write_packet_buf_is_full <= best_write_packet_is_full;
			write_packet_buf_bytes_written <= best_write_packet_bytes_written;
			write_packet_buf_bytes_written_per_beat_0 <= (_best_write_packet_T_2 ? _write_packets_packet_bytes_written_per_beat_0_T_14 : (_best_write_packet_T ? _write_packets_packet_bytes_written_per_beat_0_T_9 : _write_packets_packet_bytes_written_per_beat_0_T_4));
			write_packet_buf_bytes_written_per_beat_1 <= (_best_write_packet_T_2 ? _write_packets_packet_bytes_written_per_beat_1_T_14 : (_best_write_packet_T ? _write_packets_packet_bytes_written_per_beat_1_T_9 : _write_packets_packet_bytes_written_per_beat_1_T_4));
			write_packet_buf_bytes_written_per_beat_2 <= (_best_write_packet_T_2 ? _write_packets_packet_bytes_written_per_beat_2_T_14 : (_best_write_packet_T ? _write_packets_packet_bytes_written_per_beat_2_T_9 : _write_packets_packet_bytes_written_per_beat_2_T_4));
			write_packet_buf_bytes_written_per_beat_3 <= (_best_write_packet_T_2 ? _write_packets_packet_bytes_written_per_beat_3_T_14 : (_best_write_packet_T ? _write_packets_packet_bytes_written_per_beat_3_T_9 : _write_packets_packet_bytes_written_per_beat_3_T_4));
			putFull_buf <= xactId;
			putPartial_buf <= xactId;
		end
		if (_xactBusy_fire_T)
			if (_untranslated_a_valid_T)
				beatsLeft <= write_beats[5:0] - 6'h01;
			else if (_untranslated_a_valid_T_1)
				beatsLeft <= beatsLeft - 6'h01;
		nodeOut_a_bits_address_REG <= io_tlb_req_valid_0;
		if (nodeOut_a_bits_address_REG)
			nodeOut_a_bits_address_buf <= io_tlb_resp_paddr;
	end
	Queue1_TLBundleAWithInfo_2 shadow_retry_a(
		.clock(clock),
		.reset(reset),
		.io_enq_valid(retry_a_valid & _tlb_q_io_deq_valid),
		.io_enq_bits_tl_a_opcode(_tlb_q_io_deq_bits_tl_a_opcode),
		.io_enq_bits_tl_a_param(_tlb_q_io_deq_bits_tl_a_param),
		.io_enq_bits_tl_a_size(_tlb_q_io_deq_bits_tl_a_size),
		.io_enq_bits_tl_a_source(_tlb_q_io_deq_bits_tl_a_source),
		.io_enq_bits_tl_a_address(_tlb_q_io_deq_bits_tl_a_address),
		.io_enq_bits_tl_a_mask(_tlb_q_io_deq_bits_tl_a_mask),
		.io_enq_bits_tl_a_data(_tlb_q_io_deq_bits_tl_a_data),
		.io_enq_bits_tl_a_corrupt(_tlb_q_io_deq_bits_tl_a_corrupt),
		.io_enq_bits_vaddr(_tlb_q_io_deq_bits_vaddr),
		.io_enq_bits_status_debug(_tlb_q_io_deq_bits_status_debug),
		.io_enq_bits_status_cease(_tlb_q_io_deq_bits_status_cease),
		.io_enq_bits_status_wfi(_tlb_q_io_deq_bits_status_wfi),
		.io_enq_bits_status_isa(_tlb_q_io_deq_bits_status_isa),
		.io_enq_bits_status_dprv(_tlb_q_io_deq_bits_status_dprv),
		.io_enq_bits_status_dv(_tlb_q_io_deq_bits_status_dv),
		.io_enq_bits_status_prv(_tlb_q_io_deq_bits_status_prv),
		.io_enq_bits_status_v(_tlb_q_io_deq_bits_status_v),
		.io_enq_bits_status_sd(_tlb_q_io_deq_bits_status_sd),
		.io_enq_bits_status_zero2(_tlb_q_io_deq_bits_status_zero2),
		.io_enq_bits_status_mpv(_tlb_q_io_deq_bits_status_mpv),
		.io_enq_bits_status_gva(_tlb_q_io_deq_bits_status_gva),
		.io_enq_bits_status_mbe(_tlb_q_io_deq_bits_status_mbe),
		.io_enq_bits_status_sbe(_tlb_q_io_deq_bits_status_sbe),
		.io_enq_bits_status_sxl(_tlb_q_io_deq_bits_status_sxl),
		.io_enq_bits_status_uxl(_tlb_q_io_deq_bits_status_uxl),
		.io_enq_bits_status_sd_rv32(_tlb_q_io_deq_bits_status_sd_rv32),
		.io_enq_bits_status_zero1(_tlb_q_io_deq_bits_status_zero1),
		.io_enq_bits_status_tsr(_tlb_q_io_deq_bits_status_tsr),
		.io_enq_bits_status_tw(_tlb_q_io_deq_bits_status_tw),
		.io_enq_bits_status_tvm(_tlb_q_io_deq_bits_status_tvm),
		.io_enq_bits_status_mxr(_tlb_q_io_deq_bits_status_mxr),
		.io_enq_bits_status_sum(_tlb_q_io_deq_bits_status_sum),
		.io_enq_bits_status_mprv(_tlb_q_io_deq_bits_status_mprv),
		.io_enq_bits_status_xs(_tlb_q_io_deq_bits_status_xs),
		.io_enq_bits_status_fs(_tlb_q_io_deq_bits_status_fs),
		.io_enq_bits_status_mpp(_tlb_q_io_deq_bits_status_mpp),
		.io_enq_bits_status_vs(_tlb_q_io_deq_bits_status_vs),
		.io_enq_bits_status_spp(_tlb_q_io_deq_bits_status_spp),
		.io_enq_bits_status_mpie(_tlb_q_io_deq_bits_status_mpie),
		.io_enq_bits_status_ube(_tlb_q_io_deq_bits_status_ube),
		.io_enq_bits_status_spie(_tlb_q_io_deq_bits_status_spie),
		.io_enq_bits_status_upie(_tlb_q_io_deq_bits_status_upie),
		.io_enq_bits_status_mie(_tlb_q_io_deq_bits_status_mie),
		.io_enq_bits_status_hie(_tlb_q_io_deq_bits_status_hie),
		.io_enq_bits_status_sie(_tlb_q_io_deq_bits_status_sie),
		.io_enq_bits_status_uie(_tlb_q_io_deq_bits_status_uie),
		.io_enq_bits_passthrough(_tlb_q_io_deq_bits_passthrough),
		.io_deq_ready(_tlb_arb_io_in_1_ready),
		.io_deq_valid(_shadow_retry_a_io_deq_valid),
		.io_deq_bits_tl_a_opcode(_shadow_retry_a_io_deq_bits_tl_a_opcode),
		.io_deq_bits_tl_a_param(_shadow_retry_a_io_deq_bits_tl_a_param),
		.io_deq_bits_tl_a_size(_shadow_retry_a_io_deq_bits_tl_a_size),
		.io_deq_bits_tl_a_source(_shadow_retry_a_io_deq_bits_tl_a_source),
		.io_deq_bits_tl_a_address(_shadow_retry_a_io_deq_bits_tl_a_address),
		.io_deq_bits_tl_a_mask(_shadow_retry_a_io_deq_bits_tl_a_mask),
		.io_deq_bits_tl_a_data(_shadow_retry_a_io_deq_bits_tl_a_data),
		.io_deq_bits_tl_a_corrupt(_shadow_retry_a_io_deq_bits_tl_a_corrupt),
		.io_deq_bits_vaddr(_shadow_retry_a_io_deq_bits_vaddr),
		.io_deq_bits_status_debug(_shadow_retry_a_io_deq_bits_status_debug),
		.io_deq_bits_status_cease(_shadow_retry_a_io_deq_bits_status_cease),
		.io_deq_bits_status_wfi(_shadow_retry_a_io_deq_bits_status_wfi),
		.io_deq_bits_status_isa(_shadow_retry_a_io_deq_bits_status_isa),
		.io_deq_bits_status_dprv(_shadow_retry_a_io_deq_bits_status_dprv),
		.io_deq_bits_status_dv(_shadow_retry_a_io_deq_bits_status_dv),
		.io_deq_bits_status_prv(_shadow_retry_a_io_deq_bits_status_prv),
		.io_deq_bits_status_v(_shadow_retry_a_io_deq_bits_status_v),
		.io_deq_bits_status_sd(_shadow_retry_a_io_deq_bits_status_sd),
		.io_deq_bits_status_zero2(_shadow_retry_a_io_deq_bits_status_zero2),
		.io_deq_bits_status_mpv(_shadow_retry_a_io_deq_bits_status_mpv),
		.io_deq_bits_status_gva(_shadow_retry_a_io_deq_bits_status_gva),
		.io_deq_bits_status_mbe(_shadow_retry_a_io_deq_bits_status_mbe),
		.io_deq_bits_status_sbe(_shadow_retry_a_io_deq_bits_status_sbe),
		.io_deq_bits_status_sxl(_shadow_retry_a_io_deq_bits_status_sxl),
		.io_deq_bits_status_uxl(_shadow_retry_a_io_deq_bits_status_uxl),
		.io_deq_bits_status_sd_rv32(_shadow_retry_a_io_deq_bits_status_sd_rv32),
		.io_deq_bits_status_zero1(_shadow_retry_a_io_deq_bits_status_zero1),
		.io_deq_bits_status_tsr(_shadow_retry_a_io_deq_bits_status_tsr),
		.io_deq_bits_status_tw(_shadow_retry_a_io_deq_bits_status_tw),
		.io_deq_bits_status_tvm(_shadow_retry_a_io_deq_bits_status_tvm),
		.io_deq_bits_status_mxr(_shadow_retry_a_io_deq_bits_status_mxr),
		.io_deq_bits_status_sum(_shadow_retry_a_io_deq_bits_status_sum),
		.io_deq_bits_status_mprv(_shadow_retry_a_io_deq_bits_status_mprv),
		.io_deq_bits_status_xs(_shadow_retry_a_io_deq_bits_status_xs),
		.io_deq_bits_status_fs(_shadow_retry_a_io_deq_bits_status_fs),
		.io_deq_bits_status_mpp(_shadow_retry_a_io_deq_bits_status_mpp),
		.io_deq_bits_status_vs(_shadow_retry_a_io_deq_bits_status_vs),
		.io_deq_bits_status_spp(_shadow_retry_a_io_deq_bits_status_spp),
		.io_deq_bits_status_mpie(_shadow_retry_a_io_deq_bits_status_mpie),
		.io_deq_bits_status_ube(_shadow_retry_a_io_deq_bits_status_ube),
		.io_deq_bits_status_spie(_shadow_retry_a_io_deq_bits_status_spie),
		.io_deq_bits_status_upie(_shadow_retry_a_io_deq_bits_status_upie),
		.io_deq_bits_status_mie(_shadow_retry_a_io_deq_bits_status_mie),
		.io_deq_bits_status_hie(_shadow_retry_a_io_deq_bits_status_hie),
		.io_deq_bits_status_sie(_shadow_retry_a_io_deq_bits_status_sie),
		.io_deq_bits_status_uie(_shadow_retry_a_io_deq_bits_status_uie),
		.io_deq_bits_passthrough(_shadow_retry_a_io_deq_bits_passthrough)
	);
	Arbiter3_TLBundleAWithInfo tlb_arb(
		.io_in_0_ready(_tlb_arb_io_in_0_ready),
		.io_in_0_valid(retry_a_valid),
		.io_in_0_bits_tl_a_opcode(_translate_q_io_deq_bits_tl_a_opcode),
		.io_in_0_bits_tl_a_param(_translate_q_io_deq_bits_tl_a_param),
		.io_in_0_bits_tl_a_size(_translate_q_io_deq_bits_tl_a_size),
		.io_in_0_bits_tl_a_source(_translate_q_io_deq_bits_tl_a_source),
		.io_in_0_bits_tl_a_address(_translate_q_io_deq_bits_tl_a_address),
		.io_in_0_bits_tl_a_mask(_translate_q_io_deq_bits_tl_a_mask),
		.io_in_0_bits_tl_a_data(_translate_q_io_deq_bits_tl_a_data),
		.io_in_0_bits_tl_a_corrupt(_translate_q_io_deq_bits_tl_a_corrupt),
		.io_in_0_bits_vaddr(_translate_q_io_deq_bits_vaddr),
		.io_in_0_bits_status_debug(_translate_q_io_deq_bits_status_debug),
		.io_in_0_bits_status_cease(_translate_q_io_deq_bits_status_cease),
		.io_in_0_bits_status_wfi(_translate_q_io_deq_bits_status_wfi),
		.io_in_0_bits_status_isa(_translate_q_io_deq_bits_status_isa),
		.io_in_0_bits_status_dprv(_translate_q_io_deq_bits_status_dprv),
		.io_in_0_bits_status_dv(_translate_q_io_deq_bits_status_dv),
		.io_in_0_bits_status_prv(_translate_q_io_deq_bits_status_prv),
		.io_in_0_bits_status_v(_translate_q_io_deq_bits_status_v),
		.io_in_0_bits_status_sd(_translate_q_io_deq_bits_status_sd),
		.io_in_0_bits_status_zero2(_translate_q_io_deq_bits_status_zero2),
		.io_in_0_bits_status_mpv(_translate_q_io_deq_bits_status_mpv),
		.io_in_0_bits_status_gva(_translate_q_io_deq_bits_status_gva),
		.io_in_0_bits_status_mbe(_translate_q_io_deq_bits_status_mbe),
		.io_in_0_bits_status_sbe(_translate_q_io_deq_bits_status_sbe),
		.io_in_0_bits_status_sxl(_translate_q_io_deq_bits_status_sxl),
		.io_in_0_bits_status_uxl(_translate_q_io_deq_bits_status_uxl),
		.io_in_0_bits_status_sd_rv32(_translate_q_io_deq_bits_status_sd_rv32),
		.io_in_0_bits_status_zero1(_translate_q_io_deq_bits_status_zero1),
		.io_in_0_bits_status_tsr(_translate_q_io_deq_bits_status_tsr),
		.io_in_0_bits_status_tw(_translate_q_io_deq_bits_status_tw),
		.io_in_0_bits_status_tvm(_translate_q_io_deq_bits_status_tvm),
		.io_in_0_bits_status_mxr(_translate_q_io_deq_bits_status_mxr),
		.io_in_0_bits_status_sum(_translate_q_io_deq_bits_status_sum),
		.io_in_0_bits_status_mprv(_translate_q_io_deq_bits_status_mprv),
		.io_in_0_bits_status_xs(_translate_q_io_deq_bits_status_xs),
		.io_in_0_bits_status_fs(_translate_q_io_deq_bits_status_fs),
		.io_in_0_bits_status_mpp(_translate_q_io_deq_bits_status_mpp),
		.io_in_0_bits_status_vs(_translate_q_io_deq_bits_status_vs),
		.io_in_0_bits_status_spp(_translate_q_io_deq_bits_status_spp),
		.io_in_0_bits_status_mpie(_translate_q_io_deq_bits_status_mpie),
		.io_in_0_bits_status_ube(_translate_q_io_deq_bits_status_ube),
		.io_in_0_bits_status_spie(_translate_q_io_deq_bits_status_spie),
		.io_in_0_bits_status_upie(_translate_q_io_deq_bits_status_upie),
		.io_in_0_bits_status_mie(_translate_q_io_deq_bits_status_mie),
		.io_in_0_bits_status_hie(_translate_q_io_deq_bits_status_hie),
		.io_in_0_bits_status_sie(_translate_q_io_deq_bits_status_sie),
		.io_in_0_bits_status_uie(_translate_q_io_deq_bits_status_uie),
		.io_in_0_bits_passthrough(_translate_q_io_deq_bits_passthrough),
		.io_in_1_ready(_tlb_arb_io_in_1_ready),
		.io_in_1_valid(_shadow_retry_a_io_deq_valid),
		.io_in_1_bits_tl_a_opcode(_shadow_retry_a_io_deq_bits_tl_a_opcode),
		.io_in_1_bits_tl_a_param(_shadow_retry_a_io_deq_bits_tl_a_param),
		.io_in_1_bits_tl_a_size(_shadow_retry_a_io_deq_bits_tl_a_size),
		.io_in_1_bits_tl_a_source(_shadow_retry_a_io_deq_bits_tl_a_source),
		.io_in_1_bits_tl_a_address(_shadow_retry_a_io_deq_bits_tl_a_address),
		.io_in_1_bits_tl_a_mask(_shadow_retry_a_io_deq_bits_tl_a_mask),
		.io_in_1_bits_tl_a_data(_shadow_retry_a_io_deq_bits_tl_a_data),
		.io_in_1_bits_tl_a_corrupt(_shadow_retry_a_io_deq_bits_tl_a_corrupt),
		.io_in_1_bits_vaddr(_shadow_retry_a_io_deq_bits_vaddr),
		.io_in_1_bits_status_debug(_shadow_retry_a_io_deq_bits_status_debug),
		.io_in_1_bits_status_cease(_shadow_retry_a_io_deq_bits_status_cease),
		.io_in_1_bits_status_wfi(_shadow_retry_a_io_deq_bits_status_wfi),
		.io_in_1_bits_status_isa(_shadow_retry_a_io_deq_bits_status_isa),
		.io_in_1_bits_status_dprv(_shadow_retry_a_io_deq_bits_status_dprv),
		.io_in_1_bits_status_dv(_shadow_retry_a_io_deq_bits_status_dv),
		.io_in_1_bits_status_prv(_shadow_retry_a_io_deq_bits_status_prv),
		.io_in_1_bits_status_v(_shadow_retry_a_io_deq_bits_status_v),
		.io_in_1_bits_status_sd(_shadow_retry_a_io_deq_bits_status_sd),
		.io_in_1_bits_status_zero2(_shadow_retry_a_io_deq_bits_status_zero2),
		.io_in_1_bits_status_mpv(_shadow_retry_a_io_deq_bits_status_mpv),
		.io_in_1_bits_status_gva(_shadow_retry_a_io_deq_bits_status_gva),
		.io_in_1_bits_status_mbe(_shadow_retry_a_io_deq_bits_status_mbe),
		.io_in_1_bits_status_sbe(_shadow_retry_a_io_deq_bits_status_sbe),
		.io_in_1_bits_status_sxl(_shadow_retry_a_io_deq_bits_status_sxl),
		.io_in_1_bits_status_uxl(_shadow_retry_a_io_deq_bits_status_uxl),
		.io_in_1_bits_status_sd_rv32(_shadow_retry_a_io_deq_bits_status_sd_rv32),
		.io_in_1_bits_status_zero1(_shadow_retry_a_io_deq_bits_status_zero1),
		.io_in_1_bits_status_tsr(_shadow_retry_a_io_deq_bits_status_tsr),
		.io_in_1_bits_status_tw(_shadow_retry_a_io_deq_bits_status_tw),
		.io_in_1_bits_status_tvm(_shadow_retry_a_io_deq_bits_status_tvm),
		.io_in_1_bits_status_mxr(_shadow_retry_a_io_deq_bits_status_mxr),
		.io_in_1_bits_status_sum(_shadow_retry_a_io_deq_bits_status_sum),
		.io_in_1_bits_status_mprv(_shadow_retry_a_io_deq_bits_status_mprv),
		.io_in_1_bits_status_xs(_shadow_retry_a_io_deq_bits_status_xs),
		.io_in_1_bits_status_fs(_shadow_retry_a_io_deq_bits_status_fs),
		.io_in_1_bits_status_mpp(_shadow_retry_a_io_deq_bits_status_mpp),
		.io_in_1_bits_status_vs(_shadow_retry_a_io_deq_bits_status_vs),
		.io_in_1_bits_status_spp(_shadow_retry_a_io_deq_bits_status_spp),
		.io_in_1_bits_status_mpie(_shadow_retry_a_io_deq_bits_status_mpie),
		.io_in_1_bits_status_ube(_shadow_retry_a_io_deq_bits_status_ube),
		.io_in_1_bits_status_spie(_shadow_retry_a_io_deq_bits_status_spie),
		.io_in_1_bits_status_upie(_shadow_retry_a_io_deq_bits_status_upie),
		.io_in_1_bits_status_mie(_shadow_retry_a_io_deq_bits_status_mie),
		.io_in_1_bits_status_hie(_shadow_retry_a_io_deq_bits_status_hie),
		.io_in_1_bits_status_sie(_shadow_retry_a_io_deq_bits_status_sie),
		.io_in_1_bits_status_uie(_shadow_retry_a_io_deq_bits_status_uie),
		.io_in_1_bits_passthrough(_shadow_retry_a_io_deq_bits_passthrough),
		.io_in_2_ready(_tlb_arb_io_in_2_ready),
		.io_in_2_valid(untranslated_a_valid),
		.io_in_2_bits_tl_a_opcode({2'h0, ~write_packet_is_full}),
		.io_in_2_bits_tl_a_size(putFull_size),
		.io_in_2_bits_tl_a_source((_untranslated_a_valid_T ? xactId : (write_packet_is_full ? putFull_buf : putPartial_buf))),
		.io_in_2_bits_tl_a_mask((write_packet_is_full ? {{8 {putFull_size[2]}}, {4 {putFull_a_mask_acc_4}}, {2 {putFull_a_mask_acc_2}}, putFull_a_mask_acc_2 | (putFull_size[1:0] == 2'h1), 1'h1} : {_GEN_16[beatsSent], _GEN_15[beatsSent], _GEN_14[beatsSent], _GEN_13[beatsSent], _GEN_12[beatsSent], _GEN_11[beatsSent], _GEN_10[beatsSent], _GEN_9[beatsSent], _GEN_8[beatsSent], _GEN_7[beatsSent], _GEN_6[beatsSent], _GEN_5[beatsSent], _GEN_4[beatsSent], _GEN_3[beatsSent], _GEN_2[beatsSent], _GEN_1[beatsSent]})),
		.io_in_2_bits_tl_a_data((write_packet_is_full ? _putFull_T_3[127:0] : _putPartial_T_5[127:0])),
		.io_in_2_bits_vaddr((_untranslated_a_valid_T ? best_write_packet_vaddr : write_packet_buf_vaddr)),
		.io_in_2_bits_status_debug(req_status_debug),
		.io_in_2_bits_status_cease(req_status_cease),
		.io_in_2_bits_status_wfi(req_status_wfi),
		.io_in_2_bits_status_isa(req_status_isa),
		.io_in_2_bits_status_dprv(req_status_dprv),
		.io_in_2_bits_status_dv(req_status_dv),
		.io_in_2_bits_status_prv(req_status_prv),
		.io_in_2_bits_status_v(req_status_v),
		.io_in_2_bits_status_sd(req_status_sd),
		.io_in_2_bits_status_zero2(req_status_zero2),
		.io_in_2_bits_status_mpv(req_status_mpv),
		.io_in_2_bits_status_gva(req_status_gva),
		.io_in_2_bits_status_mbe(req_status_mbe),
		.io_in_2_bits_status_sbe(req_status_sbe),
		.io_in_2_bits_status_sxl(req_status_sxl),
		.io_in_2_bits_status_uxl(req_status_uxl),
		.io_in_2_bits_status_sd_rv32(req_status_sd_rv32),
		.io_in_2_bits_status_zero1(req_status_zero1),
		.io_in_2_bits_status_tsr(req_status_tsr),
		.io_in_2_bits_status_tw(req_status_tw),
		.io_in_2_bits_status_tvm(req_status_tvm),
		.io_in_2_bits_status_mxr(req_status_mxr),
		.io_in_2_bits_status_sum(req_status_sum),
		.io_in_2_bits_status_mprv(req_status_mprv),
		.io_in_2_bits_status_xs(req_status_xs),
		.io_in_2_bits_status_fs(req_status_fs),
		.io_in_2_bits_status_mpp(req_status_mpp),
		.io_in_2_bits_status_vs(req_status_vs),
		.io_in_2_bits_status_spp(req_status_spp),
		.io_in_2_bits_status_mpie(req_status_mpie),
		.io_in_2_bits_status_ube(req_status_ube),
		.io_in_2_bits_status_spie(req_status_spie),
		.io_in_2_bits_status_upie(req_status_upie),
		.io_in_2_bits_status_mie(req_status_mie),
		.io_in_2_bits_status_hie(req_status_hie),
		.io_in_2_bits_status_sie(req_status_sie),
		.io_in_2_bits_status_uie(req_status_uie),
		.io_in_2_bits_passthrough(req_physical),
		.io_out_ready(_tlb_q_io_enq_ready),
		.io_out_valid(_tlb_arb_io_out_valid),
		.io_out_bits_tl_a_opcode(_tlb_arb_io_out_bits_tl_a_opcode),
		.io_out_bits_tl_a_param(_tlb_arb_io_out_bits_tl_a_param),
		.io_out_bits_tl_a_size(_tlb_arb_io_out_bits_tl_a_size),
		.io_out_bits_tl_a_source(_tlb_arb_io_out_bits_tl_a_source),
		.io_out_bits_tl_a_address(_tlb_arb_io_out_bits_tl_a_address),
		.io_out_bits_tl_a_mask(_tlb_arb_io_out_bits_tl_a_mask),
		.io_out_bits_tl_a_data(_tlb_arb_io_out_bits_tl_a_data),
		.io_out_bits_tl_a_corrupt(_tlb_arb_io_out_bits_tl_a_corrupt),
		.io_out_bits_vaddr(_tlb_arb_io_out_bits_vaddr),
		.io_out_bits_status_debug(_tlb_arb_io_out_bits_status_debug),
		.io_out_bits_status_cease(_tlb_arb_io_out_bits_status_cease),
		.io_out_bits_status_wfi(_tlb_arb_io_out_bits_status_wfi),
		.io_out_bits_status_isa(_tlb_arb_io_out_bits_status_isa),
		.io_out_bits_status_dprv(_tlb_arb_io_out_bits_status_dprv),
		.io_out_bits_status_dv(_tlb_arb_io_out_bits_status_dv),
		.io_out_bits_status_prv(_tlb_arb_io_out_bits_status_prv),
		.io_out_bits_status_v(_tlb_arb_io_out_bits_status_v),
		.io_out_bits_status_sd(_tlb_arb_io_out_bits_status_sd),
		.io_out_bits_status_zero2(_tlb_arb_io_out_bits_status_zero2),
		.io_out_bits_status_mpv(_tlb_arb_io_out_bits_status_mpv),
		.io_out_bits_status_gva(_tlb_arb_io_out_bits_status_gva),
		.io_out_bits_status_mbe(_tlb_arb_io_out_bits_status_mbe),
		.io_out_bits_status_sbe(_tlb_arb_io_out_bits_status_sbe),
		.io_out_bits_status_sxl(_tlb_arb_io_out_bits_status_sxl),
		.io_out_bits_status_uxl(_tlb_arb_io_out_bits_status_uxl),
		.io_out_bits_status_sd_rv32(_tlb_arb_io_out_bits_status_sd_rv32),
		.io_out_bits_status_zero1(_tlb_arb_io_out_bits_status_zero1),
		.io_out_bits_status_tsr(_tlb_arb_io_out_bits_status_tsr),
		.io_out_bits_status_tw(_tlb_arb_io_out_bits_status_tw),
		.io_out_bits_status_tvm(_tlb_arb_io_out_bits_status_tvm),
		.io_out_bits_status_mxr(_tlb_arb_io_out_bits_status_mxr),
		.io_out_bits_status_sum(_tlb_arb_io_out_bits_status_sum),
		.io_out_bits_status_mprv(_tlb_arb_io_out_bits_status_mprv),
		.io_out_bits_status_xs(_tlb_arb_io_out_bits_status_xs),
		.io_out_bits_status_fs(_tlb_arb_io_out_bits_status_fs),
		.io_out_bits_status_mpp(_tlb_arb_io_out_bits_status_mpp),
		.io_out_bits_status_vs(_tlb_arb_io_out_bits_status_vs),
		.io_out_bits_status_spp(_tlb_arb_io_out_bits_status_spp),
		.io_out_bits_status_mpie(_tlb_arb_io_out_bits_status_mpie),
		.io_out_bits_status_ube(_tlb_arb_io_out_bits_status_ube),
		.io_out_bits_status_spie(_tlb_arb_io_out_bits_status_spie),
		.io_out_bits_status_upie(_tlb_arb_io_out_bits_status_upie),
		.io_out_bits_status_mie(_tlb_arb_io_out_bits_status_mie),
		.io_out_bits_status_hie(_tlb_arb_io_out_bits_status_hie),
		.io_out_bits_status_sie(_tlb_arb_io_out_bits_status_sie),
		.io_out_bits_status_uie(_tlb_arb_io_out_bits_status_uie),
		.io_out_bits_passthrough(_tlb_arb_io_out_bits_passthrough)
	);
	Queue1_TLBundleAWithInfo_3 tlb_q(
		.clock(clock),
		.reset(reset),
		.io_enq_ready(_tlb_q_io_enq_ready),
		.io_enq_valid(_tlb_arb_io_out_valid),
		.io_enq_bits_tl_a_opcode(_tlb_arb_io_out_bits_tl_a_opcode),
		.io_enq_bits_tl_a_param(_tlb_arb_io_out_bits_tl_a_param),
		.io_enq_bits_tl_a_size(_tlb_arb_io_out_bits_tl_a_size),
		.io_enq_bits_tl_a_source(_tlb_arb_io_out_bits_tl_a_source),
		.io_enq_bits_tl_a_address(_tlb_arb_io_out_bits_tl_a_address),
		.io_enq_bits_tl_a_mask(_tlb_arb_io_out_bits_tl_a_mask),
		.io_enq_bits_tl_a_data(_tlb_arb_io_out_bits_tl_a_data),
		.io_enq_bits_tl_a_corrupt(_tlb_arb_io_out_bits_tl_a_corrupt),
		.io_enq_bits_vaddr(_tlb_arb_io_out_bits_vaddr),
		.io_enq_bits_status_debug(_tlb_arb_io_out_bits_status_debug),
		.io_enq_bits_status_cease(_tlb_arb_io_out_bits_status_cease),
		.io_enq_bits_status_wfi(_tlb_arb_io_out_bits_status_wfi),
		.io_enq_bits_status_isa(_tlb_arb_io_out_bits_status_isa),
		.io_enq_bits_status_dprv(_tlb_arb_io_out_bits_status_dprv),
		.io_enq_bits_status_dv(_tlb_arb_io_out_bits_status_dv),
		.io_enq_bits_status_prv(_tlb_arb_io_out_bits_status_prv),
		.io_enq_bits_status_v(_tlb_arb_io_out_bits_status_v),
		.io_enq_bits_status_sd(_tlb_arb_io_out_bits_status_sd),
		.io_enq_bits_status_zero2(_tlb_arb_io_out_bits_status_zero2),
		.io_enq_bits_status_mpv(_tlb_arb_io_out_bits_status_mpv),
		.io_enq_bits_status_gva(_tlb_arb_io_out_bits_status_gva),
		.io_enq_bits_status_mbe(_tlb_arb_io_out_bits_status_mbe),
		.io_enq_bits_status_sbe(_tlb_arb_io_out_bits_status_sbe),
		.io_enq_bits_status_sxl(_tlb_arb_io_out_bits_status_sxl),
		.io_enq_bits_status_uxl(_tlb_arb_io_out_bits_status_uxl),
		.io_enq_bits_status_sd_rv32(_tlb_arb_io_out_bits_status_sd_rv32),
		.io_enq_bits_status_zero1(_tlb_arb_io_out_bits_status_zero1),
		.io_enq_bits_status_tsr(_tlb_arb_io_out_bits_status_tsr),
		.io_enq_bits_status_tw(_tlb_arb_io_out_bits_status_tw),
		.io_enq_bits_status_tvm(_tlb_arb_io_out_bits_status_tvm),
		.io_enq_bits_status_mxr(_tlb_arb_io_out_bits_status_mxr),
		.io_enq_bits_status_sum(_tlb_arb_io_out_bits_status_sum),
		.io_enq_bits_status_mprv(_tlb_arb_io_out_bits_status_mprv),
		.io_enq_bits_status_xs(_tlb_arb_io_out_bits_status_xs),
		.io_enq_bits_status_fs(_tlb_arb_io_out_bits_status_fs),
		.io_enq_bits_status_mpp(_tlb_arb_io_out_bits_status_mpp),
		.io_enq_bits_status_vs(_tlb_arb_io_out_bits_status_vs),
		.io_enq_bits_status_spp(_tlb_arb_io_out_bits_status_spp),
		.io_enq_bits_status_mpie(_tlb_arb_io_out_bits_status_mpie),
		.io_enq_bits_status_ube(_tlb_arb_io_out_bits_status_ube),
		.io_enq_bits_status_spie(_tlb_arb_io_out_bits_status_spie),
		.io_enq_bits_status_upie(_tlb_arb_io_out_bits_status_upie),
		.io_enq_bits_status_mie(_tlb_arb_io_out_bits_status_mie),
		.io_enq_bits_status_hie(_tlb_arb_io_out_bits_status_hie),
		.io_enq_bits_status_sie(_tlb_arb_io_out_bits_status_sie),
		.io_enq_bits_status_uie(_tlb_arb_io_out_bits_status_uie),
		.io_enq_bits_passthrough(_tlb_arb_io_out_bits_passthrough),
		.io_deq_ready(_translate_q_io_enq_ready),
		.io_deq_valid(_tlb_q_io_deq_valid),
		.io_deq_bits_tl_a_opcode(_tlb_q_io_deq_bits_tl_a_opcode),
		.io_deq_bits_tl_a_param(_tlb_q_io_deq_bits_tl_a_param),
		.io_deq_bits_tl_a_size(_tlb_q_io_deq_bits_tl_a_size),
		.io_deq_bits_tl_a_source(_tlb_q_io_deq_bits_tl_a_source),
		.io_deq_bits_tl_a_address(_tlb_q_io_deq_bits_tl_a_address),
		.io_deq_bits_tl_a_mask(_tlb_q_io_deq_bits_tl_a_mask),
		.io_deq_bits_tl_a_data(_tlb_q_io_deq_bits_tl_a_data),
		.io_deq_bits_tl_a_corrupt(_tlb_q_io_deq_bits_tl_a_corrupt),
		.io_deq_bits_vaddr(_tlb_q_io_deq_bits_vaddr),
		.io_deq_bits_status_debug(_tlb_q_io_deq_bits_status_debug),
		.io_deq_bits_status_cease(_tlb_q_io_deq_bits_status_cease),
		.io_deq_bits_status_wfi(_tlb_q_io_deq_bits_status_wfi),
		.io_deq_bits_status_isa(_tlb_q_io_deq_bits_status_isa),
		.io_deq_bits_status_dprv(_tlb_q_io_deq_bits_status_dprv),
		.io_deq_bits_status_dv(_tlb_q_io_deq_bits_status_dv),
		.io_deq_bits_status_prv(_tlb_q_io_deq_bits_status_prv),
		.io_deq_bits_status_v(_tlb_q_io_deq_bits_status_v),
		.io_deq_bits_status_sd(_tlb_q_io_deq_bits_status_sd),
		.io_deq_bits_status_zero2(_tlb_q_io_deq_bits_status_zero2),
		.io_deq_bits_status_mpv(_tlb_q_io_deq_bits_status_mpv),
		.io_deq_bits_status_gva(_tlb_q_io_deq_bits_status_gva),
		.io_deq_bits_status_mbe(_tlb_q_io_deq_bits_status_mbe),
		.io_deq_bits_status_sbe(_tlb_q_io_deq_bits_status_sbe),
		.io_deq_bits_status_sxl(_tlb_q_io_deq_bits_status_sxl),
		.io_deq_bits_status_uxl(_tlb_q_io_deq_bits_status_uxl),
		.io_deq_bits_status_sd_rv32(_tlb_q_io_deq_bits_status_sd_rv32),
		.io_deq_bits_status_zero1(_tlb_q_io_deq_bits_status_zero1),
		.io_deq_bits_status_tsr(_tlb_q_io_deq_bits_status_tsr),
		.io_deq_bits_status_tw(_tlb_q_io_deq_bits_status_tw),
		.io_deq_bits_status_tvm(_tlb_q_io_deq_bits_status_tvm),
		.io_deq_bits_status_mxr(_tlb_q_io_deq_bits_status_mxr),
		.io_deq_bits_status_sum(_tlb_q_io_deq_bits_status_sum),
		.io_deq_bits_status_mprv(_tlb_q_io_deq_bits_status_mprv),
		.io_deq_bits_status_xs(_tlb_q_io_deq_bits_status_xs),
		.io_deq_bits_status_fs(_tlb_q_io_deq_bits_status_fs),
		.io_deq_bits_status_mpp(_tlb_q_io_deq_bits_status_mpp),
		.io_deq_bits_status_vs(_tlb_q_io_deq_bits_status_vs),
		.io_deq_bits_status_spp(_tlb_q_io_deq_bits_status_spp),
		.io_deq_bits_status_mpie(_tlb_q_io_deq_bits_status_mpie),
		.io_deq_bits_status_ube(_tlb_q_io_deq_bits_status_ube),
		.io_deq_bits_status_spie(_tlb_q_io_deq_bits_status_spie),
		.io_deq_bits_status_upie(_tlb_q_io_deq_bits_status_upie),
		.io_deq_bits_status_mie(_tlb_q_io_deq_bits_status_mie),
		.io_deq_bits_status_hie(_tlb_q_io_deq_bits_status_hie),
		.io_deq_bits_status_sie(_tlb_q_io_deq_bits_status_sie),
		.io_deq_bits_status_uie(_tlb_q_io_deq_bits_status_uie),
		.io_deq_bits_passthrough(_tlb_q_io_deq_bits_passthrough)
	);
	Queue1_TLBundleAWithInfo_3 translate_q(
		.clock(clock),
		.reset(reset),
		.io_enq_ready(_translate_q_io_enq_ready),
		.io_enq_valid(~retry_a_valid & _tlb_q_io_deq_valid),
		.io_enq_bits_tl_a_opcode(_tlb_q_io_deq_bits_tl_a_opcode),
		.io_enq_bits_tl_a_param(_tlb_q_io_deq_bits_tl_a_param),
		.io_enq_bits_tl_a_size(_tlb_q_io_deq_bits_tl_a_size),
		.io_enq_bits_tl_a_source(_tlb_q_io_deq_bits_tl_a_source),
		.io_enq_bits_tl_a_address(_tlb_q_io_deq_bits_tl_a_address),
		.io_enq_bits_tl_a_mask(_tlb_q_io_deq_bits_tl_a_mask),
		.io_enq_bits_tl_a_data(_tlb_q_io_deq_bits_tl_a_data),
		.io_enq_bits_tl_a_corrupt(_tlb_q_io_deq_bits_tl_a_corrupt),
		.io_enq_bits_vaddr(_tlb_q_io_deq_bits_vaddr),
		.io_enq_bits_status_debug(_tlb_q_io_deq_bits_status_debug),
		.io_enq_bits_status_cease(_tlb_q_io_deq_bits_status_cease),
		.io_enq_bits_status_wfi(_tlb_q_io_deq_bits_status_wfi),
		.io_enq_bits_status_isa(_tlb_q_io_deq_bits_status_isa),
		.io_enq_bits_status_dprv(_tlb_q_io_deq_bits_status_dprv),
		.io_enq_bits_status_dv(_tlb_q_io_deq_bits_status_dv),
		.io_enq_bits_status_prv(_tlb_q_io_deq_bits_status_prv),
		.io_enq_bits_status_v(_tlb_q_io_deq_bits_status_v),
		.io_enq_bits_status_sd(_tlb_q_io_deq_bits_status_sd),
		.io_enq_bits_status_zero2(_tlb_q_io_deq_bits_status_zero2),
		.io_enq_bits_status_mpv(_tlb_q_io_deq_bits_status_mpv),
		.io_enq_bits_status_gva(_tlb_q_io_deq_bits_status_gva),
		.io_enq_bits_status_mbe(_tlb_q_io_deq_bits_status_mbe),
		.io_enq_bits_status_sbe(_tlb_q_io_deq_bits_status_sbe),
		.io_enq_bits_status_sxl(_tlb_q_io_deq_bits_status_sxl),
		.io_enq_bits_status_uxl(_tlb_q_io_deq_bits_status_uxl),
		.io_enq_bits_status_sd_rv32(_tlb_q_io_deq_bits_status_sd_rv32),
		.io_enq_bits_status_zero1(_tlb_q_io_deq_bits_status_zero1),
		.io_enq_bits_status_tsr(_tlb_q_io_deq_bits_status_tsr),
		.io_enq_bits_status_tw(_tlb_q_io_deq_bits_status_tw),
		.io_enq_bits_status_tvm(_tlb_q_io_deq_bits_status_tvm),
		.io_enq_bits_status_mxr(_tlb_q_io_deq_bits_status_mxr),
		.io_enq_bits_status_sum(_tlb_q_io_deq_bits_status_sum),
		.io_enq_bits_status_mprv(_tlb_q_io_deq_bits_status_mprv),
		.io_enq_bits_status_xs(_tlb_q_io_deq_bits_status_xs),
		.io_enq_bits_status_fs(_tlb_q_io_deq_bits_status_fs),
		.io_enq_bits_status_mpp(_tlb_q_io_deq_bits_status_mpp),
		.io_enq_bits_status_vs(_tlb_q_io_deq_bits_status_vs),
		.io_enq_bits_status_spp(_tlb_q_io_deq_bits_status_spp),
		.io_enq_bits_status_mpie(_tlb_q_io_deq_bits_status_mpie),
		.io_enq_bits_status_ube(_tlb_q_io_deq_bits_status_ube),
		.io_enq_bits_status_spie(_tlb_q_io_deq_bits_status_spie),
		.io_enq_bits_status_upie(_tlb_q_io_deq_bits_status_upie),
		.io_enq_bits_status_mie(_tlb_q_io_deq_bits_status_mie),
		.io_enq_bits_status_hie(_tlb_q_io_deq_bits_status_hie),
		.io_enq_bits_status_sie(_tlb_q_io_deq_bits_status_sie),
		.io_enq_bits_status_uie(_tlb_q_io_deq_bits_status_uie),
		.io_enq_bits_passthrough(_tlb_q_io_deq_bits_passthrough),
		.io_deq_ready(auto_out_a_ready | io_tlb_resp_miss),
		.io_deq_valid(_translate_q_io_deq_valid),
		.io_deq_bits_tl_a_opcode(_translate_q_io_deq_bits_tl_a_opcode),
		.io_deq_bits_tl_a_param(_translate_q_io_deq_bits_tl_a_param),
		.io_deq_bits_tl_a_size(_translate_q_io_deq_bits_tl_a_size),
		.io_deq_bits_tl_a_source(_translate_q_io_deq_bits_tl_a_source),
		.io_deq_bits_tl_a_address(_translate_q_io_deq_bits_tl_a_address),
		.io_deq_bits_tl_a_mask(_translate_q_io_deq_bits_tl_a_mask),
		.io_deq_bits_tl_a_data(_translate_q_io_deq_bits_tl_a_data),
		.io_deq_bits_tl_a_corrupt(_translate_q_io_deq_bits_tl_a_corrupt),
		.io_deq_bits_vaddr(_translate_q_io_deq_bits_vaddr),
		.io_deq_bits_status_debug(_translate_q_io_deq_bits_status_debug),
		.io_deq_bits_status_cease(_translate_q_io_deq_bits_status_cease),
		.io_deq_bits_status_wfi(_translate_q_io_deq_bits_status_wfi),
		.io_deq_bits_status_isa(_translate_q_io_deq_bits_status_isa),
		.io_deq_bits_status_dprv(_translate_q_io_deq_bits_status_dprv),
		.io_deq_bits_status_dv(_translate_q_io_deq_bits_status_dv),
		.io_deq_bits_status_prv(_translate_q_io_deq_bits_status_prv),
		.io_deq_bits_status_v(_translate_q_io_deq_bits_status_v),
		.io_deq_bits_status_sd(_translate_q_io_deq_bits_status_sd),
		.io_deq_bits_status_zero2(_translate_q_io_deq_bits_status_zero2),
		.io_deq_bits_status_mpv(_translate_q_io_deq_bits_status_mpv),
		.io_deq_bits_status_gva(_translate_q_io_deq_bits_status_gva),
		.io_deq_bits_status_mbe(_translate_q_io_deq_bits_status_mbe),
		.io_deq_bits_status_sbe(_translate_q_io_deq_bits_status_sbe),
		.io_deq_bits_status_sxl(_translate_q_io_deq_bits_status_sxl),
		.io_deq_bits_status_uxl(_translate_q_io_deq_bits_status_uxl),
		.io_deq_bits_status_sd_rv32(_translate_q_io_deq_bits_status_sd_rv32),
		.io_deq_bits_status_zero1(_translate_q_io_deq_bits_status_zero1),
		.io_deq_bits_status_tsr(_translate_q_io_deq_bits_status_tsr),
		.io_deq_bits_status_tw(_translate_q_io_deq_bits_status_tw),
		.io_deq_bits_status_tvm(_translate_q_io_deq_bits_status_tvm),
		.io_deq_bits_status_mxr(_translate_q_io_deq_bits_status_mxr),
		.io_deq_bits_status_sum(_translate_q_io_deq_bits_status_sum),
		.io_deq_bits_status_mprv(_translate_q_io_deq_bits_status_mprv),
		.io_deq_bits_status_xs(_translate_q_io_deq_bits_status_xs),
		.io_deq_bits_status_fs(_translate_q_io_deq_bits_status_fs),
		.io_deq_bits_status_mpp(_translate_q_io_deq_bits_status_mpp),
		.io_deq_bits_status_vs(_translate_q_io_deq_bits_status_vs),
		.io_deq_bits_status_spp(_translate_q_io_deq_bits_status_spp),
		.io_deq_bits_status_mpie(_translate_q_io_deq_bits_status_mpie),
		.io_deq_bits_status_ube(_translate_q_io_deq_bits_status_ube),
		.io_deq_bits_status_spie(_translate_q_io_deq_bits_status_spie),
		.io_deq_bits_status_upie(_translate_q_io_deq_bits_status_upie),
		.io_deq_bits_status_mie(_translate_q_io_deq_bits_status_mie),
		.io_deq_bits_status_hie(_translate_q_io_deq_bits_status_hie),
		.io_deq_bits_status_sie(_translate_q_io_deq_bits_status_sie),
		.io_deq_bits_status_uie(_translate_q_io_deq_bits_status_uie),
		.io_deq_bits_passthrough(_translate_q_io_deq_bits_passthrough)
	);
	assign auto_out_a_valid = nodeOut_a_valid;
	assign auto_out_a_bits_opcode = _translate_q_io_deq_bits_tl_a_opcode;
	assign auto_out_a_bits_param = _translate_q_io_deq_bits_tl_a_param;
	assign auto_out_a_bits_size = _translate_q_io_deq_bits_tl_a_size;
	assign auto_out_a_bits_source = _translate_q_io_deq_bits_tl_a_source;
	assign auto_out_a_bits_address = (nodeOut_a_bits_address_REG ? io_tlb_resp_paddr : nodeOut_a_bits_address_buf);
	assign auto_out_a_bits_mask = _translate_q_io_deq_bits_tl_a_mask;
	assign auto_out_a_bits_data = _translate_q_io_deq_bits_tl_a_data;
	assign auto_out_a_bits_corrupt = _translate_q_io_deq_bits_tl_a_corrupt;
	assign auto_out_d_ready = |xactBusy;
	assign io_req_ready = state_machine_ready_for_req;
	assign io_tlb_req_valid = io_tlb_req_valid_0;
	assign io_tlb_req_bits_tlb_req_vaddr = {1'h0, _tlb_q_io_deq_bits_vaddr};
	assign io_tlb_req_bits_tlb_req_passthrough = _tlb_q_io_deq_bits_passthrough;
	assign io_tlb_req_bits_status_debug = _tlb_q_io_deq_bits_status_debug;
	assign io_tlb_req_bits_status_mxr = _tlb_q_io_deq_bits_status_mxr;
	assign io_busy = |xactBusy | |state;
	assign io_counter_event_signal_21 = |state;
	assign io_counter_event_signal_22 = io_tlb_resp_miss;
	assign io_counter_event_signal_23 = nodeOut_a_valid & ~auto_out_a_ready;
	assign io_counter_external_values_5 = total_bytes_sent;
	assign io_counter_external_values_7 = total_latency;
endmodule
