#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aba947cb70 .scope module, "ram_TB" "ram_TB" 2 1;
 .timescale -9 -12;
o000001aba959d2a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001aba95e3d00_0 name=_ivl_0
v000001aba95e45c0_0 .var "a", 7 0;
v000001aba95e3940_0 .var "bus_reg", 7 0;
RS_000001aba959d0f8 .resolv tri, L_000001aba95e4480, L_000001aba95e3e40;
v000001aba95e3a80_0 .net8 "bus_wire", 7 0, RS_000001aba959d0f8;  2 drivers
v000001aba95e43e0_0 .var "e", 0 0;
v000001aba95e4020_0 .var/i "i", 31 0;
v000001aba95e4660_0 .var "s", 0 0;
v000001aba95e3b20_0 .var "sa", 0 0;
L_000001aba95e4480 .functor MUXZ 8, o000001aba959d2a8, v000001aba95e3940_0, v000001aba95e4660_0, C4<>;
S_000001aba947cd00 .scope module, "DUT" "ram" 2 13, 3 4 0, S_000001aba947cb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "sa";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "e";
    .port_info 4 /INOUT 8 "bus";
v000001aba947abb0_0 .net *"_ivl_0", 7 0, L_000001aba95e3da0;  1 drivers
v000001aba95630e0_0 .net *"_ivl_2", 9 0, L_000001aba95e38a0;  1 drivers
L_000001aba95e4868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aba95634b0_0 .net *"_ivl_5", 1 0, L_000001aba95e4868;  1 drivers
o000001aba959d068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001aba9478bd0_0 name=_ivl_6
v000001aba947ae30_0 .net "a", 7 0, v000001aba95e45c0_0;  1 drivers
v000001aba947ce90_0 .var "addr_reg", 7 0;
v000001aba947cf30_0 .net8 "bus", 7 0, RS_000001aba959d0f8;  alias, 2 drivers
v000001aba947b820_0 .net "e", 0 0, v000001aba95e43e0_0;  1 drivers
v000001aba947b8c0 .array "mem_reg", 255 0, 7 0;
v000001aba947b960_0 .net "s", 0 0, v000001aba95e4660_0;  1 drivers
v000001aba947ba00_0 .net "sa", 0 0, v000001aba95e3b20_0;  1 drivers
E_000001aba9585b70 .event anyedge, v000001aba947b960_0, v000001aba947cf30_0, v000001aba947ce90_0;
E_000001aba9585170 .event anyedge, v000001aba947ba00_0, v000001aba947ae30_0;
L_000001aba95e3da0 .array/port v000001aba947b8c0, L_000001aba95e38a0;
L_000001aba95e38a0 .concat [ 8 2 0 0], v000001aba947ce90_0, L_000001aba95e4868;
L_000001aba95e3e40 .functor MUXZ 8, o000001aba959d068, L_000001aba95e3da0, v000001aba95e43e0_0, C4<>;
    .scope S_000001aba947cd00;
T_0 ;
    %wait E_000001aba9585170;
    %load/vec4 v000001aba947ba00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001aba947ae30_0;
    %assign/vec4 v000001aba947ce90_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aba947cd00;
T_1 ;
    %wait E_000001aba9585b70;
    %load/vec4 v000001aba947b960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001aba947cf30_0;
    %load/vec4 v000001aba947ce90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aba947b8c0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001aba947cb70;
T_2 ;
    %vpi_call 2 22 "$dumpfile", "ram.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aba947cb70 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aba95e45c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e3b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e4660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e43e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aba95e3940_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aba95e4020_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001aba95e4020_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000001aba95e4020_0;
    %pad/s 8;
    %store/vec4 v000001aba95e45c0_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aba95e3b20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e3b20_0, 0, 1;
    %load/vec4 v000001aba95e4020_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v000001aba95e3940_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aba95e4660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e4660_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001aba95e4020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001aba95e4020_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aba95e4020_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001aba95e4020_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001aba95e4020_0;
    %pad/s 8;
    %store/vec4 v000001aba95e45c0_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aba95e3b20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e3b20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aba95e43e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba95e43e0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001aba95e4020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001aba95e4020_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_TB.v";
    "ram.v";
