

================================================================
== Vitis HLS Report for 'MicroblazeToSwitch'
================================================================
* Date:           Thu May 29 07:31:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        microblaze_to_switch_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     106|    168|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     52|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     119|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  106|  168|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  106|  168|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_143_p2                     |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp5         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state4         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state5         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state6         |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1_grp2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1_grp5  |        or|   0|  0|   2|           1|           1|
    |select_ln51_fu_161_p3                  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  35|          15|          14|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |rxDataMonitor_TDATA_blk_n      |   9|          2|    1|          2|
    |rxLengthMonitor_TDATA_blk_n    |   9|          2|    1|          2|
    |rxMetadataMonitor_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  52|         11|    4|         11|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  4|   0|    4|          0|
    |ap_block_pp0_stage1_subdone_grp5_done_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |rate_cnt                                   |  2|   0|    2|          0|
    |ready_to_send_reg_194                      |  1|   0|    1|          0|
    |ready_to_send_reg_194_pp0_iter1_reg        |  1|   0|    1|          0|
    |tmp_1_reg_202                              |  1|   0|    1|          0|
    |tmp_2_reg_206                              |  1|   0|    1|          0|
    |tmp_reg_198                                |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 13|   0|   13|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+--------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+--------------------------+-----+-----+--------------+--------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|         s_axi|             control|        scalar|
|s_axi_control_AWREADY     |  out|    1|         s_axi|             control|        scalar|
|s_axi_control_AWADDR      |   in|    5|         s_axi|             control|        scalar|
|s_axi_control_WVALID      |   in|    1|         s_axi|             control|        scalar|
|s_axi_control_WREADY      |  out|    1|         s_axi|             control|        scalar|
|s_axi_control_WDATA       |   in|   32|         s_axi|             control|        scalar|
|s_axi_control_WSTRB       |   in|    4|         s_axi|             control|        scalar|
|s_axi_control_ARVALID     |   in|    1|         s_axi|             control|        scalar|
|s_axi_control_ARREADY     |  out|    1|         s_axi|             control|        scalar|
|s_axi_control_ARADDR      |   in|    5|         s_axi|             control|        scalar|
|s_axi_control_RVALID      |  out|    1|         s_axi|             control|        scalar|
|s_axi_control_RREADY      |   in|    1|         s_axi|             control|        scalar|
|s_axi_control_RDATA       |  out|   32|         s_axi|             control|        scalar|
|s_axi_control_RRESP       |  out|    2|         s_axi|             control|        scalar|
|s_axi_control_BVALID      |  out|    1|         s_axi|             control|        scalar|
|s_axi_control_BREADY      |   in|    1|         s_axi|             control|        scalar|
|s_axi_control_BRESP       |  out|    2|         s_axi|             control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_none|  MicroblazeToSwitch|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_none|  MicroblazeToSwitch|  return value|
|rxDataMonitor_TDATA       |  out|  128|          axis|       rxDataMonitor|       pointer|
|rxDataMonitor_TVALID      |  out|    1|          axis|       rxDataMonitor|       pointer|
|rxDataMonitor_TREADY      |   in|    1|          axis|       rxDataMonitor|       pointer|
|rxMetadataMonitor_TDATA   |  out|   96|          axis|   rxMetadataMonitor|       pointer|
|rxMetadataMonitor_TVALID  |  out|    1|          axis|   rxMetadataMonitor|       pointer|
|rxMetadataMonitor_TREADY  |   in|    1|          axis|   rxMetadataMonitor|       pointer|
|rxLengthMonitor_TDATA     |  out|   16|          axis|     rxLengthMonitor|       pointer|
|rxLengthMonitor_TVALID    |  out|    1|          axis|     rxLengthMonitor|       pointer|
|rxLengthMonitor_TREADY    |   in|    1|          axis|     rxLengthMonitor|       pointer|
+--------------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rate_cnt_load = load i2 %rate_cnt" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 7 'load' 'rate_cnt_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %rate_cnt_load" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 8 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.56ns)   --->   "%add_ln51 = add i3 %zext_ln51, i3 1" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 9 'add' 'add_ln51' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i3 %add_ln51" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 10 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ready_to_send = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln51, i32 2" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 11 'bitselect' 'ready_to_send' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.99ns)   --->   "%select_ln51 = select i1 %ready_to_send, i2 0, i2 %trunc_ln51" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 12 'select' 'select_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln51 = store i2 %select_ln51, i2 %rate_cnt" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 13 'store' 'store_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %ready_to_send, void %if.end26, void %land.lhs.true" [microblaze_to_switch_src/MBtoSW.cpp:59]   --->   Operation 14 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.72ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i128P128A, i128 %rxDataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:60]   --->   Operation 15 'nbwritereq' 'tmp' <Predicate = (ready_to_send)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 16 [1/2] (1.72ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i128P128A, i128 %rxDataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:60]   --->   Operation 16 'nbwritereq' 'tmp' <Predicate = (ready_to_send)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %if.end26, void %land.lhs.true11" [microblaze_to_switch_src/MBtoSW.cpp:60]   --->   Operation 17 'br' 'br_ln60' <Predicate = (ready_to_send)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.77ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i96P128A, i96 %rxMetadataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:61]   --->   Operation 18 'nbwritereq' 'tmp_1' <Predicate = (ready_to_send & tmp)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 19 [1/2] (1.77ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i96P128A, i96 %rxMetadataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:61]   --->   Operation 19 'nbwritereq' 'tmp_1' <Predicate = (ready_to_send & tmp)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_1, void %if.end26, void %land.lhs.true13" [microblaze_to_switch_src/MBtoSW.cpp:61]   --->   Operation 20 'br' 'br_ln61' <Predicate = (ready_to_send & tmp)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (1.24ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %rxLengthMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:62]   --->   Operation 21 'nbwritereq' 'tmp_2' <Predicate = (ready_to_send & tmp & tmp_1)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 2.96>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [microblaze_to_switch_src/MBtoSW.cpp:27]   --->   Operation 22 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [microblaze_to_switch_src/MBtoSW.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [microblaze_to_switch_src/MBtoSW.cpp:3]   --->   Operation 24 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.00ns)   --->   "%best_ask_sw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %best_ask_sw"   --->   Operation 25 'read' 'best_ask_sw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 26 [1/1] (1.00ns)   --->   "%best_bid_sw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %best_bid_sw"   --->   Operation 26 'read' 'best_bid_sw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %best_bid_sw"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_bid_sw, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_bid_sw, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %best_ask_sw"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_ask_sw, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_ask_sw, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxDataMonitor, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %rxDataMonitor"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxMetadataMonitor, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %rxMetadataMonitor"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxLengthMonitor, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %rxLengthMonitor"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (1.24ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %rxLengthMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:62]   --->   Operation 39 'nbwritereq' 'tmp_2' <Predicate = (ready_to_send & tmp & tmp_1)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_2, void %if.end26, void %if.then15" [microblaze_to_switch_src/MBtoSW.cpp:59]   --->   Operation 40 'br' 'br_ln59' <Predicate = (ready_to_send & tmp & tmp_1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 1, i32 %best_bid_sw_read, i32 %best_ask_sw_read" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i65 %or_ln" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 42 'sext' 'sext_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i73 %sext_ln88" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 43 'zext' 'zext_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.72ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %rxDataMonitor, i128 %zext_ln88" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 44 'write' 'write_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 45 [1/2] (1.72ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %rxDataMonitor, i128 %zext_ln88" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 45 'write' 'write_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 46 [2/2] (1.77ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %rxMetadataMonitor, i96 310698695307381685157429889" [microblaze_to_switch_src/MBtoSW.cpp:89]   --->   Operation 46 'write' 'write_ln89' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 47 [2/2] (1.24ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %rxLengthMonitor, i16 8" [microblaze_to_switch_src/MBtoSW.cpp:90]   --->   Operation 47 'write' 'write_ln90' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 1.77>
ST_6 : Operation 48 [1/2] (1.77ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %rxMetadataMonitor, i96 310698695307381685157429889" [microblaze_to_switch_src/MBtoSW.cpp:89]   --->   Operation 48 'write' 'write_ln89' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 49 [1/2] (1.24ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %rxLengthMonitor, i16 8" [microblaze_to_switch_src/MBtoSW.cpp:90]   --->   Operation 49 'write' 'write_ln90' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln95 = br void %if.end26" [microblaze_to_switch_src/MBtoSW.cpp:95]   --->   Operation 50 'br' 'br_ln95' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [microblaze_to_switch_src/MBtoSW.cpp:96]   --->   Operation 51 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ best_bid_sw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ best_ask_sw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rxDataMonitor]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxMetadataMonitor]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxLengthMonitor]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rate_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rate_cnt_load     (load          ) [ 0000000]
zext_ln51         (zext          ) [ 0000000]
add_ln51          (add           ) [ 0000000]
trunc_ln51        (trunc         ) [ 0000000]
ready_to_send     (bitselect     ) [ 0111111]
select_ln51       (select        ) [ 0000000]
store_ln51        (store         ) [ 0000000]
br_ln59           (br            ) [ 0000000]
tmp               (nbwritereq    ) [ 0111111]
br_ln60           (br            ) [ 0000000]
tmp_1             (nbwritereq    ) [ 0111111]
br_ln61           (br            ) [ 0000000]
specpipeline_ln27 (specpipeline  ) [ 0000000]
spectopmodule_ln3 (spectopmodule ) [ 0000000]
specinterface_ln3 (specinterface ) [ 0000000]
best_ask_sw_read  (read          ) [ 0000000]
best_bid_sw_read  (read          ) [ 0000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000]
tmp_2             (nbwritereq    ) [ 0110111]
br_ln59           (br            ) [ 0000000]
or_ln             (bitconcatenate) [ 0000000]
sext_ln88         (sext          ) [ 0000000]
zext_ln88         (zext          ) [ 0100010]
write_ln88        (write         ) [ 0000000]
write_ln89        (write         ) [ 0000000]
write_ln90        (write         ) [ 0000000]
br_ln95           (br            ) [ 0000000]
ret_ln96          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="best_bid_sw">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="best_bid_sw"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="best_ask_sw">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="best_ask_sw"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxDataMonitor">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxDataMonitor"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxMetadataMonitor">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxMetadataMonitor"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxLengthMonitor">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxLengthMonitor"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rate_cnt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rate_cnt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_nbwritereq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_nbwritereq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="96" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_nbwritereq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="best_ask_sw_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="best_ask_sw_read/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="best_bid_sw_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="best_bid_sw_read/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="73" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="96" slack="0"/>
<pin id="122" dir="0" index="2" bw="90" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="rate_cnt_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rate_cnt_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln51_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln51_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln51_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ready_to_send_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ready_to_send/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="select_ln51_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln51_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="or_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="65" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="0" index="3" bw="32" slack="0"/>
<pin id="180" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln88_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="65" slack="0"/>
<pin id="187" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln88_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="65" slack="0"/>
<pin id="191" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="ready_to_send_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ready_to_send "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="zext_ln88_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="1"/>
<pin id="212" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="74" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="143" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="149" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="106" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="100" pin="2"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="197"><net_src comp="153" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="76" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="84" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="92" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="189" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxDataMonitor | {1 2 5 }
	Port: rxMetadataMonitor | {2 3 6 }
	Port: rxLengthMonitor | {3 4 6 }
	Port: rate_cnt | {1 }
 - Input state : 
	Port: MicroblazeToSwitch : best_bid_sw | {4 }
	Port: MicroblazeToSwitch : best_ask_sw | {4 }
	Port: MicroblazeToSwitch : rate_cnt | {1 }
  - Chain level:
	State 1
		zext_ln51 : 1
		add_ln51 : 2
		trunc_ln51 : 3
		ready_to_send : 3
		select_ln51 : 4
		store_ln51 : 5
		br_ln59 : 4
	State 2
	State 3
	State 4
		sext_ln88 : 1
		zext_ln88 : 2
		write_ln88 : 3
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln51_fu_143       |    0    |    10   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln51_fu_161      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |     grp_nbwritereq_fu_76     |    0    |    0    |
|nbwritereq|     grp_nbwritereq_fu_84     |    0    |    0    |
|          |     grp_nbwritereq_fu_92     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   | best_ask_sw_read_read_fu_100 |    0    |    0    |
|          | best_bid_sw_read_read_fu_106 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       grp_write_fu_112       |    0    |    0    |
|   write  |       grp_write_fu_119       |    0    |    0    |
|          |       grp_write_fu_127       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln51_fu_139       |    0    |    0    |
|          |       zext_ln88_fu_189       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln51_fu_149      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|     ready_to_send_fu_153     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         or_ln_fu_175         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln88_fu_185       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    12   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|ready_to_send_reg_194|    1   |
|    tmp_1_reg_202    |    1   |
|    tmp_2_reg_206    |    1   |
|     tmp_reg_198     |    1   |
|  zext_ln88_reg_210  |   128  |
+---------------------+--------+
|        Total        |   132  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_112 |  p2  |   2  |  73  |   146  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   146  ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   132  |   21   |
+-----------+--------+--------+--------+
