INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga/lab2/project_1/project_1.srcs/sim_1/new/servo_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'servo_test'
