<?xml version="1.0"?>
<soc name="pp6110" desc="The PP6110 series (aka GoForce 6110) series is a modified PP5024 with upgraded processor and some new hardware blocks, made by NVIDIA when they bought PortalPlayer.">
  <dev name="CACHE" long_name="Global cache control" desc="" version="1.0">
    <addr name="CACHE" addr="0x60000000"/>
    <reg name="CTL" desc="">
      <addr name="CTL" addr="0x0"/>
      <field name="BUSY" desc="" bitrange="15:15"/>
      <field name="READY" desc="unsure about this one" bitrange="14:14"/>
      <field name="VECT_REMAP" desc="Setting this bit to 1 will make the processor use the local interrupt vector table." bitrange="4:4"/>
      <field name="INIT" desc="" bitrange="2:2"/>
      <field name="RUN" desc="" bitrange="1:1"/>
      <field name="ENABLE" desc="Set this bit to 1 to enable the cache and 0 to disable it." bitrange="0:0">
        <value name="DISABLE" value="0x0" desc=""/>
        <value name="ENABLE" value="0x1" desc=""/>
      </field>
    </reg>
    <reg name="DRAM" desc="Might have something to do with DRAM.">
      <addr name="DRAM" addr="0x10"/>
      <field name="UNK7" desc="" bitrange="7:7"/>
      <field name="UNK2" desc="" bitrange="2:2"/>
      <field name="UNK0" desc="" bitrange="0:0"/>
    </reg>
    <reg name="REG24" desc="">
      <addr name="REG24" addr="0x24"/>
      <field name="UNK" desc="" bitrange="0:0"/>
    </reg>
  </dev>
  <dev name="CLOCK" long_name="" desc="" version="">
    <addr name="CLOCK" addr="0x60006000"/>
    <reg name="RESET" desc="">
      <addr name="RESET" addr="0x4"/>
      <field name="CACHE" desc="Cache or ICache ?" bitrange="31:31"/>
      <field name="LCD3" desc="" bitrange="24:24"/>
      <field name="USB1" desc="" bitrange="22:22"/>
      <field name="HSMMC" desc="" bitrange="15:15"/>
    </reg>
    <reg name="RESET2" desc="">
      <addr name="RESET2" addr="0x8"/>
    </reg>
    <reg name="ENABLE" desc="">
      <addr name="ENABLE" addr="0xc"/>
      <field name="CACHE" desc="Unsure" bitrange="31:31"/>
      <field name="LCD3" desc="" bitrange="24:24"/>
      <field name="USB1" desc="" bitrange="22:22"/>
      <field name="HSMMC" desc="" bitrange="15:15"/>
    </reg>
    <reg name="ENABLE2" desc="">
      <addr name="ENABLE2" addr="0x10"/>
    </reg>
    <reg name="SOURCE" desc="">
      <addr name="SOURCE" addr="0x20"/>
      <field name="SELECT" desc="" bitrange="30:28">
        <value name="SRC1" value="0x1" desc=""/>
        <value name="SRC2" value="0x2" desc=""/>
        <value name="SRC3" value="0x3" desc=""/>
        <value name="SRC4" value="0x4" desc=""/>
      </field>
      <field name="DIV_FAST" desc="FAST = PLL   / (DIV_FAST + 1)" bitrange="23:20"/>
      <field name="DIV_SLOW" desc="SLOW = 24MHz / (DIV_SLOW + 1)" bitrange="19:16"/>
      <field name="SRC4" desc="" bitrange="15:12"/>
      <field name="SRC3" desc="" bitrange="11:8"/>
      <field name="SRC2" desc="" bitrange="7:4"/>
      <field name="SRC1" desc="" bitrange="3:0">
        <value name="32KHz" value="0x0" desc=""/>
        <value name="16MHz" value="0x1" desc=""/>
        <value name="24MHz" value="0x2" desc=""/>
        <value name="33MHz" value="0x3" desc=""/>
        <value name="48MHz" value="0x4" desc=""/>
        <value name="SLOW" value="0x5" desc=""/>
        <value name="FAST" value="0x6" desc=""/>
        <value name="PLL" value="0x7" desc=""/>
      </field>
    </reg>
    <reg name="SOURCE2" desc="">
      <addr name="SOURCE2" addr="0x24"/>
      <field name="SELECT" desc="" bitrange="30:28">
        <value name="SRC1" value="0x1" desc=""/>
        <value name="SRC2" value="0x2" desc=""/>
        <value name="SRC3" value="0x3" desc=""/>
        <value name="SRC4" value="0x4" desc=""/>
      </field>
      <field name="DIV_FAST" desc="" bitrange="23:20"/>
      <field name="DIV_SLOW" desc="" bitrange="19:16"/>
      <field name="SRC4" desc="" bitrange="15:12"/>
      <field name="SRC3" desc="" bitrange="11:8"/>
      <field name="SRC2" desc="" bitrange="7:4"/>
      <field name="SRC1" desc="" bitrange="3:0">
        <value name="32KHz" value="0x0" desc=""/>
        <value name="16MHz" value="0x1" desc=""/>
        <value name="24MHz" value="0x2" desc=""/>
        <value name="33MHz" value="0x3" desc=""/>
        <value name="48MHz" value="0x4" desc=""/>
        <value name="SLOW" value="0x5" desc=""/>
        <value name="FAST" value="0x6" desc=""/>
        <value name="PLL" value="0x7" desc=""/>
      </field>
    </reg>
    <reg name="MLCD_SCLK_DIV" desc="">
      <addr name="MLCD_SCLK_DIV" addr="0x2c"/>
    </reg>
    <reg name="PLL_CTRL" desc="">
      <addr name="PLL_CTRL" addr="0x34"/>
      <field name="RESET" desc="" bitrange="23:23"/>
    </reg>
    <reg name="PLL_CTRL2" desc="">
      <addr name="PLL_CTRL2" addr="0x38"/>
      <field name="LOCK_STATUS" desc="Unsure" bitrange="31:30"/>
      <field name="RESET" desc="" bitrange="23:23"/>
    </reg>
    <reg name="PLL_STATUS" desc="">
      <addr name="PLL_STATUS" addr="0x3c"/>
      <field name="UNK31" desc="" bitrange="31:31"/>
      <field name="UNK23_20" desc="" bitrange="23:20"/>
    </reg>
    <reg name="CACHE" desc="Unsure">
      <addr name="CACHE" addr="0x50"/>
      <field name="ENABLE" desc="Unsure" bitrange="5:5"/>
    </reg>
    <reg name="LCD3" desc="">
      <addr name="LCD3" addr="0xdc"/>
      <field name="DIV" desc="Derive DOTCLK frequency from 24MHz source." bitrange="31:0"/>
    </reg>
    <reg name="HSMMC" desc="">
      <addr name="HSMMC" addr="0xe4"/>
    </reg>
  </dev>
  <dev name="CPU" long_name="CPU identification" desc="" version="1.0">
    <addr name="PROC" addr="0x60000000"/>
    <reg name="ID" desc="This registers gives the ID of the processor, which can either be the main CPU or the COP.">
      <addr name="ID" addr="0x0"/>
      <field name="ID" desc="Processor ID" bitrange="7:0">
        <value name="CPU" value="0x55" desc=""/>
        <value name="COP" value="0xaa" desc=""/>
      </field>
    </reg>
  </dev>
  <dev name="GPIO" long_name="General Purpose I/O" desc="Each GPIO controller controls 4 ports of 8 pins each." version="1.0">
    <addr name="GPIO" addr="0x6000d000"/>
    <reg name="CNFn" desc="Configuration register: designate whether each pin operates as a GPIO or as a SFIO (Special Function I/O). In Special function mode, pins are multiplexed and pin muxing is controlled by the Miscellaneous block.">
      <formula string="0x0+(n)*4"/>
      <addr name="CNF0" addr="0x0"/>
      <addr name="CNF1" addr="0x4"/>
      <addr name="CNF2" addr="0x8"/>
      <addr name="CNF3" addr="0xc"/>
      <field name="VALUE" desc="Each bit control whether the is in either GPIO mode (1) or SFIO mode (0)." bitrange="7:0"/>
    </reg>
    <reg name="OEn" desc="Enable the output drivers for pins operated as GPIO.">
      <formula string="0x10+(n)*4"/>
      <addr name="OE0" addr="0x10"/>
      <addr name="OE1" addr="0x14"/>
      <addr name="OE2" addr="0x18"/>
      <addr name="OE3" addr="0x1c"/>
      <field name="VALUE" desc="" bitrange="7:0"/>
    </reg>
    <reg name="OUTn" desc="Specify the value driven on a pin operated as GPIO.">
      <formula string="0x20+(n)*0x4"/>
      <addr name="OUT0" addr="0x20"/>
      <addr name="OUT1" addr="0x24"/>
      <addr name="OUT2" addr="0x28"/>
      <addr name="OUT3" addr="0x2c"/>
      <field name="VALUE" desc="" bitrange="7:0"/>
    </reg>
    <reg name="INn" desc="Read-only view of the pins operated as GPIO.">
      <formula string="0x30+(n)*0x4"/>
      <addr name="IN0" addr="0x30"/>
      <addr name="IN1" addr="0x34"/>
      <addr name="IN2" addr="0x38"/>
      <addr name="IN3" addr="0x3c"/>
      <field name="VALUE" desc="" bitrange="7:0"/>
    </reg>
    <reg name="INT_STAn" desc="Interrupt status of pins operated as GPIO.">
      <formula string="0x40+(n)*0x4"/>
      <addr name="INT_STA0" addr="0x40"/>
      <addr name="INT_STA1" addr="0x44"/>
      <addr name="INT_STA2" addr="0x48"/>
      <addr name="INT_STA3" addr="0x4c"/>
      <field name="VALUE" desc="" bitrange="7:0"/>
    </reg>
    <reg name="INT_ENBn" desc="Enable interrupt functionality of pins operated as GPIO.">
      <formula string="0x50+(n)*0x4"/>
      <addr name="INT_ENB0" addr="0x50"/>
      <addr name="INT_ENB1" addr="0x54"/>
      <addr name="INT_ENB2" addr="0x58"/>
      <addr name="INT_ENB3" addr="0x5c"/>
      <field name="VALUE" desc="" bitrange="7:0"/>
    </reg>
    <reg name="INT_LVLn" desc="Specify the pin state of pin change which triggers the interrupt.">
      <formula string="0x60+(n)*0x4"/>
      <addr name="INT_LVL0" addr="0x60"/>
      <addr name="INT_LVL1" addr="0x64"/>
      <addr name="INT_LVL2" addr="0x68"/>
      <addr name="INT_LVL3" addr="0x6c"/>
      <field name="DELTA" desc="If the interrupt the edge-triggered, select whether all edges trigger the interrupt, or only edges specified by VALUE." bitrange="21:16"/>
      <field name="EDGE" desc="Select whether the interrupt is edge-triggered or level-triggered." bitrange="15:8"/>
      <field name="VALUE" desc="For level-triggered interrupt, select whether a logic high or logic low triggers the interrupt.&#10;For edge-triggered interrypt, select whether a raising edge or falling edge triggers the interrupt." bitrange="7:0"/>
    </reg>
    <reg name="INT_CLRn" desc="Clear pending interrupts.">
      <formula string="0x70+(n)*0x4"/>
      <addr name="INT_CLR0" addr="0x70"/>
      <addr name="INT_CLR1" addr="0x74"/>
      <addr name="INT_CLR2" addr="0x78"/>
      <addr name="INT_CLR3" addr="0x7c"/>
      <field name="VALUE" desc="" bitrange="7:0"/>
    </reg>
    <reg name="MSK_CNFn" desc="Masked configuration registers to allow individual updates in CNF.">
      <formula string="0x800+(n)*0x4"/>
      <addr name="MSK_CNF0" addr="0x800"/>
      <addr name="MSK_CNF1" addr="0x804"/>
      <addr name="MSK_CNF2" addr="0x808"/>
      <addr name="MSK_CNF3" addr="0x80c"/>
      <field name="MASK" desc="Mask of updated pins." bitrange="15:8"/>
      <field name="VALUE" desc="New value for the bits" bitrange="7:0"/>
    </reg>
    <reg name="MSK_OEn" desc="Masked output enable registers to allow individual updates in OE.">
      <formula string="0x810+(n)*0x4"/>
      <addr name="MSK_OE0" addr="0x810"/>
      <addr name="MSK_OE1" addr="0x814"/>
      <addr name="MSK_OE2" addr="0x818"/>
      <addr name="MSK_OE3" addr="0x81c"/>
      <field name="MASK" desc="Mask of updated pins." bitrange="15:8"/>
      <field name="VALUE" desc="New value for the bits" bitrange="7:0"/>
    </reg>
    <reg name="MSK_OUTn" desc="Masked output registers to allow individual updates in OUT.">
      <formula string="0x820+(n)*0x4"/>
      <addr name="MSK_OUT0" addr="0x820"/>
      <addr name="MSK_OUT1" addr="0x824"/>
      <addr name="MSK_OUT2" addr="0x828"/>
      <addr name="MSK_OUT3" addr="0x82c"/>
      <field name="MASK" desc="Mask of updated pins." bitrange="15:8"/>
      <field name="VALUE" desc="New value for the bits" bitrange="7:0"/>
    </reg>
    <reg name="MSK_INT_STAn" desc="Masked interrupt status registers to allow individual updates in INT_STA.">
      <formula string="0x840+(n)*0x4"/>
      <addr name="MSK_INT_STA0" addr="0x840"/>
      <addr name="MSK_INT_STA1" addr="0x844"/>
      <addr name="MSK_INT_STA2" addr="0x848"/>
      <addr name="MSK_INT_STA3" addr="0x84c"/>
      <field name="MASK" desc="Mask of updated pins." bitrange="15:8"/>
      <field name="VALUE" desc="New value for the bits" bitrange="7:0"/>
    </reg>
    <reg name="MSK_INT_ENBn" desc="Masked interrupt enable registers to allow individual updates in INT_ENB.">
      <formula string="0x850+(n)*0x4"/>
      <addr name="MSK_INT_ENB0" addr="0x850"/>
      <addr name="MSK_INT_ENB1" addr="0x854"/>
      <addr name="MSK_INT_ENB2" addr="0x858"/>
      <addr name="MSK_INT_ENB3" addr="0x85c"/>
      <field name="MASK" desc="Mask of updated pins." bitrange="15:8"/>
      <field name="VALUE" desc="New value for the bits" bitrange="7:0"/>
    </reg>
    <reg name="MSK_INT_LVLn" desc="Masked interrupt enable registers to allow individual updates in INT_LVL. It only allows updates to the VALUE field.">
      <formula string="0x860+(n)*0x4"/>
      <addr name="MSK_INT_LVL0" addr="0x860"/>
      <addr name="MSK_INT_LVL1" addr="0x864"/>
      <addr name="MSK_INT_LVL2" addr="0x868"/>
      <addr name="MSK_INT_LVL3" addr="0x86c"/>
      <field name="MASK" desc="Mask of updated pins." bitrange="15:8"/>
      <field name="VALUE" desc="New value of the pins." bitrange="7:0"/>
    </reg>
  </dev>
  <dev name="HSMMC" long_name="High Speed MMC" desc="This block is similar to the one of the PXA27x and PX255, also similar to the one of the PP5020." version="1.0">
    <addr name="HSMMC" addr="0x70008500"/>
    <reg name="STRPCL" desc="Clock start/stop control">
      <addr name="STRPCL" addr="0x0"/>
      <field name="START" desc="Start the clock even if there is no command" bitrange="1:1"/>
      <field name="STOP" desc="Stop the clock from running when there is no command" bitrange="0:0"/>
    </reg>
    <reg name="STAT" desc="">
      <addr name="STAT" addr="0x4"/>
      <field name="UNK31" desc="" bitrange="31:31"/>
      <field name="UNK15" desc="" bitrange="15:15"/>
      <field name="UNK14" desc="" bitrange="14:14"/>
      <field name="UNK13" desc="" bitrange="13:13"/>
      <field name="UNK12" desc="" bitrange="12:12"/>
      <field name="UNK11" desc="" bitrange="11:11"/>
      <field name="UNK1" desc="" bitrange="1:1"/>
      <field name="UNK0" desc="" bitrange="0:0"/>
    </reg>
    <reg name="CLKRT" desc="Clock rate control">
      <addr name="CLKRT" addr="0x8"/>
      <field name="RATE" desc="" bitrange="2:0"/>
    </reg>
    <reg name="CMDAT" desc="">
      <addr name="CMDAT" addr="0x10"/>
    </reg>
    <reg name="REG14" desc="">
      <addr name="REG14" addr="0x14"/>
    </reg>
    <reg name="REG18" desc="">
      <addr name="REG18" addr="0x18"/>
    </reg>
    <reg name="CMD" desc="">
      <addr name="CMD" addr="0x28"/>
      <field name="CMD" desc="" bitrange="5:0"/>
    </reg>
    <reg name="ARG" desc="">
      <addr name="ARG" addr="0x2c"/>
      <field name="ARGUMENT" desc="" bitrange="31:0"/>
    </reg>
    <reg name="REG34" desc="">
      <addr name="REG34" addr="0x34"/>
    </reg>
  </dev>
  <dev name="ICTLR" long_name="Interrupt Controller" desc="Each interrupt controller can drive 32 interrupt sources, to the CPU or the COP." version="1.0">
    <addr name="PRI_ICTLR" addr="0x60004000"/>
    <addr name="SEC_ICTLR" addr="0x60004100"/>
    <reg name="VIRQ_CPU" desc="Valid interrupt request status for the CPU. This is the logical OR of ISR (latched status) and FIR (force status), AND'd with IER (interrupt enable) and NOT IEP_CLASS (interrupt class).">
      <addr name="VIRQ_CPU" addr="0x0"/>
    </reg>
    <reg name="VIRQ_COP" desc="Valid interrupt request status for the COP. This is the logical OR of ISR (latched status) and FIR (force status), AND'd with IER (interrupt enable) and NOT IEP_CLASS (interrupt class).">
      <addr name="VIRQ_COP" addr="0x4"/>
    </reg>
    <reg name="VFIQ_CPU" desc="Valid interrupt status for the CPU. This is the logical OR of ISR (latched status) and FIR (force status), AND'd with IER (interrupt enable) and IEP_CLASS (interrupt class).">
      <addr name="VFIQ_CPU" addr="0x8"/>
    </reg>
    <reg name="VFIQ_COP" desc="Valid interrupt status for the COP. This is the logical OR of ISR (latched status) and FIR (force status), AND'd with IER (interrupt enable) and IEP_CLASS (interrupt class).">
      <addr name="VFIQ_COP" addr="0xc"/>
    </reg>
    <reg name="ISR" desc="Latched hardware interrupt status">
      <addr name="ISR" addr="0x10"/>
    </reg>
    <reg name="FIR" desc="Forced interrupt status." sct="yes">
      <addr name="FIR" addr="0x14"/>
    </reg>
    <reg name="CPU_IER" desc="Enabled interrupt sources for the CPU" sct="yes">
      <addr name="CPU_IER" addr="0x20"/>
    </reg>
    <reg name="CPU_IEP_CLASS" desc="Interrupt enable priority class (FIQ/IRQ) for the CPU">
      <addr name="CPU_IEP_CLASS" addr="0x2c"/>
    </reg>
    <reg name="COP_IER" desc="Enabled interrupt sources for the COP" sct="yes">
      <addr name="COP_IER" addr="0x30"/>
    </reg>
    <reg name="COP_IEP_CLASS" desc="Interrupt enable priority class (FIQ/IRQ) for the COP">
      <addr name="COP_IEP_CLASS" addr="0x3c"/>
    </reg>
  </dev>
  <dev name="ICTLR_ARBGNT" long_name="Interrupt Controller Arbitration Semaphores" desc="" version="1.0">
    <addr name="PRI_ICTLR_ARBGNT" addr="0x60004040"/>
    <reg name="CPU_STATUS" desc="CPU interrupt status">
      <addr name="CPU_STATUS" addr="0x0"/>
    </reg>
    <reg name="CPU_ENABLE" desc="CPU interrupt enable">
      <addr name="CPU_ENABLE" addr="0x4"/>
    </reg>
    <reg name="COP_STATUS" desc="COP interrupt status">
      <addr name="COP_STATUS" addr="0x8"/>
    </reg>
    <reg name="COP_ENABLE" desc="COP interrupt enable">
      <addr name="COP_ENABLE" addr="0xc"/>
    </reg>
  </dev>
  <dev name="ICTLR_DRQ" long_name="Interrupt Controller Device Request" desc="This interurupt controller allows to perform soft DMA when there are not enought hardware DMA channels to process a DMA request" version="1.0">
    <addr name="SEC_ICTLR_DRQ" addr="0x60004140"/>
    <reg name="TX_STATUS" desc="Interrupt source status">
      <addr name="TX_STATUS" addr="0x0"/>
    </reg>
    <reg name="TX_ENABLE" desc="Interrupt source enable">
      <addr name="TX_ENABLE" addr="0x4"/>
    </reg>
    <reg name="RX_STATUS" desc="Interrupt source status">
      <addr name="RX_STATUS" addr="0x8"/>
    </reg>
    <reg name="RX_ENABLE" desc="Interrupt source enable">
      <addr name="RX_ENABLE" addr="0xc"/>
    </reg>
  </dev>
  <dev name="LCD3" long_name="TFT LCD controller" desc="" version="1.0">
    <addr name="LCD3" addr="0x70009200"/>
    <reg name="VDCTRL0" desc="">
      <addr name="VDCTRL0" addr="0x0"/>
      <field name="HSYNC_LAST_DATA" desc="Last clock at which pixel data is sent. This is the back porch (HBP) + number of pixels per row (WIDTH) - 1" bitrange="26:16"/>
      <field name="HSYNC_FIRST_DATA" desc="First clock at which pixel data starts. This is the back porch (HBP)" bitrange="10:0"/>
    </reg>
    <reg name="VDCTRL1" desc="">
      <addr name="VDCTRL1" addr="0x4"/>
      <field name="HSYNC_LAST_HIGH" desc="Last clock at which the HSYNC signal is high in the row. This is the total the back porch (HBP) + number of pixels per row (WIDTH) + front porch (HFP) - 1 (also VSYNC period - 1)." bitrange="24:16"/>
      <field name="HSYNC_LAST_LOW" desc="Last clock at which the HSYNC signal is low in the row. This is the HSYNC pulse width (HPW) - 1." bitrange="7:0"/>
    </reg>
    <reg name="VDCTRL2" desc="">
      <addr name="VDCTRL2" addr="0x8"/>
      <field name="DISABLE" desc="Disable HSYNC ENABLE signal ?" bitrange="31:31"/>
      <field name="HSYNC_FIRST_ENABLE" desc="First clock at which the ENABLE signal is high again in the row. This is usually the back porch (HBP) + number of pixels per row (WIDTH)" bitrange="26:16"/>
      <field name="HSYNC_LAST_ENABLE" desc="Last clock at which the ENABLE signal is high at the beginning of the row. This is usually the back porch (HBP) - 1." bitrange="10:0"/>
    </reg>
    <reg name="VDCTRL3" desc="">
      <addr name="VDCTRL3" addr="0xc"/>
      <field name="VSYNC_LAST_DATA" desc="Last row at which pixel data is sent. This is the back porch (VBP) + number of rows (HEIGHT) - 1" bitrange="26:16"/>
      <field name="VSYNC_FIRST_DATA" desc="First riw at which pixel data starts. This is the back porch (VBP)" bitrange="10:0"/>
    </reg>
    <reg name="VDCTRL4" desc="">
      <addr name="VDCTRL4" addr="0x10"/>
      <field name="VSYNC_LAST_HIGH" desc="Last row at which the VSYNC signal is high in the frame. This is the total the back porch (VBP) + number of rows (HEIGHT) + front porch (VFP) - 1 (also VSYNC period - 1)." bitrange="24:16"/>
      <field name="VSYNC_LAST_LOW" desc="Last row at which the VSYNC signal is low in the frame. This is the VSYNC pulse width (VPW) - 1." bitrange="7:0"/>
    </reg>
    <reg name="VDCTRL5" desc="">
      <addr name="VDCTRL5" addr="0x14"/>
      <field name="DISABLE" desc="Disable VSYNC ENABLE signal ?" bitrange="31:31"/>
      <field name="VSYNC_FIRST_ENABLE" desc="First row at which the ENABLE signal is high again in the frame. This is usually the back porch (VBP) + number of rows (HEIGHT)." bitrange="26:16"/>
      <field name="VSYNC_LAST_ENABLE" desc="Last row at which the ENABLE signal is high. This is usually the back porch (VBP) - 1" bitrange="10:0"/>
    </reg>
    <reg name="CTRL0" desc="">
      <addr name="CTRL0" addr="0x20"/>
      <field name="UNK7" desc="" bitrange="7:7"/>
      <field name="UNK6" desc="" bitrange="6:6"/>
      <field name="UNK5" desc="" bitrange="5:5"/>
    </reg>
    <reg name="CTRL1" desc="">
      <addr name="CTRL1" addr="0x24"/>
      <field name="UNK30_22" desc="" bitrange="30:22"/>
      <field name="UNK19" desc="" bitrange="19:19"/>
      <field name="UNK18_16" desc="" bitrange="18:16"/>
      <field name="UNK15" desc="" bitrange="15:15"/>
      <field name="UNK14" desc="" bitrange="14:14"/>
      <field name="UNK13" desc="" bitrange="13:13"/>
      <field name="UNK12" desc="" bitrange="12:12"/>
      <field name="UNK11" desc="" bitrange="11:11"/>
      <field name="UNK10" desc="" bitrange="10:10"/>
      <field name="UNK9_8" desc="" bitrange="9:8"/>
      <field name="UNK7" desc="" bitrange="7:7"/>
      <field name="WORDLENGTH" desc="" bitrange="6:4">
        <value name="8BIT" value="0x1" desc=""/>
        <value name="16BIT" value="0x2" desc=""/>
        <value name="18BIT" value="0x3" desc=""/>
        <value name="24BIT" value="0x4" desc=""/>
      </field>
      <field name="UNK3_2" desc="" bitrange="3:2"/>
      <field name="UNK0" desc="" bitrange="0:0"/>
    </reg>
    <reg name="REG28" desc="">
      <addr name="REG28" addr="0x28"/>
    </reg>
    <reg name="REG30" desc="">
      <addr name="REG30" addr="0x30"/>
    </reg>
    <reg name="WINDOW0" desc="">
      <addr name="WINDOW0" addr="0x34"/>
      <field name="LEFT" desc="First pixel on the row to send." bitrange="26:16"/>
      <field name="TOP" desc="First row to update" bitrange="10:0"/>
    </reg>
    <reg name="WINDOW1" desc="">
      <addr name="WINDOW1" addr="0x38"/>
      <field name="RIGHT" desc="Last pixel on the row to send." bitrange="26:16"/>
      <field name="BOTTOM" desc="Last row to send." bitrange="11:0"/>
    </reg>
    <reg name="REG40" desc="">
      <addr name="REG40" addr="0x40"/>
    </reg>
    <reg name="REG4C" desc="">
      <addr name="REG4C" addr="0x4c"/>
      <field name="UNK23" desc="" bitrange="23:23"/>
      <field name="UNK22" desc="" bitrange="22:22"/>
      <field name="UNK20" desc="" bitrange="20:20"/>
      <field name="UNK19_16" desc="" bitrange="19:16"/>
      <field name="UNK15" desc="" bitrange="15:15"/>
      <field name="UNK14" desc="" bitrange="14:14"/>
      <field name="UNK12_8" desc="" bitrange="12:8"/>
      <field name="UNK7_0" desc="" bitrange="7:0"/>
    </reg>
    <reg name="REG80" desc="">
      <addr name="REG80" addr="0x80"/>
      <field name="MAGIC" desc="Set to 0xABCD" bitrange="31:0">
        <value name="MAGIC" value="0xabcd" desc=""/>
      </field>
    </reg>
  </dev>
  <dev name="LINT" long_name="Local interrupt collector" desc="" version="1.0">
    <addr name="LINT" addr="0x6000f000"/>
    <reg name="VECTORn" desc="">
      <formula string="0x100+(n)*4"/>
      <addr name="VECTOR0" addr="0x100"/>
      <addr name="VECTOR1" addr="0x104"/>
      <addr name="VECTOR2" addr="0x108"/>
      <addr name="VECTOR3" addr="0x10c"/>
      <addr name="VECTOR4" addr="0x110"/>
      <addr name="VECTOR5" addr="0x114"/>
      <addr name="VECTOR6" addr="0x118"/>
      <addr name="VECTOR7" addr="0x11c"/>
      <field name="ENTRY" desc="" bitrange="31:0"/>
    </reg>
  </dev>
  <dev name="MISC" long_name="Miscellanous Register" desc="" version="1.0">
    <addr name="MISC" addr="0x70000000"/>
    <reg name="VER1" desc="">
      <addr name="VER1" addr="0x0"/>
      <field name="LOW_ID" desc="Low part of the chip ID" bitrange="31:16">
        <value name="10" value="0x3130" desc="The string &quot;10&quot;"/>
      </field>
      <field name="REV" desc="Chip revision" bitrange="15:0">
        <value name="B1" value="0x4231" desc="The string &quot;B1&quot;"/>
      </field>
    </reg>
    <reg name="VER2" desc="">
      <addr name="VER2" addr="0x4"/>
      <field name="PP" desc="" bitrange="31:16">
        <value name="PP" value="0x5050" desc="The string &quot;PP&quot;"/>
      </field>
      <field name="HIGH_ID" desc="High part of the chip ID" bitrange="15:0">
        <value name="61" value="0x3631" desc="The string &quot;61&quot;"/>
      </field>
    </reg>
    <reg name="STRAP_OPT_A" desc="Capture the hardware state at reboot">
      <addr name="STRAP_OPT_A" addr="0x8"/>
    </reg>
    <reg name="STRAP_OPT_B" desc="Capture the hardware state at reboot">
      <addr name="STRAP_OPT_B" addr="0xc"/>
    </reg>
    <reg name="INIT1" desc="">
      <addr name="INIT1" addr="0x10"/>
    </reg>
    <reg name="INIT3" desc="">
      <addr name="INIT3" addr="0x14"/>
    </reg>
    <reg name="INIT4" desc="">
      <addr name="INIT4" addr="0x18"/>
      <field name="PLL2" desc="unsure" bitrange="4:4"/>
    </reg>
    <reg name="INIT2" desc="">
      <addr name="INIT2" addr="0x20"/>
      <field name="USB" desc="" bitrange="31:31"/>
      <field name="PLL" desc="" bitrange="30:30"/>
    </reg>
    <reg name="USB_OTG" desc="">
      <addr name="USB_OTG" addr="0x28"/>
      <field name="SUSP_CLR" desc="Write a 1 to bring PHY out of suspend mode" bitrange="11:11"/>
      <field name="PCLKVLD" desc="PHY clock valid status" bitrange="7:7"/>
      <field name="STATIC_GPI" desc="Status of the general purpose input ID pin" bitrange="1:1"/>
      <field name="SUS_POL" desc="Polarity of the suspend signal" bitrange="0:0"/>
    </reg>
    <reg name="INIT6" desc="">
      <addr name="INIT6" addr="0x30"/>
    </reg>
    <reg name="TIMING" desc="">
      <addr name="TIMING" addr="0x34"/>
    </reg>
    <reg name="NOR_CFG" desc="">
      <addr name="NOR_CFG" addr="0x38"/>
    </reg>
    <reg name="RAM_CFG" desc="">
      <addr name="RAM_CFG" addr="0x3c"/>
    </reg>
    <reg name="INIT7" desc="">
      <addr name="INIT7" addr="0x48"/>
      <field name="UNK7_0" desc="" bitrange="7:0"/>
    </reg>
  </dev>
  <dev name="TIMER" long_name="Timers" desc="" version="1.0">
    <addr name="TIMER" addr="0x60005000"/>
    <reg name="CFGn" desc="">
      <formula string="(n)*8"/>
      <addr name="CFG0" addr="0x0"/>
      <addr name="CFG1" addr="0x8"/>
    </reg>
    <reg name="VALn" desc="">
      <formula string="0x4+(n)*8"/>
      <addr name="VAL0" addr="0x4"/>
      <addr name="VAL1" addr="0xc"/>
    </reg>
    <reg name="USEC" desc="">
      <addr name="USEC" addr="0x10"/>
    </reg>
    <reg name="RTC" desc="">
      <addr name="RTC" addr="0x14"/>
    </reg>
  </dev>
  <dev name="UNK" long_name="" desc="" version="">
    <addr name="UNK" addr="0x60010000"/>
    <reg name="REG0" desc="">
      <addr name="REG0" addr="0x0"/>
      <field name="UNK26_25" desc="" bitrange="26:25"/>
      <field name="UNK24_23" desc="" bitrange="24:23"/>
      <field name="UNK22" desc="" bitrange="22:22"/>
      <field name="UNK21_19" desc="" bitrange="21:19"/>
      <field name="UNK18_0" desc="" bitrange="18:0"/>
    </reg>
    <reg name="REG80" desc="">
      <addr name="REG80" addr="0x80"/>
      <field name="WIDTH" desc="Width divided by 16" bitrange="31:16"/>
      <field name="HEIGHT" desc="Height divided by 16" bitrange="15:0"/>
    </reg>
  </dev>
</soc>
