<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: cpu/esp32/include/periph_cpu_esp32s3.h File Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
      <script type="text/javascript">
          DoxygenAwesomeInteractiveToc.init()
      </script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.error("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <p>üê∏üîé</p>
                <p>Search</p>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('periph__cpu__esp32s3_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">periph_cpu_esp32s3.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__esp32.html">ESP32 SoC Series</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>ESP32-S3 specific peripheral configuration.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="memitem:afc465f12242e68f6c3695caa3ba0a169" id="r_afc465f12242e68f6c3695caa3ba0a169"><td class="memItemLeft" align="right" valign="top"><a id="afc465f12242e68f6c3695caa3ba0a169" name="afc465f12242e68f6c3695caa3ba0a169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLOCK_CORECLOCK</b>&#160;&#160;&#160;(1000000UL * CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ)</td></tr>
<tr class="memdesc:afc465f12242e68f6c3695caa3ba0a169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping configured ESP32-S3 default clock to CLOCK_CORECLOCK define. <br /></td></tr>
<tr class="separator:afc465f12242e68f6c3695caa3ba0a169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39609ca78463e2f63f038cb8693f296" id="r_aa39609ca78463e2f63f038cb8693f296"><td class="memItemLeft" align="right" valign="top"><a id="aa39609ca78463e2f63f038cb8693f296" name="aa39609ca78463e2f63f038cb8693f296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CYCLES_PER_LOOP</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:aa39609ca78463e2f63f038cb8693f296"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU cycles per busy wait loop. <br /></td></tr>
<tr class="separator:aa39609ca78463e2f63f038cb8693f296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Predefined GPIO names</h2></td></tr>
<tr class="memitem:a20f88dbc839eb32b5fec903474befdd7" id="r_a20f88dbc839eb32b5fec903474befdd7"><td class="memItemLeft" align="right" valign="top"><a id="a20f88dbc839eb32b5fec903474befdd7" name="a20f88dbc839eb32b5fec903474befdd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO0</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 0))</td></tr>
<tr class="separator:a20f88dbc839eb32b5fec903474befdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe59d3a7ce7a18e9440bd54cae1f3fc8" id="r_abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memItemLeft" align="right" valign="top"><a id="abe59d3a7ce7a18e9440bd54cae1f3fc8" name="abe59d3a7ce7a18e9440bd54cae1f3fc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO1</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 1))</td></tr>
<tr class="separator:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a95401ea8409c83cbda42f31450cd0" id="r_a88a95401ea8409c83cbda42f31450cd0"><td class="memItemLeft" align="right" valign="top"><a id="a88a95401ea8409c83cbda42f31450cd0" name="a88a95401ea8409c83cbda42f31450cd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO2</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 2))</td></tr>
<tr class="separator:a88a95401ea8409c83cbda42f31450cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc04d651b622d5323d74dc2f0999a0" id="r_af3cc04d651b622d5323d74dc2f0999a0"><td class="memItemLeft" align="right" valign="top"><a id="af3cc04d651b622d5323d74dc2f0999a0" name="af3cc04d651b622d5323d74dc2f0999a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO3</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 3))</td></tr>
<tr class="separator:af3cc04d651b622d5323d74dc2f0999a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98aeff9c8b3bbdfd119e4ec4d3f615c8" id="r_a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memItemLeft" align="right" valign="top"><a id="a98aeff9c8b3bbdfd119e4ec4d3f615c8" name="a98aeff9c8b3bbdfd119e4ec4d3f615c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO4</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 4))</td></tr>
<tr class="separator:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a96368c99d63b0e715b7e0421f4a209" id="r_a1a96368c99d63b0e715b7e0421f4a209"><td class="memItemLeft" align="right" valign="top"><a id="a1a96368c99d63b0e715b7e0421f4a209" name="a1a96368c99d63b0e715b7e0421f4a209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO5</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 5))</td></tr>
<tr class="separator:a1a96368c99d63b0e715b7e0421f4a209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46027cd97ff756e5ddadcc10811b5699" id="r_a46027cd97ff756e5ddadcc10811b5699"><td class="memItemLeft" align="right" valign="top"><a id="a46027cd97ff756e5ddadcc10811b5699" name="a46027cd97ff756e5ddadcc10811b5699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO6</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 6))</td></tr>
<tr class="separator:a46027cd97ff756e5ddadcc10811b5699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3820cacb614277004870fc37b33ad084" id="r_a3820cacb614277004870fc37b33ad084"><td class="memItemLeft" align="right" valign="top"><a id="a3820cacb614277004870fc37b33ad084" name="a3820cacb614277004870fc37b33ad084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO7</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 7))</td></tr>
<tr class="separator:a3820cacb614277004870fc37b33ad084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa951be0ce26f788049a86e407a70ae20" id="r_aa951be0ce26f788049a86e407a70ae20"><td class="memItemLeft" align="right" valign="top"><a id="aa951be0ce26f788049a86e407a70ae20" name="aa951be0ce26f788049a86e407a70ae20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO8</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 8))</td></tr>
<tr class="separator:aa951be0ce26f788049a86e407a70ae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4c4d28729daf18e1923a1878e7352" id="r_ae2a4c4d28729daf18e1923a1878e7352"><td class="memItemLeft" align="right" valign="top"><a id="ae2a4c4d28729daf18e1923a1878e7352" name="ae2a4c4d28729daf18e1923a1878e7352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO9</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 9))</td></tr>
<tr class="separator:ae2a4c4d28729daf18e1923a1878e7352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae285b2475841ecb1ac23d8511b360d0e" id="r_ae285b2475841ecb1ac23d8511b360d0e"><td class="memItemLeft" align="right" valign="top"><a id="ae285b2475841ecb1ac23d8511b360d0e" name="ae285b2475841ecb1ac23d8511b360d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO10</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 10))</td></tr>
<tr class="separator:ae285b2475841ecb1ac23d8511b360d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac376b1c124378935df7b3c171b2bef35" id="r_ac376b1c124378935df7b3c171b2bef35"><td class="memItemLeft" align="right" valign="top"><a id="ac376b1c124378935df7b3c171b2bef35" name="ac376b1c124378935df7b3c171b2bef35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO11</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 11))</td></tr>
<tr class="separator:ac376b1c124378935df7b3c171b2bef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfa6e5489489f2797d3d80c718716ce" id="r_a1dfa6e5489489f2797d3d80c718716ce"><td class="memItemLeft" align="right" valign="top"><a id="a1dfa6e5489489f2797d3d80c718716ce" name="a1dfa6e5489489f2797d3d80c718716ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO12</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 12))</td></tr>
<tr class="separator:a1dfa6e5489489f2797d3d80c718716ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d9a3961712ddd2a58532f4dcedc1d" id="r_a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memItemLeft" align="right" valign="top"><a id="a4b7d9a3961712ddd2a58532f4dcedc1d" name="a4b7d9a3961712ddd2a58532f4dcedc1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO13</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 13))</td></tr>
<tr class="separator:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42a78782c6bb99ad7e7c1ec975b5b96" id="r_ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memItemLeft" align="right" valign="top"><a id="ad42a78782c6bb99ad7e7c1ec975b5b96" name="ad42a78782c6bb99ad7e7c1ec975b5b96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO14</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 14))</td></tr>
<tr class="separator:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2f003b1495cd03eef1fae31e6847a" id="r_aabc2f003b1495cd03eef1fae31e6847a"><td class="memItemLeft" align="right" valign="top"><a id="aabc2f003b1495cd03eef1fae31e6847a" name="aabc2f003b1495cd03eef1fae31e6847a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO15</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 15))</td></tr>
<tr class="separator:aabc2f003b1495cd03eef1fae31e6847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209f1a013588f481824ff0f57d2fc21e" id="r_a209f1a013588f481824ff0f57d2fc21e"><td class="memItemLeft" align="right" valign="top"><a id="a209f1a013588f481824ff0f57d2fc21e" name="a209f1a013588f481824ff0f57d2fc21e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO16</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 16))</td></tr>
<tr class="separator:a209f1a013588f481824ff0f57d2fc21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf972cfb05a7f86e9a69db243792cbac" id="r_abf972cfb05a7f86e9a69db243792cbac"><td class="memItemLeft" align="right" valign="top"><a id="abf972cfb05a7f86e9a69db243792cbac" name="abf972cfb05a7f86e9a69db243792cbac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO17</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 17))</td></tr>
<tr class="separator:abf972cfb05a7f86e9a69db243792cbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3c86348d99077ec718c2461f0d4a91" id="r_aaa3c86348d99077ec718c2461f0d4a91"><td class="memItemLeft" align="right" valign="top"><a id="aaa3c86348d99077ec718c2461f0d4a91" name="aaa3c86348d99077ec718c2461f0d4a91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO18</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 18))</td></tr>
<tr class="separator:aaa3c86348d99077ec718c2461f0d4a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546be0d3be4335be87bd46b9d6442edd" id="r_a546be0d3be4335be87bd46b9d6442edd"><td class="memItemLeft" align="right" valign="top"><a id="a546be0d3be4335be87bd46b9d6442edd" name="a546be0d3be4335be87bd46b9d6442edd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO19</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 19))</td></tr>
<tr class="separator:a546be0d3be4335be87bd46b9d6442edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414493de8389b7908e5e8b6723a5fdd3" id="r_a414493de8389b7908e5e8b6723a5fdd3"><td class="memItemLeft" align="right" valign="top"><a id="a414493de8389b7908e5e8b6723a5fdd3" name="a414493de8389b7908e5e8b6723a5fdd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO20</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 20))</td></tr>
<tr class="separator:a414493de8389b7908e5e8b6723a5fdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9ee0b882294530e8d2f343af3ba0fe" id="r_a3b9ee0b882294530e8d2f343af3ba0fe"><td class="memItemLeft" align="right" valign="top"><a id="a3b9ee0b882294530e8d2f343af3ba0fe" name="a3b9ee0b882294530e8d2f343af3ba0fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO21</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 21))</td></tr>
<tr class="separator:a3b9ee0b882294530e8d2f343af3ba0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1471cf2ee224d707874fa19c68b3d5dc" id="r_a1471cf2ee224d707874fa19c68b3d5dc"><td class="memItemLeft" align="right" valign="top"><a id="a1471cf2ee224d707874fa19c68b3d5dc" name="a1471cf2ee224d707874fa19c68b3d5dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO26</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 26))</td></tr>
<tr class="separator:a1471cf2ee224d707874fa19c68b3d5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a715cbedcbaadfd991b28b3ce1caa07" id="r_a0a715cbedcbaadfd991b28b3ce1caa07"><td class="memItemLeft" align="right" valign="top"><a id="a0a715cbedcbaadfd991b28b3ce1caa07" name="a0a715cbedcbaadfd991b28b3ce1caa07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO27</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 27))</td></tr>
<tr class="separator:a0a715cbedcbaadfd991b28b3ce1caa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5ccec6266bec3c50538e4b5a9cb0d7" id="r_a6e5ccec6266bec3c50538e4b5a9cb0d7"><td class="memItemLeft" align="right" valign="top"><a id="a6e5ccec6266bec3c50538e4b5a9cb0d7" name="a6e5ccec6266bec3c50538e4b5a9cb0d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO28</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 28))</td></tr>
<tr class="separator:a6e5ccec6266bec3c50538e4b5a9cb0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62fa810782439ccd99ea38f7ed500a94" id="r_a62fa810782439ccd99ea38f7ed500a94"><td class="memItemLeft" align="right" valign="top"><a id="a62fa810782439ccd99ea38f7ed500a94" name="a62fa810782439ccd99ea38f7ed500a94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO29</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 29))</td></tr>
<tr class="separator:a62fa810782439ccd99ea38f7ed500a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2aa0ef0d4e65930b0caa23b1bf65388" id="r_ab2aa0ef0d4e65930b0caa23b1bf65388"><td class="memItemLeft" align="right" valign="top"><a id="ab2aa0ef0d4e65930b0caa23b1bf65388" name="ab2aa0ef0d4e65930b0caa23b1bf65388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO30</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 30))</td></tr>
<tr class="separator:ab2aa0ef0d4e65930b0caa23b1bf65388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d664cb72ad512e573c2827e799216d" id="r_ae9d664cb72ad512e573c2827e799216d"><td class="memItemLeft" align="right" valign="top"><a id="ae9d664cb72ad512e573c2827e799216d" name="ae9d664cb72ad512e573c2827e799216d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO31</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 31))</td></tr>
<tr class="separator:ae9d664cb72ad512e573c2827e799216d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add94d751eb4de930da2b5aa79f4f4bd8" id="r_add94d751eb4de930da2b5aa79f4f4bd8"><td class="memItemLeft" align="right" valign="top"><a id="add94d751eb4de930da2b5aa79f4f4bd8" name="add94d751eb4de930da2b5aa79f4f4bd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO32</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 32))</td></tr>
<tr class="separator:add94d751eb4de930da2b5aa79f4f4bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e87e40559cc923e46486fa86bcadf9" id="r_ab6e87e40559cc923e46486fa86bcadf9"><td class="memItemLeft" align="right" valign="top"><a id="ab6e87e40559cc923e46486fa86bcadf9" name="ab6e87e40559cc923e46486fa86bcadf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO33</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 33))</td></tr>
<tr class="separator:ab6e87e40559cc923e46486fa86bcadf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d665498578395157b9ee9eec2f344b" id="r_ad4d665498578395157b9ee9eec2f344b"><td class="memItemLeft" align="right" valign="top"><a id="ad4d665498578395157b9ee9eec2f344b" name="ad4d665498578395157b9ee9eec2f344b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO34</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 34))</td></tr>
<tr class="separator:ad4d665498578395157b9ee9eec2f344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668af6a21490572fe22baa1c62753e04" id="r_a668af6a21490572fe22baa1c62753e04"><td class="memItemLeft" align="right" valign="top"><a id="a668af6a21490572fe22baa1c62753e04" name="a668af6a21490572fe22baa1c62753e04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO35</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 35))</td></tr>
<tr class="separator:a668af6a21490572fe22baa1c62753e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c1fe37f9bae676f097c771f05007a2" id="r_a68c1fe37f9bae676f097c771f05007a2"><td class="memItemLeft" align="right" valign="top"><a id="a68c1fe37f9bae676f097c771f05007a2" name="a68c1fe37f9bae676f097c771f05007a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO36</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 36))</td></tr>
<tr class="separator:a68c1fe37f9bae676f097c771f05007a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e51b40f9629a5dd9a88b2d7a923169" id="r_a50e51b40f9629a5dd9a88b2d7a923169"><td class="memItemLeft" align="right" valign="top"><a id="a50e51b40f9629a5dd9a88b2d7a923169" name="a50e51b40f9629a5dd9a88b2d7a923169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO37</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 37))</td></tr>
<tr class="separator:a50e51b40f9629a5dd9a88b2d7a923169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89e4e56ac6e497ae6314bea860f8956" id="r_ad89e4e56ac6e497ae6314bea860f8956"><td class="memItemLeft" align="right" valign="top"><a id="ad89e4e56ac6e497ae6314bea860f8956" name="ad89e4e56ac6e497ae6314bea860f8956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO38</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 38))</td></tr>
<tr class="separator:ad89e4e56ac6e497ae6314bea860f8956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad175ea6c5a33a1337a4b0ef35242248" id="r_aad175ea6c5a33a1337a4b0ef35242248"><td class="memItemLeft" align="right" valign="top"><a id="aad175ea6c5a33a1337a4b0ef35242248" name="aad175ea6c5a33a1337a4b0ef35242248"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO39</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 39))</td></tr>
<tr class="separator:aad175ea6c5a33a1337a4b0ef35242248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084c6d85222dde7179fa7afbadf4e317" id="r_a084c6d85222dde7179fa7afbadf4e317"><td class="memItemLeft" align="right" valign="top"><a id="a084c6d85222dde7179fa7afbadf4e317" name="a084c6d85222dde7179fa7afbadf4e317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO40</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 40))</td></tr>
<tr class="separator:a084c6d85222dde7179fa7afbadf4e317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9142e77e0235b286a346b6b6f1c1a564" id="r_a9142e77e0235b286a346b6b6f1c1a564"><td class="memItemLeft" align="right" valign="top"><a id="a9142e77e0235b286a346b6b6f1c1a564" name="a9142e77e0235b286a346b6b6f1c1a564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO41</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 41))</td></tr>
<tr class="separator:a9142e77e0235b286a346b6b6f1c1a564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dae55d438571239968dce62229a97e" id="r_a36dae55d438571239968dce62229a97e"><td class="memItemLeft" align="right" valign="top"><a id="a36dae55d438571239968dce62229a97e" name="a36dae55d438571239968dce62229a97e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO42</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 42))</td></tr>
<tr class="separator:a36dae55d438571239968dce62229a97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d5295facda6870356f85c8a20ba86c" id="r_a65d5295facda6870356f85c8a20ba86c"><td class="memItemLeft" align="right" valign="top"><a id="a65d5295facda6870356f85c8a20ba86c" name="a65d5295facda6870356f85c8a20ba86c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO43</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 43))</td></tr>
<tr class="separator:a65d5295facda6870356f85c8a20ba86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4462556024074c91e14bce58992cf63f" id="r_a4462556024074c91e14bce58992cf63f"><td class="memItemLeft" align="right" valign="top"><a id="a4462556024074c91e14bce58992cf63f" name="a4462556024074c91e14bce58992cf63f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO44</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 44))</td></tr>
<tr class="separator:a4462556024074c91e14bce58992cf63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a5b0531dab02fcdc826f3d24acf340" id="r_a06a5b0531dab02fcdc826f3d24acf340"><td class="memItemLeft" align="right" valign="top"><a id="a06a5b0531dab02fcdc826f3d24acf340" name="a06a5b0531dab02fcdc826f3d24acf340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO45</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 45))</td></tr>
<tr class="separator:a06a5b0531dab02fcdc826f3d24acf340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42dd775df7e97ea02aaf9f654dc2e5ba" id="r_a42dd775df7e97ea02aaf9f654dc2e5ba"><td class="memItemLeft" align="right" valign="top"><a id="a42dd775df7e97ea02aaf9f654dc2e5ba" name="a42dd775df7e97ea02aaf9f654dc2e5ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO46</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 46))</td></tr>
<tr class="separator:a42dd775df7e97ea02aaf9f654dc2e5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04208af79c8f4223a75e75f47c2e1411" id="r_a04208af79c8f4223a75e75f47c2e1411"><td class="memItemLeft" align="right" valign="top"><a id="a04208af79c8f4223a75e75f47c2e1411" name="a04208af79c8f4223a75e75f47c2e1411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO47</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 47))</td></tr>
<tr class="separator:a04208af79c8f4223a75e75f47c2e1411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0cde7f0267a56d56166b444a811c91" id="r_a1c0cde7f0267a56d56166b444a811c91"><td class="memItemLeft" align="right" valign="top"><a id="a1c0cde7f0267a56d56166b444a811c91" name="a1c0cde7f0267a56d56166b444a811c91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO48</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 48))</td></tr>
<tr class="separator:a1c0cde7f0267a56d56166b444a811c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">USB device configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>ESP32x SoCs have:</p>
<ul>
<li>a bidirectional control endpoint EP0 IN and EP0 OUT</li>
<li>six additional endpoints EP1 .. EP6 that can be configured as IN our OUT</li>
<li>a maximum of five IN endpoints concurrently active at any time (including EP0 IN)</li>
<li>all OUT endpoints share a single RX FIFO</li>
<li>each IN endpoint has a dedicated TX FIFO</li>
</ul>
<p>To avoid a lot of special case handling, the maximum number of IN an OUT endpoints including the control endpoint EP0 is 5. </p>
</td></tr>
<tr class="memitem:a0a61f8e51594a976d14a6b53cacb5725" id="r_a0a61f8e51594a976d14a6b53cacb5725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a61f8e51594a976d14a6b53cacb5725">DWC2_USB_OTG_FS_ENABLED</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a0a61f8e51594a976d14a6b53cacb5725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the USB OTG FS peripheral.  <br /></td></tr>
<tr class="separator:a0a61f8e51594a976d14a6b53cacb5725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d5868c55020cd0070de8cf5714d242" id="r_a54d5868c55020cd0070de8cf5714d242"><td class="memItemLeft" align="right" valign="top"><a id="a54d5868c55020cd0070de8cf5714d242" name="a54d5868c55020cd0070de8cf5714d242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DWC2_USB_OTG_FS_NUM_EP</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:a54d5868c55020cd0070de8cf5714d242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of USB OTG FS IN endpoints including the control endpoint. <br /></td></tr>
<tr class="separator:a54d5868c55020cd0070de8cf5714d242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae75680836af2ceae83f9a09a8861d15" id="r_aae75680836af2ceae83f9a09a8861d15"><td class="memItemLeft" align="right" valign="top"><a id="aae75680836af2ceae83f9a09a8861d15" name="aae75680836af2ceae83f9a09a8861d15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DWC2_USB_OTG_FS_RX_FIFO_SIZE</b>&#160;&#160;&#160;(128U)</td></tr>
<tr class="memdesc:aae75680836af2ceae83f9a09a8861d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the FIFO shared by all USB OTG FS OUT endpoints in 32-bit words. <br /></td></tr>
<tr class="separator:aae75680836af2ceae83f9a09a8861d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb42103d86ddbdca1d8415029cdfe8f" id="r_a2bb42103d86ddbdca1d8415029cdfe8f"><td class="memItemLeft" align="right" valign="top"><a id="a2bb42103d86ddbdca1d8415029cdfe8f" name="a2bb42103d86ddbdca1d8415029cdfe8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DWC2_USB_OTG_FS_TOTAL_FIFO_SIZE</b>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="memdesc:a2bb42103d86ddbdca1d8415029cdfe8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of the FIFO in bytes. <br /></td></tr>
<tr class="separator:a2bb42103d86ddbdca1d8415029cdfe8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8b779092dc09d9977c4d938a38ab1a" id="r_abf8b779092dc09d9977c4d938a38ab1a"><td class="memItemLeft" align="right" valign="top"><a id="abf8b779092dc09d9977c4d938a38ab1a" name="abf8b779092dc09d9977c4d938a38ab1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USBDEV_CPU_DMA_ALIGNMENT</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:abf8b779092dc09d9977c4d938a38ab1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffers have to be word aligned for DMA. <br /></td></tr>
<tr class="separator:abf8b779092dc09d9977c4d938a38ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359f875644f47ca8bb6844b5b5a0c90e" id="r_a359f875644f47ca8bb6844b5b5a0c90e"><td class="memItemLeft" align="right" valign="top"><a id="a359f875644f47ca8bb6844b5b5a0c90e" name="a359f875644f47ca8bb6844b5b5a0c90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USBDEV_NUM_ENDPOINTS</b>&#160;&#160;&#160;<a class="el" href="periph__cpu__esp32s2_8h.html#a54d5868c55020cd0070de8cf5714d242">DWC2_USB_OTG_FS_NUM_EP</a></td></tr>
<tr class="memdesc:a359f875644f47ca8bb6844b5b5a0c90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of USB IN and OUT endpoints available. <br /></td></tr>
<tr class="separator:a359f875644f47ca8bb6844b5b5a0c90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ESP32-S3 specific peripheral configuration. </p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span class="obfuscator">.nosp@m.</span>@sch<span class="obfuscator">.nosp@m.</span>orcht<span class="obfuscator">.nosp@m.</span>.net</a> </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0a61f8e51594a976d14a6b53cacb5725" name="a0a61f8e51594a976d14a6b53cacb5725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a61f8e51594a976d14a6b53cacb5725">&#9670;&#160;</a></span>DWC2_USB_OTG_FS_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DWC2_USB_OTG_FS_ENABLED&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the USB OTG FS peripheral. </p>
<p>At the moment, only FS is supported on ESP32x SoCs. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_e6b21d86e7d1e166bef83c560415fa91.html">esp32</a></li><li class="navelem"><a class="el" href="dir_0a5788328d3e98738e96d147d1e9ce4a.html">include</a></li><li class="navelem"><a class="el" href="periph__cpu__esp32s3_8h.html">periph_cpu_esp32s3.h</a></li>
    <li class="footer">Generated on Wed Oct 2 2024 10:47:29 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
