#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018cb5e88df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018cb5e88f80 .scope module, "racer_view_tb" "racer_view_tb" 3 4;
 .timescale -9 -12;
v0000018cb5fe3a30_0 .var "clk_in", 0 0;
v0000018cb5fe4390_0 .var "direction", 8 0;
v0000018cb5fe47f0_0 .var "hcount_in", 10 0;
v0000018cb5fe3df0_0 .var "opponent_x", 10 0;
v0000018cb5fe5010_0 .var "opponent_y", 10 0;
v0000018cb5fe4930_0 .var/real "pi", 0 0;
v0000018cb5fe3e90_0 .net "pixel_out", 11 0, L_0000018cb603f880;  1 drivers
v0000018cb5fe3f30_0 .var "player_x", 10 0;
v0000018cb5fe4ed0_0 .var "player_y", 10 0;
v0000018cb5fe4110_0 .var "rst_in", 0 0;
v0000018cb5fe4890_0 .var "vcount_in", 9 0;
S_0000018cb5e5b0b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 53, 3 53 0, S_0000018cb5e88f80;
 .timescale -9 -12;
v0000018cb5f58bd0_0 .var/2s "i", 31 0;
S_0000018cb5e5b240 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 54, 3 54 0, S_0000018cb5e5b0b0;
 .timescale -9 -12;
v0000018cb5f5a390_0 .var/2s "j", 31 0;
S_0000018cb5fb6e50 .scope module, "uut" "racer_view" 3 20, 4 6 0, S_0000018cb5e88f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 9 "direction";
    .port_info 5 /INPUT 11 "player_x";
    .port_info 6 /INPUT 11 "player_y";
    .port_info 7 /INPUT 11 "opponent_x";
    .port_info 8 /INPUT 11 "opponent_y";
    .port_info 9 /OUTPUT 12 "pixel_out";
L_0000018cb5f42d20 .functor AND 1, L_0000018cb5fe7270, L_0000018cb5fe6af0, C4<1>, C4<1>;
L_0000018cb5f42f50 .functor AND 1, L_0000018cb5fe6c30, L_0000018cb5fe6e10, C4<1>, C4<1>;
L_0000018cb5f439d0 .functor AND 1, L_0000018cb5f42d20, L_0000018cb5f42f50, C4<1>, C4<1>;
L_0000018cb5f43500 .functor NOT 1, L_0000018cb6041cc0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f43490 .functor AND 1, L_0000018cb60405a0, L_0000018cb5f43500, C4<1>, C4<1>;
L_0000018cb5f435e0 .functor NOT 1, L_0000018cb603fa60, C4<0>, C4<0>, C4<0>;
L_0000018cb5f43180 .functor AND 1, L_0000018cb5f43490, L_0000018cb5f435e0, C4<1>, C4<1>;
L_0000018cb5f43730 .functor NOT 1, L_0000018cb60415e0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f431f0 .functor AND 1, L_0000018cb6040be0, L_0000018cb5f43730, C4<1>, C4<1>;
L_0000018cb5f437a0 .functor NOT 1, L_0000018cb603f920, C4<0>, C4<0>, C4<0>;
L_0000018cb5f43880 .functor AND 1, L_0000018cb5f431f0, L_0000018cb5f437a0, C4<1>, C4<1>;
L_0000018cb5f433b0 .functor NOT 1, L_0000018cb6040b40, C4<0>, C4<0>, C4<0>;
L_0000018cb5f42bd0 .functor AND 1, L_0000018cb6040f00, L_0000018cb5f433b0, C4<1>, C4<1>;
L_0000018cb5f43810 .functor NOT 1, L_0000018cb603fba0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f42cb0 .functor AND 1, L_0000018cb5f42bd0, L_0000018cb5f43810, C4<1>, C4<1>;
L_0000018cb5f20b80 .functor NOT 1, L_0000018cb60400a0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f20bf0 .functor AND 1, L_0000018cb6040000, L_0000018cb5f20b80, C4<1>, C4<1>;
L_0000018cb5f20c60 .functor NOT 1, L_0000018cb6040e60, C4<0>, C4<0>, C4<0>;
L_0000018cb5f21130 .functor AND 1, L_0000018cb5f20bf0, L_0000018cb5f20c60, C4<1>, C4<1>;
L_0000018cb5f20e90 .functor NOT 1, L_0000018cb6043b60, C4<0>, C4<0>, C4<0>;
L_0000018cb5f218a0 .functor AND 1, L_0000018cb60442e0, L_0000018cb5f20e90, C4<1>, C4<1>;
L_0000018cb5f219f0 .functor NOT 1, L_0000018cb60401e0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f21210 .functor AND 1, L_0000018cb5f218a0, L_0000018cb5f219f0, C4<1>, C4<1>;
L_0000018cb5f21050 .functor NOT 1, L_0000018cb60441a0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f216e0 .functor AND 1, L_0000018cb6044740, L_0000018cb5f21050, C4<1>, C4<1>;
L_0000018cb5f21360 .functor NOT 1, L_0000018cb60444c0, C4<0>, C4<0>, C4<0>;
L_0000018cb5f210c0 .functor AND 1, L_0000018cb5f216e0, L_0000018cb5f21360, C4<1>, C4<1>;
L_0000018cb5eecea0 .functor NOT 1, L_0000018cb6042940, C4<0>, C4<0>, C4<0>;
L_0000018cb5eed220 .functor AND 1, L_0000018cb6044560, L_0000018cb5eecea0, C4<1>, C4<1>;
L_0000018cb5eedc30 .functor NOT 1, L_0000018cb6044600, C4<0>, C4<0>, C4<0>;
L_0000018cb5eecf10 .functor AND 1, L_0000018cb5eed220, L_0000018cb5eedc30, C4<1>, C4<1>;
L_0000018cb5eed3e0 .functor NOT 1, L_0000018cb6042c60, C4<0>, C4<0>, C4<0>;
L_0000018cb5eed4c0 .functor AND 1, L_0000018cb6043480, L_0000018cb5eed3e0, C4<1>, C4<1>;
L_0000018cb5eed530 .functor NOT 1, L_0000018cb6043fc0, C4<0>, C4<0>, C4<0>;
L_0000018cb5eed760 .functor AND 1, L_0000018cb5eed4c0, L_0000018cb5eed530, C4<1>, C4<1>;
L_0000018cb5fe7768 .functor BUFT 1, C4<00000000000000000000001011111111>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4e20_0 .net/2u *"_ivl_0", 31 0, L_0000018cb5fe7768;  1 drivers
L_0000018cb5fe77f8 .functor BUFT 1, C4<00000000000000000000000101111111>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2760_0 .net/2u *"_ivl_10", 31 0, L_0000018cb5fe77f8;  1 drivers
L_0000018cb5fe7b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4920_0 .net *"_ivl_101", 21 0, L_0000018cb5fe7b58;  1 drivers
L_0000018cb5fe7ba0 .functor BUFT 1, C4<00000000000000000000000101000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2940_0 .net/2u *"_ivl_102", 31 0, L_0000018cb5fe7ba0;  1 drivers
v0000018cb5fd3a20_0 .net *"_ivl_104", 0 0, L_0000018cb5fe6c30;  1 drivers
v0000018cb5fd4740_0 .net *"_ivl_106", 31 0, L_0000018cb5fe6cd0;  1 drivers
L_0000018cb5fe7be8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2a80_0 .net *"_ivl_109", 21 0, L_0000018cb5fe7be8;  1 drivers
L_0000018cb5fe7c30 .functor BUFT 1, C4<00000000000000000000000110111111>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2800_0 .net/2u *"_ivl_110", 31 0, L_0000018cb5fe7c30;  1 drivers
v0000018cb5fd28a0_0 .net *"_ivl_112", 0 0, L_0000018cb5fe6e10;  1 drivers
v0000018cb5fd41a0_0 .net *"_ivl_115", 0 0, L_0000018cb5f42f50;  1 drivers
v0000018cb5fd29e0_0 .net *"_ivl_119", 6 0, L_0000018cb5fe6eb0;  1 drivers
v0000018cb5fd3200_0 .net *"_ivl_12", 31 0, L_0000018cb5fe50b0;  1 drivers
L_0000018cb5fe7c78 .functor BUFT 1, C4<1100100>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2ee0_0 .net/2u *"_ivl_120", 6 0, L_0000018cb5fe7c78;  1 drivers
v0000018cb5fd49c0_0 .net *"_ivl_122", 6 0, L_0000018cb5fe6f50;  1 drivers
v0000018cb5fd4240_0 .net *"_ivl_124", 6 0, L_0000018cb6041ae0;  1 drivers
v0000018cb5fd33e0_0 .net *"_ivl_126", 4 0, L_0000018cb5fe6ff0;  1 drivers
L_0000018cb5fe7cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4ba0_0 .net *"_ivl_128", 1 0, L_0000018cb5fe7cc0;  1 drivers
v0000018cb5fd3340_0 .net *"_ivl_131", 6 0, L_0000018cb6041e00;  1 drivers
L_0000018cb5fe7d08 .functor BUFT 1, C4<1100100>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2b20_0 .net/2u *"_ivl_132", 6 0, L_0000018cb5fe7d08;  1 drivers
v0000018cb5fd3480_0 .net *"_ivl_134", 6 0, L_0000018cb6040aa0;  1 drivers
v0000018cb5fd3160_0 .net *"_ivl_136", 6 0, L_0000018cb603f9c0;  1 drivers
v0000018cb5fd2bc0_0 .net *"_ivl_138", 4 0, L_0000018cb60419a0;  1 drivers
L_0000018cb5fe7d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd2f80_0 .net *"_ivl_140", 1 0, L_0000018cb5fe7d50;  1 drivers
v0000018cb5fd4100_0 .net *"_ivl_142", 13 0, L_0000018cb6041d60;  1 drivers
L_0000018cb5fe7840 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd3020_0 .net *"_ivl_15", 21 0, L_0000018cb5fe7840;  1 drivers
v0000018cb5fd4420_0 .net *"_ivl_151", 0 0, L_0000018cb6041ea0;  1 drivers
v0000018cb5fd4ce0_0 .net *"_ivl_152", 31 0, L_0000018cb6041220;  1 drivers
L_0000018cb5fe7e28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd32a0_0 .net *"_ivl_155", 30 0, L_0000018cb5fe7e28;  1 drivers
L_0000018cb5fe7e70 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd47e0_0 .net/2u *"_ivl_156", 31 0, L_0000018cb5fe7e70;  1 drivers
v0000018cb5fd3520_0 .net *"_ivl_158", 0 0, L_0000018cb603fd80;  1 drivers
v0000018cb5fd2c60_0 .net *"_ivl_16", 31 0, L_0000018cb5fe7630;  1 drivers
L_0000018cb5fe7eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd44c0_0 .net/2u *"_ivl_160", 3 0, L_0000018cb5fe7eb8;  1 drivers
v0000018cb5fd2d00_0 .net *"_ivl_163", 3 0, L_0000018cb6041f40;  1 drivers
v0000018cb5fd3e80_0 .net *"_ivl_164", 3 0, L_0000018cb6041540;  1 drivers
v0000018cb5fd2da0_0 .net *"_ivl_167", 0 0, L_0000018cb6040640;  1 drivers
v0000018cb5fd35c0_0 .net *"_ivl_168", 31 0, L_0000018cb603fc40;  1 drivers
L_0000018cb5fe7f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd3ac0_0 .net *"_ivl_171", 30 0, L_0000018cb5fe7f00;  1 drivers
L_0000018cb5fe7f48 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4560_0 .net/2u *"_ivl_172", 31 0, L_0000018cb5fe7f48;  1 drivers
v0000018cb5fd2e40_0 .net *"_ivl_174", 0 0, L_0000018cb6040500;  1 drivers
L_0000018cb5fe7f90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd3ca0_0 .net/2u *"_ivl_176", 3 0, L_0000018cb5fe7f90;  1 drivers
v0000018cb5fd3660_0 .net *"_ivl_179", 3 0, L_0000018cb60406e0;  1 drivers
v0000018cb5fd3700_0 .net *"_ivl_180", 3 0, L_0000018cb6040460;  1 drivers
v0000018cb5fd37a0_0 .net *"_ivl_185", 4 0, L_0000018cb603f7e0;  1 drivers
v0000018cb5fd3c00_0 .net *"_ivl_187", 4 0, L_0000018cb60412c0;  1 drivers
v0000018cb5fd3d40_0 .net *"_ivl_191", 3 0, L_0000018cb603ff60;  1 drivers
v0000018cb5fd3f20_0 .net *"_ivl_192", 7 0, L_0000018cb6041a40;  1 drivers
L_0000018cb5fe7fd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4600_0 .net *"_ivl_195", 3 0, L_0000018cb5fe7fd8;  1 drivers
L_0000018cb5fe8020 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd46a0_0 .net/2u *"_ivl_196", 7 0, L_0000018cb5fe8020;  1 drivers
v0000018cb5fd3fc0_0 .net *"_ivl_199", 7 0, L_0000018cb6040a00;  1 drivers
v0000018cb5fd4060_0 .net *"_ivl_2", 31 0, L_0000018cb5fe4b10;  1 drivers
v0000018cb5fd6360_0 .net *"_ivl_21", 21 0, L_0000018cb5fe67d0;  1 drivers
v0000018cb5fd5c80_0 .net/s *"_ivl_22", 21 0, L_0000018cb5fe7590;  1 drivers
v0000018cb5fd5fa0_0 .net *"_ivl_232", 31 0, L_0000018cb60403c0;  1 drivers
L_0000018cb5fe8458 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd56e0_0 .net *"_ivl_235", 27 0, L_0000018cb5fe8458;  1 drivers
L_0000018cb5fe84a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd58c0_0 .net/2u *"_ivl_236", 31 0, L_0000018cb5fe84a0;  1 drivers
v0000018cb5fd6040_0 .net *"_ivl_238", 0 0, L_0000018cb60405a0;  1 drivers
v0000018cb5fd5d20_0 .net *"_ivl_241", 0 0, L_0000018cb6041cc0;  1 drivers
v0000018cb5fd5320_0 .net *"_ivl_242", 0 0, L_0000018cb5f43500;  1 drivers
v0000018cb5fd5aa0_0 .net *"_ivl_245", 0 0, L_0000018cb5f43490;  1 drivers
v0000018cb5fd6180_0 .net *"_ivl_247", 0 0, L_0000018cb603fa60;  1 drivers
v0000018cb5fd50a0_0 .net *"_ivl_248", 0 0, L_0000018cb5f435e0;  1 drivers
v0000018cb5fd5780_0 .net/s *"_ivl_25", 21 0, L_0000018cb5fe73b0;  1 drivers
v0000018cb5fd5dc0_0 .net *"_ivl_263", 3 0, L_0000018cb6041360;  1 drivers
v0000018cb5fd6540_0 .net *"_ivl_264", 31 0, L_0000018cb6040280;  1 drivers
L_0000018cb5fe85c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd6400_0 .net *"_ivl_267", 27 0, L_0000018cb5fe85c0;  1 drivers
L_0000018cb5fe8608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd5960_0 .net/2u *"_ivl_268", 31 0, L_0000018cb5fe8608;  1 drivers
v0000018cb5fd5a00_0 .net *"_ivl_27", 21 0, L_0000018cb5fe6410;  1 drivers
v0000018cb5fd5b40_0 .net/s *"_ivl_28", 21 0, L_0000018cb5fe6730;  1 drivers
v0000018cb5fd5820_0 .net *"_ivl_282", 31 0, L_0000018cb6040d20;  1 drivers
L_0000018cb5fe8728 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd5f00_0 .net *"_ivl_285", 27 0, L_0000018cb5fe8728;  1 drivers
L_0000018cb5fe8770 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd5be0_0 .net/2u *"_ivl_286", 31 0, L_0000018cb5fe8770;  1 drivers
v0000018cb5fd5e60_0 .net *"_ivl_288", 0 0, L_0000018cb6040be0;  1 drivers
v0000018cb5fd60e0_0 .net *"_ivl_291", 0 0, L_0000018cb60415e0;  1 drivers
v0000018cb5fd4f60_0 .net *"_ivl_292", 0 0, L_0000018cb5f43730;  1 drivers
v0000018cb5fd5000_0 .net *"_ivl_295", 0 0, L_0000018cb5f431f0;  1 drivers
v0000018cb5fd6220_0 .net *"_ivl_297", 0 0, L_0000018cb603f920;  1 drivers
v0000018cb5fd62c0_0 .net *"_ivl_298", 0 0, L_0000018cb5f437a0;  1 drivers
v0000018cb5fd5500_0 .net/s *"_ivl_31", 21 0, L_0000018cb5fe7130;  1 drivers
v0000018cb5fd64a0_0 .net *"_ivl_313", 3 0, L_0000018cb60414a0;  1 drivers
v0000018cb5fd65e0_0 .net *"_ivl_314", 31 0, L_0000018cb6041720;  1 drivers
L_0000018cb5fe8890 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd53c0_0 .net *"_ivl_317", 27 0, L_0000018cb5fe8890;  1 drivers
L_0000018cb5fe88d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd5140_0 .net/2u *"_ivl_318", 31 0, L_0000018cb5fe88d8;  1 drivers
v0000018cb5fd51e0_0 .net/s *"_ivl_32", 21 0, L_0000018cb5fe5fb0;  1 drivers
v0000018cb5fd5280_0 .net *"_ivl_332", 31 0, L_0000018cb6040c80;  1 drivers
L_0000018cb5fe89f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd5460_0 .net *"_ivl_335", 27 0, L_0000018cb5fe89f8;  1 drivers
L_0000018cb5fe8a40 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd55a0_0 .net/2u *"_ivl_336", 31 0, L_0000018cb5fe8a40;  1 drivers
v0000018cb5fd5640_0 .net *"_ivl_338", 0 0, L_0000018cb6040f00;  1 drivers
v0000018cb5fdf310_0 .net *"_ivl_34", 31 0, L_0000018cb5fe6690;  1 drivers
v0000018cb5fdf3b0_0 .net *"_ivl_341", 0 0, L_0000018cb6040b40;  1 drivers
v0000018cb5fe0df0_0 .net *"_ivl_342", 0 0, L_0000018cb5f433b0;  1 drivers
v0000018cb5fe0fd0_0 .net *"_ivl_345", 0 0, L_0000018cb5f42bd0;  1 drivers
v0000018cb5fdf950_0 .net *"_ivl_347", 0 0, L_0000018cb603fba0;  1 drivers
v0000018cb5fdf4f0_0 .net *"_ivl_348", 0 0, L_0000018cb5f43810;  1 drivers
v0000018cb5fe0cb0_0 .net *"_ivl_363", 3 0, L_0000018cb6040dc0;  1 drivers
v0000018cb5fe0f30_0 .net *"_ivl_364", 31 0, L_0000018cb603fe20;  1 drivers
L_0000018cb5fe8b60 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdeeb0_0 .net *"_ivl_367", 27 0, L_0000018cb5fe8b60;  1 drivers
L_0000018cb5fe8ba8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdecd0_0 .net/2u *"_ivl_368", 31 0, L_0000018cb5fe8ba8;  1 drivers
L_0000018cb5fe7888 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe0710_0 .net *"_ivl_37", 9 0, L_0000018cb5fe7888;  1 drivers
L_0000018cb5fe78d0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdf9f0_0 .net/2u *"_ivl_38", 31 0, L_0000018cb5fe78d0;  1 drivers
v0000018cb5fdeff0_0 .net *"_ivl_382", 31 0, L_0000018cb6041860;  1 drivers
L_0000018cb5fe8cc8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe00d0_0 .net *"_ivl_385", 27 0, L_0000018cb5fe8cc8;  1 drivers
L_0000018cb5fe8d10 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe0d50_0 .net/2u *"_ivl_386", 31 0, L_0000018cb5fe8d10;  1 drivers
v0000018cb5fe0990_0 .net *"_ivl_388", 0 0, L_0000018cb6040000;  1 drivers
v0000018cb5fe0030_0 .net *"_ivl_391", 0 0, L_0000018cb60400a0;  1 drivers
v0000018cb5fdf810_0 .net *"_ivl_392", 0 0, L_0000018cb5f20b80;  1 drivers
v0000018cb5fe1070_0 .net *"_ivl_395", 0 0, L_0000018cb5f20bf0;  1 drivers
v0000018cb5fdef50_0 .net *"_ivl_397", 0 0, L_0000018cb6040e60;  1 drivers
v0000018cb5fdeb90_0 .net *"_ivl_398", 0 0, L_0000018cb5f20c60;  1 drivers
v0000018cb5fe11b0_0 .net *"_ivl_40", 31 0, L_0000018cb5fe64b0;  1 drivers
v0000018cb5fe05d0_0 .net *"_ivl_413", 3 0, L_0000018cb6040320;  1 drivers
v0000018cb5fe0a30_0 .net *"_ivl_414", 31 0, L_0000018cb6040fa0;  1 drivers
L_0000018cb5fe8e30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe0210_0 .net *"_ivl_417", 27 0, L_0000018cb5fe8e30;  1 drivers
L_0000018cb5fe8e78 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdfdb0_0 .net/2u *"_ivl_418", 31 0, L_0000018cb5fe8e78;  1 drivers
v0000018cb5fdf8b0_0 .net *"_ivl_42", 31 0, L_0000018cb5fe6870;  1 drivers
v0000018cb5fe07b0_0 .net *"_ivl_432", 31 0, L_0000018cb6041180;  1 drivers
L_0000018cb5fe8f98 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdfe50_0 .net *"_ivl_435", 27 0, L_0000018cb5fe8f98;  1 drivers
L_0000018cb5fe8fe0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdf6d0_0 .net/2u *"_ivl_436", 31 0, L_0000018cb5fe8fe0;  1 drivers
v0000018cb5fdf770_0 .net *"_ivl_438", 0 0, L_0000018cb60442e0;  1 drivers
v0000018cb5fe0530_0 .net *"_ivl_441", 0 0, L_0000018cb6043b60;  1 drivers
v0000018cb5fe0b70_0 .net *"_ivl_442", 0 0, L_0000018cb5f20e90;  1 drivers
v0000018cb5fdfa90_0 .net *"_ivl_445", 0 0, L_0000018cb5f218a0;  1 drivers
v0000018cb5fdfb30_0 .net *"_ivl_447", 0 0, L_0000018cb60401e0;  1 drivers
v0000018cb5fdff90_0 .net *"_ivl_448", 0 0, L_0000018cb5f219f0;  1 drivers
L_0000018cb5fe7918 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe0e90_0 .net *"_ivl_45", 20 0, L_0000018cb5fe7918;  1 drivers
v0000018cb5fded70_0 .net *"_ivl_46", 31 0, L_0000018cb5fe6190;  1 drivers
v0000018cb5fdfbd0_0 .net *"_ivl_463", 3 0, L_0000018cb60426c0;  1 drivers
v0000018cb5fdfc70_0 .net *"_ivl_464", 31 0, L_0000018cb6044420;  1 drivers
L_0000018cb5fe9100 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdfef0_0 .net *"_ivl_467", 27 0, L_0000018cb5fe9100;  1 drivers
L_0000018cb5fe9148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe12f0_0 .net/2u *"_ivl_468", 31 0, L_0000018cb5fe9148;  1 drivers
v0000018cb5fdec30_0 .net *"_ivl_482", 31 0, L_0000018cb6043c00;  1 drivers
L_0000018cb5fe9268 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdfd10_0 .net *"_ivl_485", 27 0, L_0000018cb5fe9268;  1 drivers
L_0000018cb5fe92b0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe0170_0 .net/2u *"_ivl_486", 31 0, L_0000018cb5fe92b0;  1 drivers
v0000018cb5fe02b0_0 .net *"_ivl_488", 0 0, L_0000018cb6044740;  1 drivers
v0000018cb5fe0850_0 .net *"_ivl_491", 0 0, L_0000018cb60441a0;  1 drivers
v0000018cb5fe0350_0 .net *"_ivl_492", 0 0, L_0000018cb5f21050;  1 drivers
v0000018cb5fdee10_0 .net *"_ivl_495", 0 0, L_0000018cb5f216e0;  1 drivers
v0000018cb5fe03f0_0 .net *"_ivl_497", 0 0, L_0000018cb60444c0;  1 drivers
v0000018cb5fe0490_0 .net *"_ivl_498", 0 0, L_0000018cb5f21360;  1 drivers
L_0000018cb5fe77b0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1110_0 .net *"_ivl_5", 20 0, L_0000018cb5fe77b0;  1 drivers
v0000018cb5fdf270_0 .net *"_ivl_51", 21 0, L_0000018cb5fe74f0;  1 drivers
v0000018cb5fe0670_0 .net *"_ivl_513", 3 0, L_0000018cb6042120;  1 drivers
v0000018cb5fdf090_0 .net *"_ivl_514", 31 0, L_0000018cb6042e40;  1 drivers
L_0000018cb5fe93d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1250_0 .net *"_ivl_517", 27 0, L_0000018cb5fe93d0;  1 drivers
L_0000018cb5fe9418 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe0c10_0 .net/2u *"_ivl_518", 31 0, L_0000018cb5fe9418;  1 drivers
v0000018cb5fdf130_0 .net/s *"_ivl_52", 21 0, L_0000018cb5fe6910;  1 drivers
v0000018cb5fdf1d0_0 .net *"_ivl_532", 31 0, L_0000018cb60428a0;  1 drivers
L_0000018cb5fe9538 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fdf450_0 .net *"_ivl_535", 27 0, L_0000018cb5fe9538;  1 drivers
L_0000018cb5fe9580 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe08f0_0 .net/2u *"_ivl_536", 31 0, L_0000018cb5fe9580;  1 drivers
v0000018cb5fe0ad0_0 .net *"_ivl_538", 0 0, L_0000018cb6044560;  1 drivers
v0000018cb5fdf590_0 .net *"_ivl_541", 0 0, L_0000018cb6042940;  1 drivers
v0000018cb5fdf630_0 .net *"_ivl_542", 0 0, L_0000018cb5eecea0;  1 drivers
v0000018cb5fe2650_0 .net *"_ivl_545", 0 0, L_0000018cb5eed220;  1 drivers
v0000018cb5fe2290_0 .net *"_ivl_547", 0 0, L_0000018cb6044600;  1 drivers
v0000018cb5fe1f70_0 .net *"_ivl_548", 0 0, L_0000018cb5eedc30;  1 drivers
v0000018cb5fe26f0_0 .net/s *"_ivl_55", 21 0, L_0000018cb5fe6050;  1 drivers
v0000018cb5fe1e30_0 .net *"_ivl_563", 3 0, L_0000018cb60421c0;  1 drivers
v0000018cb5fe1750_0 .net *"_ivl_564", 31 0, L_0000018cb6043160;  1 drivers
L_0000018cb5fe96a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe2010_0 .net *"_ivl_567", 27 0, L_0000018cb5fe96a0;  1 drivers
L_0000018cb5fe96e8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1cf0_0 .net/2u *"_ivl_568", 31 0, L_0000018cb5fe96e8;  1 drivers
v0000018cb5fe2330_0 .net *"_ivl_57", 21 0, L_0000018cb5fe7450;  1 drivers
v0000018cb5fe25b0_0 .net/s *"_ivl_58", 21 0, L_0000018cb5fe7090;  1 drivers
v0000018cb5fe14d0_0 .net *"_ivl_582", 31 0, L_0000018cb60433e0;  1 drivers
L_0000018cb5fe9808 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1bb0_0 .net *"_ivl_585", 27 0, L_0000018cb5fe9808;  1 drivers
L_0000018cb5fe9850 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe21f0_0 .net/2u *"_ivl_586", 31 0, L_0000018cb5fe9850;  1 drivers
v0000018cb5fe2970_0 .net *"_ivl_588", 0 0, L_0000018cb6043480;  1 drivers
v0000018cb5fe1d90_0 .net *"_ivl_591", 0 0, L_0000018cb6042c60;  1 drivers
v0000018cb5fe23d0_0 .net *"_ivl_592", 0 0, L_0000018cb5eed3e0;  1 drivers
v0000018cb5fe2470_0 .net *"_ivl_595", 0 0, L_0000018cb5eed4c0;  1 drivers
v0000018cb5fe28d0_0 .net *"_ivl_597", 0 0, L_0000018cb6043fc0;  1 drivers
v0000018cb5fe2510_0 .net *"_ivl_598", 0 0, L_0000018cb5eed530;  1 drivers
v0000018cb5fe20b0_0 .net *"_ivl_6", 31 0, L_0000018cb5fe4bb0;  1 drivers
v0000018cb5fe2790_0 .net/s *"_ivl_61", 21 0, L_0000018cb5fe60f0;  1 drivers
v0000018cb5fe2830_0 .net *"_ivl_613", 3 0, L_0000018cb6043e80;  1 drivers
v0000018cb5fe17f0_0 .net *"_ivl_614", 31 0, L_0000018cb6041fe0;  1 drivers
L_0000018cb5fe9970 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1c50_0 .net *"_ivl_617", 27 0, L_0000018cb5fe9970;  1 drivers
L_0000018cb5fe99b8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1570_0 .net/2u *"_ivl_618", 31 0, L_0000018cb5fe99b8;  1 drivers
v0000018cb5fe1430_0 .net/s *"_ivl_62", 21 0, L_0000018cb5fe69b0;  1 drivers
v0000018cb5fe2150_0 .net *"_ivl_64", 31 0, L_0000018cb5fe6230;  1 drivers
v0000018cb5fe1890_0 .net *"_ivl_645", 3 0, L_0000018cb6043520;  1 drivers
v0000018cb5fe1ed0_0 .net *"_ivl_646", 31 0, L_0000018cb60437a0;  1 drivers
L_0000018cb5fe9bb0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe2a10_0 .net *"_ivl_649", 27 0, L_0000018cb5fe9bb0;  1 drivers
L_0000018cb5fe9bf8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1a70_0 .net/2u *"_ivl_650", 31 0, L_0000018cb5fe9bf8;  1 drivers
L_0000018cb5fe7960 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1930_0 .net *"_ivl_67", 9 0, L_0000018cb5fe7960;  1 drivers
v0000018cb5fe1b10_0 .net *"_ivl_678", 3 0, L_0000018cb6043de0;  1 drivers
v0000018cb5fe19d0_0 .net *"_ivl_679", 31 0, L_0000018cb60438e0;  1 drivers
L_0000018cb5fe79a8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1390_0 .net/2u *"_ivl_68", 31 0, L_0000018cb5fe79a8;  1 drivers
L_0000018cb5fe9df0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe1610_0 .net *"_ivl_682", 27 0, L_0000018cb5fe9df0;  1 drivers
L_0000018cb5fe9e38 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe16b0_0 .net/2u *"_ivl_683", 31 0, L_0000018cb5fe9e38;  1 drivers
o0000018cb5f6bf58 .functor BUFZ 72, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000018cb5fe5330_0 name=_ivl_695
v0000018cb5fe3ad0_0 .net *"_ivl_70", 31 0, L_0000018cb5fe62d0;  1 drivers
v0000018cb5fe4cf0_0 .net *"_ivl_72", 31 0, L_0000018cb5fe6550;  1 drivers
L_0000018cb5fe79f0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe4250_0 .net *"_ivl_75", 20 0, L_0000018cb5fe79f0;  1 drivers
v0000018cb5fe42f0_0 .net *"_ivl_76", 31 0, L_0000018cb5fe71d0;  1 drivers
v0000018cb5fe53d0_0 .net *"_ivl_80", 31 0, L_0000018cb5fe65f0;  1 drivers
L_0000018cb5fe7a38 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe5470_0 .net *"_ivl_83", 20 0, L_0000018cb5fe7a38;  1 drivers
L_0000018cb5fe7a80 .functor BUFT 1, C4<00000000000000000000001011000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe5b50_0 .net/2u *"_ivl_84", 31 0, L_0000018cb5fe7a80;  1 drivers
v0000018cb5fe44d0_0 .net *"_ivl_86", 0 0, L_0000018cb5fe7270;  1 drivers
v0000018cb5fe5a10_0 .net *"_ivl_88", 31 0, L_0000018cb5fe6a50;  1 drivers
L_0000018cb5fe7ac8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe5bf0_0 .net *"_ivl_91", 20 0, L_0000018cb5fe7ac8;  1 drivers
L_0000018cb5fe7b10 .functor BUFT 1, C4<00000000000000000000001100111111>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe3990_0 .net/2u *"_ivl_92", 31 0, L_0000018cb5fe7b10;  1 drivers
v0000018cb5fe5c90_0 .net *"_ivl_94", 0 0, L_0000018cb5fe6af0;  1 drivers
v0000018cb5fe58d0_0 .net *"_ivl_97", 0 0, L_0000018cb5f42d20;  1 drivers
v0000018cb5fe3d50_0 .net *"_ivl_98", 31 0, L_0000018cb5fe6b90;  1 drivers
v0000018cb5fe5510_0 .net "clk_in", 0 0, v0000018cb5fe3a30_0;  1 drivers
v0000018cb5fe3b70_0 .net/s "cos", 10 0, v0000018cb5f586d0_0;  1 drivers
v0000018cb5fe38f0_0 .net/s "delta_x", 21 0, L_0000018cb5fe4f70;  1 drivers
v0000018cb5fe55b0_0 .var/s "delta_x_pipe", 43 0;
v0000018cb5fe4610_0 .net/s "delta_y", 21 0, L_0000018cb5fe7310;  1 drivers
v0000018cb5fe3c10_0 .var/s "delta_y_pipe", 43 0;
v0000018cb5fe4d90_0 .net "direction", 8 0, v0000018cb5fe4390_0;  1 drivers
v0000018cb5fe5970_0 .net "hcount_in", 10 0, v0000018cb5fe47f0_0;  1 drivers
L_0000018cb5fe7d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe5650_0 .net "in_opponent", 0 0, L_0000018cb5fe7d98;  1 drivers
v0000018cb5fe4c50_0 .var "in_opponent_pipe", 1 0;
v0000018cb5fe4430_0 .net "in_player", 0 0, L_0000018cb5f439d0;  1 drivers
v0000018cb5fe5790_0 .var "in_player_pipe", 1 0;
v0000018cb5fe3cb0_0 .net/s "loc_x", 11 0, L_0000018cb5fe6d70;  1 drivers
v0000018cb5fe37b0_0 .net/s "loc_y", 11 0, L_0000018cb5fe6370;  1 drivers
L_0000018cb5fe7de0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fe5dd0_0 .net "opponent_addr", 9 0, L_0000018cb5fe7de0;  1 drivers
v0000018cb5fe51f0_0 .var "opponent_addr_pipe", 19 0;
v0000018cb5fe56f0_0 .net "opponent_x", 10 0, v0000018cb5fe3df0_0;  1 drivers
v0000018cb5fe4e30_0 .net "opponent_y", 10 0, v0000018cb5fe5010_0;  1 drivers
v0000018cb5fe49d0_0 .net "output_color", 191 0, L_0000018cb6042d00;  1 drivers
v0000018cb5fe4570_0 .net "palette_addr", 79 0, L_0000018cb6042b20;  1 drivers
v0000018cb5fe5830_0 .var/real "pi", 0 0;
v0000018cb5fe46b0_0 .net "pixel_out", 11 0, L_0000018cb603f880;  alias, 1 drivers
v0000018cb5fe5ab0_0 .net "player_addr", 9 0, L_0000018cb6041b80;  1 drivers
v0000018cb5fe4a70_0 .var "player_addr_pipe", 19 0;
v0000018cb5fe5150_0 .net "player_x", 10 0, v0000018cb5fe3f30_0;  1 drivers
v0000018cb5fe5d30_0 .net "player_y", 10 0, v0000018cb5fe4ed0_0;  1 drivers
v0000018cb5fe4750_0 .net "rst_in", 0 0, v0000018cb5fe4110_0;  1 drivers
v0000018cb5fe41b0_0 .net/s "sin", 10 0, v0000018cb5fcf0b0_0;  1 drivers
v0000018cb5fe5e70_0 .net "sprite_addr", 9 0, L_0000018cb6041680;  1 drivers
v0000018cb5fe3fd0_0 .var "sprite_addr_pipe", 19 0;
v0000018cb5fe5290_0 .net "sprite_type", 3 0, v0000018cb5fd3de0_0;  1 drivers
v0000018cb5fe4070_0 .var "sprite_type_pipe", 15 0;
v0000018cb5fe5f10_0 .net "track_addr", 7 0, L_0000018cb6041c20;  1 drivers
v0000018cb5fe3850_0 .net "vcount_in", 9 0, v0000018cb5fe4890_0;  1 drivers
L_0000018cb5fe4b10 .concat [ 11 21 0 0], v0000018cb5fe47f0_0, L_0000018cb5fe77b0;
L_0000018cb5fe4bb0 .arith/sub 32, L_0000018cb5fe7768, L_0000018cb5fe4b10;
L_0000018cb5fe4f70 .part L_0000018cb5fe4bb0, 0, 22;
L_0000018cb5fe50b0 .concat [ 10 22 0 0], v0000018cb5fe4890_0, L_0000018cb5fe7840;
L_0000018cb5fe7630 .arith/sub 32, L_0000018cb5fe77f8, L_0000018cb5fe50b0;
L_0000018cb5fe7310 .part L_0000018cb5fe7630, 0, 22;
L_0000018cb5fe67d0 .part v0000018cb5fe55b0_0, 22, 22;
L_0000018cb5fe7590 .extend/s 22, v0000018cb5f586d0_0;
L_0000018cb5fe73b0 .arith/mult 22, L_0000018cb5fe67d0, L_0000018cb5fe7590;
L_0000018cb5fe6410 .part v0000018cb5fe3c10_0, 22, 22;
L_0000018cb5fe6730 .extend/s 22, v0000018cb5fcf0b0_0;
L_0000018cb5fe7130 .arith/mult 22, L_0000018cb5fe6410, L_0000018cb5fe6730;
L_0000018cb5fe5fb0 .arith/sub 22, L_0000018cb5fe73b0, L_0000018cb5fe7130;
L_0000018cb5fe6690 .concat [ 22 10 0 0], L_0000018cb5fe5fb0, L_0000018cb5fe7888;
L_0000018cb5fe64b0 .arith/div 32, L_0000018cb5fe6690, L_0000018cb5fe78d0;
L_0000018cb5fe6870 .concat [ 11 21 0 0], v0000018cb5fe3f30_0, L_0000018cb5fe7918;
L_0000018cb5fe6190 .arith/sum 32, L_0000018cb5fe64b0, L_0000018cb5fe6870;
L_0000018cb5fe6d70 .part L_0000018cb5fe6190, 0, 12;
L_0000018cb5fe74f0 .part v0000018cb5fe55b0_0, 22, 22;
L_0000018cb5fe6910 .extend/s 22, v0000018cb5fcf0b0_0;
L_0000018cb5fe6050 .arith/mult 22, L_0000018cb5fe74f0, L_0000018cb5fe6910;
L_0000018cb5fe7450 .part v0000018cb5fe3c10_0, 22, 22;
L_0000018cb5fe7090 .extend/s 22, v0000018cb5f586d0_0;
L_0000018cb5fe60f0 .arith/mult 22, L_0000018cb5fe7450, L_0000018cb5fe7090;
L_0000018cb5fe69b0 .arith/sum 22, L_0000018cb5fe6050, L_0000018cb5fe60f0;
L_0000018cb5fe6230 .concat [ 22 10 0 0], L_0000018cb5fe69b0, L_0000018cb5fe7960;
L_0000018cb5fe62d0 .arith/div 32, L_0000018cb5fe6230, L_0000018cb5fe79a8;
L_0000018cb5fe6550 .concat [ 11 21 0 0], v0000018cb5fe4ed0_0, L_0000018cb5fe79f0;
L_0000018cb5fe71d0 .arith/sum 32, L_0000018cb5fe62d0, L_0000018cb5fe6550;
L_0000018cb5fe6370 .part L_0000018cb5fe71d0, 0, 12;
L_0000018cb5fe65f0 .concat [ 11 21 0 0], v0000018cb5fe47f0_0, L_0000018cb5fe7a38;
L_0000018cb5fe7270 .cmp/ge 32, L_0000018cb5fe65f0, L_0000018cb5fe7a80;
L_0000018cb5fe6a50 .concat [ 11 21 0 0], v0000018cb5fe47f0_0, L_0000018cb5fe7ac8;
L_0000018cb5fe6af0 .cmp/ge 32, L_0000018cb5fe7b10, L_0000018cb5fe6a50;
L_0000018cb5fe6b90 .concat [ 10 22 0 0], v0000018cb5fe4890_0, L_0000018cb5fe7b58;
L_0000018cb5fe6c30 .cmp/ge 32, L_0000018cb5fe6b90, L_0000018cb5fe7ba0;
L_0000018cb5fe6cd0 .concat [ 10 22 0 0], v0000018cb5fe4890_0, L_0000018cb5fe7be8;
L_0000018cb5fe6e10 .cmp/ge 32, L_0000018cb5fe7c30, L_0000018cb5fe6cd0;
L_0000018cb5fe6eb0 .part v0000018cb5fe4890_0, 0, 7;
L_0000018cb5fe6f50 .arith/sub 7, L_0000018cb5fe6eb0, L_0000018cb5fe7c78;
L_0000018cb5fe6ff0 .part L_0000018cb5fe6f50, 2, 5;
L_0000018cb6041ae0 .concat [ 5 2 0 0], L_0000018cb5fe6ff0, L_0000018cb5fe7cc0;
L_0000018cb6041e00 .part v0000018cb5fe47f0_0, 0, 7;
L_0000018cb6040aa0 .arith/sub 7, L_0000018cb6041e00, L_0000018cb5fe7d08;
L_0000018cb60419a0 .part L_0000018cb6040aa0, 2, 5;
L_0000018cb603f9c0 .concat [ 5 2 0 0], L_0000018cb60419a0, L_0000018cb5fe7d50;
L_0000018cb6041d60 .concat [ 7 7 0 0], L_0000018cb603f9c0, L_0000018cb6041ae0;
L_0000018cb6041b80 .part L_0000018cb6041d60, 0, 10;
L_0000018cb6041ea0 .part L_0000018cb5fe6370, 11, 1;
L_0000018cb6041220 .concat [ 1 31 0 0], L_0000018cb6041ea0, L_0000018cb5fe7e28;
L_0000018cb603fd80 .cmp/eq 32, L_0000018cb6041220, L_0000018cb5fe7e70;
L_0000018cb6041f40 .part L_0000018cb5fe6370, 7, 4;
L_0000018cb6041540 .functor MUXZ 4, L_0000018cb6041f40, L_0000018cb5fe7eb8, L_0000018cb603fd80, C4<>;
L_0000018cb6040640 .part L_0000018cb5fe6d70, 11, 1;
L_0000018cb603fc40 .concat [ 1 31 0 0], L_0000018cb6040640, L_0000018cb5fe7f00;
L_0000018cb6040500 .cmp/eq 32, L_0000018cb603fc40, L_0000018cb5fe7f48;
L_0000018cb60406e0 .part L_0000018cb5fe6d70, 7, 4;
L_0000018cb6040460 .functor MUXZ 4, L_0000018cb60406e0, L_0000018cb5fe7f90, L_0000018cb6040500, C4<>;
L_0000018cb6041c20 .concat [ 4 4 0 0], L_0000018cb6040460, L_0000018cb6041540;
L_0000018cb603f7e0 .part L_0000018cb5fe6370, 2, 5;
L_0000018cb60412c0 .part L_0000018cb5fe6d70, 2, 5;
L_0000018cb6041680 .concat [ 5 5 0 0], L_0000018cb60412c0, L_0000018cb603f7e0;
L_0000018cb603ff60 .part v0000018cb5fe4070_0, 12, 4;
L_0000018cb6041a40 .concat [ 4 4 0 0], L_0000018cb603ff60, L_0000018cb5fe7fd8;
L_0000018cb6040a00 .arith/mult 8, L_0000018cb6041a40, L_0000018cb5fe8020;
L_0000018cb603f880 .part/v L_0000018cb6042d00, L_0000018cb6040a00, 12;
L_0000018cb6040780 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb60403c0 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe8458;
L_0000018cb60405a0 .cmp/eq 32, L_0000018cb60403c0, L_0000018cb5fe84a0;
L_0000018cb6041cc0 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb603fa60 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb6040820 .part L_0000018cb6042b20, 0, 8;
L_0000018cb6041360 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6040280 .concat [ 4 28 0 0], L_0000018cb6041360, L_0000018cb5fe85c0;
L_0000018cb6041400 .cmp/eq 32, L_0000018cb6040280, L_0000018cb5fe8608;
L_0000018cb603fb00 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb6040d20 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe8728;
L_0000018cb6040be0 .cmp/eq 32, L_0000018cb6040d20, L_0000018cb5fe8770;
L_0000018cb60415e0 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb603f920 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb60408c0 .part L_0000018cb6042b20, 8, 8;
L_0000018cb60414a0 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6041720 .concat [ 4 28 0 0], L_0000018cb60414a0, L_0000018cb5fe8890;
L_0000018cb6040960 .cmp/eq 32, L_0000018cb6041720, L_0000018cb5fe88d8;
L_0000018cb6040140 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb6040c80 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe89f8;
L_0000018cb6040f00 .cmp/eq 32, L_0000018cb6040c80, L_0000018cb5fe8a40;
L_0000018cb6040b40 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb603fba0 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb603fce0 .part L_0000018cb6042b20, 16, 8;
L_0000018cb6040dc0 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb603fe20 .concat [ 4 28 0 0], L_0000018cb6040dc0, L_0000018cb5fe8b60;
L_0000018cb60417c0 .cmp/eq 32, L_0000018cb603fe20, L_0000018cb5fe8ba8;
L_0000018cb603fec0 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb6041860 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe8cc8;
L_0000018cb6040000 .cmp/eq 32, L_0000018cb6041860, L_0000018cb5fe8d10;
L_0000018cb60400a0 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb6040e60 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb6041900 .part L_0000018cb6042b20, 24, 8;
L_0000018cb6040320 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6040fa0 .concat [ 4 28 0 0], L_0000018cb6040320, L_0000018cb5fe8e30;
L_0000018cb6041040 .cmp/eq 32, L_0000018cb6040fa0, L_0000018cb5fe8e78;
L_0000018cb60410e0 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb6041180 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe8f98;
L_0000018cb60442e0 .cmp/eq 32, L_0000018cb6041180, L_0000018cb5fe8fe0;
L_0000018cb6043b60 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb60401e0 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb6042760 .part L_0000018cb6042b20, 32, 8;
L_0000018cb60426c0 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6044420 .concat [ 4 28 0 0], L_0000018cb60426c0, L_0000018cb5fe9100;
L_0000018cb6042800 .cmp/eq 32, L_0000018cb6044420, L_0000018cb5fe9148;
L_0000018cb6043d40 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb6043c00 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe9268;
L_0000018cb6044740 .cmp/eq 32, L_0000018cb6043c00, L_0000018cb5fe92b0;
L_0000018cb60441a0 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb60444c0 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb6043660 .part L_0000018cb6042b20, 40, 8;
L_0000018cb6042120 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6042e40 .concat [ 4 28 0 0], L_0000018cb6042120, L_0000018cb5fe93d0;
L_0000018cb6042a80 .cmp/eq 32, L_0000018cb6042e40, L_0000018cb5fe9418;
L_0000018cb6044240 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb60428a0 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe9538;
L_0000018cb6044560 .cmp/eq 32, L_0000018cb60428a0, L_0000018cb5fe9580;
L_0000018cb6042940 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb6044600 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb6044380 .part L_0000018cb6042b20, 48, 8;
L_0000018cb60421c0 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6043160 .concat [ 4 28 0 0], L_0000018cb60421c0, L_0000018cb5fe96a0;
L_0000018cb60446a0 .cmp/eq 32, L_0000018cb6043160, L_0000018cb5fe96e8;
L_0000018cb6042260 .part v0000018cb5fe3fd0_0, 10, 10;
L_0000018cb60433e0 .concat [ 4 28 0 0], v0000018cb5fd3de0_0, L_0000018cb5fe9808;
L_0000018cb6043480 .cmp/eq 32, L_0000018cb60433e0, L_0000018cb5fe9850;
L_0000018cb6042c60 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb6043fc0 .part v0000018cb5fe4c50_0, 1, 1;
L_0000018cb6043ac0 .part L_0000018cb6042b20, 56, 8;
L_0000018cb6043e80 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb6041fe0 .concat [ 4 28 0 0], L_0000018cb6043e80, L_0000018cb5fe9970;
L_0000018cb6042080 .cmp/eq 32, L_0000018cb6041fe0, L_0000018cb5fe99b8;
L_0000018cb6043700 .part v0000018cb5fe4a70_0, 10, 10;
L_0000018cb6043840 .part v0000018cb5fe5790_0, 1, 1;
L_0000018cb6042300 .part L_0000018cb6042b20, 64, 8;
L_0000018cb6043520 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb60437a0 .concat [ 4 28 0 0], L_0000018cb6043520, L_0000018cb5fe9bb0;
L_0000018cb6044060 .cmp/eq 32, L_0000018cb60437a0, L_0000018cb5fe9bf8;
L_0000018cb6042bc0 .part v0000018cb5fe51f0_0, 10, 10;
L_0000018cb6043ca0 .part v0000018cb5fe4c50_0, 1, 1;
LS_0000018cb6042b20_0_0 .concat8 [ 8 8 8 8], v0000018cb5f58e50_0, v0000018cb5f44da0_0, v0000018cb5f05210_0, v0000018cb5f22d40_0;
LS_0000018cb6042b20_0_4 .concat8 [ 8 8 8 8], v0000018cb5f2ecb0_0, v0000018cb5ef1610_0, v0000018cb5fbbd10_0, v0000018cb5fbb090_0;
LS_0000018cb6042b20_0_8 .concat8 [ 8 8 0 0], v0000018cb5fbbc70_0, v0000018cb5fbc670_0;
L_0000018cb6042b20 .concat8 [ 32 32 16 0], LS_0000018cb6042b20_0_0, LS_0000018cb6042b20_0_4, LS_0000018cb6042b20_0_8;
L_0000018cb60423a0 .part L_0000018cb6042b20, 72, 8;
L_0000018cb6043de0 .part v0000018cb5fe4070_0, 4, 4;
L_0000018cb60438e0 .concat [ 4 28 0 0], L_0000018cb6043de0, L_0000018cb5fe9df0;
L_0000018cb6042ee0 .cmp/eq 32, L_0000018cb60438e0, L_0000018cb5fe9e38;
LS_0000018cb6042d00_0_0 .concat [ 12 12 12 12], v0000018cb5fbfb50_0, v0000018cb5fbf330_0, v0000018cb5fc0050_0, v0000018cb5fcc090_0;
LS_0000018cb6042d00_0_4 .concat [ 12 12 12 12], v0000018cb5fcd850_0, v0000018cb5fcca90_0, v0000018cb5fcc770_0, v0000018cb5fcb870_0;
LS_0000018cb6042d00_0_8 .concat [ 12 12 72 0], v0000018cb5fced90_0, v0000018cb5fce430_0, o0000018cb5f6bf58;
L_0000018cb6042d00 .concat [ 48 48 96 0], LS_0000018cb6042d00_0_0, LS_0000018cb6042d00_0_4, LS_0000018cb6042d00_0_8;
S_0000018cb5fb6fe0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 85, 4 85 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
v0000018cb5f58810_0 .var/2s "i", 31 0;
S_0000018cb5fb7170 .scope module, "cosine" "xilinx_single_port_ram_read_first" 4 125, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000018cb5e5b3d0 .param/str "INIT_FILE" 0 5 14, "data/cos.mem";
P_0000018cb5e5b408 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_0000018cb5e5b440 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5e5b478 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v0000018cb5f59d50 .array "BRAM", 0 359, 10 0;
v0000018cb5f59c10_0 .net "addra", 8 0, v0000018cb5fe4390_0;  alias, 1 drivers
v0000018cb5f58d10_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8188 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5f59e90_0 .net "dina", 10 0, L_0000018cb5fe8188;  1 drivers
v0000018cb5f59030_0 .net "douta", 10 0, v0000018cb5f586d0_0;  alias, 1 drivers
L_0000018cb5fe8218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f58c70_0 .net "ena", 0 0, L_0000018cb5fe8218;  1 drivers
v0000018cb5f58db0_0 .var "ram_data", 10 0;
L_0000018cb5fe8260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f593f0_0 .net "regcea", 0 0, L_0000018cb5fe8260;  1 drivers
v0000018cb5f58ef0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe81d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5f59490_0 .net "wea", 0 0, L_0000018cb5fe81d0;  1 drivers
S_0000018cb5fb7300 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb7170;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb7300
v0000018cb5f5a4d0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.cosine.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000018cb5f5a4d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018cb5f5a4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5f5a4d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000018cb5fb7490 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb7170;
 .timescale -9 -12;
v0000018cb5f586d0_0 .var "douta_reg", 10 0;
E_0000018cb5f17390 .event posedge, v0000018cb5f58d10_0;
S_0000018cb5fb7620 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb7170;
 .timescale -9 -12;
S_0000018cb5fb77b0 .scope module, "i0_type" "xilinx_single_port_ram_read_first" 4 159, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5e89110 .param/str "INIT_FILE" 0 5 14, "data/black_square.mem";
P_0000018cb5e89148 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5e89180 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5e891b8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5f59fd0 .array "BRAM", 0 1023, 7 0;
v0000018cb5f592b0_0 .net "addra", 9 0, L_0000018cb6040780;  1 drivers
v0000018cb5f59990_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe83c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5f59a30_0 .net "dina", 7 0, L_0000018cb5fe83c8;  1 drivers
v0000018cb5f58f90_0 .net "douta", 7 0, v0000018cb5f58e50_0;  1 drivers
v0000018cb5f5a070_0 .net "ena", 0 0, L_0000018cb5f43180;  1 drivers
v0000018cb5f595d0_0 .var "ram_data", 7 0;
L_0000018cb5fe84e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f5a1b0_0 .net "regcea", 0 0, L_0000018cb5fe84e8;  1 drivers
v0000018cb5f59670_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5f5a250_0 .net "wea", 0 0, L_0000018cb5fe8410;  1 drivers
S_0000018cb5fb8610 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb77b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb8610
v0000018cb5f59210_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i0_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000018cb5f59210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000018cb5f59210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5f59210_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000018cb5fb7b20 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb77b0;
 .timescale -9 -12;
v0000018cb5f58e50_0 .var "douta_reg", 7 0;
S_0000018cb5fb7990 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb77b0;
 .timescale -9 -12;
S_0000018cb5fb7e40 .scope module, "i1_type" "xilinx_single_port_ram_read_first" 4 193, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5f5a780 .param/str "INIT_FILE" 0 5 14, "data/grey_square.mem";
P_0000018cb5f5a7b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5f5a7f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5f5a828 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5f444e0 .array "BRAM", 0 1023, 7 0;
v0000018cb5f45e80_0 .net "addra", 9 0, L_0000018cb603fb00;  1 drivers
v0000018cb5f452a0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5f44e40_0 .net "dina", 7 0, L_0000018cb5fe8698;  1 drivers
v0000018cb5f44ee0_0 .net "douta", 7 0, v0000018cb5f44da0_0;  1 drivers
v0000018cb5f44580_0 .net "ena", 0 0, L_0000018cb5f43880;  1 drivers
v0000018cb5f44f80_0 .var "ram_data", 7 0;
L_0000018cb5fe87b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f457a0_0 .net "regcea", 0 0, L_0000018cb5fe87b8;  1 drivers
v0000018cb5f45840_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe86e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5f458e0_0 .net "wea", 0 0, L_0000018cb5fe86e0;  1 drivers
S_0000018cb5fb8160 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb7e40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb8160
v0000018cb5f597b0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000018cb5f597b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000018cb5f597b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5f597b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000018cb5fb7cb0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb7e40;
 .timescale -9 -12;
v0000018cb5f44da0_0 .var "douta_reg", 7 0;
S_0000018cb5fb82f0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb7e40;
 .timescale -9 -12;
S_0000018cb5fb7fd0 .scope module, "i2_type" "xilinx_single_port_ram_read_first" 4 227, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fb8950 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fb8988 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fb89c0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fb89f8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5f041d0 .array "BRAM", 0 1023, 7 0;
v0000018cb5f05850_0 .net "addra", 9 0, L_0000018cb6040140;  1 drivers
v0000018cb5f049f0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8968 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5f04450_0 .net "dina", 7 0, L_0000018cb5fe8968;  1 drivers
v0000018cb5f04c70_0 .net "douta", 7 0, v0000018cb5f05210_0;  1 drivers
v0000018cb5f05350_0 .net "ena", 0 0, L_0000018cb5f42cb0;  1 drivers
v0000018cb5f05530_0 .var "ram_data", 7 0;
L_0000018cb5fe8a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f05710_0 .net "regcea", 0 0, L_0000018cb5fe8a88;  1 drivers
v0000018cb5f05990_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe89b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5f03c30_0 .net "wea", 0 0, L_0000018cb5fe89b0;  1 drivers
S_0000018cb5fb8480 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb7fd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb8480
v0000018cb5f44260_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000018cb5f44260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000018cb5f44260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5f44260_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000018cb5fb87a0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb7fd0;
 .timescale -9 -12;
v0000018cb5f05210_0 .var "douta_reg", 7 0;
S_0000018cb5fb9580 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb7fd0;
 .timescale -9 -12;
S_0000018cb5fb9bc0 .scope module, "i3_type" "xilinx_single_port_ram_read_first" 4 261, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbaa50 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fbaa88 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbaac0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbaaf8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5f22520 .array "BRAM", 0 1023, 7 0;
v0000018cb5f23100_0 .net "addra", 9 0, L_0000018cb603fec0;  1 drivers
v0000018cb5f23380_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8c38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5f228e0_0 .net "dina", 7 0, L_0000018cb5fe8c38;  1 drivers
v0000018cb5f234c0_0 .net "douta", 7 0, v0000018cb5f22d40_0;  1 drivers
v0000018cb5f22980_0 .net "ena", 0 0, L_0000018cb5f21130;  1 drivers
v0000018cb5f23560_0 .var "ram_data", 7 0;
L_0000018cb5fe8d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f23740_0 .net "regcea", 0 0, L_0000018cb5fe8d58;  1 drivers
v0000018cb5f239c0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5f21f80_0 .net "wea", 0 0, L_0000018cb5fe8c80;  1 drivers
S_0000018cb5fba390 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb9bc0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fba390
v0000018cb5f22b60_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000018cb5f22b60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000018cb5f22b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5f22b60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000018cb5fb98a0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb9bc0;
 .timescale -9 -12;
v0000018cb5f22d40_0 .var "douta_reg", 7 0;
S_0000018cb5fb9a30 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb9bc0;
 .timescale -9 -12;
S_0000018cb5fb9260 .scope module, "i4_type" "xilinx_single_port_ram_read_first" 4 295, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbab40 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fbab78 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbabb0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbabe8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5f306f0 .array "BRAM", 0 1023, 7 0;
v0000018cb5f30290_0 .net "addra", 9 0, L_0000018cb60410e0;  1 drivers
v0000018cb5f2eb70_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8f08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5f30330_0 .net "dina", 7 0, L_0000018cb5fe8f08;  1 drivers
v0000018cb5f2f2f0_0 .net "douta", 7 0, v0000018cb5f2ecb0_0;  1 drivers
v0000018cb5f30510_0 .net "ena", 0 0, L_0000018cb5f21210;  1 drivers
v0000018cb5f2f4d0_0 .var "ram_data", 7 0;
L_0000018cb5fe9028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5f2fb10_0 .net "regcea", 0 0, L_0000018cb5fe9028;  1 drivers
v0000018cb5f2f6b0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5ef0990_0 .net "wea", 0 0, L_0000018cb5fe8f50;  1 drivers
S_0000018cb5fba070 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb9260;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fba070
v0000018cb5f2f250_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000018cb5f2f250_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000018cb5f2f250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5f2f250_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000018cb5fba840 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb9260;
 .timescale -9 -12;
v0000018cb5f2ecb0_0 .var "douta_reg", 7 0;
S_0000018cb5fb9710 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb9260;
 .timescale -9 -12;
S_0000018cb5fb9d50 .scope module, "i5_type" "xilinx_single_port_ram_read_first" 4 329, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbac30 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fbac68 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbaca0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbacd8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5ef0fd0 .array "BRAM", 0 1023, 7 0;
v0000018cb5ef1250_0 .net "addra", 9 0, L_0000018cb6043d40;  1 drivers
v0000018cb5ef1c50_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe91d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbb450_0 .net "dina", 7 0, L_0000018cb5fe91d8;  1 drivers
v0000018cb5fbb270_0 .net "douta", 7 0, v0000018cb5ef1610_0;  1 drivers
v0000018cb5fbc8f0_0 .net "ena", 0 0, L_0000018cb5f210c0;  1 drivers
v0000018cb5fbc2b0_0 .var "ram_data", 7 0;
L_0000018cb5fe92f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbbdb0_0 .net "regcea", 0 0, L_0000018cb5fe92f8;  1 drivers
v0000018cb5fbae10_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbc350_0 .net "wea", 0 0, L_0000018cb5fe9220;  1 drivers
S_0000018cb5fb9ee0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb9d50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb9ee0
v0000018cb5ef1890_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000018cb5ef1890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000018cb5ef1890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5ef1890_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000018cb5fba200 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb9d50;
 .timescale -9 -12;
v0000018cb5ef1610_0 .var "douta_reg", 7 0;
S_0000018cb5fb8a90 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb9d50;
 .timescale -9 -12;
S_0000018cb5fba520 .scope module, "i6_type" "xilinx_single_port_ram_read_first" 4 363, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbcd30 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fbcd68 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbcda0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbcdd8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5fbc210 .array "BRAM", 0 1023, 7 0;
v0000018cb5fbb6d0_0 .net "addra", 9 0, L_0000018cb6044240;  1 drivers
v0000018cb5fbb630_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe94a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbbb30_0 .net "dina", 7 0, L_0000018cb5fe94a8;  1 drivers
v0000018cb5fbb590_0 .net "douta", 7 0, v0000018cb5fbbd10_0;  1 drivers
v0000018cb5fbb310_0 .net "ena", 0 0, L_0000018cb5eecf10;  1 drivers
v0000018cb5fbb810_0 .var "ram_data", 7 0;
L_0000018cb5fe95c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbb770_0 .net "regcea", 0 0, L_0000018cb5fe95c8;  1 drivers
v0000018cb5fbbe50_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe94f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbb3b0_0 .net "wea", 0 0, L_0000018cb5fe94f0;  1 drivers
S_0000018cb5fb8c20 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fba520;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb8c20
v0000018cb5fbb4f0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0000018cb5fbb4f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0000018cb5fbb4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fbb4f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0000018cb5fba6b0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fba520;
 .timescale -9 -12;
v0000018cb5fbbd10_0 .var "douta_reg", 7 0;
S_0000018cb5fb8db0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fba520;
 .timescale -9 -12;
S_0000018cb5fb8f40 .scope module, "i7_type" "xilinx_single_port_ram_read_first" 4 397, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbce20 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fbce58 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbce90 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbcec8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5fbc990 .array "BRAM", 0 1023, 7 0;
v0000018cb5fbc850_0 .net "addra", 9 0, L_0000018cb6042260;  1 drivers
v0000018cb5fbcb70_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9778 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbcc10_0 .net "dina", 7 0, L_0000018cb5fe9778;  1 drivers
v0000018cb5fbb8b0_0 .net "douta", 7 0, v0000018cb5fbb090_0;  1 drivers
v0000018cb5fbca30_0 .net "ena", 0 0, L_0000018cb5eed760;  1 drivers
v0000018cb5fbb9f0_0 .var "ram_data", 7 0;
L_0000018cb5fe9898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbba90_0 .net "regcea", 0 0, L_0000018cb5fe9898;  1 drivers
v0000018cb5fbb130_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe97c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbc490_0 .net "wea", 0 0, L_0000018cb5fe97c0;  1 drivers
S_0000018cb5fb90d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fb8f40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fb90d0
v0000018cb5fbbef0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0000018cb5fbbef0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0000018cb5fbbef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fbbef0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0000018cb5fb93f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fb8f40;
 .timescale -9 -12;
v0000018cb5fbb090_0 .var "douta_reg", 7 0;
S_0000018cb5fbe3b0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fb8f40;
 .timescale -9 -12;
S_0000018cb5fbe090 .scope module, "i8_mario" "xilinx_single_port_ram_read_first" 4 433, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbef20 .param/str "INIT_FILE" 0 5 14, "data/red_square.mem";
P_0000018cb5fbef58 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbef90 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbefc8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5fbbf90 .array "BRAM", 0 1023, 7 0;
v0000018cb5fbc030_0 .net "addra", 9 0, L_0000018cb6043700;  1 drivers
v0000018cb5fbcad0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9a48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbc3f0_0 .net "dina", 7 0, L_0000018cb5fe9a48;  1 drivers
v0000018cb5fbc0d0_0 .net "douta", 7 0, v0000018cb5fbbc70_0;  1 drivers
v0000018cb5fbb1d0_0 .net "ena", 0 0, L_0000018cb6043840;  1 drivers
v0000018cb5fbaff0_0 .var "ram_data", 7 0;
L_0000018cb5fe9ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbaeb0_0 .net "regcea", 0 0, L_0000018cb5fe9ad8;  1 drivers
v0000018cb5fbc170_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbad70_0 .net "wea", 0 0, L_0000018cb5fe9a90;  1 drivers
S_0000018cb5fbe6d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fbe090;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fbe6d0
v0000018cb5fbbbd0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0000018cb5fbbbd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0000018cb5fbbbd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fbbbd0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000018cb5fbe860 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fbe090;
 .timescale -9 -12;
v0000018cb5fbbc70_0 .var "douta_reg", 7 0;
S_0000018cb5fbdbe0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fbe090;
 .timescale -9 -12;
S_0000018cb5fbe9f0 .scope module, "i9_luigi" "xilinx_single_port_ram_read_first" 4 469, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018cb5fbf010 .param/str "INIT_FILE" 0 5 14, "data/red_square.mem";
P_0000018cb5fbf048 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018cb5fbf080 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fbf0b8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018cb5fbc710 .array "BRAM", 0 1023, 7 0;
v0000018cb5fbf8d0_0 .net "addra", 9 0, L_0000018cb6042bc0;  1 drivers
v0000018cb5fc0a50_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9c88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc02d0_0 .net "dina", 7 0, L_0000018cb5fe9c88;  1 drivers
v0000018cb5fbfbf0_0 .net "douta", 7 0, v0000018cb5fbc670_0;  1 drivers
v0000018cb5fbfe70_0 .net "ena", 0 0, L_0000018cb6043ca0;  1 drivers
v0000018cb5fc0b90_0 .var "ram_data", 7 0;
L_0000018cb5fe9d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbf1f0_0 .net "regcea", 0 0, L_0000018cb5fe9d18;  1 drivers
v0000018cb5fbf790_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbfc90_0 .net "wea", 0 0, L_0000018cb5fe9cd0;  1 drivers
S_0000018cb5fbd5a0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fbe9f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fbd5a0
v0000018cb5fbc5d0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.i9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0000018cb5fbc5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0000018cb5fbc5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fbc5d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0000018cb5fbeb80 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fbe9f0;
 .timescale -9 -12;
v0000018cb5fbc670_0 .var "douta_reg", 7 0;
S_0000018cb5fbdd70 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fbe9f0;
 .timescale -9 -12;
S_0000018cb5fbcf60 .scope module, "p0_black_square_pal" "xilinx_single_port_ram_read_first" 4 175, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fc1110 .param/str "INIT_FILE" 0 5 14, "data/black_square_pal.mem";
P_0000018cb5fc1148 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fc1180 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fc11b8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fc0690 .array "BRAM", 0 255, 11 0;
v0000018cb5fbf970_0 .net "addra", 7 0, L_0000018cb6040820;  1 drivers
v0000018cb5fbf510_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8530 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc0cd0_0 .net "dina", 11 0, L_0000018cb5fe8530;  1 drivers
v0000018cb5fc0370_0 .net "douta", 11 0, v0000018cb5fbfb50_0;  1 drivers
v0000018cb5fc0af0_0 .net "ena", 0 0, L_0000018cb6041400;  1 drivers
v0000018cb5fbfd30_0 .var "ram_data", 11 0;
L_0000018cb5fe8650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbfdd0_0 .net "regcea", 0 0, L_0000018cb5fe8650;  1 drivers
v0000018cb5fbfa10_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc0730_0 .net "wea", 0 0, L_0000018cb5fe8578;  1 drivers
S_0000018cb5fbd280 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fbcf60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fbd280
v0000018cb5fbfab0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p0_black_square_pal.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0000018cb5fbfab0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0000018cb5fbfab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fbfab0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0000018cb5fbed10 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fbcf60;
 .timescale -9 -12;
v0000018cb5fbfb50_0 .var "douta_reg", 11 0;
S_0000018cb5fbd0f0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fbcf60;
 .timescale -9 -12;
S_0000018cb5fbd410 .scope module, "p1_type" "xilinx_single_port_ram_read_first" 4 209, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fc1200 .param/str "INIT_FILE" 0 5 14, "data/grey_square_pal.mem";
P_0000018cb5fc1238 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fc1270 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fc12a8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fc0d70 .array "BRAM", 0 255, 11 0;
v0000018cb5fbf290_0 .net "addra", 7 0, L_0000018cb60408c0;  1 drivers
v0000018cb5fbf650_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8800 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc0e10_0 .net "dina", 11 0, L_0000018cb5fe8800;  1 drivers
v0000018cb5fc0eb0_0 .net "douta", 11 0, v0000018cb5fbf330_0;  1 drivers
v0000018cb5fbf3d0_0 .net "ena", 0 0, L_0000018cb6040960;  1 drivers
v0000018cb5fbf6f0_0 .var "ram_data", 11 0;
L_0000018cb5fe8920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc07d0_0 .net "regcea", 0 0, L_0000018cb5fe8920;  1 drivers
v0000018cb5fbf830_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fbf5b0_0 .net "wea", 0 0, L_0000018cb5fe8848;  1 drivers
S_0000018cb5fbd730 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fbd410;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fbd730
v0000018cb5fbff10_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0000018cb5fbff10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0000018cb5fbff10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fbff10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0000018cb5fbd8c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fbd410;
 .timescale -9 -12;
v0000018cb5fbf330_0 .var "douta_reg", 11 0;
S_0000018cb5fbda50 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fbd410;
 .timescale -9 -12;
S_0000018cb5fbdf00 .scope module, "p2_type" "xilinx_single_port_ram_read_first" 4 243, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fc12f0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fc1328 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fc1360 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fc1398 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fc00f0 .array "BRAM", 0 255, 11 0;
v0000018cb5fbf150_0 .net "addra", 7 0, L_0000018cb603fce0;  1 drivers
v0000018cb5fc0ff0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8ad0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc0190_0 .net "dina", 11 0, L_0000018cb5fe8ad0;  1 drivers
v0000018cb5fc0230_0 .net "douta", 11 0, v0000018cb5fc0050_0;  1 drivers
v0000018cb5fc0410_0 .net "ena", 0 0, L_0000018cb60417c0;  1 drivers
v0000018cb5fc04b0_0 .var "ram_data", 11 0;
L_0000018cb5fe8bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc0550_0 .net "regcea", 0 0, L_0000018cb5fe8bf0;  1 drivers
v0000018cb5fc05f0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fc0870_0 .net "wea", 0 0, L_0000018cb5fe8b18;  1 drivers
S_0000018cb5fbe220 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fbdf00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fbe220
v0000018cb5fc0f50_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0000018cb5fc0f50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0000018cb5fc0f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fc0f50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0000018cb5fbe540 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fbdf00;
 .timescale -9 -12;
v0000018cb5fc0050_0 .var "douta_reg", 11 0;
S_0000018cb5fc20b0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fbdf00;
 .timescale -9 -12;
S_0000018cb5fc26f0 .scope module, "p3_type" "xilinx_single_port_ram_read_first" 4 277, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fc33f0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fc3428 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fc3460 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fc3498 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fcbcd0 .array "BRAM", 0 255, 11 0;
v0000018cb5fcd7b0_0 .net "addra", 7 0, L_0000018cb6041900;  1 drivers
v0000018cb5fcd0d0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8da0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcc1d0_0 .net "dina", 11 0, L_0000018cb5fe8da0;  1 drivers
v0000018cb5fcd710_0 .net "douta", 11 0, v0000018cb5fcc090_0;  1 drivers
v0000018cb5fcc130_0 .net "ena", 0 0, L_0000018cb6041040;  1 drivers
v0000018cb5fccef0_0 .var "ram_data", 11 0;
L_0000018cb5fe8ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcd530_0 .net "regcea", 0 0, L_0000018cb5fe8ec0;  1 drivers
v0000018cb5fccbd0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe8de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcbf50_0 .net "wea", 0 0, L_0000018cb5fe8de8;  1 drivers
S_0000018cb5fc1430 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fc26f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fc1430
v0000018cb5fc09b0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v0000018cb5fc09b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0000018cb5fc09b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fc09b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0000018cb5fc15c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fc26f0;
 .timescale -9 -12;
v0000018cb5fcc090_0 .var "douta_reg", 11 0;
S_0000018cb5fc1f20 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fc26f0;
 .timescale -9 -12;
S_0000018cb5fc31e0 .scope module, "p4_type" "xilinx_single_port_ram_read_first" 4 311, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fcf500 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fcf538 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fcf570 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fcf5a8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fcc6d0 .array "BRAM", 0 255, 11 0;
v0000018cb5fccf90_0 .net "addra", 7 0, L_0000018cb6042760;  1 drivers
v0000018cb5fcb730_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9070 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcd8f0_0 .net "dina", 11 0, L_0000018cb5fe9070;  1 drivers
v0000018cb5fcd030_0 .net "douta", 11 0, v0000018cb5fcd850_0;  1 drivers
v0000018cb5fcdcb0_0 .net "ena", 0 0, L_0000018cb6042800;  1 drivers
v0000018cb5fcc310_0 .var "ram_data", 11 0;
L_0000018cb5fe9190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcb550_0 .net "regcea", 0 0, L_0000018cb5fe9190;  1 drivers
v0000018cb5fcd990_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe90b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcc3b0_0 .net "wea", 0 0, L_0000018cb5fe90b8;  1 drivers
S_0000018cb5fc2240 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fc31e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fc2240
v0000018cb5fcc270_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v0000018cb5fcc270_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0000018cb5fcc270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fcc270_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0000018cb5fc2560 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fc31e0;
 .timescale -9 -12;
v0000018cb5fcd850_0 .var "douta_reg", 11 0;
S_0000018cb5fc23d0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fc31e0;
 .timescale -9 -12;
S_0000018cb5fc1750 .scope module, "p5_type" "xilinx_single_port_ram_read_first" 4 345, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fcf5f0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fcf628 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fcf660 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fcf698 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fcc4f0 .array "BRAM", 0 255, 11 0;
v0000018cb5fcc590_0 .net "addra", 7 0, L_0000018cb6043660;  1 drivers
v0000018cb5fcda30_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9340 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcc630_0 .net "dina", 11 0, L_0000018cb5fe9340;  1 drivers
v0000018cb5fcbd70_0 .net "douta", 11 0, v0000018cb5fcca90_0;  1 drivers
v0000018cb5fcd170_0 .net "ena", 0 0, L_0000018cb6042a80;  1 drivers
v0000018cb5fcd2b0_0 .var "ram_data", 11 0;
L_0000018cb5fe9460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcc9f0_0 .net "regcea", 0 0, L_0000018cb5fe9460;  1 drivers
v0000018cb5fcba50_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcd210_0 .net "wea", 0 0, L_0000018cb5fe9388;  1 drivers
S_0000018cb5fc1a70 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fc1750;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fc1a70
v0000018cb5fccc70_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v0000018cb5fccc70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0000018cb5fccc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fccc70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0000018cb5fc1d90 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fc1750;
 .timescale -9 -12;
v0000018cb5fcca90_0 .var "douta_reg", 11 0;
S_0000018cb5fc2ba0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fc1750;
 .timescale -9 -12;
S_0000018cb5fc2880 .scope module, "p6_type" "xilinx_single_port_ram_read_first" 4 379, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fd0180 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fd01b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fd01f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fd0228 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fcb910 .array "BRAM", 0 255, 11 0;
v0000018cb5fcdad0_0 .net "addra", 7 0, L_0000018cb6044380;  1 drivers
v0000018cb5fccb30_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9610 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcd3f0_0 .net "dina", 11 0, L_0000018cb5fe9610;  1 drivers
v0000018cb5fcbe10_0 .net "douta", 11 0, v0000018cb5fcc770_0;  1 drivers
v0000018cb5fcb5f0_0 .net "ena", 0 0, L_0000018cb60446a0;  1 drivers
v0000018cb5fcc810_0 .var "ram_data", 11 0;
L_0000018cb5fe9730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcb690_0 .net "regcea", 0 0, L_0000018cb5fe9730;  1 drivers
v0000018cb5fcb7d0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcc8b0_0 .net "wea", 0 0, L_0000018cb5fe9658;  1 drivers
S_0000018cb5fc2a10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fc2880;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fc2a10
v0000018cb5fcd350_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v0000018cb5fcd350_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0000018cb5fcd350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fcd350_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0000018cb5fc18e0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fc2880;
 .timescale -9 -12;
v0000018cb5fcc770_0 .var "douta_reg", 11 0;
S_0000018cb5fc2d30 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fc2880;
 .timescale -9 -12;
S_0000018cb5fc1c00 .scope module, "p7_type" "xilinx_single_port_ram_read_first" 4 413, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fd0360 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018cb5fd0398 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fd03d0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fd0408 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fcc950 .array "BRAM", 0 255, 11 0;
v0000018cb5fcdc10_0 .net "addra", 7 0, L_0000018cb6043ac0;  1 drivers
v0000018cb5fcdb70_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe98e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcce50_0 .net "dina", 11 0, L_0000018cb5fe98e0;  1 drivers
v0000018cb5fcb9b0_0 .net "douta", 11 0, v0000018cb5fcb870_0;  1 drivers
v0000018cb5fcd490_0 .net "ena", 0 0, L_0000018cb6042080;  1 drivers
v0000018cb5fcbff0_0 .var "ram_data", 11 0;
L_0000018cb5fe9a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcbb90_0 .net "regcea", 0 0, L_0000018cb5fe9a00;  1 drivers
v0000018cb5fcd5d0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcd670_0 .net "wea", 0 0, L_0000018cb5fe9928;  1 drivers
S_0000018cb5fc2ec0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fc1c00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fc2ec0
v0000018cb5fccd10_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v0000018cb5fccd10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0000018cb5fccd10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fccd10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0000018cb5fc3050 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fc1c00;
 .timescale -9 -12;
v0000018cb5fcb870_0 .var "douta_reg", 11 0;
S_0000018cb5fd2360 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fc1c00;
 .timescale -9 -12;
S_0000018cb5fd1a00 .scope module, "p8_mario" "xilinx_single_port_ram_read_first" 4 449, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fd0450 .param/str "INIT_FILE" 0 5 14, "data/red_square_pal.mem";
P_0000018cb5fd0488 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fd04c0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fd04f8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fce7f0 .array "BRAM", 0 255, 11 0;
v0000018cb5fce610_0 .net "addra", 7 0, L_0000018cb6042300;  1 drivers
v0000018cb5fce750_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9b20 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fce930_0 .net "dina", 11 0, L_0000018cb5fe9b20;  1 drivers
v0000018cb5fcf3d0_0 .net "douta", 11 0, v0000018cb5fced90_0;  1 drivers
v0000018cb5fcf1f0_0 .net "ena", 0 0, L_0000018cb6044060;  1 drivers
v0000018cb5fcdd50_0 .var "ram_data", 11 0;
L_0000018cb5fe9c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fce4d0_0 .net "regcea", 0 0, L_0000018cb5fe9c40;  1 drivers
v0000018cb5fce9d0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9b68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcdf30_0 .net "wea", 0 0, L_0000018cb5fe9b68;  1 drivers
S_0000018cb5fd2040 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fd1a00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fd2040
v0000018cb5fce390_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v0000018cb5fce390_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0000018cb5fce390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fce390_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0000018cb5fd21d0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fd1a00;
 .timescale -9 -12;
v0000018cb5fced90_0 .var "douta_reg", 11 0;
S_0000018cb5fd1b90 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fd1a00;
 .timescale -9 -12;
S_0000018cb5fd08d0 .scope module, "p9_luigi" "xilinx_single_port_ram_read_first" 4 485, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018cb5fcfeb0 .param/str "INIT_FILE" 0 5 14, "data/red_square_pal.mem";
P_0000018cb5fcfee8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fcff20 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fcff58 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018cb5fce570 .array "BRAM", 0 255, 11 0;
v0000018cb5fcee30_0 .net "addra", 7 0, L_0000018cb60423a0;  1 drivers
v0000018cb5fcebb0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe9d60 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fce6b0_0 .net "dina", 11 0, L_0000018cb5fe9d60;  1 drivers
v0000018cb5fce890_0 .net "douta", 11 0, v0000018cb5fce430_0;  1 drivers
v0000018cb5fcf290_0 .net "ena", 0 0, L_0000018cb6042ee0;  1 drivers
v0000018cb5fcea70_0 .var "ram_data", 11 0;
L_0000018cb5fe9e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fceb10_0 .net "regcea", 0 0, L_0000018cb5fe9e80;  1 drivers
v0000018cb5fcec50_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe9da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcecf0_0 .net "wea", 0 0, L_0000018cb5fe9da8;  1 drivers
S_0000018cb5fd0a60 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fd08d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fd0a60
v0000018cb5fceed0_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.p9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v0000018cb5fceed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0000018cb5fceed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fceed0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0000018cb5fd0bf0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fd08d0;
 .timescale -9 -12;
v0000018cb5fce430_0 .var "douta_reg", 11 0;
S_0000018cb5fd1550 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fd08d0;
 .timescale -9 -12;
S_0000018cb5fd1d20 .scope module, "sine" "xilinx_single_port_ram_read_first" 4 141, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000018cb5fcfdc0 .param/str "INIT_FILE" 0 5 14, "data/sin.mem";
P_0000018cb5fcfdf8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_0000018cb5fcfe30 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fcfe68 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v0000018cb5fcdfd0 .array "BRAM", 0 359, 10 0;
v0000018cb5fce070_0 .net "addra", 8 0, v0000018cb5fe4390_0;  alias, 1 drivers
v0000018cb5fce110_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe82a8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcde90_0 .net "dina", 10 0, L_0000018cb5fe82a8;  1 drivers
v0000018cb5fce1b0_0 .net "douta", 10 0, v0000018cb5fcf0b0_0;  alias, 1 drivers
L_0000018cb5fe8338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcf150_0 .net "ena", 0 0, L_0000018cb5fe8338;  1 drivers
v0000018cb5fce250_0 .var "ram_data", 10 0;
L_0000018cb5fe8380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fcf330_0 .net "regcea", 0 0, L_0000018cb5fe8380;  1 drivers
v0000018cb5fce2f0_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe82f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4ec0_0 .net "wea", 0 0, L_0000018cb5fe82f0;  1 drivers
S_0000018cb5fd0f10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fd1d20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fd0f10
v0000018cb5fcf010_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.sine.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v0000018cb5fcf010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v0000018cb5fcf010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fcf010_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_0000018cb5fd0d80 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fd1d20;
 .timescale -9 -12;
v0000018cb5fcf0b0_0 .var "douta_reg", 10 0;
S_0000018cb5fd1870 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fd1d20;
 .timescale -9 -12;
S_0000018cb5fd24f0 .scope module, "track" "xilinx_single_port_ram_read_first" 4 109, 5 10 0, S_0000018cb5fb6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 4 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 4 "douta";
P_0000018cb5fd0540 .param/str "INIT_FILE" 0 5 14, "data/track.mem";
P_0000018cb5fd0578 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018cb5fd05b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018cb5fd05e8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
v0000018cb5fd4d80 .array "BRAM", 0 255, 3 0;
v0000018cb5fd4a60_0 .net "addra", 7 0, L_0000018cb6041c20;  alias, 1 drivers
v0000018cb5fd42e0_0 .net "clka", 0 0, v0000018cb5fe3a30_0;  alias, 1 drivers
L_0000018cb5fe8068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd3980_0 .net "dina", 3 0, L_0000018cb5fe8068;  1 drivers
v0000018cb5fd38e0_0 .net "douta", 3 0, v0000018cb5fd3de0_0;  alias, 1 drivers
L_0000018cb5fe80f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd30c0_0 .net "ena", 0 0, L_0000018cb5fe80f8;  1 drivers
v0000018cb5fd4c40_0 .var "ram_data", 3 0;
L_0000018cb5fe8140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4880_0 .net "regcea", 0 0, L_0000018cb5fe8140;  1 drivers
v0000018cb5fd4b00_0 .net "rsta", 0 0, v0000018cb5fe4110_0;  alias, 1 drivers
L_0000018cb5fe80b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018cb5fd4380_0 .net "wea", 0 0, L_0000018cb5fe80b0;  1 drivers
S_0000018cb5fd16e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018cb5fd24f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018cb5fd16e0
v0000018cb5fd3b60_0 .var/i "depth", 31 0;
TD_racer_view_tb.uut.track.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_22.44 ;
    %load/vec4 v0000018cb5fd3b60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v0000018cb5fd3b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018cb5fd3b60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_22.44;
T_22.45 ;
    %end;
S_0000018cb5fd1eb0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018cb5fd24f0;
 .timescale -9 -12;
v0000018cb5fd3de0_0 .var "douta_reg", 3 0;
S_0000018cb5fd0740 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018cb5fd24f0;
 .timescale -9 -12;
    .scope S_0000018cb5fd0740;
T_23 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fd0540, v0000018cb5fd4d80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000018cb5fd1eb0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018cb5fd3de0_0, 0, 4;
    %end;
    .thread T_24, $init;
    .scope S_0000018cb5fd1eb0;
T_25 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fd4b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018cb5fd3de0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000018cb5fd4880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000018cb5fd4c40_0;
    %assign/vec4 v0000018cb5fd3de0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018cb5fd24f0;
T_26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018cb5fd4c40_0, 0, 4;
    %end;
    .thread T_26, $init;
    .scope S_0000018cb5fd24f0;
T_27 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fd30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000018cb5fd4380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000018cb5fd3980_0;
    %load/vec4 v0000018cb5fd4a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fd4d80, 0, 4;
T_27.2 ;
    %load/vec4 v0000018cb5fd4a60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fd4d80, 4;
    %assign/vec4 v0000018cb5fd4c40_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000018cb5fb7620;
T_28 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5e5b3d0, v0000018cb5f59d50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0000018cb5fb7490;
T_29 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018cb5f586d0_0, 0, 11;
    %end;
    .thread T_29, $init;
    .scope S_0000018cb5fb7490;
T_30 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f58ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018cb5f586d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000018cb5f593f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000018cb5f58db0_0;
    %assign/vec4 v0000018cb5f586d0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000018cb5fb7170;
T_31 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018cb5f58db0_0, 0, 11;
    %end;
    .thread T_31, $init;
    .scope S_0000018cb5fb7170;
T_32 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f58c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000018cb5f59490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000018cb5f59e90_0;
    %load/vec4 v0000018cb5f59c10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5f59d50, 0, 4;
T_32.2 ;
    %load/vec4 v0000018cb5f59c10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5f59d50, 4;
    %assign/vec4 v0000018cb5f58db0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000018cb5fd1870;
T_33 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fcfdc0, v0000018cb5fcdfd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000018cb5fd0d80;
T_34 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018cb5fcf0b0_0, 0, 11;
    %end;
    .thread T_34, $init;
    .scope S_0000018cb5fd0d80;
T_35 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fce2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018cb5fcf0b0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000018cb5fcf330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000018cb5fce250_0;
    %assign/vec4 v0000018cb5fcf0b0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000018cb5fd1d20;
T_36 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018cb5fce250_0, 0, 11;
    %end;
    .thread T_36, $init;
    .scope S_0000018cb5fd1d20;
T_37 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcf150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000018cb5fd4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000018cb5fcde90_0;
    %load/vec4 v0000018cb5fce070_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fcdfd0, 0, 4;
T_37.2 ;
    %load/vec4 v0000018cb5fce070_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fcdfd0, 4;
    %assign/vec4 v0000018cb5fce250_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000018cb5fb7990;
T_38 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5e89110, v0000018cb5f59fd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000018cb5fb7b20;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f58e50_0, 0, 8;
    %end;
    .thread T_39, $init;
    .scope S_0000018cb5fb7b20;
T_40 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f59670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5f58e50_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000018cb5f5a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000018cb5f595d0_0;
    %assign/vec4 v0000018cb5f58e50_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000018cb5fb77b0;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f595d0_0, 0, 8;
    %end;
    .thread T_41, $init;
    .scope S_0000018cb5fb77b0;
T_42 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f5a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000018cb5f5a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0000018cb5f59a30_0;
    %load/vec4 v0000018cb5f592b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5f59fd0, 0, 4;
T_42.2 ;
    %load/vec4 v0000018cb5f592b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5f59fd0, 4;
    %assign/vec4 v0000018cb5f595d0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000018cb5fbd0f0;
T_43 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fc1110, v0000018cb5fc0690, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0000018cb5fbed10;
T_44 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fbfb50_0, 0, 12;
    %end;
    .thread T_44, $init;
    .scope S_0000018cb5fbed10;
T_45 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbfa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fbfb50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000018cb5fbfdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0000018cb5fbfd30_0;
    %assign/vec4 v0000018cb5fbfb50_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000018cb5fbcf60;
T_46 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fbfd30_0, 0, 12;
    %end;
    .thread T_46, $init;
    .scope S_0000018cb5fbcf60;
T_47 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fc0af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0000018cb5fc0730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000018cb5fc0cd0_0;
    %load/vec4 v0000018cb5fbf970_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fc0690, 0, 4;
T_47.2 ;
    %load/vec4 v0000018cb5fbf970_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fc0690, 4;
    %assign/vec4 v0000018cb5fbfd30_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000018cb5fb82f0;
T_48 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5f5a780, v0000018cb5f444e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0000018cb5fb7cb0;
T_49 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f44da0_0, 0, 8;
    %end;
    .thread T_49, $init;
    .scope S_0000018cb5fb7cb0;
T_50 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f45840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5f44da0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000018cb5f457a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000018cb5f44f80_0;
    %assign/vec4 v0000018cb5f44da0_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000018cb5fb7e40;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f44f80_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_0000018cb5fb7e40;
T_52 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f44580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0000018cb5f458e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000018cb5f44e40_0;
    %load/vec4 v0000018cb5f45e80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5f444e0, 0, 4;
T_52.2 ;
    %load/vec4 v0000018cb5f45e80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5f444e0, 4;
    %assign/vec4 v0000018cb5f44f80_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000018cb5fbda50;
T_53 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fc1200, v0000018cb5fc0d70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000018cb5fbd8c0;
T_54 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fbf330_0, 0, 12;
    %end;
    .thread T_54, $init;
    .scope S_0000018cb5fbd8c0;
T_55 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbf830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fbf330_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000018cb5fc07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000018cb5fbf6f0_0;
    %assign/vec4 v0000018cb5fbf330_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000018cb5fbd410;
T_56 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fbf6f0_0, 0, 12;
    %end;
    .thread T_56, $init;
    .scope S_0000018cb5fbd410;
T_57 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbf3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0000018cb5fbf5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000018cb5fc0e10_0;
    %load/vec4 v0000018cb5fbf290_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fc0d70, 0, 4;
T_57.2 ;
    %load/vec4 v0000018cb5fbf290_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fc0d70, 4;
    %assign/vec4 v0000018cb5fbf6f0_0, 0;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000018cb5fb9580;
T_58 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fb8950, v0000018cb5f041d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000018cb5fb87a0;
T_59 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f05210_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0000018cb5fb87a0;
T_60 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f05990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5f05210_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000018cb5f05710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0000018cb5f05530_0;
    %assign/vec4 v0000018cb5f05210_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000018cb5fb7fd0;
T_61 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f05530_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_0000018cb5fb7fd0;
T_62 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f05350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0000018cb5f03c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0000018cb5f04450_0;
    %load/vec4 v0000018cb5f05850_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5f041d0, 0, 4;
T_62.2 ;
    %load/vec4 v0000018cb5f05850_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5f041d0, 4;
    %assign/vec4 v0000018cb5f05530_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000018cb5fc20b0;
T_63 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fc12f0, v0000018cb5fc00f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_63;
    .scope S_0000018cb5fbe540;
T_64 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fc0050_0, 0, 12;
    %end;
    .thread T_64, $init;
    .scope S_0000018cb5fbe540;
T_65 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fc05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fc0050_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000018cb5fc0550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0000018cb5fc04b0_0;
    %assign/vec4 v0000018cb5fc0050_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000018cb5fbdf00;
T_66 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fc04b0_0, 0, 12;
    %end;
    .thread T_66, $init;
    .scope S_0000018cb5fbdf00;
T_67 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fc0410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0000018cb5fc0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0000018cb5fc0190_0;
    %load/vec4 v0000018cb5fbf150_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fc00f0, 0, 4;
T_67.2 ;
    %load/vec4 v0000018cb5fbf150_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fc00f0, 4;
    %assign/vec4 v0000018cb5fc04b0_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0000018cb5fb9a30;
T_68 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbaa50, v0000018cb5f22520, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_68;
    .scope S_0000018cb5fb98a0;
T_69 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f22d40_0, 0, 8;
    %end;
    .thread T_69, $init;
    .scope S_0000018cb5fb98a0;
T_70 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f239c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5f22d40_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000018cb5f23740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0000018cb5f23560_0;
    %assign/vec4 v0000018cb5f22d40_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000018cb5fb9bc0;
T_71 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f23560_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_0000018cb5fb9bc0;
T_72 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f22980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0000018cb5f21f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0000018cb5f228e0_0;
    %load/vec4 v0000018cb5f23100_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5f22520, 0, 4;
T_72.2 ;
    %load/vec4 v0000018cb5f23100_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5f22520, 4;
    %assign/vec4 v0000018cb5f23560_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000018cb5fc1f20;
T_73 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fc33f0, v0000018cb5fcbcd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_73;
    .scope S_0000018cb5fc15c0;
T_74 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcc090_0, 0, 12;
    %end;
    .thread T_74, $init;
    .scope S_0000018cb5fc15c0;
T_75 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fccbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fcc090_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000018cb5fcd530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0000018cb5fccef0_0;
    %assign/vec4 v0000018cb5fcc090_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000018cb5fc26f0;
T_76 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fccef0_0, 0, 12;
    %end;
    .thread T_76, $init;
    .scope S_0000018cb5fc26f0;
T_77 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0000018cb5fcbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0000018cb5fcc1d0_0;
    %load/vec4 v0000018cb5fcd7b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fcbcd0, 0, 4;
T_77.2 ;
    %load/vec4 v0000018cb5fcd7b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fcbcd0, 4;
    %assign/vec4 v0000018cb5fccef0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000018cb5fb9710;
T_78 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbab40, v0000018cb5f306f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_78;
    .scope S_0000018cb5fba840;
T_79 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f2ecb0_0, 0, 8;
    %end;
    .thread T_79, $init;
    .scope S_0000018cb5fba840;
T_80 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f2f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5f2ecb0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000018cb5f2fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0000018cb5f2f4d0_0;
    %assign/vec4 v0000018cb5f2ecb0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000018cb5fb9260;
T_81 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5f2f4d0_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_0000018cb5fb9260;
T_82 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5f30510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0000018cb5ef0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0000018cb5f30330_0;
    %load/vec4 v0000018cb5f30290_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5f306f0, 0, 4;
T_82.2 ;
    %load/vec4 v0000018cb5f30290_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5f306f0, 4;
    %assign/vec4 v0000018cb5f2f4d0_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000018cb5fc23d0;
T_83 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fcf500, v0000018cb5fcc6d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_83;
    .scope S_0000018cb5fc2560;
T_84 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcd850_0, 0, 12;
    %end;
    .thread T_84, $init;
    .scope S_0000018cb5fc2560;
T_85 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcd990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fcd850_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000018cb5fcb550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0000018cb5fcc310_0;
    %assign/vec4 v0000018cb5fcd850_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0000018cb5fc31e0;
T_86 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcc310_0, 0, 12;
    %end;
    .thread T_86, $init;
    .scope S_0000018cb5fc31e0;
T_87 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcdcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0000018cb5fcc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0000018cb5fcd8f0_0;
    %load/vec4 v0000018cb5fccf90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fcc6d0, 0, 4;
T_87.2 ;
    %load/vec4 v0000018cb5fccf90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fcc6d0, 4;
    %assign/vec4 v0000018cb5fcc310_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000018cb5fb8a90;
T_88 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbac30, v0000018cb5ef0fd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_88;
    .scope S_0000018cb5fba200;
T_89 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5ef1610_0, 0, 8;
    %end;
    .thread T_89, $init;
    .scope S_0000018cb5fba200;
T_90 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5ef1610_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000018cb5fbbdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0000018cb5fbc2b0_0;
    %assign/vec4 v0000018cb5ef1610_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000018cb5fb9d50;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbc2b0_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_0000018cb5fb9d50;
T_92 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbc8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0000018cb5fbc350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0000018cb5fbb450_0;
    %load/vec4 v0000018cb5ef1250_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5ef0fd0, 0, 4;
T_92.2 ;
    %load/vec4 v0000018cb5ef1250_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5ef0fd0, 4;
    %assign/vec4 v0000018cb5fbc2b0_0, 0;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0000018cb5fc2ba0;
T_93 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fcf5f0, v0000018cb5fcc4f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_93;
    .scope S_0000018cb5fc1d90;
T_94 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcca90_0, 0, 12;
    %end;
    .thread T_94, $init;
    .scope S_0000018cb5fc1d90;
T_95 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fcca90_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0000018cb5fcc9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0000018cb5fcd2b0_0;
    %assign/vec4 v0000018cb5fcca90_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0000018cb5fc1750;
T_96 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcd2b0_0, 0, 12;
    %end;
    .thread T_96, $init;
    .scope S_0000018cb5fc1750;
T_97 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcd170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0000018cb5fcd210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0000018cb5fcc630_0;
    %load/vec4 v0000018cb5fcc590_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fcc4f0, 0, 4;
T_97.2 ;
    %load/vec4 v0000018cb5fcc590_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fcc4f0, 4;
    %assign/vec4 v0000018cb5fcd2b0_0, 0;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0000018cb5fb8db0;
T_98 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbcd30, v0000018cb5fbc210, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_98;
    .scope S_0000018cb5fba6b0;
T_99 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbbd10_0, 0, 8;
    %end;
    .thread T_99, $init;
    .scope S_0000018cb5fba6b0;
T_100 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbbe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5fbbd10_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0000018cb5fbb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0000018cb5fbb810_0;
    %assign/vec4 v0000018cb5fbbd10_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000018cb5fba520;
T_101 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbb810_0, 0, 8;
    %end;
    .thread T_101, $init;
    .scope S_0000018cb5fba520;
T_102 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0000018cb5fbb3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0000018cb5fbbb30_0;
    %load/vec4 v0000018cb5fbb6d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fbc210, 0, 4;
T_102.2 ;
    %load/vec4 v0000018cb5fbb6d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fbc210, 4;
    %assign/vec4 v0000018cb5fbb810_0, 0;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0000018cb5fc2d30;
T_103 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fd0180, v0000018cb5fcb910, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_103;
    .scope S_0000018cb5fc18e0;
T_104 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcc770_0, 0, 12;
    %end;
    .thread T_104, $init;
    .scope S_0000018cb5fc18e0;
T_105 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fcc770_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0000018cb5fcb690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0000018cb5fcc810_0;
    %assign/vec4 v0000018cb5fcc770_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0000018cb5fc2880;
T_106 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcc810_0, 0, 12;
    %end;
    .thread T_106, $init;
    .scope S_0000018cb5fc2880;
T_107 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcb5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v0000018cb5fcc8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0000018cb5fcd3f0_0;
    %load/vec4 v0000018cb5fcdad0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fcb910, 0, 4;
T_107.2 ;
    %load/vec4 v0000018cb5fcdad0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fcb910, 4;
    %assign/vec4 v0000018cb5fcc810_0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0000018cb5fbe3b0;
T_108 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbce20, v0000018cb5fbc990, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_108;
    .scope S_0000018cb5fb93f0;
T_109 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbb090_0, 0, 8;
    %end;
    .thread T_109, $init;
    .scope S_0000018cb5fb93f0;
T_110 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbb130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5fbb090_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0000018cb5fbba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0000018cb5fbb9f0_0;
    %assign/vec4 v0000018cb5fbb090_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0000018cb5fb8f40;
T_111 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbb9f0_0, 0, 8;
    %end;
    .thread T_111, $init;
    .scope S_0000018cb5fb8f40;
T_112 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0000018cb5fbc490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0000018cb5fbcc10_0;
    %load/vec4 v0000018cb5fbc850_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fbc990, 0, 4;
T_112.2 ;
    %load/vec4 v0000018cb5fbc850_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fbc990, 4;
    %assign/vec4 v0000018cb5fbb9f0_0, 0;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0000018cb5fd2360;
T_113 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fd0360, v0000018cb5fcc950, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_113;
    .scope S_0000018cb5fc3050;
T_114 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcb870_0, 0, 12;
    %end;
    .thread T_114, $init;
    .scope S_0000018cb5fc3050;
T_115 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcd5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fcb870_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0000018cb5fcbb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0000018cb5fcbff0_0;
    %assign/vec4 v0000018cb5fcb870_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0000018cb5fc1c00;
T_116 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcbff0_0, 0, 12;
    %end;
    .thread T_116, $init;
    .scope S_0000018cb5fc1c00;
T_117 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcd490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0000018cb5fcd670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0000018cb5fcce50_0;
    %load/vec4 v0000018cb5fcdc10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fcc950, 0, 4;
T_117.2 ;
    %load/vec4 v0000018cb5fcdc10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fcc950, 4;
    %assign/vec4 v0000018cb5fcbff0_0, 0;
T_117.0 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0000018cb5fbdbe0;
T_118 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbef20, v0000018cb5fbbf90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_118;
    .scope S_0000018cb5fbe860;
T_119 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbbc70_0, 0, 8;
    %end;
    .thread T_119, $init;
    .scope S_0000018cb5fbe860;
T_120 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbc170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5fbbc70_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0000018cb5fbaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0000018cb5fbaff0_0;
    %assign/vec4 v0000018cb5fbbc70_0, 0;
T_120.2 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0000018cb5fbe090;
T_121 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbaff0_0, 0, 8;
    %end;
    .thread T_121, $init;
    .scope S_0000018cb5fbe090;
T_122 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %load/vec4 v0000018cb5fbad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0000018cb5fbc3f0_0;
    %load/vec4 v0000018cb5fbc030_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fbbf90, 0, 4;
T_122.2 ;
    %load/vec4 v0000018cb5fbc030_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fbbf90, 4;
    %assign/vec4 v0000018cb5fbaff0_0, 0;
T_122.0 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0000018cb5fd1b90;
T_123 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fd0450, v0000018cb5fce7f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_123;
    .scope S_0000018cb5fd21d0;
T_124 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fced90_0, 0, 12;
    %end;
    .thread T_124, $init;
    .scope S_0000018cb5fd21d0;
T_125 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fce9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fced90_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0000018cb5fce4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0000018cb5fcdd50_0;
    %assign/vec4 v0000018cb5fced90_0, 0;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0000018cb5fd1a00;
T_126 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcdd50_0, 0, 12;
    %end;
    .thread T_126, $init;
    .scope S_0000018cb5fd1a00;
T_127 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %load/vec4 v0000018cb5fcdf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v0000018cb5fce930_0;
    %load/vec4 v0000018cb5fce610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fce7f0, 0, 4;
T_127.2 ;
    %load/vec4 v0000018cb5fce610_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fce7f0, 4;
    %assign/vec4 v0000018cb5fcdd50_0, 0;
T_127.0 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0000018cb5fbdd70;
T_128 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fbf010, v0000018cb5fbc710, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_128;
    .scope S_0000018cb5fbeb80;
T_129 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fbc670_0, 0, 8;
    %end;
    .thread T_129, $init;
    .scope S_0000018cb5fbeb80;
T_130 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbf790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018cb5fbc670_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0000018cb5fbf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0000018cb5fc0b90_0;
    %assign/vec4 v0000018cb5fbc670_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0000018cb5fbe9f0;
T_131 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018cb5fc0b90_0, 0, 8;
    %end;
    .thread T_131, $init;
    .scope S_0000018cb5fbe9f0;
T_132 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fbfe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %load/vec4 v0000018cb5fbfc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %load/vec4 v0000018cb5fc02d0_0;
    %load/vec4 v0000018cb5fbf8d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fbc710, 0, 4;
T_132.2 ;
    %load/vec4 v0000018cb5fbf8d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fbc710, 4;
    %assign/vec4 v0000018cb5fc0b90_0, 0;
T_132.0 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0000018cb5fd1550;
T_133 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018cb5fcfeb0, v0000018cb5fce570, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_133;
    .scope S_0000018cb5fd0bf0;
T_134 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fce430_0, 0, 12;
    %end;
    .thread T_134, $init;
    .scope S_0000018cb5fd0bf0;
T_135 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018cb5fce430_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0000018cb5fceb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0000018cb5fcea70_0;
    %assign/vec4 v0000018cb5fce430_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0000018cb5fd08d0;
T_136 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018cb5fcea70_0, 0, 12;
    %end;
    .thread T_136, $init;
    .scope S_0000018cb5fd08d0;
T_137 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fcf290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0000018cb5fcecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0000018cb5fce6b0_0;
    %load/vec4 v0000018cb5fcee30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018cb5fce570, 0, 4;
T_137.2 ;
    %load/vec4 v0000018cb5fcee30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018cb5fce570, 4;
    %assign/vec4 v0000018cb5fcea70_0, 0;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0000018cb5fb6e50;
T_138 ;
    %pushi/real 1686110208, 4073; load=201.000
    %store/real v0000018cb5fe5830_0;
    %end;
    .thread T_138, $init;
    .scope S_0000018cb5fb6e50;
T_139 ;
    %wait E_0000018cb5f17390;
    %load/vec4 v0000018cb5fe4430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4070_0, 4, 5;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0000018cb5fe5650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4070_0, 4, 5;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0000018cb5fe5290_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4070_0, 4, 5;
T_139.3 ;
T_139.1 ;
    %load/vec4 v0000018cb5fe4430_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe5790_0, 4, 5;
    %load/vec4 v0000018cb5fe5790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe5790_0, 4, 5;
    %load/vec4 v0000018cb5fe5ab0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4a70_0, 4, 5;
    %load/vec4 v0000018cb5fe4a70_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4a70_0, 4, 5;
    %load/vec4 v0000018cb5fe5650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4c50_0, 4, 5;
    %load/vec4 v0000018cb5fe4c50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe4c50_0, 4, 5;
    %load/vec4 v0000018cb5fe5dd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe51f0_0, 4, 5;
    %load/vec4 v0000018cb5fe51f0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe51f0_0, 4, 5;
    %load/vec4 v0000018cb5fe5e70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe3fd0_0, 4, 5;
    %load/vec4 v0000018cb5fe3fd0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe3fd0_0, 4, 5;
    %load/vec4 v0000018cb5fe4610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe3c10_0, 4, 5;
    %load/vec4 v0000018cb5fe3c10_0;
    %parti/s 22, 0, 2;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe3c10_0, 4, 5;
    %load/vec4 v0000018cb5fe38f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe55b0_0, 4, 5;
    %load/vec4 v0000018cb5fe55b0_0;
    %parti/s 22, 0, 2;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018cb5fe55b0_0, 4, 5;
    %fork t_1, S_0000018cb5fb6fe0;
    %jmp t_0;
    .scope S_0000018cb5fb6fe0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018cb5f58810_0, 0, 32;
T_139.4 ;
    %load/vec4 v0000018cb5f58810_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_139.5, 5;
    %load/vec4 v0000018cb5fe4070_0;
    %load/vec4 v0000018cb5f58810_0;
    %subi 1, 0, 32;
    %pad/s 34;
    %muli 4, 0, 34;
    %part/s 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000018cb5f58810_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000018cb5fe4070_0, 4, 5;
    %load/vec4 v0000018cb5f58810_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018cb5f58810_0, 0, 32;
    %jmp T_139.4;
T_139.5 ;
    %end;
    .scope S_0000018cb5fb6e50;
t_0 %join;
    %jmp T_139;
    .thread T_139;
    .scope S_0000018cb5e88f80;
T_140 ;
    %delay 10000, 0;
    %load/vec4 v0000018cb5fe3a30_0;
    %nor/r;
    %store/vec4 v0000018cb5fe3a30_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0000018cb5e88f80;
T_141 ;
    %vpi_call/w 3 36 "$dumpfile", "racer_view.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018cb5e88f80 {0 0 0};
    %vpi_call/w 3 38 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cb5fe3a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cb5fe4110_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cb5fe4110_0, 0, 1;
    %pushi/vec4 192, 0, 11;
    %store/vec4 v0000018cb5fe3f30_0, 0, 11;
    %pushi/vec4 192, 0, 11;
    %store/vec4 v0000018cb5fe4ed0_0, 0, 11;
    %pushi/vec4 224, 0, 11;
    %store/vec4 v0000018cb5fe3df0_0, 0, 11;
    %pushi/vec4 224, 0, 11;
    %store/vec4 v0000018cb5fe5010_0, 0, 11;
    %pushi/vec4 90, 0, 9;
    %store/vec4 v0000018cb5fe4390_0, 0, 9;
    %pushi/real 1686110208, 4073; load=201.000
    %store/real v0000018cb5fe4930_0;
    %delay 20000, 0;
    %load/real v0000018cb5fe4930_0;
    %pushi/vec4 64, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %pushi/vec4 90, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 180, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 3 51 "$sin", W<0,r> {0 1 0};
    %pushi/vec4 512, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call/w 3 51 "$display", W<0,r> {0 1 0};
    %fork t_3, S_0000018cb5e5b0b0;
    %jmp t_2;
    .scope S_0000018cb5e5b0b0;
t_3 ;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000018cb5f58bd0_0, 0, 32;
T_141.0 ;
    %load/vec4 v0000018cb5f58bd0_0;
    %cmpi/s 320, 0, 32;
    %jmp/0xz T_141.1, 5;
    %fork t_5, S_0000018cb5e5b240;
    %jmp t_4;
    .scope S_0000018cb5e5b240;
t_5 ;
    %pushi/vec4 640, 0, 32;
    %store/vec4 v0000018cb5f5a390_0, 0, 32;
T_141.2 ;
    %load/vec4 v0000018cb5f5a390_0;
    %cmpi/s 896, 0, 32;
    %jmp/0xz T_141.3, 5;
    %load/vec4 v0000018cb5f5a390_0;
    %pad/s 11;
    %store/vec4 v0000018cb5fe47f0_0, 0, 11;
    %load/vec4 v0000018cb5f58bd0_0;
    %pad/s 10;
    %store/vec4 v0000018cb5fe4890_0, 0, 10;
    %delay 20000, 0;
    %load/vec4 v0000018cb5f5a390_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018cb5f5a390_0, 0, 32;
    %jmp T_141.2;
T_141.3 ;
    %end;
    .scope S_0000018cb5e5b0b0;
t_4 %join;
    %load/vec4 v0000018cb5f58bd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018cb5f58bd0_0, 0, 32;
    %jmp T_141.0;
T_141.1 ;
    %end;
    .scope S_0000018cb5e88f80;
t_2 %join;
    %delay 10000000, 0;
    %vpi_call/w 3 64 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .thread T_141;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/racer_view_tb.sv";
    "src/racer_view.sv";
    "src/xilinx_single_port_ram_read_first.v";
