#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c605470 .scope module, "ShiftRegisterTB" "ShiftRegisterTB" 2 31;
 .timescale 0 0;
v0x600000bd4480_0 .var "clk", 0 0;
v0x600000bd4510_0 .var "direction", 0 0;
v0x600000bd45a0_0 .var "in", 0 0;
v0x600000bd4630_0 .net "out", 3 0, L_0x6000012d4c40;  1 drivers
v0x600000bd46c0_0 .var "reset", 0 0;
S_0x14c6055e0 .scope module, "sr" "ShiftRegister" 2 35, 2 2 0, S_0x14c605470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 4 "out";
L_0x6000012d4c40 .functor BUFZ 4, v0x600000bd4360_0, C4<0000>, C4<0000>, C4<0000>;
v0x600000bd4120_0 .net "clk", 0 0, v0x600000bd4480_0;  1 drivers
v0x600000bd41b0_0 .net "direction", 0 0, v0x600000bd4510_0;  1 drivers
v0x600000bd4240_0 .net "in", 0 0, v0x600000bd45a0_0;  1 drivers
v0x600000bd42d0_0 .net "out", 3 0, L_0x6000012d4c40;  alias, 1 drivers
v0x600000bd4360_0 .var "register", 3 0;
v0x600000bd43f0_0 .net "reset", 0 0, v0x600000bd46c0_0;  1 drivers
E_0x600002cd5840 .event posedge, v0x600000bd43f0_0, v0x600000bd4120_0;
    .scope S_0x14c6055e0;
T_0 ;
    %wait E_0x600002cd5840;
    %load/vec4 v0x600000bd43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000bd4360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000bd41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600000bd4360_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x600000bd4240_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000bd4360_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600000bd4240_0;
    %load/vec4 v0x600000bd4360_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000bd4360_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14c605470;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd4480_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x600000bd4480_0;
    %inv;
    %store/vec4 v0x600000bd4480_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x14c605470;
T_2 ;
    %vpi_call 2 49 "$dumpfile", "ShiftRegister.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bd46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd4510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd4510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bd4510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bd45a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ShiftRegister.v";
