

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff30d65d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff30d65d10..

GPGPU-Sim PTX: cudaLaunch for 0x0x40542b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvmuPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvmuPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvmuPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvmuPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvmuPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmuPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvmuPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6c10 (lbm.2.sm_70.ptx:4415) @%p1 bra BB10_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71a8 (lbm.2.sm_70.ptx:4600) cvta.to.global.u64 %rd44, %rd1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6c18 (lbm.2.sm_70.ptx:4416) bra.uni BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c70 (lbm.2.sm_70.ptx:4431) add.f32 %f58, %f238, %f236;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6c68 (lbm.2.sm_70.ptx:4428) bra.uni BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71a8 (lbm.2.sm_70.ptx:4600) cvta.to.global.u64 %rd44, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvmuPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmuPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvmuPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmuPfS_'
kernel_name = _Z32performStreamCollide_kernel_nvmuPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 673748
gpu_sim_insn = 76951100
gpu_ipc =     114.2135
gpu_tot_sim_cycle = 673748
gpu_tot_sim_insn = 76951100
gpu_tot_ipc =     114.2135
gpu_tot_issued_cta = 1960
gpu_occupancy = 72.2392% 
gpu_tot_occupancy = 72.2392% 
max_total_param_size = 0
gpu_stall_dramfull = 26897953
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.3415
partiton_level_parallism_total  =      14.3415
partiton_level_parallism_util =      14.5711
partiton_level_parallism_util_total  =      14.5711
L2_BW  =     518.3849 GB/Sec
L2_BW_total  =     518.3849 GB/Sec
gpu_total_sim_rate=24774
############## bottleneck_stats #############
cycles: core 673748, icnt 673748, l2 673748, dram 505906
gpu_ipc	114.213
gpu_tot_issued_cta = 1960, average cycles = 344
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 583399 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 481259 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.012	80
L1D data util	0.084	80	0.089	17
L1D tag util	0.067	80	0.080	65
L2 data util	0.074	64	0.077	49
L2 tag util	0.040	64	0.044	60
n_l2_access	 1714258
icnt s2m util	0.000	0	0.000	60	flits per packet: -nan
icnt m2s util	0.000	0	0.000	60	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.106	32	0.110	2

latency_l2_hit:	1525105992, num_l2_reqs:	407990
L2 hit latency:	3738
latency_dram:	749530219, num_dram_reqs:	1247804
DRAM latency:	4042

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.750
TB slot    	0.375
L1I tag util	0.025	80	0.026	17

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.015	80	0.016	17
sp pipe util	0.008	80	0.008	17
sfu pipe util	0.000	80	0.000	17
ldst mem cycle	0.159	80	0.164	22

smem port	0.000	0

n_reg_bank	16
reg port	0.006	16	0.007	12
L1D tag util	0.067	80	0.080	65
L1D fill util	0.011	80	0.012	17
n_l1d_mshr	4096
L1D mshr util	0.011	80
n_l1d_missq	16
L1D missq util	0.078	80
L1D hit rate	0.000
L1D miss rate	0.310
L1D rsfail rate	0.690
L2 tag util	0.040	64	0.044	60
L2 fill util	0.014	64	0.014	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.061	64	0.066	1
L2 missq util	0.001	64	0.001	49
L2 hit rate	0.238
L2 miss rate	0.728
L2 rsfail rate	0.034

dram activity	0.292	32	0.325	30

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 18774880, load_transaction_bytes 18774880, icnt_m2s_bytes 0
n_gmem_load_insns 156456, n_gmem_load_accesses 586715
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.227

run 0.001, fetch 0.001, sync 0.760, control 0.000, data 0.094, struct 0.144
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13747, Miss = 13747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27177
	L1D_cache_core[1]: Access = 14054, Miss = 14054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33210
	L1D_cache_core[2]: Access = 14033, Miss = 14033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27929
	L1D_cache_core[3]: Access = 13951, Miss = 13951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27835
	L1D_cache_core[4]: Access = 13975, Miss = 13975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27551
	L1D_cache_core[5]: Access = 14291, Miss = 14291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34995
	L1D_cache_core[6]: Access = 13982, Miss = 13982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28732
	L1D_cache_core[7]: Access = 13881, Miss = 13881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20925
	L1D_cache_core[8]: Access = 13948, Miss = 13948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32313
	L1D_cache_core[9]: Access = 13944, Miss = 13944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30095
	L1D_cache_core[10]: Access = 14304, Miss = 14304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29949
	L1D_cache_core[11]: Access = 14003, Miss = 14003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32852
	L1D_cache_core[12]: Access = 13968, Miss = 13968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29169
	L1D_cache_core[13]: Access = 14281, Miss = 14281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35708
	L1D_cache_core[14]: Access = 13843, Miss = 13843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32582
	L1D_cache_core[15]: Access = 13966, Miss = 13966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31085
	L1D_cache_core[16]: Access = 13983, Miss = 13983, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28453
	L1D_cache_core[17]: Access = 15074, Miss = 15074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32479
	L1D_cache_core[18]: Access = 13924, Miss = 13924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29765
	L1D_cache_core[19]: Access = 13896, Miss = 13896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30754
	L1D_cache_core[20]: Access = 14681, Miss = 14681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34605
	L1D_cache_core[21]: Access = 13848, Miss = 13848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32794
	L1D_cache_core[22]: Access = 14784, Miss = 14784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34588
	L1D_cache_core[23]: Access = 14304, Miss = 14304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35679
	L1D_cache_core[24]: Access = 13946, Miss = 13946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33197
	L1D_cache_core[25]: Access = 14636, Miss = 14636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36654
	L1D_cache_core[26]: Access = 13778, Miss = 13778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31574
	L1D_cache_core[27]: Access = 13805, Miss = 13805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31653
	L1D_cache_core[28]: Access = 13914, Miss = 13914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31988
	L1D_cache_core[29]: Access = 14088, Miss = 14088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35044
	L1D_cache_core[30]: Access = 13802, Miss = 13802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31088
	L1D_cache_core[31]: Access = 14321, Miss = 14321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33457
	L1D_cache_core[32]: Access = 13929, Miss = 13929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25783
	L1D_cache_core[33]: Access = 13928, Miss = 13928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33219
	L1D_cache_core[34]: Access = 14226, Miss = 14226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32949
	L1D_cache_core[35]: Access = 14378, Miss = 14378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37433
	L1D_cache_core[36]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29613
	L1D_cache_core[37]: Access = 13956, Miss = 13956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34178
	L1D_cache_core[38]: Access = 14625, Miss = 14625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30164
	L1D_cache_core[39]: Access = 13923, Miss = 13923, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31188
	L1D_cache_core[40]: Access = 13768, Miss = 13768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29157
	L1D_cache_core[41]: Access = 14663, Miss = 14663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30896
	L1D_cache_core[42]: Access = 13829, Miss = 13829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31826
	L1D_cache_core[43]: Access = 14364, Miss = 14364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30075
	L1D_cache_core[44]: Access = 14276, Miss = 14276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31557
	L1D_cache_core[45]: Access = 14019, Miss = 14019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30252
	L1D_cache_core[46]: Access = 13938, Miss = 13938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34703
	L1D_cache_core[47]: Access = 13934, Miss = 13934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30331
	L1D_cache_core[48]: Access = 13804, Miss = 13804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29144
	L1D_cache_core[49]: Access = 14003, Miss = 14003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31873
	L1D_cache_core[50]: Access = 14391, Miss = 14391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33736
	L1D_cache_core[51]: Access = 13981, Miss = 13981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29584
	L1D_cache_core[52]: Access = 14114, Miss = 14114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24482
	L1D_cache_core[53]: Access = 14351, Miss = 14351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34159
	L1D_cache_core[54]: Access = 14680, Miss = 14680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35637
	L1D_cache_core[55]: Access = 13887, Miss = 13887, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31764
	L1D_cache_core[56]: Access = 13826, Miss = 13826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37101
	L1D_cache_core[57]: Access = 13985, Miss = 13985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29216
	L1D_cache_core[58]: Access = 14025, Miss = 14025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26646
	L1D_cache_core[59]: Access = 13853, Miss = 13853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29415
	L1D_cache_core[60]: Access = 13832, Miss = 13832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32268
	L1D_cache_core[61]: Access = 13971, Miss = 13971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29413
	L1D_cache_core[62]: Access = 13624, Miss = 13624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25813
	L1D_cache_core[63]: Access = 13769, Miss = 13769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32191
	L1D_cache_core[64]: Access = 13704, Miss = 13704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30742
	L1D_cache_core[65]: Access = 14624, Miss = 14624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39577
	L1D_cache_core[66]: Access = 13940, Miss = 13940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29397
	L1D_cache_core[67]: Access = 14334, Miss = 14334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25904
	L1D_cache_core[68]: Access = 13985, Miss = 13985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28876
	L1D_cache_core[69]: Access = 14337, Miss = 14337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30205
	L1D_cache_core[70]: Access = 13915, Miss = 13915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33732
	L1D_cache_core[71]: Access = 13812, Miss = 13812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36896
	L1D_cache_core[72]: Access = 14214, Miss = 14214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32577
	L1D_cache_core[73]: Access = 13970, Miss = 13970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28262
	L1D_cache_core[74]: Access = 14226, Miss = 14226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30855
	L1D_cache_core[75]: Access = 13802, Miss = 13802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29102
	L1D_cache_core[76]: Access = 13685, Miss = 13685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30686
	L1D_cache_core[77]: Access = 14587, Miss = 14587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32599
	L1D_cache_core[78]: Access = 13831, Miss = 13831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29194
	L1D_cache_core[79]: Access = 13850, Miss = 13850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32869
	L1D_total_cache_accesses = 1125939
	L1D_total_cache_misses = 1125939
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2503118
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1790383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 539339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 712735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 586600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 539339

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1790383
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 712735
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
416, 416, 426, 426, 582, 563, 581, 594, 741, 721, 742, 762, 557, 556, 582, 594, 717, 712, 723, 743, 687, 679, 691, 725, 539, 521, 547, 557, 677, 663, 697, 717, 659, 641, 657, 676, 509, 493, 531, 541, 649, 629, 641, 667, 649, 629, 641, 667, 
gpgpu_n_tot_thrd_icount = 84126368
gpgpu_n_tot_w_icount = 2628949
gpgpu_n_stall_shd_mem = 46467737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 586599
gpgpu_n_mem_write_global = 9121764
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4692984
gpgpu_n_store_insn = 11357544
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 469680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2710072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8329953
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:163975589	W0_Idle:34332113	W0_Scoreboard:13060277	W1:35500	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:298040	W24:361060	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:298042	W32:1638419
single_issue_nums: WS0:657736	WS1:640740	WS2:655735	WS3:676850	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4692792 {8:586599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90232384 {8:8582443,40:539321,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23332880 {40:583322,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72466808 {8:9058351,}
maxmflatency = 22226 
max_icnt2mem_latency = 21048 
maxmrqlatency = 918 
max_icnt2sh_latency = 126 
averagemflatency = 4678 
avg_icnt2mem_latency = 3359 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 2 
mrq_lat_table:121618 	81095 	27858 	55506 	113033 	312420 	225106 	116615 	11027 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	340 	2849 	25531 	231688 	2442721 	6914304 	23791 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4864 	568 	940 	2698 	7145 	16555 	34512 	57579 	213411 	730415 	6345620 	2241340 	6524 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9159202 	369294 	79480 	26751 	6130 	813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	2 	12 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        16        20        16        24        32        56        56        60        60        44        44        25        28        19        24 
dram[1]:        25        18        18        14        21        19        35        56        57        53        35        33        25        34        18        22 
dram[2]:        20        16        24        16        24        24        52        60        52        64        40        42        28        40        26        24 
dram[3]:        25        18        21        16        21        22        53        52        67        56        45        46        32        41        21        24 
dram[4]:        18        20        24        17        28        29        60        56        56        56        43        36        29        24        24        20 
dram[5]:        24        17        14        23        21        25        56        56        56        63        35        31        28        31        22        21 
dram[6]:        16        20        22        24        24        32        40        52        60        64        48        44        25        37        24        24 
dram[7]:        15        20        14        21        29        25        56        56        67        56        22        27        35        25        24        17 
dram[8]:        14        21        17        15        27        28        59        56        60        60        40        48        25        36        21        24 
dram[9]:        19        25        16        16        23        27        39        56        56        56        41        35        27        33        21        21 
dram[10]:        16        21        23        18        32        36        48        60        56        57        44        52        28        21        24        24 
dram[11]:        17        16        16        15        21        20        53        56        56        61        36        34        36        25        21        21 
dram[12]:        16        16        24        24        28        24        52        44        52        64        32        36        28        34        22        31 
dram[13]:        21        17        21        14        21        27        39        46        52        42        40        28        27        28        22        20 
dram[14]:        13        19        16        16        28        35        52        56        57        60        36        32        43        24        17        24 
dram[15]:        18        18        21        12        21        25        56        56        56        49        29        26        23        32        15        21 
dram[16]:        16        16        16        16        32        32        52        48        64        56        43        48        20        37        18        24 
dram[17]:        18        14        19        14        27        25        56        56        56        43        33        35        29        27        20        18 
dram[18]:        26        16        24        16        28        32        45        44        52        56        48        44        24        28        24        20 
dram[19]:        20        14        21        20        21        28        55        56        63        63        34        47        21        28        18        16 
dram[20]:        18        16        16        16        32        28        52        53        60        60        48        52        24        29        24        23 
dram[21]:        18        17        18        19        21        21        56        56        56        60        35        34        27        29        21        14 
dram[22]:        16        24        17        16        28        24        59        49        64        60        52        48        40        40        20        18 
dram[23]:        21        15        14        16        21        21        56        56        56        56        42        39        25        23        20        21 
dram[24]:        20        16        16        20        32        24        48        48        60        64        48        44        20        22        24        26 
dram[25]:        26        16        21        18        21        21        56        56        56        66        40        30        25        26        21        18 
dram[26]:        24        20        33        24        40        24        56        56        64        64        56        56        36        18        24        16 
dram[27]:        22        25        16        17        28        25        56        56        56        56        42        36        24        27        18        16 
dram[28]:        20        16        20        24        36        24        56        56        64        55        44        36        20        25        26        21 
dram[29]:        18        18        15        21        25        20        56        56        56        56        33        37        30        30        18        20 
dram[30]:        33        20        24        16        24        31        44        48        56        64        52        36        31        32        20        18 
dram[31]:        26        17        22        16        28        21        56        56        50        53        30        38        25        22        16        20 
maximum service time to same row:
dram[0]:    276615    259562    340760    342242    130535     85566    114481    134342    287410    327711     22781     26471     34858     42625    120474    114522 
dram[1]:    236513    242356    338118    340995    139322    152443    132032    126824    299625    330730     35359     41739     59534     40173    106560    113754 
dram[2]:    262815    286568    338990    340290    118143    104105    124368    143564    298410    321284     26200     37075    124128     46942    131764    120610 
dram[3]:    246673    250770    336268    339120     95785    139793    121025    209403    318298    324619     13673     64361     45416     48114    105418    115424 
dram[4]:    270884    292060    342441    342329    131413     90152    136951    134484    317953    303062     21912     19507    177755     42003    135134    126378 
dram[5]:    250355    244488    340046    339457    122751    133244    125540    114618    309780    328124     16827     30073    106893     42113    132167     94954 
dram[6]:    272552    288928    340108    337888    159477     84350    129414    135371    315357    323566     24206     60976     42863    164783    122806    133021 
dram[7]:    234997    237506    337610    337458    101917    127089    116325    144895    323498    324668     25064     55298    119969    154834    127446    115343 
dram[8]:    272507    256099    338745    343451    153548    161113    125959    142492    320787    309557     28653     32990    139955    184993    115763    147697 
dram[9]:    219923    237066    337098    342352     95162    134402    130628    116138    321917    330180     41676     33434    150631    127760    124038    112312 
dram[10]:    267764    281105    338860    342118    158258    139703    122824    130904    315753    301191     38043     38626     35469    146127    146455    146613 
dram[11]:    257995    280940    337371    339829    111170    119745    109609    157794    316234    322322     12728     59229     60331     39066    112802     93948 
dram[12]:    293817    299248    341178    339187    131949     85217    131470    131474    321013    318229     22089     50431     38588     34631    139632    132793 
dram[13]:    248911    276098    339368    338147     95271    120431    131646    116158    323095    329631     23997     48853     38399     96758    125591    131396 
dram[14]:    293350    299695    341116    340242    129161     85643    117680    132750    318985     20238     20052     81577     51577     85869    150162    136103 
dram[15]:    239488    265718    339745    339207    143755    120786    128477    128509    308983     21169     16638     80111     68503    140430    130734    122421 
dram[16]:    291487    281680    341715    337886    120173    238237    126953    138482    296511     30039     13335     20119     33870     43981    131130    148681 
dram[17]:    247988    274851    340187    337659    154450     95731    125578    133477    323195     21210     12721     13448     27160     40832    112387    129407 
dram[18]:    281372    305661    339023    338782    138141    129856    135104    132464    316108    312648     26406     52960    173398    139821    125375    133607 
dram[19]:    249247    239434    333884    337445    130263    134826    125677    123062    316758    310032     13673     67142    128213    105498    120881    121703 
dram[20]:    269523    292459    342031    341765    126169    173750    114333    127223    303312     20545     43338     57699    108657     45285    151527    113989 
dram[21]:    218477    227047    340717    340600    121577    135133    144838    156910    299639     18985     13947     73092     37578     48431    101162    110049 
dram[22]:    291210    254036    339832    342628    134110    171372    133121    127567    293406     18875     18235     36887    150628     38391    122370    138279 
dram[23]:    228893    244035    338011    341057    103397    135603    166877    168584    317647     26414     16418     43595     29215    150134    109286    133163 
dram[24]:    278788    302423    337254    339836    140588    168045    135193    119286    301945     24820     23671     22474    136017     91037    132362    139517 
dram[25]:    228665    238772    335955    337441    133263    111325    127472    121457    307023     31504     21102     22727     36078     46413    119500    116991 
dram[26]:    268709    291287    339621    343551    152719    169992    135011    118306    320713    304685     22091     48087    100851    165181    121574    151871 
dram[27]:    236025    236395    338594    340868    116909    157665    113531    126757    320826    327289     20078     50469     27337     46626    117984    104310 
dram[28]:    275283    305868    339307    343506    184496    179521    111347    130613    319247     24189     20379     62974    157927    172419    114920    120477 
dram[29]:    235461    256688    337640    340816    113453    144961    169548    116905    325832     19919     20744     64676     41177     43805    133533    120191 
dram[30]:    269981    259230    342783    340844    136781    138935    121678    114296     27506     24643     22026     33517     43898     43441    120159    119206 
dram[31]:    237317    243289    339746    339372    121526    129743    130980    140587     22235     19344     13653     40390     44916     42838    128802    104973 
average row accesses per activate:
dram[0]:  4.731225  5.062761  5.445545  5.349010  6.104869  6.504000  7.040359  6.898678  7.048611  6.803333  5.701923  5.456221  4.936128  5.152577  4.498155  4.863905 
dram[1]:  4.235849  4.378698  4.775785  4.766667  5.423780  5.198777  6.095436  6.526087  5.666667  6.006452  5.175060  4.888637  4.620202  4.829114  4.177239  4.402698 
dram[2]:  5.030801  4.866397  5.509804  5.433584  6.128205  5.879121  6.792208  6.763948  6.745033  6.679868  6.015000  5.925373  5.160083  5.287234  4.822957  4.896414 
dram[3]:  4.472000  4.412351  4.855173  4.846868  5.087324  5.216464  6.373950  6.171548  6.349315  5.695652  5.459799  5.309582  4.976035  4.681818  4.507905  4.430799 
dram[4]:  5.110638  5.026859  5.409638  5.396039  6.053957  6.003746  6.741526  6.802575  6.831650  6.362500  5.783133  5.487239  5.327623  4.929860  4.893787  4.941884 
dram[5]:  4.272212  4.200758  4.616883  4.785553  5.230303  5.341390  6.228216  6.110204  5.796178  6.085246  5.213943  5.070755  4.465619  4.720165  4.265038  4.142066 
dram[6]:  5.084926  5.180645  5.506204  5.486216  6.159851  6.357976  6.898678  7.039648  6.286163  6.640523  5.823096  5.751807  5.267241  5.178054  5.266385  4.908184 
dram[7]:  4.690228  4.598752  4.821671  4.974299  5.354740  5.403125  6.364017  6.445888  6.340206  6.091803  4.826577  5.165049  4.736402  4.755693  4.515810  4.423301 
dram[8]:  4.890946  5.203463  5.430693  5.313107  6.021898  6.324219  6.915929  6.991071  6.838926  6.813953  5.706444  6.030380  5.136083  5.378495  4.806641  4.781190 
dram[9]:  4.300766  4.313953  4.755056  4.728889  5.106628  5.314199  6.221757  6.539823  5.941368  6.055555  5.053364  5.009346  4.721992  4.527163  4.358925  4.278719 
dram[10]:  4.904471  5.035639  5.522500  5.562500  6.159259  6.269231  6.847826  7.272727  6.750000  6.415873  5.778589  5.925558  5.475983  5.113402  4.884314  4.947791 
dram[11]:  4.600815  4.555555  4.770089  4.916859  5.341464  5.560897  5.983936  6.539474  5.986885  6.155629  5.204762  5.285366  4.662601  4.486111  4.395753  4.439922 
dram[12]:  4.813627  4.932515  5.251196  5.225883  5.877256  5.806452  6.831169  6.969027  6.975945  6.359622  5.669834  5.930864  5.282701  5.444445  4.702087  4.859649 
dram[13]:  4.513131  4.330739  4.923963  4.713646  5.297619  5.485437  6.024000  6.343348  6.086093  5.990291  5.146572  4.990805  4.595529  4.548902  4.418919  4.375479 
dram[14]:  4.666008  4.823061  5.320293  5.321168  5.559322  6.011407  6.398340  6.823276  6.540453  6.471698  5.570755  5.598591  5.274841  5.240000  4.880952  4.664783 
dram[15]:  4.410609  4.358416  4.769058  4.667416  5.267267  5.206790  6.171548  6.327511  6.113712  6.324232  4.906606  5.065116  4.678423  4.641700  4.300567  4.189591 
dram[16]:  5.059196  5.161290  5.465517  5.353690  6.324111  6.421052  7.105023  6.823276  7.045296  6.729642  5.782609  6.052631  5.200000  5.205451  5.055441  4.854331 
dram[17]:  4.532520  4.506147  4.836028  4.788155  5.548077  5.370607  6.391111  6.578475  6.451049  5.787975  5.309582  5.285024  4.819915  4.824524  4.316794  4.425243 
dram[18]:  5.039916  5.063425  5.567500  5.128505  6.014815  6.187266  6.871681  7.026667  7.031579  6.627010  5.668269  5.736342  5.147303  5.145791  4.800774  4.867188 
dram[19]:  4.530738  4.446000  4.997653  4.959906  5.556250  5.351097  6.560345  6.607930  6.397213  6.114379  5.051282  5.100000  4.408203  4.684318  4.390716  4.290807 
dram[20]:  4.696565  4.677670  5.280576  5.339152  5.723022  6.105469  6.908297  6.558824  6.787879  6.514286  5.551402  5.572093  5.311301  5.147917  4.649056  4.593284 
dram[21]:  4.203008  4.194707  4.468085  4.434322  4.932011  4.885965  6.217213  6.112500  6.273037  5.996764  5.037296  4.977273  4.445545  4.317491  4.076643  4.101634 
dram[22]:  5.109704  5.067227  5.401478  5.335859  5.948529  6.333333  6.656652  6.885463  6.558824  6.490446  5.631455  5.641860  5.069106  5.042945  4.764479  4.759152 
dram[23]:  4.315790  4.411178  4.711410  4.614537  5.305994  5.283951  6.350877  6.288136  6.036184  6.183333  5.063232  4.954234  4.472332  4.405039  4.169117  4.131387 
dram[24]:  5.134615  5.072765  5.482412  5.467662  6.362205  6.347826  7.272300  7.167421  6.855173  6.873333  5.691566  5.624130  5.020450  5.255814  5.012097  4.895050 
dram[25]:  4.515275  4.415020  4.877030  4.687500  5.290123  5.253823  6.228814  6.109244  5.957377  6.246666  5.143541  5.231678  4.490119  4.605263  4.406910  4.346154 
dram[26]:  5.012448  4.691552  5.396552  5.375303  6.085502  6.033582  7.266055  6.806867  6.814815  6.549206  5.878713  5.492027  5.124744  4.767892  4.733205  4.619772 
dram[27]:  4.394059  4.383562  4.721603  4.824074  5.417197  5.208075  6.413043  6.395652  6.083893  6.097720  5.084507  5.218009  4.711618  4.411651  4.355340  4.156826 
dram[28]:  4.843621  5.091880  5.496202  5.599483  6.159533  6.184210  7.036199  7.058296  6.873288  6.433962  6.005025  5.543124  5.237395  4.963928  4.936382  4.687023 
dram[29]:  4.459839  4.532787  4.774266  4.876744  5.603279  5.226300  6.339130  6.306383  5.896774  5.888535  4.920273  5.057604  4.663265  4.669388  4.251418  4.363985 
dram[30]:  3.686064  4.851107  3.389751  5.020737  5.097792  6.088461  6.884444  6.183267  6.506329  6.411215  5.733656  5.342984  5.199162  5.012170  4.548446  4.688679 
dram[31]:  4.249042  4.286539  4.878161  4.801354  5.187879  5.364217  6.444445  6.395652  6.016556  5.842767  5.077647  5.036952  4.578000  4.468627  4.342857  4.258004 
average row locality = 1064591/203994 = 5.218737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1240      1232      1152      1152      1152      1152      1152      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[1]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[2]:      1240      1228      1152      1140      1152      1140      1140      1144      1224      1228      1280      1280      1280      1280      1280      1280 
dram[3]:      1085      1078      1008      1008      1008      1008      1002      1005      1071      1075      1120      1120      1120      1120      1120      1120 
dram[4]:      1240      1232      1152      1152      1152      1152      1152      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[5]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[6]:      1240      1232      1152      1152      1152      1152      1152      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[7]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[8]:      1227      1232      1136      1152      1128      1152      1128      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[9]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[10]:      1240      1232      1152      1152      1152      1152      1152      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[11]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[12]:      1240      1232      1152      1152      1152      1152      1152      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[13]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[14]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[15]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[16]:      1224      1224      1136      1128      1128      1128      1128      1136      1223      1224      1280      1280      1280      1280      1280      1280 
dram[17]:      1071      1071       988       981       978       981       981       985      1068      1071      1120      1120      1120      1120      1120      1120 
dram[18]:      1240      1232      1152      1152      1152      1152      1152      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[19]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[20]:      1240      1224      1152      1128      1152      1128      1152      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[21]:      1085      1071      1008       987      1008       987      1006       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[22]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[23]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[24]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[25]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[26]:      1240      1232      1152      1152      1152      1152      1145      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[27]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[28]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[29]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[30]:      1228      1224      1136      1128      1128      1128      1120      1116      1216      1224      1280      1280      1280      1280      1280      1280 
dram[31]:      1075      1075       994       991       987       987       973       980      1064      1071      1120      1120      1120      1120      1120      1120 
total dram reads = 583399
bank skew: 1280/973 = 1.32
chip skew: 19520/16895 = 1.16
number of total write accesses:
dram[0]:      2779      2870      2491      2418      1148      1141      1050      1042      1985      1997      2676      2667      2914      2964      2816      2885 
dram[1]:      2583      2550      2509      2531      1747      1564      1068      1132      1720      1777      2341      2336      2603      2606      2515      2591 
dram[2]:      2918      2856      2611      2465      1259      1127      1069      1088      1983      1972      2724      2702      2925      2943      2917      2865 
dram[3]:      2570      2547      2453      2411      1800      1581      1172      1068      1780      1734      2372      2348      2608      2583      2586      2577 
dram[4]:      2796      2896      2617      2441      1273      1092      1094      1071      1982      1975      2713      2646      2941      2881      2838      2880 
dram[5]:      2599      2555      2493      2485      1639      1698      1146      1111      1707      1773      2361      2334      2588      2621      2569      2527 
dram[6]:      2797      2820      2536      2485      1217      1160      1041      1113      1926      1979      2662      2702      2857      2963      2934      2870 
dram[7]:      2598      2538      2486      2499      1659      1624      1163      1094      1761      1772      2324      2310      2574      2630      2596      2588 
dram[8]:      2795      2867      2521      2474      1251      1117      1085      1054      1984      2017      2701      2687      2938      2968      2866      2928 
dram[9]:      2587      2556      2476      2477      1721      1688      1093      1079      1726      1758      2391      2320      2594      2550      2573      2578 
dram[10]:      2814      2836      2517      2573      1223      1146      1055      1098      1955      1960      2675      2701      2979      2927      2927      2891 
dram[11]:      2622      2533      2506      2494      1668      1649      1116      1100      1727      1772      2377      2356      2631      2559      2592      2605 
dram[12]:      2812      2853      2489      2557      1140      1145      1066      1068      1973      1959      2698      2725      2957      2947      2901      2930 
dram[13]:      2572      2567      2525      2424      1743      1539      1147      1069      1740      1761      2372      2364      2566      2597      2610      2604 
dram[14]:      2745      2886      2473      2522      1234      1092      1050      1100      1964      2041      2661      2679      2957      2929      2852      2895 
dram[15]:      2620      2527      2511      2421      1714      1575      1117      1038      1723      1777      2336      2380      2562      2630      2600      2554 
dram[16]:      2820      2832      2571      2324      1151      1100      1076      1104      1968      2071      2717      2761      2939      2927      2860      2884 
dram[17]:      2592      2542      2452      2467      1686      1590      1051      1104      1754      1755      2356      2424      2591      2597      2565      2600 
dram[18]:      2809      2820      2576      2478      1134      1207      1018      1077      1922      2044      2645      2774      2926      2966      2916      2936 
dram[19]:      2531      2564      2498      2431      1750      1572      1180      1140      1749      1814      2365      2417      2591      2633      2562      2614 
dram[20]:      2928      2860      2508      2416      1057      1046      1087      1078      1951      2040      2679      2725      2952      2890      2893      2869 
dram[21]:      2561      2554      2425      2449      1636      1540      1176      1080      1746      1793      2357      2414      2565      2575      2507      2547 
dram[22]:      2885      2861      2535      2366      1188      1171      1058      1073      1931      2016      2716      2790      2952      2885      2891      2879 
dram[23]:      2559      2547      2456      2436      1555      1628      1060      1110      1743      1789      2360      2378      2581      2561      2586      2566 
dram[24]:      2858      2933      2488      2558      1174      1157      1043      1116      1906      2065      2649      2781      2879      2919      2923      2901 
dram[25]:      2553      2589      2461      2456      1628      1629      1111      1066      1714      1824      2342      2451      2579      2583      2618      2558 
dram[26]:      2834      2791      2481      2547      1162      1125      1079      1091      1968      2055      2677      2751      2968      2895      2886      2800 
dram[27]:      2527      2589      2463      2399      1560      1517      1073      1063      1719      1816      2357      2435      2579      2596      2545      2548 
dram[28]:      2737      2806      2477      2473      1097      1247      1060      1104      1943      2038      2717      2690      2942      2902      2911      2864 
dram[29]:      2572      2540      2489      2465      1634      1628      1085      1120      1737      1790      2360      2437      2594      2614      2544      2570 
dram[30]:      2849      2848      2501      2509      1171      1090      1052      1101      2045      2065      2669      2743      2936      2899      2925      2915 
dram[31]:      2568      2564      2495      2522      1638      1580      1097      1135      1730      1803      2356      2410      2614      2601      2588      2567 
total dram writes = 1124926
bank skew: 2979/1018 = 2.93
chip skew: 36424/33786 = 1.08
average mf latency per bank:
dram[0]:     175848    157241      4323      4073      3947      4241      4048      4389      4300      4200      4471      4003      4814      3925      5277      3993
dram[1]:     158269    151614      3509      3237      3241      3319      3589      3461      3768      3694      3847      3619      3714      3417      3765      3435
dram[2]:     151907    164789      3734      3901      3786      3781      3990      3965      3963      4207      4008      4309      4230      4410      4163      4473
dram[3]:     151753    161853      3403      3186      3349      3170      3394      3392      3491      3670      3433      3934      3420      3815      3393      3574
dram[4]:     160027    164548      3913      3663      3604      3835      3918      4038      4269      4049      4115      4443      3976      4729      3901      4859
dram[5]:     158210    153626      3110      3066      3062      2951      3325      3279      3730      3607      3896      3736      3897      3464      3663      3486
dram[6]:     167562    153048      4133      3626      3971      3609      3933      4052      4147      4162      4269      4000      4605      3994      4567      3850
dram[7]:     154671    157583      3406      3239      3335      3225      3369      3524      3479      3672      3532      3660      3453      3527      3490      3447
dram[8]:     160775    166084      3994      3779      3734      3674      3764      4251      3991      4480      4007      4493      4123      4564      4117      4663
dram[9]:     151163    156840      3214      3127      3072      3166      3287      3432      3611      3688      3519      3802      3464      3745      3425      3625
dram[10]:     158492    163735      3656      4070      3738      3878      3893      3953      4215      4064      4282      4072      4232      4247      3803      4717
dram[11]:     152878    161758      3177      3149      3174      3144      3430      3512      3605      3847      3581      3968      3521      3788      3508      3423
dram[12]:     164440    148539      4272      3507      3761      3658      4026      3773      4040      4025      4022      3920      4055      3898      4221      3750
dram[13]:     162400    151435      3504      3217      3354      3082      3538      3345      3825      3482      3851      3598      3600      3467      3330      3299
dram[14]:     166346    161718      4203      3829      4164      3806      4314      3899      4194      4065      4175      4055      4096      4310      3877      4547
dram[15]:     157431    164046      3141      3188      3283      3174      3539      3669      3712      3969      3796      4000      3663      3626      3305      3494
dram[16]:     160978    157689      3992      3450      3577      3545      3742      4066      3880      4284      4074      4139      4196      3984      4166      3832
dram[17]:     162439    154128      3289      3191      3257      3045      3520      3439      3580      3663      3799      3615      3758      3411      3599      3364
dram[18]:     163253    157741      4048      3669      3880      3876      4138      3925      4098      4095      3937      4099      4196      4140      4467      3951
dram[19]:     155709    166026      3299      3300      3086      3536      3357      3506      3485      3868      3415      3980      3440      3813      3475      3510
dram[20]:     156128    160420      3983      3840      3729      3754      3808      4220      4087      4218      4290      4148      4333      4202      4409      4113
dram[21]:     159506    167803      3625      3684      3633      3481      3527      3539      3745      3764      3677      3964      3572      3969      3518      3691
dram[22]:     155646    171488      4099      4043      4018      3794      3747      4391      3834      4589      3744      4597      4206      4505      4339      4373
dram[23]:     166401    156556      3463      3351      3118      3500      3544      3354      3842      3571      3943      3554      3946      3495      3573      3475
dram[24]:     155287    160042      3718      3667      3814      3561      3770      4195      4006      4439      3968      4358      4111      4347      4096      4272
dram[25]:     167051    153382      3371      3470      3328      3290      3589      3425      3843      3553      3973      3501      3795      3475      3487      3379
dram[26]:     147910    177761      3991      3709      3795      3670      3688      4442      3798      4867      3705      4910      3747      5111      3792      4795
dram[27]:     166378    151405      3698      3360      3509      3368      3637      3498      3855      3584      3895      3568      3779      3457      3514      3408
dram[28]:     157864    163713      3502      3702      3405      3854      3821      4210      4140      4442      4054      4461      4129      4522      4042      4481
dram[29]:     155463    156212      3172      3340      3149      3418      3487      3614      3615      3700      3704      3706      3600      3453      3607      3426
dram[30]:     178683    169410      5630      3842      4917      4415      4602      5160      4209      5172      4352      5169      4554      4877      5038      4275
dram[31]:     155767    156004      3884      3451      3859      3873      3928      4031      3832      3926      3888      3943      3516      3667      3461      3545
maximum mf latency per bank:
dram[0]:      20005     20628     19173     11488      9570      9633      9601      7855      8960      8689      9032      8707      9089      8767     10425      8886
dram[1]:      19530     19302     18638     10202      8215      8676      8822      8559      7238      8259      7072      6547      7315      7674      8623      6911
dram[2]:      20298     19704     13671      9881     10094      8252      7838      7714      8442      7942      8571      7956      8797      7946     12308      7591
dram[3]:      19723     19536     12579     18736     10447      7511      6954      6851      6533      6991      6452      8004      7760      7243      7029      8207
dram[4]:      21269     19306     12981      8247      7481      7729      7838      7714      8220      8106      8426      7956      8246      8903      8336     13905
dram[5]:      19514     19326      9681      8096      8527      7149      5755      6778      6642      7014      6883      7231      6801      6692      6776      6732
dram[6]:      20479     20138     10874     10350      9154      9293      7838      7715      8553      7984      8695      7956      8684      7946      8555      7718
dram[7]:      20201     19023     10532      8641      7787      8985      5951      6680      6902      6963      6999      7054      7076      7018      6968      7350
dram[8]:      20901     19620      9803      8614      8547      8004      7838      8038      8661      8029      8723      8361      8697      8461      8677      8191
dram[9]:      19544     19088     10224      8549      7731      7190      6240      6322      7854      6628      6633      7462      7262      7306      6825      7877
dram[10]:      19400     21152     10001     10452      8208      7623      8636      8095      8943      8436      8647      8382      9021      8560      8373      8159
dram[11]:      19477     19094      8415      9097      7181     10203      6333      7201      7754      7434      7808      7801      7871      7515      7657      7302
dram[12]:      20941     20080     13094     10646      8443      7344      8344      8198      8674      8620      8345      8625      8705      8604      8082     12235
dram[13]:      19802     19543     10409     10921     10718     11229      7418      7111      7259      7260      7569      7260      7241      7211      7170      7083
dram[14]:      21412     19768     11720     10389      8787      7867      8481      7714      8922      8726      9019      8874      8924      8607      8814      8574
dram[15]:      20063     19174      9250      7872      8663      9635      6839      8809      7362      7253      8141      7227      7330      6741      6956      6578
dram[16]:      20652     19772     10103      8326      7373      9509      7838      7714      8877      8630      8972      8842      9061      8572      8704      8584
dram[17]:      19359     19280     11764     10912      8066     11569      6331      7129      6912      6962      7434      6903      8515      6762      6786      6580
dram[18]:      19978     20181     14027      8245      8570      8916      7676      8237      8287      8350      8605      8681      8648      8730      8434      8427
dram[19]:      19428     19652     10361      8271      9312      9152      6148      6808      6612      8086      7416      7548      7425      7113      7393      8803
dram[20]:      19962     20692     11689     11728      8334      7877      8202      8237      8392      8566      8682      8985      8610      9117      8380      8617
dram[21]:      19497     20326     12572     10783      8802      7490      7015      6751      6595      6983      6631      8473      6958      7021      6843      8114
dram[22]:      21682     19124      9297     11244      8784      9178      7676      8431      8612      8523      8920      8767      8947      8950     13338     15150
dram[23]:      20448     19215      9539      8780      7980      8532      5951      7575      6887      6891      7079      6842      7057      6882     12904     13398
dram[24]:      19606     20835     10167     11114      7531      7148      7676      8237      8432      8511      8799      9492      8980      9512      8440      8721
dram[25]:      19628     19955     11094     10485      8786      7894      6554      6596      6814      6820      6699      6727      7335      7275      6941      6649
dram[26]:      20566     20153     11912      8998      7645      7778      7676      9600      8610      9608      8937      9283      9103     10119      8699      8935
dram[27]:      20319     19630      9368     10290      8532     10452      7613      8738      7907      8738      6821      7637      6673      6732      7146      6652
dram[28]:      20461     19074      8719      8531      7476      9376      8265      8237      8339      8743      8667      9186     10143      9170     10144      8819
dram[29]:      20069     19260      8736      9072      9147      8803      8549      7592      7907      7152      8532      7858      8597      8446     10047      8307
dram[30]:      22226     20025     14778     12373     16106     15341     22050     20194      8241     10713      9900     11548      9608      9450     11044      9439
dram[31]:      20018     20330     20288     20300     20118     20340     20052     20308      7914      9176      8933      8426      7823     10294     13613     13493
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 257): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441838 n_act=6232 n_pre=6216 n_ref_event=0 n_req=34254 n_rd=19520 n_rd_L2_A=0 n_write=0 n_wr_bk=35843 bw_util=0.1094
n_activity=174816 dram_eff=0.3167
bk0: 1240a 485493i bk1: 1232a 486196i bk2: 1152a 489923i bk3: 1152a 490114i bk4: 1152a 492173i bk5: 1152a 493928i bk6: 1152a 495945i bk7: 1152a 495672i bk8: 1224a 492850i bk9: 1232a 492260i bk10: 1280a 487778i bk11: 1280a 486778i bk12: 1280a 484493i bk13: 1280a 485184i bk14: 1280a 483525i bk15: 1280a 484576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818065
Row_Buffer_Locality_read = 0.821619
Row_Buffer_Locality_write = 0.813357
Bank_Level_Parallism = 2.021889
Bank_Level_Parallism_Col = 1.668584
Bank_Level_Parallism_Ready = 1.165670
write_to_read_ratio_blp_rw_average = 0.664040
GrpLevelPara = 1.474389 

BW Util details:
bwutil = 0.109433 
total_CMD = 505906 
util_bw = 55363 
Wasted_Col = 64002 
Wasted_Row = 29932 
Idle = 356609 

BW Util Bottlenecks: 
RCDc_limit = 24776 
RCDWRc_limit = 20153 
WTRc_limit = 5925 
RTWc_limit = 9728 
CCDLc_limit = 35787 
rwq = 0 
CCDLc_limit_alone = 34297 
WTRc_limit_alone = 5262 
RTWc_limit_alone = 8901 

Commands details: 
total_CMD = 505906 
n_nop = 441838 
Read = 19520 
Write = 0 
L2_Alloc = 0 
L2_WB = 35843 
n_act = 6232 
n_pre = 6216 
n_ref = 0 
n_req = 34254 
total_req = 55363 

Dual Bus Interface Util: 
issued_total_row = 12448 
issued_total_col = 55363 
Row_Bus_Util =  0.024605 
CoL_Bus_Util = 0.109433 
Either_Row_CoL_Bus_Util = 0.126640 
Issued_on_Two_Bus_Simul_Util = 0.007399 
issued_two_Eff = 0.058422 
queue_avg = 2.913116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91312
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 257): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445242 n_act=6571 n_pre=6555 n_ref_event=0 n_req=32279 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34173 bw_util=0.1013
n_activity=174417 dram_eff=0.2939
bk0: 1085a 485498i bk1: 1078a 486177i bk2: 1008a 488603i bk3: 1008a 489036i bk4: 1008a 491917i bk5: 1008a 492268i bk6: 1008a 495537i bk7: 1008a 496095i bk8: 1071a 492044i bk9: 1078a 492368i bk10: 1120a 488348i bk11: 1120a 487413i bk12: 1120a 485496i bk13: 1120a 486584i bk14: 1120a 484069i bk15: 1120a 485565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796431
Row_Buffer_Locality_read = 0.798595
Row_Buffer_Locality_write = 0.794000
Bank_Level_Parallism = 2.047590
Bank_Level_Parallism_Col = 1.664061
Bank_Level_Parallism_Ready = 1.179794
write_to_read_ratio_blp_rw_average = 0.677840
GrpLevelPara = 1.473081 

BW Util details:
bwutil = 0.101309 
total_CMD = 505906 
util_bw = 51253 
Wasted_Col = 62091 
Wasted_Row = 33051 
Idle = 359511 

BW Util Bottlenecks: 
RCDc_limit = 24457 
RCDWRc_limit = 23037 
WTRc_limit = 4822 
RTWc_limit = 7668 
CCDLc_limit = 32253 
rwq = 0 
CCDLc_limit_alone = 31042 
WTRc_limit_alone = 4257 
RTWc_limit_alone = 7022 

Commands details: 
total_CMD = 505906 
n_nop = 445242 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34173 
n_act = 6571 
n_pre = 6555 
n_ref = 0 
n_req = 32279 
total_req = 51253 

Dual Bus Interface Util: 
issued_total_row = 13126 
issued_total_col = 51253 
Row_Bus_Util =  0.025946 
CoL_Bus_Util = 0.101309 
Either_Row_CoL_Bus_Util = 0.119912 
Issued_on_Two_Bus_Simul_Util = 0.007343 
issued_two_Eff = 0.061239 
queue_avg = 2.756745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75675
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 257): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441218 n_act=6172 n_pre=6156 n_ref_event=0 n_req=34446 n_rd=19468 n_rd_L2_A=0 n_write=0 n_wr_bk=36424 bw_util=0.1105
n_activity=173460 dram_eff=0.3222
bk0: 1240a 486172i bk1: 1228a 486015i bk2: 1152a 489523i bk3: 1140a 489978i bk4: 1152a 493957i bk5: 1140a 493183i bk6: 1140a 495917i bk7: 1144a 495561i bk8: 1224a 492342i bk9: 1228a 491941i bk10: 1280a 488542i bk11: 1280a 488037i bk12: 1280a 485942i bk13: 1280a 485830i bk14: 1280a 485386i bk15: 1280a 485208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820821
Row_Buffer_Locality_read = 0.821502
Row_Buffer_Locality_write = 0.819936
Bank_Level_Parallism = 1.969072
Bank_Level_Parallism_Col = 1.622625
Bank_Level_Parallism_Ready = 1.162456
write_to_read_ratio_blp_rw_average = 0.660321
GrpLevelPara = 1.447003 

BW Util details:
bwutil = 0.110479 
total_CMD = 505906 
util_bw = 55892 
Wasted_Col = 64155 
Wasted_Row = 29977 
Idle = 355882 

BW Util Bottlenecks: 
RCDc_limit = 25220 
RCDWRc_limit = 19869 
WTRc_limit = 4989 
RTWc_limit = 7936 
CCDLc_limit = 35929 
rwq = 0 
CCDLc_limit_alone = 34752 
WTRc_limit_alone = 4487 
RTWc_limit_alone = 7261 

Commands details: 
total_CMD = 505906 
n_nop = 441218 
Read = 19468 
Write = 0 
L2_Alloc = 0 
L2_WB = 36424 
n_act = 6172 
n_pre = 6156 
n_ref = 0 
n_req = 34446 
total_req = 55892 

Dual Bus Interface Util: 
issued_total_row = 12328 
issued_total_col = 55892 
Row_Bus_Util =  0.024368 
CoL_Bus_Util = 0.110479 
Either_Row_CoL_Bus_Util = 0.127866 
Issued_on_Two_Bus_Simul_Util = 0.006982 
issued_two_Eff = 0.054601 
queue_avg = 2.802791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80279
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 257): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445503 n_act=6409 n_pre=6393 n_ref_event=0 n_req=32287 n_rd=17068 n_rd_L2_A=0 n_write=0 n_wr_bk=34190 bw_util=0.1013
n_activity=173102 dram_eff=0.2961
bk0: 1085a 486071i bk1: 1078a 486539i bk2: 1008a 488832i bk3: 1008a 489303i bk4: 1008a 491115i bk5: 1008a 491527i bk6: 1002a 496074i bk7: 1005a 496108i bk8: 1071a 492953i bk9: 1075a 492177i bk10: 1120a 489273i bk11: 1120a 488625i bk12: 1120a 487061i bk13: 1120a 485586i bk14: 1120a 486293i bk15: 1120a 486053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801499
Row_Buffer_Locality_read = 0.800269
Row_Buffer_Locality_write = 0.802878
Bank_Level_Parallism = 2.022216
Bank_Level_Parallism_Col = 1.645514
Bank_Level_Parallism_Ready = 1.173651
write_to_read_ratio_blp_rw_average = 0.681109
GrpLevelPara = 1.457322 

BW Util details:
bwutil = 0.101319 
total_CMD = 505906 
util_bw = 51258 
Wasted_Col = 61651 
Wasted_Row = 32077 
Idle = 360920 

BW Util Bottlenecks: 
RCDc_limit = 24251 
RCDWRc_limit = 22371 
WTRc_limit = 4712 
RTWc_limit = 7797 
CCDLc_limit = 32634 
rwq = 0 
CCDLc_limit_alone = 31385 
WTRc_limit_alone = 4187 
RTWc_limit_alone = 7073 

Commands details: 
total_CMD = 505906 
n_nop = 445503 
Read = 17068 
Write = 0 
L2_Alloc = 0 
L2_WB = 34190 
n_act = 6409 
n_pre = 6393 
n_ref = 0 
n_req = 32287 
total_req = 51258 

Dual Bus Interface Util: 
issued_total_row = 12802 
issued_total_col = 51258 
Row_Bus_Util =  0.025305 
CoL_Bus_Util = 0.101319 
Either_Row_CoL_Bus_Util = 0.119396 
Issued_on_Two_Bus_Simul_Util = 0.007229 
issued_two_Eff = 0.060543 
queue_avg = 2.675977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67598
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 255): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441522 n_act=6213 n_pre=6198 n_ref_event=0 n_req=34408 n_rd=19520 n_rd_L2_A=0 n_write=0 n_wr_bk=36135 bw_util=0.11
n_activity=173030 dram_eff=0.3216
bk0: 1240a 487022i bk1: 1232a 486345i bk2: 1152a 489248i bk3: 1152a 489529i bk4: 1152a 493666i bk5: 1152a 492956i bk6: 1152a 495783i bk7: 1152a 495596i bk8: 1224a 492259i bk9: 1232a 491345i bk10: 1280a 487785i bk11: 1280a 486821i bk12: 1280a 485753i bk13: 1280a 485158i bk14: 1280a 485363i bk15: 1280a 485629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819402
Row_Buffer_Locality_read = 0.823309
Row_Buffer_Locality_write = 0.814280
Bank_Level_Parallism = 1.989972
Bank_Level_Parallism_Col = 1.640711
Bank_Level_Parallism_Ready = 1.168502
write_to_read_ratio_blp_rw_average = 0.659433
GrpLevelPara = 1.459397 

BW Util details:
bwutil = 0.110011 
total_CMD = 505906 
util_bw = 55655 
Wasted_Col = 63785 
Wasted_Row = 30635 
Idle = 355831 

BW Util Bottlenecks: 
RCDc_limit = 24890 
RCDWRc_limit = 20192 
WTRc_limit = 5623 
RTWc_limit = 7979 
CCDLc_limit = 35690 
rwq = 0 
CCDLc_limit_alone = 34335 
WTRc_limit_alone = 4985 
RTWc_limit_alone = 7262 

Commands details: 
total_CMD = 505906 
n_nop = 441522 
Read = 19520 
Write = 0 
L2_Alloc = 0 
L2_WB = 36135 
n_act = 6213 
n_pre = 6198 
n_ref = 0 
n_req = 34408 
total_req = 55655 

Dual Bus Interface Util: 
issued_total_row = 12411 
issued_total_col = 55655 
Row_Bus_Util =  0.024532 
CoL_Bus_Util = 0.110011 
Either_Row_CoL_Bus_Util = 0.127265 
Issued_on_Two_Bus_Simul_Util = 0.007278 
issued_two_Eff = 0.057188 
queue_avg = 2.883324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88332
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 257): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445202 n_act=6637 n_pre=6621 n_ref_event=0 n_req=32299 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34206 bw_util=0.1014
n_activity=172143 dram_eff=0.2979
bk0: 1085a 485491i bk1: 1078a 485366i bk2: 1008a 488609i bk3: 1008a 488941i bk4: 1008a 491998i bk5: 1008a 491499i bk6: 1008a 495924i bk7: 1008a 496015i bk8: 1071a 492265i bk9: 1078a 492716i bk10: 1120a 488593i bk11: 1120a 488191i bk12: 1120a 485101i bk13: 1120a 485841i bk14: 1120a 484744i bk15: 1120a 483781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794514
Row_Buffer_Locality_read = 0.794789
Row_Buffer_Locality_write = 0.794205
Bank_Level_Parallism = 2.088259
Bank_Level_Parallism_Col = 1.676007
Bank_Level_Parallism_Ready = 1.177066
write_to_read_ratio_blp_rw_average = 0.687477
GrpLevelPara = 1.471617 

BW Util details:
bwutil = 0.101375 
total_CMD = 505906 
util_bw = 51286 
Wasted_Col = 61583 
Wasted_Row = 31615 
Idle = 361422 

BW Util Bottlenecks: 
RCDc_limit = 24283 
RCDWRc_limit = 23245 
WTRc_limit = 4617 
RTWc_limit = 7753 
CCDLc_limit = 32727 
rwq = 0 
CCDLc_limit_alone = 31536 
WTRc_limit_alone = 4072 
RTWc_limit_alone = 7107 

Commands details: 
total_CMD = 505906 
n_nop = 445202 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34206 
n_act = 6637 
n_pre = 6621 
n_ref = 0 
n_req = 32299 
total_req = 51286 

Dual Bus Interface Util: 
issued_total_row = 13258 
issued_total_col = 51286 
Row_Bus_Util =  0.026206 
CoL_Bus_Util = 0.101375 
Either_Row_CoL_Bus_Util = 0.119991 
Issued_on_Two_Bus_Simul_Util = 0.007590 
issued_two_Eff = 0.063258 
queue_avg = 2.755664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75566
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 240): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441814 n_act=6085 n_pre=6069 n_ref_event=0 n_req=34352 n_rd=19520 n_rd_L2_A=0 n_write=0 n_wr_bk=36056 bw_util=0.1099
n_activity=171543 dram_eff=0.324
bk0: 1240a 486862i bk1: 1232a 487347i bk2: 1152a 489505i bk3: 1152a 490020i bk4: 1152a 494115i bk5: 1152a 493303i bk6: 1152a 496362i bk7: 1152a 495718i bk8: 1224a 491669i bk9: 1232a 491524i bk10: 1280a 488188i bk11: 1280a 487292i bk12: 1280a 485870i bk13: 1280a 485671i bk14: 1280a 486341i bk15: 1280a 485673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822853
Row_Buffer_Locality_read = 0.825359
Row_Buffer_Locality_write = 0.819555
Bank_Level_Parallism = 1.968868
Bank_Level_Parallism_Col = 1.620943
Bank_Level_Parallism_Ready = 1.164945
write_to_read_ratio_blp_rw_average = 0.652630
GrpLevelPara = 1.450079 

BW Util details:
bwutil = 0.109854 
total_CMD = 505906 
util_bw = 55576 
Wasted_Col = 63570 
Wasted_Row = 29866 
Idle = 356894 

BW Util Bottlenecks: 
RCDc_limit = 24580 
RCDWRc_limit = 19539 
WTRc_limit = 5111 
RTWc_limit = 7133 
CCDLc_limit = 35776 
rwq = 0 
CCDLc_limit_alone = 34574 
WTRc_limit_alone = 4503 
RTWc_limit_alone = 6539 

Commands details: 
total_CMD = 505906 
n_nop = 441814 
Read = 19520 
Write = 0 
L2_Alloc = 0 
L2_WB = 36056 
n_act = 6085 
n_pre = 6069 
n_ref = 0 
n_req = 34352 
total_req = 55576 

Dual Bus Interface Util: 
issued_total_row = 12154 
issued_total_col = 55576 
Row_Bus_Util =  0.024024 
CoL_Bus_Util = 0.109854 
Either_Row_CoL_Bus_Util = 0.126688 
Issued_on_Two_Bus_Simul_Util = 0.007191 
issued_two_Eff = 0.056762 
queue_avg = 2.899554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89955
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 257): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445636 n_act=6384 n_pre=6368 n_ref_event=0 n_req=32321 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34216 bw_util=0.1014
n_activity=169715 dram_eff=0.3022
bk0: 1085a 487210i bk1: 1078a 486900i bk2: 1008a 488863i bk3: 1008a 489527i bk4: 1008a 491985i bk5: 1008a 491245i bk6: 1008a 495995i bk7: 1008a 496218i bk8: 1071a 493168i bk9: 1078a 492487i bk10: 1120a 487577i bk11: 1120a 488781i bk12: 1120a 486184i bk13: 1120a 485621i bk14: 1120a 486088i bk15: 1120a 485871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802481
Row_Buffer_Locality_read = 0.802927
Row_Buffer_Locality_write = 0.801982
Bank_Level_Parallism = 2.038808
Bank_Level_Parallism_Col = 1.655393
Bank_Level_Parallism_Ready = 1.179195
write_to_read_ratio_blp_rw_average = 0.685523
GrpLevelPara = 1.467805 

BW Util details:
bwutil = 0.101394 
total_CMD = 505906 
util_bw = 51296 
Wasted_Col = 60997 
Wasted_Row = 31466 
Idle = 362147 

BW Util Bottlenecks: 
RCDc_limit = 23422 
RCDWRc_limit = 22286 
WTRc_limit = 4517 
RTWc_limit = 7254 
CCDLc_limit = 32337 
rwq = 0 
CCDLc_limit_alone = 31279 
WTRc_limit_alone = 4072 
RTWc_limit_alone = 6641 

Commands details: 
total_CMD = 505906 
n_nop = 445636 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34216 
n_act = 6384 
n_pre = 6368 
n_ref = 0 
n_req = 32321 
total_req = 51296 

Dual Bus Interface Util: 
issued_total_row = 12752 
issued_total_col = 51296 
Row_Bus_Util =  0.025206 
CoL_Bus_Util = 0.101394 
Either_Row_CoL_Bus_Util = 0.119133 
Issued_on_Two_Bus_Simul_Util = 0.007468 
issued_two_Eff = 0.062685 
queue_avg = 2.673429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67343
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 257): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441657 n_act=6140 n_pre=6124 n_ref_event=0 n_req=34368 n_rd=19443 n_rd_L2_A=0 n_write=0 n_wr_bk=36253 bw_util=0.1101
n_activity=174120 dram_eff=0.3199
bk0: 1227a 486499i bk1: 1232a 487155i bk2: 1136a 489203i bk3: 1152a 489342i bk4: 1128a 493848i bk5: 1152a 493727i bk6: 1128a 496027i bk7: 1152a 495767i bk8: 1224a 492334i bk9: 1232a 491989i bk10: 1280a 487651i bk11: 1280a 488023i bk12: 1280a 485525i bk13: 1280a 485838i bk14: 1280a 484939i bk15: 1280a 484764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821345
Row_Buffer_Locality_read = 0.822713
Row_Buffer_Locality_write = 0.819564
Bank_Level_Parallism = 1.972218
Bank_Level_Parallism_Col = 1.634514
Bank_Level_Parallism_Ready = 1.174698
write_to_read_ratio_blp_rw_average = 0.660384
GrpLevelPara = 1.454756 

BW Util details:
bwutil = 0.110092 
total_CMD = 505906 
util_bw = 55696 
Wasted_Col = 63959 
Wasted_Row = 30548 
Idle = 355703 

BW Util Bottlenecks: 
RCDc_limit = 24446 
RCDWRc_limit = 19831 
WTRc_limit = 5693 
RTWc_limit = 7570 
CCDLc_limit = 36204 
rwq = 0 
CCDLc_limit_alone = 35019 
WTRc_limit_alone = 5125 
RTWc_limit_alone = 6953 

Commands details: 
total_CMD = 505906 
n_nop = 441657 
Read = 19443 
Write = 0 
L2_Alloc = 0 
L2_WB = 36253 
n_act = 6140 
n_pre = 6124 
n_ref = 0 
n_req = 34368 
total_req = 55696 

Dual Bus Interface Util: 
issued_total_row = 12264 
issued_total_col = 55696 
Row_Bus_Util =  0.024242 
CoL_Bus_Util = 0.110092 
Either_Row_CoL_Bus_Util = 0.126998 
Issued_on_Two_Bus_Simul_Util = 0.007335 
issued_two_Eff = 0.057760 
queue_avg = 2.867214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86721
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 256): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445216 n_act=6579 n_pre=6563 n_ref_event=0 n_req=32279 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34167 bw_util=0.1013
n_activity=173698 dram_eff=0.295
bk0: 1085a 486130i bk1: 1078a 486596i bk2: 1008a 488966i bk3: 1008a 488731i bk4: 1008a 491489i bk5: 1008a 491270i bk6: 1008a 496245i bk7: 1008a 496409i bk8: 1071a 492577i bk9: 1078a 492307i bk10: 1120a 488103i bk11: 1120a 487660i bk12: 1120a 486517i bk13: 1120a 485499i bk14: 1120a 484918i bk15: 1120a 485139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796183
Row_Buffer_Locality_read = 0.792799
Row_Buffer_Locality_write = 0.799987
Bank_Level_Parallism = 2.039327
Bank_Level_Parallism_Col = 1.649674
Bank_Level_Parallism_Ready = 1.168771
write_to_read_ratio_blp_rw_average = 0.682377
GrpLevelPara = 1.464697 

BW Util details:
bwutil = 0.101297 
total_CMD = 505906 
util_bw = 51247 
Wasted_Col = 61937 
Wasted_Row = 33050 
Idle = 359672 

BW Util Bottlenecks: 
RCDc_limit = 25009 
RCDWRc_limit = 22559 
WTRc_limit = 4644 
RTWc_limit = 7499 
CCDLc_limit = 32310 
rwq = 0 
CCDLc_limit_alone = 31082 
WTRc_limit_alone = 4033 
RTWc_limit_alone = 6882 

Commands details: 
total_CMD = 505906 
n_nop = 445216 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34167 
n_act = 6579 
n_pre = 6563 
n_ref = 0 
n_req = 32279 
total_req = 51247 

Dual Bus Interface Util: 
issued_total_row = 13142 
issued_total_col = 51247 
Row_Bus_Util =  0.025977 
CoL_Bus_Util = 0.101297 
Either_Row_CoL_Bus_Util = 0.119963 
Issued_on_Two_Bus_Simul_Util = 0.007312 
issued_two_Eff = 0.060949 
queue_avg = 2.654218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65422
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 257): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441581 n_act=6129 n_pre=6113 n_ref_event=0 n_req=34469 n_rd=19520 n_rd_L2_A=0 n_write=0 n_wr_bk=36277 bw_util=0.1103
n_activity=175151 dram_eff=0.3186
bk0: 1240a 485957i bk1: 1232a 486633i bk2: 1152a 489942i bk3: 1152a 490026i bk4: 1152a 493841i bk5: 1152a 493396i bk6: 1152a 496259i bk7: 1152a 495994i bk8: 1224a 492389i bk9: 1232a 491866i bk10: 1280a 487889i bk11: 1280a 488135i bk12: 1280a 486500i bk13: 1280a 485406i bk14: 1280a 484775i bk15: 1280a 485114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822188
Row_Buffer_Locality_read = 0.822746
Row_Buffer_Locality_write = 0.821460
Bank_Level_Parallism = 1.949195
Bank_Level_Parallism_Col = 1.606160
Bank_Level_Parallism_Ready = 1.162392
write_to_read_ratio_blp_rw_average = 0.653937
GrpLevelPara = 1.438127 

BW Util details:
bwutil = 0.110291 
total_CMD = 505906 
util_bw = 55797 
Wasted_Col = 64791 
Wasted_Row = 30676 
Idle = 354642 

BW Util Bottlenecks: 
RCDc_limit = 24899 
RCDWRc_limit = 19639 
WTRc_limit = 5022 
RTWc_limit = 7491 
CCDLc_limit = 36141 
rwq = 0 
CCDLc_limit_alone = 35076 
WTRc_limit_alone = 4546 
RTWc_limit_alone = 6902 

Commands details: 
total_CMD = 505906 
n_nop = 441581 
Read = 19520 
Write = 0 
L2_Alloc = 0 
L2_WB = 36277 
n_act = 6129 
n_pre = 6113 
n_ref = 0 
n_req = 34469 
total_req = 55797 

Dual Bus Interface Util: 
issued_total_row = 12242 
issued_total_col = 55797 
Row_Bus_Util =  0.024198 
CoL_Bus_Util = 0.110291 
Either_Row_CoL_Bus_Util = 0.127148 
Issued_on_Two_Bus_Simul_Util = 0.007341 
issued_two_Eff = 0.057738 
queue_avg = 2.860324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86032
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 257): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445398 n_act=6442 n_pre=6426 n_ref_event=0 n_req=32368 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34307 bw_util=0.1016
n_activity=173013 dram_eff=0.297
bk0: 1085a 486545i bk1: 1078a 487369i bk2: 1008a 488860i bk3: 1008a 488976i bk4: 1008a 491917i bk5: 1008a 491645i bk6: 1008a 495940i bk7: 1008a 496122i bk8: 1071a 492594i bk9: 1078a 492512i bk10: 1120a 488372i bk11: 1120a 488707i bk12: 1120a 486000i bk13: 1120a 485414i bk14: 1120a 485554i bk15: 1120a 485039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800976
Row_Buffer_Locality_read = 0.801932
Row_Buffer_Locality_write = 0.799908
Bank_Level_Parallism = 2.044731
Bank_Level_Parallism_Col = 1.665971
Bank_Level_Parallism_Ready = 1.178275
write_to_read_ratio_blp_rw_average = 0.685318
GrpLevelPara = 1.478870 

BW Util details:
bwutil = 0.101574 
total_CMD = 505906 
util_bw = 51387 
Wasted_Col = 60767 
Wasted_Row = 32265 
Idle = 361487 

BW Util Bottlenecks: 
RCDc_limit = 23678 
RCDWRc_limit = 22687 
WTRc_limit = 4810 
RTWc_limit = 7865 
CCDLc_limit = 31856 
rwq = 0 
CCDLc_limit_alone = 30653 
WTRc_limit_alone = 4321 
RTWc_limit_alone = 7151 

Commands details: 
total_CMD = 505906 
n_nop = 445398 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34307 
n_act = 6442 
n_pre = 6426 
n_ref = 0 
n_req = 32368 
total_req = 51387 

Dual Bus Interface Util: 
issued_total_row = 12868 
issued_total_col = 51387 
Row_Bus_Util =  0.025436 
CoL_Bus_Util = 0.101574 
Either_Row_CoL_Bus_Util = 0.119603 
Issued_on_Two_Bus_Simul_Util = 0.007407 
issued_two_Eff = 0.061926 
queue_avg = 2.713799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7138
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 223): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441426 n_act=6250 n_pre=6235 n_ref_event=0 n_req=34462 n_rd=19497 n_rd_L2_A=0 n_write=0 n_wr_bk=36219 bw_util=0.1101
n_activity=175625 dram_eff=0.3172
bk0: 1240a 485967i bk1: 1232a 486288i bk2: 1152a 489049i bk3: 1152a 489416i bk4: 1152a 493644i bk5: 1144a 492770i bk6: 1152a 495845i bk7: 1143a 495653i bk8: 1224a 492563i bk9: 1226a 491265i bk10: 1280a 487289i bk11: 1280a 487737i bk12: 1280a 485192i bk13: 1280a 486228i bk14: 1280a 484373i bk15: 1280a 485506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818496
Row_Buffer_Locality_read = 0.818247
Row_Buffer_Locality_write = 0.818821
Bank_Level_Parallism = 1.981692
Bank_Level_Parallism_Col = 1.629680
Bank_Level_Parallism_Ready = 1.169305
write_to_read_ratio_blp_rw_average = 0.652975
GrpLevelPara = 1.446670 

BW Util details:
bwutil = 0.110131 
total_CMD = 505906 
util_bw = 55716 
Wasted_Col = 65319 
Wasted_Row = 30426 
Idle = 354445 

BW Util Bottlenecks: 
RCDc_limit = 25604 
RCDWRc_limit = 19753 
WTRc_limit = 6003 
RTWc_limit = 8076 
CCDLc_limit = 36379 
rwq = 0 
CCDLc_limit_alone = 35041 
WTRc_limit_alone = 5356 
RTWc_limit_alone = 7385 

Commands details: 
total_CMD = 505906 
n_nop = 441426 
Read = 19497 
Write = 0 
L2_Alloc = 0 
L2_WB = 36219 
n_act = 6250 
n_pre = 6235 
n_ref = 0 
n_req = 34462 
total_req = 55716 

Dual Bus Interface Util: 
issued_total_row = 12485 
issued_total_col = 55716 
Row_Bus_Util =  0.024678 
CoL_Bus_Util = 0.110131 
Either_Row_CoL_Bus_Util = 0.127455 
Issued_on_Two_Bus_Simul_Util = 0.007355 
issued_two_Eff = 0.057708 
queue_avg = 2.854835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85483
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 257): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445375 n_act=6520 n_pre=6504 n_ref_event=0 n_req=32313 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34200 bw_util=0.1014
n_activity=171022 dram_eff=0.2998
bk0: 1085a 486749i bk1: 1078a 486386i bk2: 1008a 488805i bk3: 1008a 488976i bk4: 1008a 491583i bk5: 1008a 491776i bk6: 1008a 495547i bk7: 1008a 495972i bk8: 1071a 492926i bk9: 1078a 492611i bk10: 1120a 487429i bk11: 1120a 487993i bk12: 1120a 485915i bk13: 1120a 485534i bk14: 1120a 485724i bk15: 1120a 485955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798224
Row_Buffer_Locality_read = 0.797658
Row_Buffer_Locality_write = 0.798858
Bank_Level_Parallism = 2.064322
Bank_Level_Parallism_Col = 1.662856
Bank_Level_Parallism_Ready = 1.177613
write_to_read_ratio_blp_rw_average = 0.683891
GrpLevelPara = 1.469249 

BW Util details:
bwutil = 0.101363 
total_CMD = 505906 
util_bw = 51280 
Wasted_Col = 61051 
Wasted_Row = 31507 
Idle = 362068 

BW Util Bottlenecks: 
RCDc_limit = 23947 
RCDWRc_limit = 22577 
WTRc_limit = 4910 
RTWc_limit = 7293 
CCDLc_limit = 32678 
rwq = 0 
CCDLc_limit_alone = 31397 
WTRc_limit_alone = 4269 
RTWc_limit_alone = 6653 

Commands details: 
total_CMD = 505906 
n_nop = 445375 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34200 
n_act = 6520 
n_pre = 6504 
n_ref = 0 
n_req = 32313 
total_req = 51280 

Dual Bus Interface Util: 
issued_total_row = 13024 
issued_total_col = 51280 
Row_Bus_Util =  0.025744 
CoL_Bus_Util = 0.101363 
Either_Row_CoL_Bus_Util = 0.119649 
Issued_on_Two_Bus_Simul_Util = 0.007458 
issued_two_Eff = 0.062332 
queue_avg = 2.691753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69175
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 257): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441509 n_act=6320 n_pre=6304 n_ref_event=0 n_req=34243 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36080 bw_util=0.1096
n_activity=174730 dram_eff=0.3173
bk0: 1224a 485493i bk1: 1224a 485653i bk2: 1136a 489500i bk3: 1128a 489381i bk4: 1128a 493279i bk5: 1128a 493601i bk6: 1128a 495706i bk7: 1136a 495761i bk8: 1224a 492177i bk9: 1224a 491396i bk10: 1280a 487368i bk11: 1280a 487321i bk12: 1280a 485587i bk13: 1280a 485529i bk14: 1280a 485256i bk15: 1280a 484308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815437
Row_Buffer_Locality_read = 0.815806
Row_Buffer_Locality_write = 0.814957
Bank_Level_Parallism = 2.006704
Bank_Level_Parallism_Col = 1.644320
Bank_Level_Parallism_Ready = 1.170148
write_to_read_ratio_blp_rw_average = 0.653446
GrpLevelPara = 1.462773 

BW Util details:
bwutil = 0.109586 
total_CMD = 505906 
util_bw = 55440 
Wasted_Col = 64180 
Wasted_Row = 30588 
Idle = 355698 

BW Util Bottlenecks: 
RCDc_limit = 25832 
RCDWRc_limit = 20241 
WTRc_limit = 5685 
RTWc_limit = 8003 
CCDLc_limit = 35315 
rwq = 0 
CCDLc_limit_alone = 34033 
WTRc_limit_alone = 5086 
RTWc_limit_alone = 7320 

Commands details: 
total_CMD = 505906 
n_nop = 441509 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36080 
n_act = 6320 
n_pre = 6304 
n_ref = 0 
n_req = 34243 
total_req = 55440 

Dual Bus Interface Util: 
issued_total_row = 12624 
issued_total_col = 55440 
Row_Bus_Util =  0.024953 
CoL_Bus_Util = 0.109586 
Either_Row_CoL_Bus_Util = 0.127290 
Issued_on_Two_Bus_Simul_Util = 0.007248 
issued_two_Eff = 0.056944 
queue_avg = 2.902980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90298
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 257): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445572 n_act=6534 n_pre=6518 n_ref_event=0 n_req=32105 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=34085 bw_util=0.1009
n_activity=172888 dram_eff=0.2951
bk0: 1071a 485447i bk1: 1071a 485878i bk2: 994a 488622i bk3: 987a 489022i bk4: 987a 491890i bk5: 987a 491631i bk6: 987a 496297i bk7: 994a 496167i bk8: 1071a 492939i bk9: 1071a 493056i bk10: 1120a 487798i bk11: 1120a 488019i bk12: 1120a 485862i bk13: 1120a 485685i bk14: 1120a 484882i bk15: 1120a 484945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796480
Row_Buffer_Locality_read = 0.795750
Row_Buffer_Locality_write = 0.797296
Bank_Level_Parallism = 2.074865
Bank_Level_Parallism_Col = 1.681643
Bank_Level_Parallism_Ready = 1.177678
write_to_read_ratio_blp_rw_average = 0.688000
GrpLevelPara = 1.487294 

BW Util details:
bwutil = 0.100859 
total_CMD = 505906 
util_bw = 51025 
Wasted_Col = 61228 
Wasted_Row = 31593 
Idle = 362060 

BW Util Bottlenecks: 
RCDc_limit = 24238 
RCDWRc_limit = 22814 
WTRc_limit = 5296 
RTWc_limit = 8525 
CCDLc_limit = 32052 
rwq = 0 
CCDLc_limit_alone = 30832 
WTRc_limit_alone = 4790 
RTWc_limit_alone = 7811 

Commands details: 
total_CMD = 505906 
n_nop = 445572 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 34085 
n_act = 6534 
n_pre = 6518 
n_ref = 0 
n_req = 32105 
total_req = 51025 

Dual Bus Interface Util: 
issued_total_row = 13052 
issued_total_col = 51025 
Row_Bus_Util =  0.025799 
CoL_Bus_Util = 0.100859 
Either_Row_CoL_Bus_Util = 0.119259 
Issued_on_Two_Bus_Simul_Util = 0.007399 
issued_two_Eff = 0.062038 
queue_avg = 2.701081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70108
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 232): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=442007 n_act=6045 n_pre=6029 n_ref_event=0 n_req=34259 n_rd=19342 n_rd_L2_A=0 n_write=0 n_wr_bk=36097 bw_util=0.1096
n_activity=170625 dram_eff=0.3249
bk0: 1224a 486952i bk1: 1224a 487027i bk2: 1132a 489668i bk3: 1128a 490277i bk4: 1120a 494578i bk5: 1128a 494028i bk6: 1124a 496313i bk7: 1136a 495650i bk8: 1222a 492763i bk9: 1224a 491819i bk10: 1280a 487731i bk11: 1280a 488128i bk12: 1280a 485568i bk13: 1280a 485630i bk14: 1280a 485678i bk15: 1280a 485375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823419
Row_Buffer_Locality_read = 0.825433
Row_Buffer_Locality_write = 0.820805
Bank_Level_Parallism = 1.981884
Bank_Level_Parallism_Col = 1.632179
Bank_Level_Parallism_Ready = 1.165335
write_to_read_ratio_blp_rw_average = 0.669955
GrpLevelPara = 1.460005 

BW Util details:
bwutil = 0.109584 
total_CMD = 505906 
util_bw = 55439 
Wasted_Col = 62586 
Wasted_Row = 29083 
Idle = 358798 

BW Util Bottlenecks: 
RCDc_limit = 23559 
RCDWRc_limit = 19899 
WTRc_limit = 5451 
RTWc_limit = 7422 
CCDLc_limit = 35474 
rwq = 0 
CCDLc_limit_alone = 34205 
WTRc_limit_alone = 4817 
RTWc_limit_alone = 6787 

Commands details: 
total_CMD = 505906 
n_nop = 442007 
Read = 19342 
Write = 0 
L2_Alloc = 0 
L2_WB = 36097 
n_act = 6045 
n_pre = 6029 
n_ref = 0 
n_req = 34259 
total_req = 55439 

Dual Bus Interface Util: 
issued_total_row = 12074 
issued_total_col = 55439 
Row_Bus_Util =  0.023866 
CoL_Bus_Util = 0.109584 
Either_Row_CoL_Bus_Util = 0.126306 
Issued_on_Two_Bus_Simul_Util = 0.007144 
issued_two_Eff = 0.056558 
queue_avg = 2.822008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82201
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 257): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445998 n_act=6332 n_pre=6316 n_ref_event=0 n_req=32063 n_rd=16895 n_rd_L2_A=0 n_write=0 n_wr_bk=34126 bw_util=0.1009
n_activity=168289 dram_eff=0.3032
bk0: 1071a 487012i bk1: 1071a 487114i bk2: 988a 489301i bk3: 981a 489211i bk4: 978a 492556i bk5: 981a 492146i bk6: 981a 496571i bk7: 985a 496316i bk8: 1068a 492881i bk9: 1071a 492283i bk10: 1120a 488836i bk11: 1120a 488549i bk12: 1120a 486255i bk13: 1120a 485964i bk14: 1120a 485309i bk15: 1120a 485461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802514
Row_Buffer_Locality_read = 0.801894
Row_Buffer_Locality_write = 0.803204
Bank_Level_Parallism = 2.065548
Bank_Level_Parallism_Col = 1.673613
Bank_Level_Parallism_Ready = 1.188040
write_to_read_ratio_blp_rw_average = 0.685141
GrpLevelPara = 1.486421 

BW Util details:
bwutil = 0.100851 
total_CMD = 505906 
util_bw = 51021 
Wasted_Col = 59456 
Wasted_Row = 30306 
Idle = 365123 

BW Util Bottlenecks: 
RCDc_limit = 23283 
RCDWRc_limit = 21821 
WTRc_limit = 4724 
RTWc_limit = 7193 
CCDLc_limit = 31192 
rwq = 0 
CCDLc_limit_alone = 30177 
WTRc_limit_alone = 4251 
RTWc_limit_alone = 6651 

Commands details: 
total_CMD = 505906 
n_nop = 445998 
Read = 16895 
Write = 0 
L2_Alloc = 0 
L2_WB = 34126 
n_act = 6332 
n_pre = 6316 
n_ref = 0 
n_req = 32063 
total_req = 51021 

Dual Bus Interface Util: 
issued_total_row = 12648 
issued_total_col = 51021 
Row_Bus_Util =  0.025001 
CoL_Bus_Util = 0.100851 
Either_Row_CoL_Bus_Util = 0.118417 
Issued_on_Two_Bus_Simul_Util = 0.007434 
issued_two_Eff = 0.062780 
queue_avg = 2.661166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66117
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 257): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441564 n_act=6196 n_pre=6180 n_ref_event=0 n_req=34425 n_rd=19520 n_rd_L2_A=0 n_write=0 n_wr_bk=36248 bw_util=0.1102
n_activity=171419 dram_eff=0.3253
bk0: 1240a 486411i bk1: 1232a 486868i bk2: 1152a 489569i bk3: 1152a 489053i bk4: 1152a 493891i bk5: 1152a 493526i bk6: 1152a 495850i bk7: 1152a 495835i bk8: 1224a 492763i bk9: 1232a 491400i bk10: 1280a 487501i bk11: 1280a 487111i bk12: 1280a 485037i bk13: 1280a 484962i bk14: 1280a 484405i bk15: 1280a 484721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820015
Row_Buffer_Locality_read = 0.823975
Row_Buffer_Locality_write = 0.814827
Bank_Level_Parallism = 2.021480
Bank_Level_Parallism_Col = 1.668649
Bank_Level_Parallism_Ready = 1.190199
write_to_read_ratio_blp_rw_average = 0.657645
GrpLevelPara = 1.484869 

BW Util details:
bwutil = 0.110234 
total_CMD = 505906 
util_bw = 55768 
Wasted_Col = 62735 
Wasted_Row = 29912 
Idle = 357491 

BW Util Bottlenecks: 
RCDc_limit = 24057 
RCDWRc_limit = 20000 
WTRc_limit = 6197 
RTWc_limit = 8038 
CCDLc_limit = 35006 
rwq = 0 
CCDLc_limit_alone = 33851 
WTRc_limit_alone = 5625 
RTWc_limit_alone = 7455 

Commands details: 
total_CMD = 505906 
n_nop = 441564 
Read = 19520 
Write = 0 
L2_Alloc = 0 
L2_WB = 36248 
n_act = 6196 
n_pre = 6180 
n_ref = 0 
n_req = 34425 
total_req = 55768 

Dual Bus Interface Util: 
issued_total_row = 12376 
issued_total_col = 55768 
Row_Bus_Util =  0.024463 
CoL_Bus_Util = 0.110234 
Either_Row_CoL_Bus_Util = 0.127182 
Issued_on_Two_Bus_Simul_Util = 0.007515 
issued_two_Eff = 0.059090 
queue_avg = 2.904401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9044
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 257): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445387 n_act=6441 n_pre=6425 n_ref_event=0 n_req=32354 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34411 bw_util=0.1018
n_activity=171185 dram_eff=0.3008
bk0: 1085a 486484i bk1: 1078a 486653i bk2: 1008a 489322i bk3: 1008a 489475i bk4: 1008a 492522i bk5: 1008a 492645i bk6: 1008a 495577i bk7: 1008a 495904i bk8: 1071a 493029i bk9: 1078a 492510i bk10: 1120a 487936i bk11: 1120a 487600i bk12: 1120a 485235i bk13: 1120a 485900i bk14: 1120a 485098i bk15: 1120a 484744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800921
Row_Buffer_Locality_read = 0.800703
Row_Buffer_Locality_write = 0.801165
Bank_Level_Parallism = 2.063145
Bank_Level_Parallism_Col = 1.659585
Bank_Level_Parallism_Ready = 1.173778
write_to_read_ratio_blp_rw_average = 0.689450
GrpLevelPara = 1.474246 

BW Util details:
bwutil = 0.101780 
total_CMD = 505906 
util_bw = 51491 
Wasted_Col = 61266 
Wasted_Row = 30818 
Idle = 362331 

BW Util Bottlenecks: 
RCDc_limit = 23590 
RCDWRc_limit = 22647 
WTRc_limit = 4924 
RTWc_limit = 8044 
CCDLc_limit = 32684 
rwq = 0 
CCDLc_limit_alone = 31528 
WTRc_limit_alone = 4475 
RTWc_limit_alone = 7337 

Commands details: 
total_CMD = 505906 
n_nop = 445387 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34411 
n_act = 6441 
n_pre = 6425 
n_ref = 0 
n_req = 32354 
total_req = 51491 

Dual Bus Interface Util: 
issued_total_row = 12866 
issued_total_col = 51491 
Row_Bus_Util =  0.025432 
CoL_Bus_Util = 0.101780 
Either_Row_CoL_Bus_Util = 0.119625 
Issued_on_Two_Bus_Simul_Util = 0.007586 
issued_two_Eff = 0.063418 
queue_avg = 2.759805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75981
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 240): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441468 n_act=6343 n_pre=6327 n_ref_event=0 n_req=34247 n_rd=19430 n_rd_L2_A=0 n_write=0 n_wr_bk=35975 bw_util=0.1095
n_activity=176901 dram_eff=0.3132
bk0: 1240a 484721i bk1: 1224a 485621i bk2: 1152a 489441i bk3: 1128a 489922i bk4: 1152a 493976i bk5: 1128a 494201i bk6: 1142a 495946i bk7: 1136a 495849i bk8: 1224a 492613i bk9: 1224a 491574i bk10: 1280a 487954i bk11: 1280a 487550i bk12: 1280a 485726i bk13: 1280a 484894i bk14: 1280a 483885i bk15: 1280a 484646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814738
Row_Buffer_Locality_read = 0.815552
Row_Buffer_Locality_write = 0.813669
Bank_Level_Parallism = 1.979526
Bank_Level_Parallism_Col = 1.628221
Bank_Level_Parallism_Ready = 1.168775
write_to_read_ratio_blp_rw_average = 0.656186
GrpLevelPara = 1.449708 

BW Util details:
bwutil = 0.109516 
total_CMD = 505906 
util_bw = 55405 
Wasted_Col = 65290 
Wasted_Row = 30964 
Idle = 354247 

BW Util Bottlenecks: 
RCDc_limit = 26090 
RCDWRc_limit = 20460 
WTRc_limit = 5967 
RTWc_limit = 7846 
CCDLc_limit = 35686 
rwq = 0 
CCDLc_limit_alone = 34395 
WTRc_limit_alone = 5371 
RTWc_limit_alone = 7151 

Commands details: 
total_CMD = 505906 
n_nop = 441468 
Read = 19430 
Write = 0 
L2_Alloc = 0 
L2_WB = 35975 
n_act = 6343 
n_pre = 6327 
n_ref = 0 
n_req = 34247 
total_req = 55405 

Dual Bus Interface Util: 
issued_total_row = 12670 
issued_total_col = 55405 
Row_Bus_Util =  0.025044 
CoL_Bus_Util = 0.109516 
Either_Row_CoL_Bus_Util = 0.127371 
Issued_on_Two_Bus_Simul_Util = 0.007189 
issued_two_Eff = 0.056442 
queue_avg = 2.780928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78093
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 248): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445220 n_act=6783 n_pre=6767 n_ref_event=0 n_req=32102 n_rd=17003 n_rd_L2_A=0 n_write=0 n_wr_bk=33916 bw_util=0.1006
n_activity=175920 dram_eff=0.2894
bk0: 1085a 485607i bk1: 1071a 486012i bk2: 1008a 488116i bk3: 987a 488456i bk4: 1008a 491861i bk5: 987a 492279i bk6: 1001a 495922i bk7: 994a 495778i bk8: 1071a 493156i bk9: 1071a 492400i bk10: 1120a 488162i bk11: 1120a 487780i bk12: 1120a 484871i bk13: 1120a 484836i bk14: 1120a 484467i bk15: 1120a 484611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788665
Row_Buffer_Locality_read = 0.787403
Row_Buffer_Locality_write = 0.790087
Bank_Level_Parallism = 2.052523
Bank_Level_Parallism_Col = 1.639938
Bank_Level_Parallism_Ready = 1.169995
write_to_read_ratio_blp_rw_average = 0.671009
GrpLevelPara = 1.458858 

BW Util details:
bwutil = 0.100649 
total_CMD = 505906 
util_bw = 50919 
Wasted_Col = 63210 
Wasted_Row = 33141 
Idle = 358636 

BW Util Bottlenecks: 
RCDc_limit = 26030 
RCDWRc_limit = 23395 
WTRc_limit = 5487 
RTWc_limit = 6986 
CCDLc_limit = 32708 
rwq = 0 
CCDLc_limit_alone = 31604 
WTRc_limit_alone = 4883 
RTWc_limit_alone = 6486 

Commands details: 
total_CMD = 505906 
n_nop = 445220 
Read = 17003 
Write = 0 
L2_Alloc = 0 
L2_WB = 33916 
n_act = 6783 
n_pre = 6767 
n_ref = 0 
n_req = 32102 
total_req = 50919 

Dual Bus Interface Util: 
issued_total_row = 13550 
issued_total_col = 50919 
Row_Bus_Util =  0.026784 
CoL_Bus_Util = 0.100649 
Either_Row_CoL_Bus_Util = 0.119955 
Issued_on_Two_Bus_Simul_Util = 0.007478 
issued_two_Eff = 0.062337 
queue_avg = 2.658723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65872
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 250): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441569 n_act=6233 n_pre=6217 n_ref_event=0 n_req=34260 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36178 bw_util=0.1098
n_activity=172559 dram_eff=0.3218
bk0: 1224a 486382i bk1: 1224a 486395i bk2: 1136a 489290i bk3: 1128a 490343i bk4: 1128a 494176i bk5: 1128a 493768i bk6: 1128a 495970i bk7: 1136a 496053i bk8: 1224a 491869i bk9: 1224a 491317i bk10: 1280a 487551i bk11: 1280a 487072i bk12: 1280a 485154i bk13: 1280a 485111i bk14: 1280a 484160i bk15: 1280a 484846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818041
Row_Buffer_Locality_read = 0.818388
Row_Buffer_Locality_write = 0.817590
Bank_Level_Parallism = 1.994309
Bank_Level_Parallism_Col = 1.631095
Bank_Level_Parallism_Ready = 1.169848
write_to_read_ratio_blp_rw_average = 0.656356
GrpLevelPara = 1.451119 

BW Util details:
bwutil = 0.109779 
total_CMD = 505906 
util_bw = 55538 
Wasted_Col = 64779 
Wasted_Row = 29756 
Idle = 355833 

BW Util Bottlenecks: 
RCDc_limit = 25590 
RCDWRc_limit = 19887 
WTRc_limit = 6281 
RTWc_limit = 7698 
CCDLc_limit = 36404 
rwq = 0 
CCDLc_limit_alone = 35026 
WTRc_limit_alone = 5556 
RTWc_limit_alone = 7045 

Commands details: 
total_CMD = 505906 
n_nop = 441569 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36178 
n_act = 6233 
n_pre = 6217 
n_ref = 0 
n_req = 34260 
total_req = 55538 

Dual Bus Interface Util: 
issued_total_row = 12450 
issued_total_col = 55538 
Row_Bus_Util =  0.024609 
CoL_Bus_Util = 0.109779 
Either_Row_CoL_Bus_Util = 0.127172 
Issued_on_Two_Bus_Simul_Util = 0.007217 
issued_two_Eff = 0.056748 
queue_avg = 2.856074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85607
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 256): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445850 n_act=6602 n_pre=6586 n_ref_event=0 n_req=32036 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=33915 bw_util=0.1005
n_activity=168830 dram_eff=0.3012
bk0: 1071a 485624i bk1: 1071a 486561i bk2: 994a 488682i bk3: 987a 488533i bk4: 987a 492590i bk5: 987a 492127i bk6: 987a 496396i bk7: 994a 495900i bk8: 1071a 492655i bk9: 1071a 492495i bk10: 1120a 488046i bk11: 1120a 487669i bk12: 1120a 485192i bk13: 1120a 485480i bk14: 1120a 484617i bk15: 1120a 484508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793919
Row_Buffer_Locality_read = 0.795691
Row_Buffer_Locality_write = 0.791932
Bank_Level_Parallism = 2.110353
Bank_Level_Parallism_Col = 1.694792
Bank_Level_Parallism_Ready = 1.184348
write_to_read_ratio_blp_rw_average = 0.691504
GrpLevelPara = 1.498022 

BW Util details:
bwutil = 0.100523 
total_CMD = 505906 
util_bw = 50855 
Wasted_Col = 59766 
Wasted_Row = 31278 
Idle = 364007 

BW Util Bottlenecks: 
RCDc_limit = 23358 
RCDWRc_limit = 23241 
WTRc_limit = 5200 
RTWc_limit = 7410 
CCDLc_limit = 31814 
rwq = 0 
CCDLc_limit_alone = 30687 
WTRc_limit_alone = 4637 
RTWc_limit_alone = 6846 

Commands details: 
total_CMD = 505906 
n_nop = 445850 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 33915 
n_act = 6602 
n_pre = 6586 
n_ref = 0 
n_req = 32036 
total_req = 50855 

Dual Bus Interface Util: 
issued_total_row = 13188 
issued_total_col = 50855 
Row_Bus_Util =  0.026068 
CoL_Bus_Util = 0.100523 
Either_Row_CoL_Bus_Util = 0.118710 
Issued_on_Two_Bus_Simul_Util = 0.007881 
issued_two_Eff = 0.066388 
queue_avg = 2.734909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73491
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 257): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441788 n_act=6089 n_pre=6073 n_ref_event=0 n_req=34313 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36350 bw_util=0.1101
n_activity=171562 dram_eff=0.3247
bk0: 1224a 486944i bk1: 1224a 486830i bk2: 1136a 489992i bk3: 1128a 489919i bk4: 1128a 494496i bk5: 1128a 494214i bk6: 1128a 496352i bk7: 1136a 496218i bk8: 1224a 492676i bk9: 1224a 491774i bk10: 1280a 487828i bk11: 1280a 487335i bk12: 1280a 484805i bk13: 1280a 485573i bk14: 1280a 484910i bk15: 1280a 485230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822545
Row_Buffer_Locality_read = 0.825878
Row_Buffer_Locality_write = 0.818230
Bank_Level_Parallism = 1.982993
Bank_Level_Parallism_Col = 1.638147
Bank_Level_Parallism_Ready = 1.173344
write_to_read_ratio_blp_rw_average = 0.667751
GrpLevelPara = 1.457458 

BW Util details:
bwutil = 0.110119 
total_CMD = 505906 
util_bw = 55710 
Wasted_Col = 62473 
Wasted_Row = 29933 
Idle = 357790 

BW Util Bottlenecks: 
RCDc_limit = 23637 
RCDWRc_limit = 19905 
WTRc_limit = 5223 
RTWc_limit = 7372 
CCDLc_limit = 35739 
rwq = 0 
CCDLc_limit_alone = 34445 
WTRc_limit_alone = 4618 
RTWc_limit_alone = 6683 

Commands details: 
total_CMD = 505906 
n_nop = 441788 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36350 
n_act = 6089 
n_pre = 6073 
n_ref = 0 
n_req = 34313 
total_req = 55710 

Dual Bus Interface Util: 
issued_total_row = 12162 
issued_total_col = 55710 
Row_Bus_Util =  0.024040 
CoL_Bus_Util = 0.110119 
Either_Row_CoL_Bus_Util = 0.126739 
Issued_on_Two_Bus_Simul_Util = 0.007420 
issued_two_Eff = 0.058548 
queue_avg = 2.796593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79659
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 249): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445660 n_act=6488 n_pre=6472 n_ref_event=0 n_req=32170 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=34155 bw_util=0.101
n_activity=170367 dram_eff=0.2999
bk0: 1071a 486664i bk1: 1071a 486875i bk2: 994a 488842i bk3: 987a 488596i bk4: 987a 492479i bk5: 987a 492547i bk6: 987a 496020i bk7: 994a 495931i bk8: 1071a 492549i bk9: 1071a 492742i bk10: 1120a 488256i bk11: 1120a 487790i bk12: 1120a 485021i bk13: 1120a 485679i bk14: 1120a 485275i bk15: 1120a 485085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798296
Row_Buffer_Locality_read = 0.797166
Row_Buffer_Locality_write = 0.799553
Bank_Level_Parallism = 2.071953
Bank_Level_Parallism_Col = 1.674579
Bank_Level_Parallism_Ready = 1.185987
write_to_read_ratio_blp_rw_average = 0.686981
GrpLevelPara = 1.480404 

BW Util details:
bwutil = 0.100997 
total_CMD = 505906 
util_bw = 51095 
Wasted_Col = 60387 
Wasted_Row = 31528 
Idle = 362896 

BW Util Bottlenecks: 
RCDc_limit = 23835 
RCDWRc_limit = 22674 
WTRc_limit = 4901 
RTWc_limit = 7263 
CCDLc_limit = 31749 
rwq = 0 
CCDLc_limit_alone = 30661 
WTRc_limit_alone = 4379 
RTWc_limit_alone = 6697 

Commands details: 
total_CMD = 505906 
n_nop = 445660 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 34155 
n_act = 6488 
n_pre = 6472 
n_ref = 0 
n_req = 32170 
total_req = 51095 

Dual Bus Interface Util: 
issued_total_row = 12960 
issued_total_col = 51095 
Row_Bus_Util =  0.025617 
CoL_Bus_Util = 0.100997 
Either_Row_CoL_Bus_Util = 0.119085 
Issued_on_Two_Bus_Simul_Util = 0.007529 
issued_two_Eff = 0.063224 
queue_avg = 2.680006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68001
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 256): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441355 n_act=6306 n_pre=6290 n_ref_event=0 n_req=34379 n_rd=19513 n_rd_L2_A=0 n_write=0 n_wr_bk=36110 bw_util=0.1099
n_activity=177358 dram_eff=0.3136
bk0: 1240a 486013i bk1: 1232a 486193i bk2: 1152a 489730i bk3: 1152a 489652i bk4: 1152a 494056i bk5: 1152a 493923i bk6: 1145a 496274i bk7: 1152a 495608i bk8: 1224a 492688i bk9: 1232a 491396i bk10: 1280a 488249i bk11: 1280a 486909i bk12: 1280a 484993i bk13: 1280a 483926i bk14: 1280a 484783i bk15: 1280a 484174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816574
Row_Buffer_Locality_read = 0.817045
Row_Buffer_Locality_write = 0.815956
Bank_Level_Parallism = 1.974606
Bank_Level_Parallism_Col = 1.628155
Bank_Level_Parallism_Ready = 1.175521
write_to_read_ratio_blp_rw_average = 0.655478
GrpLevelPara = 1.450785 

BW Util details:
bwutil = 0.109947 
total_CMD = 505906 
util_bw = 55623 
Wasted_Col = 65074 
Wasted_Row = 31388 
Idle = 353821 

BW Util Bottlenecks: 
RCDc_limit = 25677 
RCDWRc_limit = 20365 
WTRc_limit = 5701 
RTWc_limit = 7372 
CCDLc_limit = 35607 
rwq = 0 
CCDLc_limit_alone = 34519 
WTRc_limit_alone = 5165 
RTWc_limit_alone = 6820 

Commands details: 
total_CMD = 505906 
n_nop = 441355 
Read = 19513 
Write = 0 
L2_Alloc = 0 
L2_WB = 36110 
n_act = 6306 
n_pre = 6290 
n_ref = 0 
n_req = 34379 
total_req = 55623 

Dual Bus Interface Util: 
issued_total_row = 12596 
issued_total_col = 55623 
Row_Bus_Util =  0.024898 
CoL_Bus_Util = 0.109947 
Either_Row_CoL_Bus_Util = 0.127595 
Issued_on_Two_Bus_Simul_Util = 0.007250 
issued_two_Eff = 0.056823 
queue_avg = 2.763167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76317
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 248): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445878 n_act=6500 n_pre=6484 n_ref_event=0 n_req=32084 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=33773 bw_util=0.1005
n_activity=171349 dram_eff=0.2968
bk0: 1085a 486474i bk1: 1078a 485984i bk2: 1008a 488622i bk3: 1008a 489387i bk4: 1008a 493059i bk5: 1008a 492662i bk6: 1008a 496249i bk7: 1008a 496253i bk8: 1071a 492634i bk9: 1078a 492205i bk10: 1120a 488280i bk11: 1120a 487967i bk12: 1120a 485855i bk13: 1120a 484508i bk14: 1120a 485638i bk15: 1120a 484631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797375
Row_Buffer_Locality_read = 0.797131
Row_Buffer_Locality_write = 0.797653
Bank_Level_Parallism = 2.072627
Bank_Level_Parallism_Col = 1.677777
Bank_Level_Parallism_Ready = 1.191552
write_to_read_ratio_blp_rw_average = 0.679541
GrpLevelPara = 1.486404 

BW Util details:
bwutil = 0.100519 
total_CMD = 505906 
util_bw = 50853 
Wasted_Col = 60238 
Wasted_Row = 31803 
Idle = 363012 

BW Util Bottlenecks: 
RCDc_limit = 24270 
RCDWRc_limit = 22362 
WTRc_limit = 4814 
RTWc_limit = 7797 
CCDLc_limit = 31123 
rwq = 0 
CCDLc_limit_alone = 30161 
WTRc_limit_alone = 4402 
RTWc_limit_alone = 7247 

Commands details: 
total_CMD = 505906 
n_nop = 445878 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 33773 
n_act = 6500 
n_pre = 6484 
n_ref = 0 
n_req = 32084 
total_req = 50853 

Dual Bus Interface Util: 
issued_total_row = 12984 
issued_total_col = 50853 
Row_Bus_Util =  0.025665 
CoL_Bus_Util = 0.100519 
Either_Row_CoL_Bus_Util = 0.118654 
Issued_on_Two_Bus_Simul_Util = 0.007529 
issued_two_Eff = 0.063454 
queue_avg = 2.691516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69152
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 256): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=441796 n_act=6142 n_pre=6126 n_ref_event=0 n_req=34162 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36008 bw_util=0.1094
n_activity=174157 dram_eff=0.3179
bk0: 1224a 486572i bk1: 1224a 487290i bk2: 1136a 490043i bk3: 1128a 490380i bk4: 1128a 494742i bk5: 1128a 493558i bk6: 1128a 496396i bk7: 1136a 496122i bk8: 1224a 492660i bk9: 1224a 491254i bk10: 1280a 488838i bk11: 1280a 487358i bk12: 1280a 486074i bk13: 1280a 484994i bk14: 1280a 485309i bk15: 1280a 484659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820210
Row_Buffer_Locality_read = 0.822624
Row_Buffer_Locality_write = 0.817052
Bank_Level_Parallism = 1.944933
Bank_Level_Parallism_Col = 1.604136
Bank_Level_Parallism_Ready = 1.172320
write_to_read_ratio_blp_rw_average = 0.653349
GrpLevelPara = 1.439195 

BW Util details:
bwutil = 0.109443 
total_CMD = 505906 
util_bw = 55368 
Wasted_Col = 64657 
Wasted_Row = 30319 
Idle = 355562 

BW Util Bottlenecks: 
RCDc_limit = 25207 
RCDWRc_limit = 20040 
WTRc_limit = 5259 
RTWc_limit = 6912 
CCDLc_limit = 35632 
rwq = 0 
CCDLc_limit_alone = 34511 
WTRc_limit_alone = 4656 
RTWc_limit_alone = 6394 

Commands details: 
total_CMD = 505906 
n_nop = 441796 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36008 
n_act = 6142 
n_pre = 6126 
n_ref = 0 
n_req = 34162 
total_req = 55368 

Dual Bus Interface Util: 
issued_total_row = 12268 
issued_total_col = 55368 
Row_Bus_Util =  0.024250 
CoL_Bus_Util = 0.109443 
Either_Row_CoL_Bus_Util = 0.126723 
Issued_on_Two_Bus_Simul_Util = 0.006970 
issued_two_Eff = 0.054999 
queue_avg = 2.734810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73481
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 257): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445629 n_act=6484 n_pre=6468 n_ref_event=0 n_req=32135 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=34179 bw_util=0.101
n_activity=172060 dram_eff=0.2971
bk0: 1071a 486412i bk1: 1071a 487466i bk2: 994a 488924i bk3: 987a 489674i bk4: 987a 493323i bk5: 987a 492313i bk6: 987a 496101i bk7: 994a 495659i bk8: 1071a 492407i bk9: 1071a 492319i bk10: 1120a 487850i bk11: 1120a 487559i bk12: 1120a 486366i bk13: 1120a 486135i bk14: 1120a 485396i bk15: 1120a 485467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798226
Row_Buffer_Locality_read = 0.800295
Row_Buffer_Locality_write = 0.795920
Bank_Level_Parallism = 2.047562
Bank_Level_Parallism_Col = 1.654077
Bank_Level_Parallism_Ready = 1.174143
write_to_read_ratio_blp_rw_average = 0.692536
GrpLevelPara = 1.475892 

BW Util details:
bwutil = 0.101044 
total_CMD = 505906 
util_bw = 51119 
Wasted_Col = 60645 
Wasted_Row = 31460 
Idle = 362682 

BW Util Bottlenecks: 
RCDc_limit = 23325 
RCDWRc_limit = 22944 
WTRc_limit = 4725 
RTWc_limit = 7062 
CCDLc_limit = 32024 
rwq = 0 
CCDLc_limit_alone = 30996 
WTRc_limit_alone = 4270 
RTWc_limit_alone = 6489 

Commands details: 
total_CMD = 505906 
n_nop = 445629 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 34179 
n_act = 6484 
n_pre = 6468 
n_ref = 0 
n_req = 32135 
total_req = 51119 

Dual Bus Interface Util: 
issued_total_row = 12952 
issued_total_col = 51119 
Row_Bus_Util =  0.025602 
CoL_Bus_Util = 0.101044 
Either_Row_CoL_Bus_Util = 0.119147 
Issued_on_Two_Bus_Simul_Util = 0.007499 
issued_two_Eff = 0.062943 
queue_avg = 2.654398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6544
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 256): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=440229 n_act=6827 n_pre=6811 n_ref_event=0 n_req=34285 n_rd=19328 n_rd_L2_A=0 n_write=0 n_wr_bk=36318 bw_util=0.11
n_activity=200290 dram_eff=0.2778
bk0: 1228a 481478i bk1: 1224a 486605i bk2: 1136a 483467i bk3: 1128a 489271i bk4: 1128a 493531i bk5: 1128a 493878i bk6: 1120a 496018i bk7: 1116a 494619i bk8: 1216a 491676i bk9: 1224a 491337i bk10: 1280a 488115i bk11: 1280a 486878i bk12: 1280a 485590i bk13: 1280a 484999i bk14: 1280a 483691i bk15: 1280a 484960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800875
Row_Buffer_Locality_read = 0.814466
Row_Buffer_Locality_write = 0.783312
Bank_Level_Parallism = 1.899736
Bank_Level_Parallism_Col = 1.588015
Bank_Level_Parallism_Ready = 1.161844
write_to_read_ratio_blp_rw_average = 0.657647
GrpLevelPara = 1.427158 

BW Util details:
bwutil = 0.109993 
total_CMD = 505906 
util_bw = 55646 
Wasted_Col = 70714 
Wasted_Row = 38225 
Idle = 341321 

BW Util Bottlenecks: 
RCDc_limit = 26843 
RCDWRc_limit = 24695 
WTRc_limit = 6799 
RTWc_limit = 8957 
CCDLc_limit = 35254 
rwq = 0 
CCDLc_limit_alone = 33855 
WTRc_limit_alone = 6033 
RTWc_limit_alone = 8324 

Commands details: 
total_CMD = 505906 
n_nop = 440229 
Read = 19328 
Write = 0 
L2_Alloc = 0 
L2_WB = 36318 
n_act = 6827 
n_pre = 6811 
n_ref = 0 
n_req = 34285 
total_req = 55646 

Dual Bus Interface Util: 
issued_total_row = 13638 
issued_total_col = 55646 
Row_Bus_Util =  0.026958 
CoL_Bus_Util = 0.109993 
Either_Row_CoL_Bus_Util = 0.129821 
Issued_on_Two_Bus_Simul_Util = 0.007130 
issued_two_Eff = 0.054920 
queue_avg = 2.684034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68403
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 256): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=505906 n_nop=445310 n_act=6562 n_pre=6546 n_ref_event=0 n_req=32131 n_rd=16917 n_rd_L2_A=0 n_write=0 n_wr_bk=34268 bw_util=0.1012
n_activity=177156 dram_eff=0.2889
bk0: 1075a 486108i bk1: 1075a 486167i bk2: 994a 489183i bk3: 991a 488961i bk4: 987a 492658i bk5: 987a 491987i bk6: 973a 496593i bk7: 980a 495807i bk8: 1064a 492687i bk9: 1071a 492412i bk10: 1120a 488264i bk11: 1120a 487831i bk12: 1120a 485602i bk13: 1120a 485643i bk14: 1120a 485323i bk15: 1120a 485321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795774
Row_Buffer_Locality_read = 0.799965
Row_Buffer_Locality_write = 0.791113
Bank_Level_Parallism = 2.011468
Bank_Level_Parallism_Col = 1.627899
Bank_Level_Parallism_Ready = 1.168702
write_to_read_ratio_blp_rw_average = 0.692065
GrpLevelPara = 1.448556 

BW Util details:
bwutil = 0.101175 
total_CMD = 505906 
util_bw = 51185 
Wasted_Col = 63044 
Wasted_Row = 32967 
Idle = 358710 

BW Util Bottlenecks: 
RCDc_limit = 23842 
RCDWRc_limit = 23736 
WTRc_limit = 4256 
RTWc_limit = 8051 
CCDLc_limit = 32652 
rwq = 0 
CCDLc_limit_alone = 31661 
WTRc_limit_alone = 3849 
RTWc_limit_alone = 7467 

Commands details: 
total_CMD = 505906 
n_nop = 445310 
Read = 16917 
Write = 0 
L2_Alloc = 0 
L2_WB = 34268 
n_act = 6562 
n_pre = 6546 
n_ref = 0 
n_req = 32131 
total_req = 51185 

Dual Bus Interface Util: 
issued_total_row = 13108 
issued_total_col = 51185 
Row_Bus_Util =  0.025910 
CoL_Bus_Util = 0.101175 
Either_Row_CoL_Bus_Util = 0.119777 
Issued_on_Two_Bus_Simul_Util = 0.007308 
issued_two_Eff = 0.061011 
queue_avg = 2.616943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61694

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26412, Miss = 19971, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 923
L2_cache_bank[1]: Access = 26441, Miss = 19931, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 99
L2_cache_bank[2]: Access = 25348, Miss = 19171, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 221
L2_cache_bank[3]: Access = 25280, Miss = 19012, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 85
L2_cache_bank[4]: Access = 26655, Miss = 20000, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 699
L2_cache_bank[5]: Access = 26424, Miss = 19920, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 1103
L2_cache_bank[6]: Access = 25472, Miss = 19119, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 1080
L2_cache_bank[7]: Access = 25178, Miss = 19026, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 26604, Miss = 19983, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 699
L2_cache_bank[9]: Access = 26346, Miss = 19928, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 1103
L2_cache_bank[10]: Access = 25371, Miss = 19161, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 928
L2_cache_bank[11]: Access = 25336, Miss = 19133, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[12]: Access = 26483, Miss = 20011, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 1011
L2_cache_bank[13]: Access = 26524, Miss = 19921, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 1369
L2_cache_bank[14]: Access = 25337, Miss = 19113, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 1010
L2_cache_bank[15]: Access = 25245, Miss = 19023, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[16]: Access = 26610, Miss = 20072, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 817
L2_cache_bank[17]: Access = 26438, Miss = 19876, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 1120
L2_cache_bank[18]: Access = 25301, Miss = 19031, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 924
L2_cache_bank[19]: Access = 25310, Miss = 19116, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[20]: Access = 26519, Miss = 19955, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 686
L2_cache_bank[21]: Access = 26549, Miss = 19994, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 1094
L2_cache_bank[22]: Access = 25353, Miss = 19090, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 1072
L2_cache_bank[23]: Access = 25307, Miss = 19124, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 152
L2_cache_bank[24]: Access = 26415, Miss = 19850, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 686
L2_cache_bank[25]: Access = 26456, Miss = 19868, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 1094
L2_cache_bank[26]: Access = 25374, Miss = 19072, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 1042
L2_cache_bank[27]: Access = 25205, Miss = 19025, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 301
L2_cache_bank[28]: Access = 26439, Miss = 19938, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 686
L2_cache_bank[29]: Access = 26478, Miss = 19906, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 1092
L2_cache_bank[30]: Access = 25356, Miss = 19124, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 924
L2_cache_bank[31]: Access = 25171, Miss = 19026, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 235
L2_cache_bank[32]: Access = 26359, Miss = 19808, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 686
L2_cache_bank[33]: Access = 26402, Miss = 19874, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 1092
L2_cache_bank[34]: Access = 25266, Miss = 19026, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 924
L2_cache_bank[35]: Access = 25277, Miss = 19091, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 286
L2_cache_bank[36]: Access = 26498, Miss = 20041, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 2606
L2_cache_bank[37]: Access = 26671, Miss = 20067, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 515
L2_cache_bank[38]: Access = 25390, Miss = 19136, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 547
L2_cache_bank[39]: Access = 25385, Miss = 19105, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 1168
L2_cache_bank[40]: Access = 26453, Miss = 19940, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 2606
L2_cache_bank[41]: Access = 26456, Miss = 20011, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 515
L2_cache_bank[42]: Access = 25356, Miss = 19192, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 547
L2_cache_bank[43]: Access = 25338, Miss = 19198, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 1085
L2_cache_bank[44]: Access = 26444, Miss = 19864, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 2596
L2_cache_bank[45]: Access = 26369, Miss = 19864, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 510
L2_cache_bank[46]: Access = 25096, Miss = 18956, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 547
L2_cache_bank[47]: Access = 25309, Miss = 19100, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 887
L2_cache_bank[48]: Access = 26397, Miss = 19948, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 2606
L2_cache_bank[49]: Access = 26674, Miss = 20026, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 492
L2_cache_bank[50]: Access = 25178, Miss = 18984, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 547
L2_cache_bank[51]: Access = 25316, Miss = 19066, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 887
L2_cache_bank[52]: Access = 26514, Miss = 19960, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 2602
L2_cache_bank[53]: Access = 26577, Miss = 20084, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 482
L2_cache_bank[54]: Access = 25233, Miss = 19146, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 547
L2_cache_bank[55]: Access = 25288, Miss = 19122, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 1026
L2_cache_bank[56]: Access = 26272, Miss = 19795, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 2606
L2_cache_bank[57]: Access = 26615, Miss = 20068, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 458
L2_cache_bank[58]: Access = 25179, Miss = 19002, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 547
L2_cache_bank[59]: Access = 25317, Miss = 19052, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 1058
L2_cache_bank[60]: Access = 26453, Miss = 19865, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 3005
L2_cache_bank[61]: Access = 26471, Miss = 19906, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 106
L2_cache_bank[62]: Access = 25195, Miss = 18936, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[63]: Access = 25332, Miss = 19101, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 1022
L2_total_cache_accesses = 1656817
L2_total_cache_misses = 1248824
L2_total_cache_miss_rate = 0.7537
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 57441
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 155831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 428509
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 490709
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 584340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1072477
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57441
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9641673
icnt_total_pkts_simt_to_mem=9708363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9708363
Req_Network_cycles = 673748
Req_Network_injected_packets_per_cycle =      14.4095 
Req_Network_conflicts_per_cycle =      63.4369
Req_Network_conflicts_per_cycle_util =      63.9288
Req_Bank_Level_Parallism =      14.4649
Req_Network_in_buffer_full_per_cycle =      61.1197
Req_Network_in_buffer_avg_util =     477.4688
Req_Network_out_buffer_full_per_cycle =       1.6475
Req_Network_out_buffer_avg_util =     152.5662

Reply_Network_injected_packets_num = 9641695
Reply_Network_cycles = 673748
Reply_Network_injected_packets_per_cycle =       14.3105
Reply_Network_conflicts_per_cycle =        2.0879
Reply_Network_conflicts_per_cycle_util =       2.1193
Reply_Bank_Level_Parallism =      14.5256
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0830
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1789
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 46 sec (3106 sec)
gpgpu_simulation_rate = 24774 (inst/sec)
gpgpu_simulation_rate = 216 (cycle/sec)
gpgpu_silicon_slowdown = 5240740x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
