
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v
# synth_design -part xc7z020clg484-3 -top norm -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top norm -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 103074 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 243041 ; free virtual = 310880
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v:49]
INFO: [Synth 8-6155] done synthesizing module 'norm' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 243049 ; free virtual = 310889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 243049 ; free virtual = 310889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 243049 ; free virtual = 310889
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 242991 ; free virtual = 310831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 4     
	                8 Bit    Registers := 31    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 4     
	                8 Bit    Registers := 31    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'mean_applied_data_reg[255:0]' into 'mean_applied_data_reg[255:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v:93]
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[8]' (FD) to 'A[0]__29'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[9]' (FD) to 'A[1]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[10]' (FD) to 'A[2]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[11]' (FD) to 'A[3]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[12]' (FD) to 'A[4]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[13]' (FD) to 'A[5]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[14]' (FD) to 'A[6]'
INFO: [Synth 8-3886] merging instance 'A[7]' (FD) to 'mean_applied_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[16]' (FD) to 'A[0]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[17]' (FD) to 'A[1]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[18]' (FD) to 'A[2]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[19]' (FD) to 'A[3]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[20]' (FD) to 'A[4]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[21]' (FD) to 'A[5]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[22]' (FD) to 'A[6]__0'
INFO: [Synth 8-3886] merging instance 'A[7]__0' (FD) to 'mean_applied_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[24]' (FD) to 'A[0]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[25]' (FD) to 'A[1]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[26]' (FD) to 'A[2]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[27]' (FD) to 'A[3]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[28]' (FD) to 'A[4]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[29]' (FD) to 'A[5]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[30]' (FD) to 'A[6]__1'
INFO: [Synth 8-3886] merging instance 'A[7]__1' (FD) to 'mean_applied_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[32]' (FD) to 'A[0]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[33]' (FD) to 'A[1]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[34]' (FD) to 'A[2]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[35]' (FD) to 'A[3]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[36]' (FD) to 'A[4]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[37]' (FD) to 'A[5]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[38]' (FD) to 'A[6]__2'
INFO: [Synth 8-3886] merging instance 'A[7]__2' (FD) to 'mean_applied_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[40]' (FD) to 'A[0]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[41]' (FD) to 'A[1]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[42]' (FD) to 'A[2]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[43]' (FD) to 'A[3]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[44]' (FD) to 'A[4]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[45]' (FD) to 'A[5]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[46]' (FD) to 'A[6]__3'
INFO: [Synth 8-3886] merging instance 'A[7]__3' (FD) to 'mean_applied_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[48]' (FD) to 'A[0]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[49]' (FD) to 'A[1]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[50]' (FD) to 'A[2]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[51]' (FD) to 'A[3]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[52]' (FD) to 'A[4]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[53]' (FD) to 'A[5]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[54]' (FD) to 'A[6]__4'
INFO: [Synth 8-3886] merging instance 'A[7]__4' (FD) to 'mean_applied_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[56]' (FD) to 'A[0]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[57]' (FD) to 'A[1]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[58]' (FD) to 'A[2]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[59]' (FD) to 'A[3]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[60]' (FD) to 'A[4]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[61]' (FD) to 'A[5]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[62]' (FD) to 'A[6]__5'
INFO: [Synth 8-3886] merging instance 'A[7]__5' (FD) to 'mean_applied_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[64]' (FD) to 'A[0]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[65]' (FD) to 'A[1]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[66]' (FD) to 'A[2]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[67]' (FD) to 'A[3]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[68]' (FD) to 'A[4]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[69]' (FD) to 'A[5]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[70]' (FD) to 'A[6]__6'
INFO: [Synth 8-3886] merging instance 'A[7]__6' (FD) to 'mean_applied_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[72]' (FD) to 'A[0]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[73]' (FD) to 'A[1]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[74]' (FD) to 'A[2]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[75]' (FD) to 'A[3]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[76]' (FD) to 'A[4]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[77]' (FD) to 'A[5]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[78]' (FD) to 'A[6]__7'
INFO: [Synth 8-3886] merging instance 'A[7]__7' (FD) to 'mean_applied_data_reg[79]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[80]' (FD) to 'A[0]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[81]' (FD) to 'A[1]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[82]' (FD) to 'A[2]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[83]' (FD) to 'A[3]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[84]' (FD) to 'A[4]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[85]' (FD) to 'A[5]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[86]' (FD) to 'A[6]__8'
INFO: [Synth 8-3886] merging instance 'A[7]__8' (FD) to 'mean_applied_data_reg[87]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[88]' (FD) to 'A[0]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[89]' (FD) to 'A[1]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[90]' (FD) to 'A[2]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[91]' (FD) to 'A[3]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[92]' (FD) to 'A[4]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[93]' (FD) to 'A[5]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[94]' (FD) to 'A[6]__9'
INFO: [Synth 8-3886] merging instance 'A[7]__9' (FD) to 'mean_applied_data_reg[95]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[96]' (FD) to 'A[0]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[97]' (FD) to 'A[1]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[98]' (FD) to 'A[2]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[99]' (FD) to 'A[3]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[100]' (FD) to 'A[4]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[101]' (FD) to 'A[5]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[102]' (FD) to 'A[6]__10'
INFO: [Synth 8-3886] merging instance 'A[7]__10' (FD) to 'mean_applied_data_reg[103]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[104]' (FD) to 'A[0]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[105]' (FD) to 'A[1]__11'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[106]' (FD) to 'A[2]__11'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[107]' (FD) to 'A[3]__11'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242826 ; free virtual = 310669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242828 ; free virtual = 310670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242828 ; free virtual = 310670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242815 ; free virtual = 310658
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242814 ; free virtual = 310656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242812 ; free virtual = 310655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242819 ; free virtual = 310662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242827 ; free virtual = 310669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242826 ; free virtual = 310668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   272|
|2     |LUT1   |     1|
|3     |LUT2   |   388|
|4     |LUT3   |   739|
|5     |LUT4   |   230|
|6     |LUT5   |    98|
|7     |LUT6   |   453|
|8     |FDRE   |   804|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2985|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242826 ; free virtual = 310668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242827 ; free virtual = 310669
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.926 ; gain = 282.289 ; free physical = 242835 ; free virtual = 310678
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'norm' is not ideal for floorplanning, since the cellview 'norm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.082 ; gain = 0.000 ; free physical = 242746 ; free virtual = 310589
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1855.082 ; gain = 381.543 ; free physical = 242805 ; free virtual = 310647
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.738 ; gain = 562.656 ; free physical = 242344 ; free virtual = 310186
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.738 ; gain = 0.000 ; free physical = 242343 ; free virtual = 310185
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.750 ; gain = 0.000 ; free physical = 242337 ; free virtual = 310181
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242344 ; free virtual = 310187

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18e26aa5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242344 ; free virtual = 310187

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18e26aa5c

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242329 ; free virtual = 310172
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1074a14a8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242326 ; free virtual = 310169
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199d30f3f

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242338 ; free virtual = 310181
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 199d30f3f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242338 ; free virtual = 310181
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242338 ; free virtual = 310181
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242338 ; free virtual = 310181
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242337 ; free virtual = 310180
Ending Logic Optimization Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242337 ; free virtual = 310180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242333 ; free virtual = 310176

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310175

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310175
Ending Netlist Obfuscation Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310175
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.812 ; gain = 0.000 ; free physical = 242331 ; free virtual = 310174
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d9ed36fa
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module norm ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2529.805 ; gain = 0.000 ; free physical = 242271 ; free virtual = 310114
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2530.793 ; gain = 0.988 ; free physical = 242266 ; free virtual = 310109
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.966 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2532.793 ; gain = 2.988 ; free physical = 242258 ; free virtual = 310101
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2731.984 ; gain = 201.191 ; free physical = 242265 ; free virtual = 310108
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2731.984 ; gain = 202.180 ; free physical = 242265 ; free virtual = 310108

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242298 ; free virtual = 310141


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design norm ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 804
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242297 ; free virtual = 310140
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d9ed36fa
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2731.984 ; gain = 218.172 ; free physical = 242298 ; free virtual = 310141
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28096336 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242325 ; free virtual = 310168
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242322 ; free virtual = 310165
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242334 ; free virtual = 310177
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242334 ; free virtual = 310177
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242333 ; free virtual = 310176

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310175
Ending Netlist Obfuscation Task | Checksum: d9ed36fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310175
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242322 ; free virtual = 310165
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 689e6190

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242322 ; free virtual = 310165
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242322 ; free virtual = 310165

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 434040cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242319 ; free virtual = 310162

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 121176b78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242315 ; free virtual = 310158

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 121176b78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242315 ; free virtual = 310158
Phase 1 Placer Initialization | Checksum: 121176b78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242315 ; free virtual = 310158

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4c40230e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242302 ; free virtual = 310145

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242287 ; free virtual = 310130

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 77e13a1c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242287 ; free virtual = 310130
Phase 2 Global Placement | Checksum: f86ad3dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242286 ; free virtual = 310129

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f86ad3dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242286 ; free virtual = 310129

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1871982d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242286 ; free virtual = 310129

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 186ab45d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242286 ; free virtual = 310129

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1512c88b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242286 ; free virtual = 310129

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e52c3a4c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242281 ; free virtual = 310124

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b628879d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242283 ; free virtual = 310126

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: efabcc80

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242283 ; free virtual = 310126
Phase 3 Detail Placement | Checksum: efabcc80

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242283 ; free virtual = 310126

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ab9bf76f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ab9bf76f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242284 ; free virtual = 310128
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.366. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 147081844

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242284 ; free virtual = 310128
Phase 4.1 Post Commit Optimization | Checksum: 147081844

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242284 ; free virtual = 310128

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 147081844

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242285 ; free virtual = 310128

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 147081844

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242285 ; free virtual = 310128

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242285 ; free virtual = 310128
Phase 4.4 Final Placement Cleanup | Checksum: 867b31c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242285 ; free virtual = 310128
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 867b31c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242285 ; free virtual = 310128
Ending Placer Task | Checksum: 260d2425

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242300 ; free virtual = 310143
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242300 ; free virtual = 310143
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242270 ; free virtual = 310113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242267 ; free virtual = 310110
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242250 ; free virtual = 310098
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6f0347b ConstDB: 0 ShapeSum: 1f1cefaa RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inv_var[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "inp_data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable_norm" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable_norm". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c6ec6e45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242085 ; free virtual = 309929
Post Restoration Checksum: NetGraph: d9df8c7 NumContArr: b94e757e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c6ec6e45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242088 ; free virtual = 309932

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c6ec6e45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242060 ; free virtual = 309904

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c6ec6e45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242060 ; free virtual = 309904
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d7d27ee1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242049 ; free virtual = 309893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.438  | TNS=0.000  | WHS=0.138  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1142d10ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242052 ; free virtual = 309896

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13d7160ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242044 ; free virtual = 309888

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.844  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12aa3f6bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309892
Phase 4 Rip-up And Reroute | Checksum: 12aa3f6bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309892

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12aa3f6bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309892

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12aa3f6bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309892
Phase 5 Delay and Skew Optimization | Checksum: 12aa3f6bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309892

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1adf745d2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242048 ; free virtual = 309892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.844  | TNS=0.000  | WHS=0.173  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1adf745d2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242048 ; free virtual = 309892
Phase 6 Post Hold Fix | Checksum: 1adf745d2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242048 ; free virtual = 309892

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.163249 %
  Global Horizontal Routing Utilization  = 0.177654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c094de08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309891

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c094de08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242046 ; free virtual = 309890

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e5f832cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309891

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.844  | TNS=0.000  | WHS=0.173  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e5f832cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242047 ; free virtual = 309891
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242079 ; free virtual = 309923

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242080 ; free virtual = 309924
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242080 ; free virtual = 309924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242076 ; free virtual = 309921
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2731.984 ; gain = 0.000 ; free physical = 242074 ; free virtual = 309922
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2745.426 ; gain = 0.000 ; free physical = 242031 ; free virtual = 309876
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 08:14:13 2022...
