Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ImplicationSelector_tb_behav xil_defaultlib.ImplicationSelector_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'is_unit_i' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sim_1/new/ImplicationSelector_tb.sv:48]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 49 for port 'implication_variable_ids_i' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sim_1/new/ImplicationSelector_tb.sv:49]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 17 for port 'implication_assignments_i' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sim_1/new/ImplicationSelector_tb.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImplicationSelector_default
Compiling module xil_defaultlib.ImplicationSelector_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ImplicationSelector_tb_behav
