$date
	Sun Mar 06 12:33:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module eight_bit_adder_subtractor_tb $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " C_out $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % opcode $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
bx $
bx #
x"
bx !
$end
#5000000
0"
b0 !
0%
b0 $
b0 #
#10000000
b1 !
1%
b1 #
#15000000
b11111111 !
b1 $
b0 #
#20000000
b10 !
0%
b1 #
#25000000
b11111111 !
1%
b10000011 $
b10000010 #
#30000000
0"
b10000000 !
b0 $
b10000000 #
#35000000
b0 !
b101000 $
b101000 #
#40000000
1"
b11111110 !
0%
b1111111 $
b1111111 #
#45000000
1"
b1111111 !
1%
b1 $
b10000000 #
#50000000
0"
b11110 !
0%
b0 $
b11110 #
#55000000
0"
b11010010 !
b11111010 $
b11011000 #
#60000000
1"
b111000 !
1%
b1100100 $
b10011100 #
#65000000
0"
b10100 !
b10100 $
b101000 #
#70000000
0"
b1111011 !
b11111101 $
b1111000 #
#75000000
b11111111 !
b10 $
b1 #
