
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Fri Mar  8 10:51:03 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/IQRead.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:51:21 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:51:21 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:51:21 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:51:24 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:51:24 2024

multi_srs_gen completed
# Fri Mar  8 10:51:24 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:51:24 2024

premap completed with warnings
# Fri Mar  8 10:51:25 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:51:25 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:51:25 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:51:25 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/backup/IQRead.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:52:43 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:52:43 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:52:43 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:52:46 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:52:46 2024

multi_srs_gen completed
# Fri Mar  8 10:52:46 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:52:46 2024

premap completed with warnings
# Fri Mar  8 10:52:47 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:52:47 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:52:47 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:52:48 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:53:04 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:53:04 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:53:04 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:53:08 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:53:08 2024

multi_srs_gen completed
# Fri Mar  8 10:53:08 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:53:08 2024

premap completed with warnings
# Fri Mar  8 10:53:08 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:53:08 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:53:08 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:53:09 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:53:34 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:53:34 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:53:34 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:53:38 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:53:38 2024

multi_srs_gen completed
# Fri Mar  8 10:53:38 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:53:38 2024

premap completed with warnings
# Fri Mar  8 10:53:38 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:53:38 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:53:38 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:53:39 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:54:29 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:54:29 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:54:29 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:54:33 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:54:33 2024

multi_srs_gen completed
# Fri Mar  8 10:54:33 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:54:33 2024

premap completed with warnings
# Fri Mar  8 10:54:33 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:54:33 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:54:33 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:54:34 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:54:50 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:54:50 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:54:50 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:54:54 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:54:54 2024

multi_srs_gen completed
# Fri Mar  8 10:54:54 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:54:54 2024

premap completed with warnings
# Fri Mar  8 10:54:54 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:54:54 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:54:54 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:54:56 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:55:33 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:55:33 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:55:33 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:55:36 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:55:36 2024

multi_srs_gen completed
# Fri Mar  8 10:55:36 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:55:36 2024

premap completed with warnings
# Fri Mar  8 10:55:37 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:55:37 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:55:37 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:55:38 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:55:55 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:55:55 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:55:55 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:55:59 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:55:59 2024

multi_srs_gen completed
# Fri Mar  8 10:55:59 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:55:59 2024

premap completed with warnings
# Fri Mar  8 10:55:59 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:55:59 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:55:59 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:56:00 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:57:08 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:57:08 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:57:08 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs

compiler completed
# Fri Mar  8 10:57:12 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:57:12 2024
Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Fri Mar  8 10:57:13 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srs
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:57:13 2024

premap completed with warnings
# Fri Mar  8 10:57:14 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:57:14 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:57:14 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:57:15 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_5/IQRead.srr"
Running: rev_5 in foreground

Running IQRead|rev_5

Running Flow: compile (Compile) on IQRead|rev_5
# Fri Mar  8 10:57:19 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_5
# Fri Mar  8 10:57:19 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_5
# Fri Mar  8 10:57:19 2024

compiler completed
# Fri Mar  8 10:57:22 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_5
# Fri Mar  8 10:57:22 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on IQRead|rev_5

Running: premap (Premap) on IQRead|rev_5
# Fri Mar  8 10:57:22 2024
Up-To-Date: premap. No run necessary
Complete: Compile on IQRead|rev_5

Running Flow: map (Map) on IQRead|rev_5
# Fri Mar  8 10:57:22 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_5
# Fri Mar  8 10:57:22 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on IQRead|rev_5
Complete: Logic Synthesis on IQRead|rev_5
0/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Add.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srr"
Running: rev_6 in foreground

Running Add|rev_6

Running Flow: compile (Compile) on Add|rev_6
# Fri Mar  8 10:58:07 2024

Running Flow: compile_flow (Compile Process) on Add|rev_6
# Fri Mar  8 10:58:07 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Add|rev_6
# Fri Mar  8 10:58:07 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srs

compiler completed
# Fri Mar  8 10:58:12 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on Add|rev_6
# Fri Mar  8 10:58:12 2024

multi_srs_gen completed
# Fri Mar  8 10:58:12 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srs
Complete: Compile Process on Add|rev_6

Running: premap (Premap) on Add|rev_6
# Fri Mar  8 10:58:12 2024

premap completed with warnings
# Fri Mar  8 10:58:15 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on Add|rev_6

Running Flow: map (Map) on Add|rev_6
# Fri Mar  8 10:58:15 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Add|rev_6
# Fri Mar  8 10:58:15 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:58:16 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Add|rev_6
Complete: Logic Synthesis on Add|rev_6
0Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/backup/Sub.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srr"
Running: rev_6 in foreground

Running Add|rev_6

Running Flow: compile (Compile) on Add|rev_6
# Fri Mar  8 11:01:51 2024

Running Flow: compile_flow (Compile Process) on Add|rev_6
# Fri Mar  8 11:01:51 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Add|rev_6
# Fri Mar  8 11:01:51 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srs

compiler completed
# Fri Mar  8 11:01:56 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on Add|rev_6
# Fri Mar  8 11:01:56 2024

multi_srs_gen completed
# Fri Mar  8 11:01:56 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srs
Complete: Compile Process on Add|rev_6

Running: premap (Premap) on Add|rev_6
# Fri Mar  8 11:01:56 2024
Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_mult.srs has been modified.
As a result the open designs d:1, d:2 are out of date.
Continued use can yield inconsistent results.


premap completed with warnings
# Fri Mar  8 11:01:58 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on Add|rev_6

Running Flow: map (Map) on Add|rev_6
# Fri Mar  8 11:01:58 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Add|rev_6
# Fri Mar  8 11:01:58 2024

Job: "fpga_mapper" terminated with errors. Return status: 0
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synlog/Sub_fpga_mapper.srr"
# Fri Mar  8 11:02:36 2024

Return Code: 0
Run Time:00h:00m:38s
Job Canceled: "fpga_mapper"
Job Flow canceled: "rev_6"
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srr"
Running: rev_6 in foreground

Running Add|rev_6

Running Flow: compile (Compile) on Add|rev_6
# Fri Mar  8 11:02:38 2024

Running Flow: compile_flow (Compile Process) on Add|rev_6
# Fri Mar  8 11:02:38 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Add|rev_6
# Fri Mar  8 11:02:38 2024

compiler completed
# Fri Mar  8 11:02:40 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Add|rev_6
# Fri Mar  8 11:02:40 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on Add|rev_6

Running: premap (Premap) on Add|rev_6
# Fri Mar  8 11:02:40 2024
Up-To-Date: premap. No run necessary
Complete: Compile on Add|rev_6

Running Flow: map (Map) on Add|rev_6
# Fri Mar  8 11:02:41 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Add|rev_6
# Fri Mar  8 11:02:41 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synwork/Sub_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srm
fpga_mapper exited with errors
Job failed on: Add|rev_6

Job: "fpga_mapper" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/synlog/Sub_fpga_mapper.srr"
# Fri Mar  8 11:03:39 2024

Return Code: 2
Run Time:00h:00m:58s
Complete: Map on Add|rev_6
Complete: Logic Synthesis on Add|rev_6
2Opening object source file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_6/Sub.srr
exit status=2
License checkin: synplifypremierdp
