"Cadence Directory" internal none /home/ykhuang/research/.cadence/
"Current Directory" internal none /home/ykhuang/research
"GUI Flow" internal none virtuoso6
"GUI Preset" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/.preset.autosave
"Job Signature" internal none IPVS_1620740069_29222
"PVS Job Mode" internal none lvs
"Run Directory" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3
"Technology Mapping File" internal none /home/ykhuang/research/pvtech.lib
"Technology Name" internal none "XH018_1143"
"Technology Rule File" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/.technology.rul
"Technology RuleSet" internal none "default"
"PVS Version" internal none 16.15-s010
"Binary Name" internal none pvsgui
"PVS Build Date" internal none "Fri Jun 28 22:24:07 PDT 2019"
"PVS Job Time" internal none 1620740070
"CDL Out Display Pin Information" internal none ENABLED
"CDL Out Stop List" internal text auCdl
"CDL Out View List" internal text auCdl schematic cmos_sch
"Control File" input text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/pvslvsctl
"DFII version" internal none 6.1.8.0
"Do not check rules files before run" internal none ENABLED
"Extracted Spice File" output text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.spi
"Input Layout" input none OA: Stimulator_IMP Idac_5bit_ST_V3 layout
"Input Schematic" input none OA: Stimulator_IMP Idac_5bit_ST_V3 schematic
"Intermediate GDSII File" output none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.gds
"Intermediate GDSII File creation Errors" output none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/PIPO1.LOG
"Intermediate OASIS File creation Errors" output none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/PIPO1.LOG
"Layout Cell Name" internal none Idac_5bit_ST_V3
"Layout ConvertPin" internal text geometryAndText
"Layout GDSII" input none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.gds
"Layout HierDepth" internal none 32
"Layout Layermap" internal text /home/ykhuang/research/.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable
"Layout Library Name" internal none Stimulator_IMP
"Layout MaxVertices" internal none 2048
"Layout NoConvertHalfWidthPath" input none nil
"Layout ObjectMap" internal text /home/ykhuang/research/.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map
"Layout ReplaceBusBitChar" input none nil
"Layout Scale" internal none 0.001
"Layout TechLib" internal none TECH_XH018
"Layout Top Cell" internal none Idac_5bit_ST_V3
"Layout View Name" internal none layout
"Output Layout Cellmap I" internal text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/lay_cellMap.txt
"PIPO Log I" log text  /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/PIPO1.LOG
"PIPO Output I" internal text  /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/PIPO1.OUT
"PIPO Setup File I" internal text  /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/pipo1.setup
"PVS Job Log" log text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/pvsuilvs.log
"PVS Job Mode" internal none lvs
"Rule File" input text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/.config.rul
"Rule File" input text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/.technology.rul
"Run Directory" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3
"SI Log" log text  /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/SI.LOG
"SI OSS Directory" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/
"SI Output" log text  /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/SI.OUT
"SI Setup File" internal text  /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/si.env
"Schematic Cell Name" internal none Idac_5bit_ST_V3
"Schematic Library Name" internal none Stimulator_IMP
"Schematic Netlist" output text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.cdl
"Schematic Top Cell" internal none Idac_5bit_ST_V3
"Schematic View Name" internal none schematic
"Simulator Mode" internal none auCdl
"PVS Version" internal none 16.15-s010
"Binary Name" internal none pvsvirt
"PVS Build Date" internal none "Fri Jun 28 22:24:07 PDT 2019"
"PVS Job Time" internal none 1620740075
"Comparison Report" output cls /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3_lvs.sum.cls
"ERC Result" internal none EMPTY
"ERC Summary" output text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.sum
"Extracted Spice File" output text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.spi
"Extraction Report" output erc /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3_lvs.sum
"Extraction Result" internal none CLEAN
"LVS Report Options" internal none -none
"Layout GDSII" input none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.gds
"Layout Top Cell" internal none Idac_5bit_ST_V3
"Lvs Replicate Devices" internal none ENABLED
"PVS Job Mode" internal none lvs
"Report MaxResults" internal none 1000
"Rule File" input text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/.config.rul
"Rule File" input text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/.technology.rul
"Run Directory" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/
"SCONNECT RDB" output rdb /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/Idac_5bit_ST_V3.softchk
"Schematic Top Cell" internal none Idac_5bit_ST_V3
"UI Data" internal none ENABLED
"PVS Version" internal none 16.15-s010
"Binary Name" internal none pvs
"PVS Build Date" internal none "Fri Jun 28 22:24:07 PDT 2019"
"PVS Job Time" internal none 1620740076
"Comparison Result" internal none MATCH
"LVS Run Name" internal none Idac_5bit_ST_V3_lvs.sum
"Run Directory" internal none /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/
"Schematic Netlist" input text /home/ykhuang/research/PvsLVS/Idac_5bit_ST_V3/netlist
"UI Data" internal none ENABLED
"PVS Version" internal none 16.15-s010
"Binary Name" internal none pvsnvn
"PVS Build Date" internal none "Fri Jun 28 22:24:07 PDT 2019"
"PVS Job Time" internal none 1620740078
