# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema-0.9.0.json

$schema: inst_schema-0.9.0.json#
kind: instruction
name: clmulh
long_name: Carry-less multiply (high-part)
description: |
  `clmulh` produces the upper half of the 2*XLEN carry-less product
definedBy:
  extension:
    anyOf:
      - name: Zbc
      - name: Zbkc
assembly: xd, xs1, xs2
format:
  size: 32
  operands:
    - $ref: inst_operand/xs2.yaml#
    - $ref: inst_operand/xs1.yaml#
    - $ref: inst_operand/xd.yaml#
  opcodes:
    - displayName: funct7
      location: 31-25
      value: 0b0000101
    - displayName: funct3
      location: 14-12
      value: 0b011
    - $ref: inst_opcode/op.yaml#
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: true
operation(): |
  if (implemented?(ExtensionName::B) && (CSR[misa].B == 1'b0)) {
    raise (ExceptionCode::IllegalInstruction, mode(), $encoding);
  }

  XReg xs1_val = X[xs1];
  XReg xs2_val = X[xs2];
  XReg output = 0;

  for (U32 i=1; i <= xlen(); i++) {
    output = (((xs2_val >> i) & 1) == 1)
      ? output ^ (xs1_val >> (xlen() - i))
      : output;
  }

  X[xd] = output;

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let rs1_val = X(rs1);
    let rs2_val = X(rs2);
    result : xlenbits = zeros();
    foreach (i from 0 to (xlen_val - 1))
      if rs2_val[i] == bitone then result = result ^ (rs1_val >> (xlen_val - i));
    X(rd) = result;
    RETIRE_SUCCESS
  }

# SPDX-SnippetEnd
