-- generated by newgenasym Tue Mar 27 11:57:44 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1324ps3h4\ is
    port (    
	GET1:      INOUT  STD_LOGIC;    
	GET2:      INOUT  STD_LOGIC;    
	IN_F1:     INOUT  STD_LOGIC;    
	IN_F2:     INOUT  STD_LOGIC;    
	OUT_IF1:   INOUT  STD_LOGIC;    
	OUT_IF2:   INOUT  STD_LOGIC);
end \1324ps3h4\;
