Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 31 16:06:36 2022
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_methodology -file SCPU_TOP_methodology_drc_routed.rpt -pb SCPU_TOP_methodology_drc_routed.pb -rpx SCPU_TOP_methodology_drc_routed.rpx
| Design       : SCPU_TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4073
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2048       |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 1000       |
| TIMING-18 | Warning  | Missing input or output delay | 25         |
| TIMING-20 | Warning  | Non-clocked latch             | 1000       |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][0]_C/CLR, U_RF/rf_reg[0][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][10]_C/CLR, U_RF/rf_reg[0][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][11]_C/CLR, U_RF/rf_reg[0][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][12]_C/CLR, U_RF/rf_reg[0][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][13]_C/CLR, U_RF/rf_reg[0][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][14]_C/CLR, U_RF/rf_reg[0][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][15]_C/CLR, U_RF/rf_reg[0][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][16]_C/CLR, U_RF/rf_reg[0][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][17]_C/CLR, U_RF/rf_reg[0][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][18]_C/CLR, U_RF/rf_reg[0][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][19]_C/CLR, U_RF/rf_reg[0][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][1]_C/CLR, U_RF/rf_reg[0][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][20]_C/CLR, U_RF/rf_reg[0][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][21]_C/CLR, U_RF/rf_reg[0][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][22]_C/CLR, U_RF/rf_reg[0][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][23]_C/CLR, U_RF/rf_reg[0][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][24]_C/CLR, U_RF/rf_reg[0][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][25]_C/CLR, U_RF/rf_reg[0][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][26]_C/CLR, U_RF/rf_reg[0][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][27]_C/CLR, U_RF/rf_reg[0][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][28]_C/CLR, U_RF/rf_reg[0][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][29]_C/CLR, U_RF/rf_reg[0][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][2]_C/CLR, U_RF/rf_reg[0][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][30]_C/CLR, U_RF/rf_reg[0][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][31]_C/CLR, U_RF/rf_reg[0][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][3]_C/CLR, U_RF/rf_reg[0][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][4]_C/CLR, U_RF/rf_reg[0][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][5]_C/CLR, U_RF/rf_reg[0][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][6]_C/CLR, U_RF/rf_reg[0][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][7]_C/CLR, U_RF/rf_reg[0][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][8]_C/CLR, U_RF/rf_reg[0][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[0][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[0][9]_C/CLR, U_RF/rf_reg[0][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][0]_C/CLR, U_RF/rf_reg[10][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][10]_C/CLR, U_RF/rf_reg[10][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][11]_C/CLR, U_RF/rf_reg[10][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][12]_C/CLR, U_RF/rf_reg[10][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][13]_C/CLR, U_RF/rf_reg[10][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][14]_C/CLR, U_RF/rf_reg[10][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][15]_C/CLR, U_RF/rf_reg[10][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][16]_C/CLR, U_RF/rf_reg[10][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][17]_C/CLR, U_RF/rf_reg[10][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][18]_C/CLR, U_RF/rf_reg[10][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][19]_C/CLR, U_RF/rf_reg[10][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][1]_C/CLR, U_RF/rf_reg[10][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][20]_C/CLR, U_RF/rf_reg[10][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][21]_C/CLR, U_RF/rf_reg[10][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][22]_C/CLR, U_RF/rf_reg[10][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][23]_C/CLR, U_RF/rf_reg[10][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][24]_C/CLR, U_RF/rf_reg[10][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][25]_C/CLR, U_RF/rf_reg[10][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][26]_C/CLR, U_RF/rf_reg[10][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][27]_C/CLR, U_RF/rf_reg[10][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][28]_C/CLR, U_RF/rf_reg[10][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][29]_C/CLR, U_RF/rf_reg[10][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][2]_C/CLR, U_RF/rf_reg[10][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][30]_C/CLR, U_RF/rf_reg[10][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][31]_C/CLR, U_RF/rf_reg[10][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][3]_C/CLR, U_RF/rf_reg[10][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][4]_C/CLR, U_RF/rf_reg[10][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][5]_C/CLR, U_RF/rf_reg[10][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][6]_C/CLR, U_RF/rf_reg[10][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][7]_C/CLR, U_RF/rf_reg[10][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][8]_C/CLR, U_RF/rf_reg[10][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[10][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[10][9]_C/CLR, U_RF/rf_reg[10][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][0]_C/CLR, U_RF/rf_reg[11][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][10]_C/CLR, U_RF/rf_reg[11][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][11]_C/CLR, U_RF/rf_reg[11][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][12]_C/CLR, U_RF/rf_reg[11][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][13]_C/CLR, U_RF/rf_reg[11][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][14]_C/CLR, U_RF/rf_reg[11][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][15]_C/CLR, U_RF/rf_reg[11][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][16]_C/CLR, U_RF/rf_reg[11][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][17]_C/CLR, U_RF/rf_reg[11][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][18]_C/CLR, U_RF/rf_reg[11][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][19]_C/CLR, U_RF/rf_reg[11][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][1]_C/CLR, U_RF/rf_reg[11][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][20]_C/CLR, U_RF/rf_reg[11][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][21]_C/CLR, U_RF/rf_reg[11][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][22]_C/CLR, U_RF/rf_reg[11][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][23]_C/CLR, U_RF/rf_reg[11][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][24]_C/CLR, U_RF/rf_reg[11][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][25]_C/CLR, U_RF/rf_reg[11][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][26]_C/CLR, U_RF/rf_reg[11][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][27]_C/CLR, U_RF/rf_reg[11][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][28]_C/CLR, U_RF/rf_reg[11][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][29]_C/CLR, U_RF/rf_reg[11][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][2]_C/CLR, U_RF/rf_reg[11][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][30]_C/CLR, U_RF/rf_reg[11][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][31]_C/CLR, U_RF/rf_reg[11][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][3]_C/CLR, U_RF/rf_reg[11][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][4]_C/CLR, U_RF/rf_reg[11][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][5]_C/CLR, U_RF/rf_reg[11][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][6]_C/CLR, U_RF/rf_reg[11][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][7]_C/CLR, U_RF/rf_reg[11][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][8]_C/CLR, U_RF/rf_reg[11][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[11][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[11][9]_C/CLR, U_RF/rf_reg[11][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][0]_C/CLR, U_RF/rf_reg[12][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][10]_C/CLR, U_RF/rf_reg[12][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][11]_C/CLR, U_RF/rf_reg[12][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][12]_C/CLR, U_RF/rf_reg[12][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][13]_C/CLR, U_RF/rf_reg[12][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][14]_C/CLR, U_RF/rf_reg[12][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][15]_C/CLR, U_RF/rf_reg[12][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][16]_C/CLR, U_RF/rf_reg[12][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][17]_C/CLR, U_RF/rf_reg[12][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][18]_C/CLR, U_RF/rf_reg[12][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][19]_C/CLR, U_RF/rf_reg[12][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][1]_C/CLR, U_RF/rf_reg[12][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][20]_C/CLR, U_RF/rf_reg[12][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][21]_C/CLR, U_RF/rf_reg[12][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][22]_C/CLR, U_RF/rf_reg[12][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][23]_C/CLR, U_RF/rf_reg[12][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][24]_C/CLR, U_RF/rf_reg[12][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][25]_C/CLR, U_RF/rf_reg[12][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][26]_C/CLR, U_RF/rf_reg[12][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][27]_C/CLR, U_RF/rf_reg[12][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][28]_C/CLR, U_RF/rf_reg[12][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][29]_C/CLR, U_RF/rf_reg[12][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][2]_C/CLR, U_RF/rf_reg[12][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][30]_C/CLR, U_RF/rf_reg[12][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][31]_C/CLR, U_RF/rf_reg[12][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][3]_C/CLR, U_RF/rf_reg[12][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][4]_C/CLR, U_RF/rf_reg[12][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#247 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#248 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][5]_C/CLR, U_RF/rf_reg[12][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#249 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#250 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][6]_C/CLR, U_RF/rf_reg[12][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#251 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#252 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][7]_C/CLR, U_RF/rf_reg[12][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#253 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#254 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][8]_C/CLR, U_RF/rf_reg[12][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#255 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#256 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[12][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[12][9]_C/CLR, U_RF/rf_reg[12][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#257 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#258 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][0]_C/CLR, U_RF/rf_reg[13][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#259 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#260 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][10]_C/CLR, U_RF/rf_reg[13][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#261 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#262 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][11]_C/CLR, U_RF/rf_reg[13][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#263 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#264 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][12]_C/CLR, U_RF/rf_reg[13][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#265 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#266 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][13]_C/CLR, U_RF/rf_reg[13][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#267 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#268 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][14]_C/CLR, U_RF/rf_reg[13][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#269 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#270 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][15]_C/CLR, U_RF/rf_reg[13][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#271 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#272 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][16]_C/CLR, U_RF/rf_reg[13][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#273 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#274 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][17]_C/CLR, U_RF/rf_reg[13][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#275 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#276 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][18]_C/CLR, U_RF/rf_reg[13][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#277 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#278 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][19]_C/CLR, U_RF/rf_reg[13][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#279 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#280 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][1]_C/CLR, U_RF/rf_reg[13][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#281 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#282 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][20]_C/CLR, U_RF/rf_reg[13][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#283 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#284 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][21]_C/CLR, U_RF/rf_reg[13][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#285 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#286 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][22]_C/CLR, U_RF/rf_reg[13][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#287 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#288 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][23]_C/CLR, U_RF/rf_reg[13][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#289 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#290 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][24]_C/CLR, U_RF/rf_reg[13][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#291 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#292 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][25]_C/CLR, U_RF/rf_reg[13][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#293 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#294 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][26]_C/CLR, U_RF/rf_reg[13][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#295 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#296 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][27]_C/CLR, U_RF/rf_reg[13][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#297 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#298 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][28]_C/CLR, U_RF/rf_reg[13][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#299 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#300 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][29]_C/CLR, U_RF/rf_reg[13][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#301 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#302 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][2]_C/CLR, U_RF/rf_reg[13][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#303 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#304 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][30]_C/CLR, U_RF/rf_reg[13][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#305 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#306 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][31]_C/CLR, U_RF/rf_reg[13][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#307 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#308 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][3]_C/CLR, U_RF/rf_reg[13][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#309 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#310 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][4]_C/CLR, U_RF/rf_reg[13][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#311 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#312 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][5]_C/CLR, U_RF/rf_reg[13][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#313 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#314 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][6]_C/CLR, U_RF/rf_reg[13][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#315 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#316 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][7]_C/CLR, U_RF/rf_reg[13][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#317 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#318 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][8]_C/CLR, U_RF/rf_reg[13][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#319 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#320 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[13][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[13][9]_C/CLR, U_RF/rf_reg[13][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#321 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#322 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][0]_C/CLR, U_RF/rf_reg[14][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#323 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#324 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][10]_C/CLR, U_RF/rf_reg[14][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#325 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#326 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][11]_C/CLR, U_RF/rf_reg[14][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#327 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#328 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][12]_C/CLR, U_RF/rf_reg[14][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#329 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#330 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][13]_C/CLR, U_RF/rf_reg[14][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#331 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#332 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][14]_C/CLR, U_RF/rf_reg[14][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#333 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#334 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][15]_C/CLR, U_RF/rf_reg[14][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#335 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#336 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][16]_C/CLR, U_RF/rf_reg[14][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#337 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#338 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][17]_C/CLR, U_RF/rf_reg[14][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#339 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#340 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][18]_C/CLR, U_RF/rf_reg[14][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#341 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#342 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][19]_C/CLR, U_RF/rf_reg[14][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#343 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#344 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][1]_C/CLR, U_RF/rf_reg[14][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#345 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#346 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][20]_C/CLR, U_RF/rf_reg[14][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#347 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#348 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][21]_C/CLR, U_RF/rf_reg[14][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#349 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#350 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][22]_C/CLR, U_RF/rf_reg[14][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#351 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#352 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][23]_C/CLR, U_RF/rf_reg[14][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#353 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#354 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][24]_C/CLR, U_RF/rf_reg[14][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#355 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#356 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][25]_C/CLR, U_RF/rf_reg[14][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#357 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#358 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][26]_C/CLR, U_RF/rf_reg[14][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#359 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#360 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][27]_C/CLR, U_RF/rf_reg[14][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#361 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#362 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][28]_C/CLR, U_RF/rf_reg[14][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#363 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#364 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][29]_C/CLR, U_RF/rf_reg[14][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#365 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#366 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][2]_C/CLR, U_RF/rf_reg[14][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#367 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#368 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][30]_C/CLR, U_RF/rf_reg[14][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#369 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#370 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][31]_C/CLR, U_RF/rf_reg[14][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#371 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#372 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][3]_C/CLR, U_RF/rf_reg[14][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#373 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#374 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][4]_C/CLR, U_RF/rf_reg[14][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#375 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#376 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][5]_C/CLR, U_RF/rf_reg[14][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#377 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#378 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][6]_C/CLR, U_RF/rf_reg[14][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#379 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#380 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][7]_C/CLR, U_RF/rf_reg[14][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#381 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#382 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][8]_C/CLR, U_RF/rf_reg[14][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#383 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#384 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[14][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[14][9]_C/CLR, U_RF/rf_reg[14][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#385 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#386 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][0]_C/CLR, U_RF/rf_reg[15][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#387 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#388 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][10]_C/CLR, U_RF/rf_reg[15][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#389 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#390 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][11]_C/CLR, U_RF/rf_reg[15][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#391 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#392 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][12]_C/CLR, U_RF/rf_reg[15][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#393 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#394 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][13]_C/CLR, U_RF/rf_reg[15][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#395 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#396 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][14]_C/CLR, U_RF/rf_reg[15][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#397 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#398 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][15]_C/CLR, U_RF/rf_reg[15][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#399 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#400 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][16]_C/CLR, U_RF/rf_reg[15][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#401 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#402 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][17]_C/CLR, U_RF/rf_reg[15][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#403 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#404 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][18]_C/CLR, U_RF/rf_reg[15][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#405 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#406 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][19]_C/CLR, U_RF/rf_reg[15][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#407 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#408 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][1]_C/CLR, U_RF/rf_reg[15][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#409 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#410 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][20]_C/CLR, U_RF/rf_reg[15][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#411 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#412 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][21]_C/CLR, U_RF/rf_reg[15][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#413 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#414 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][22]_C/CLR, U_RF/rf_reg[15][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#415 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#416 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][23]_C/CLR, U_RF/rf_reg[15][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#417 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#418 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][24]_C/CLR, U_RF/rf_reg[15][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#419 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#420 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][25]_C/CLR, U_RF/rf_reg[15][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#421 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#422 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][26]_C/CLR, U_RF/rf_reg[15][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#423 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#424 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][27]_C/CLR, U_RF/rf_reg[15][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#425 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#426 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][28]_C/CLR, U_RF/rf_reg[15][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#427 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#428 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][29]_C/CLR, U_RF/rf_reg[15][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#429 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#430 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][2]_C/CLR, U_RF/rf_reg[15][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#431 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#432 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][30]_C/CLR, U_RF/rf_reg[15][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#433 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#434 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][31]_C/CLR, U_RF/rf_reg[15][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#435 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#436 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][3]_C/CLR, U_RF/rf_reg[15][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#437 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#438 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][4]_C/CLR, U_RF/rf_reg[15][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#439 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#440 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][5]_C/CLR, U_RF/rf_reg[15][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#441 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#442 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][6]_C/CLR, U_RF/rf_reg[15][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#443 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#444 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][7]_C/CLR, U_RF/rf_reg[15][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#445 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#446 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][8]_C/CLR, U_RF/rf_reg[15][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#447 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#448 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[15][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[15][9]_C/CLR, U_RF/rf_reg[15][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#449 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#450 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][0]_C/CLR, U_RF/rf_reg[16][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#451 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#452 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][10]_C/CLR, U_RF/rf_reg[16][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#453 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#454 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][11]_C/CLR, U_RF/rf_reg[16][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#455 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#456 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][12]_C/CLR, U_RF/rf_reg[16][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#457 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#458 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][13]_C/CLR, U_RF/rf_reg[16][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#459 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#460 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][14]_C/CLR, U_RF/rf_reg[16][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#461 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#462 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][15]_C/CLR, U_RF/rf_reg[16][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#463 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#464 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][16]_C/CLR, U_RF/rf_reg[16][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#465 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#466 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][17]_C/CLR, U_RF/rf_reg[16][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#467 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#468 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][18]_C/CLR, U_RF/rf_reg[16][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#469 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#470 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][19]_C/CLR, U_RF/rf_reg[16][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#471 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#472 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][1]_C/CLR, U_RF/rf_reg[16][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#473 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#474 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][20]_C/CLR, U_RF/rf_reg[16][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#475 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#476 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][21]_C/CLR, U_RF/rf_reg[16][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#477 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#478 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][22]_C/CLR, U_RF/rf_reg[16][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#479 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#480 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][23]_C/CLR, U_RF/rf_reg[16][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#481 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#482 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][24]_C/CLR, U_RF/rf_reg[16][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#483 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#484 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][25]_C/CLR, U_RF/rf_reg[16][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#485 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#486 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][26]_C/CLR, U_RF/rf_reg[16][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#487 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#488 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][27]_C/CLR, U_RF/rf_reg[16][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#489 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#490 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][28]_C/CLR, U_RF/rf_reg[16][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#491 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#492 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][29]_C/CLR, U_RF/rf_reg[16][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#493 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#494 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][2]_C/CLR, U_RF/rf_reg[16][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#495 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#496 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][30]_C/CLR, U_RF/rf_reg[16][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#497 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#498 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][31]_C/CLR, U_RF/rf_reg[16][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#499 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#500 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][3]_C/CLR, U_RF/rf_reg[16][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#501 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#502 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][4]_C/CLR, U_RF/rf_reg[16][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#503 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#504 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][5]_C/CLR, U_RF/rf_reg[16][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#505 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#506 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][6]_C/CLR, U_RF/rf_reg[16][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#507 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#508 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][7]_C/CLR, U_RF/rf_reg[16][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#509 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#510 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][8]_C/CLR, U_RF/rf_reg[16][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#511 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#512 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[16][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[16][9]_C/CLR, U_RF/rf_reg[16][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#513 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#514 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][0]_C/CLR, U_RF/rf_reg[17][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#515 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#516 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][10]_C/CLR, U_RF/rf_reg[17][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#517 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#518 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][11]_C/CLR, U_RF/rf_reg[17][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#519 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#520 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][12]_C/CLR, U_RF/rf_reg[17][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#521 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#522 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][13]_C/CLR, U_RF/rf_reg[17][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#523 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#524 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][14]_C/CLR, U_RF/rf_reg[17][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#525 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#526 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][15]_C/CLR, U_RF/rf_reg[17][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#527 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#528 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][16]_C/CLR, U_RF/rf_reg[17][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#529 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#530 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][17]_C/CLR, U_RF/rf_reg[17][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#531 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#532 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][18]_C/CLR, U_RF/rf_reg[17][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#533 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#534 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][19]_C/CLR, U_RF/rf_reg[17][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#535 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#536 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][1]_C/CLR, U_RF/rf_reg[17][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#537 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#538 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][20]_C/CLR, U_RF/rf_reg[17][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#539 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#540 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][21]_C/CLR, U_RF/rf_reg[17][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#541 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#542 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][22]_C/CLR, U_RF/rf_reg[17][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#543 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#544 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][23]_C/CLR, U_RF/rf_reg[17][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#545 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#546 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][24]_C/CLR, U_RF/rf_reg[17][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#547 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#548 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][25]_C/CLR, U_RF/rf_reg[17][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#549 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#550 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][26]_C/CLR, U_RF/rf_reg[17][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#551 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#552 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][27]_C/CLR, U_RF/rf_reg[17][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#553 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#554 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][28]_C/CLR, U_RF/rf_reg[17][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#555 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#556 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][29]_C/CLR, U_RF/rf_reg[17][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#557 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#558 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][2]_C/CLR, U_RF/rf_reg[17][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#559 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#560 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][30]_C/CLR, U_RF/rf_reg[17][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#561 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#562 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][31]_C/CLR, U_RF/rf_reg[17][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#563 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#564 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][3]_C/CLR, U_RF/rf_reg[17][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#565 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#566 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][4]_C/CLR, U_RF/rf_reg[17][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#567 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#568 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][5]_C/CLR, U_RF/rf_reg[17][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#569 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#570 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][6]_C/CLR, U_RF/rf_reg[17][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#571 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#572 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][7]_C/CLR, U_RF/rf_reg[17][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#573 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#574 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][8]_C/CLR, U_RF/rf_reg[17][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#575 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#576 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[17][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[17][9]_C/CLR, U_RF/rf_reg[17][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#577 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#578 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][0]_C/CLR, U_RF/rf_reg[18][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#579 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#580 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][10]_C/CLR, U_RF/rf_reg[18][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#581 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#582 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][11]_C/CLR, U_RF/rf_reg[18][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#583 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#584 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][12]_C/CLR, U_RF/rf_reg[18][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#585 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#586 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][13]_C/CLR, U_RF/rf_reg[18][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#587 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#588 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][14]_C/CLR, U_RF/rf_reg[18][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#589 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#590 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][15]_C/CLR, U_RF/rf_reg[18][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#591 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#592 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][16]_C/CLR, U_RF/rf_reg[18][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#593 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#594 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][17]_C/CLR, U_RF/rf_reg[18][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#595 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#596 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][18]_C/CLR, U_RF/rf_reg[18][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#597 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#598 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][19]_C/CLR, U_RF/rf_reg[18][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#599 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#600 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][1]_C/CLR, U_RF/rf_reg[18][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#601 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#602 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][20]_C/CLR, U_RF/rf_reg[18][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#603 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#604 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][21]_C/CLR, U_RF/rf_reg[18][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#605 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#606 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][22]_C/CLR, U_RF/rf_reg[18][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#607 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#608 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][23]_C/CLR, U_RF/rf_reg[18][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#609 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#610 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][24]_C/CLR, U_RF/rf_reg[18][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#611 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#612 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][25]_C/CLR, U_RF/rf_reg[18][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#613 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#614 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][26]_C/CLR, U_RF/rf_reg[18][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#615 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#616 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][27]_C/CLR, U_RF/rf_reg[18][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#617 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#618 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][28]_C/CLR, U_RF/rf_reg[18][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#619 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#620 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][29]_C/CLR, U_RF/rf_reg[18][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#621 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#622 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][2]_C/CLR, U_RF/rf_reg[18][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#623 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#624 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][30]_C/CLR, U_RF/rf_reg[18][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#625 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#626 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][31]_C/CLR, U_RF/rf_reg[18][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#627 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#628 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][3]_C/CLR, U_RF/rf_reg[18][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#629 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#630 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][4]_C/CLR, U_RF/rf_reg[18][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#631 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#632 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][5]_C/CLR, U_RF/rf_reg[18][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#633 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#634 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][6]_C/CLR, U_RF/rf_reg[18][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#635 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#636 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][7]_C/CLR, U_RF/rf_reg[18][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#637 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#638 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][8]_C/CLR, U_RF/rf_reg[18][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#639 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#640 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[18][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[18][9]_C/CLR, U_RF/rf_reg[18][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#641 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#642 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][0]_C/CLR, U_RF/rf_reg[19][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#643 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#644 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][10]_C/CLR, U_RF/rf_reg[19][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#645 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#646 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][11]_C/CLR, U_RF/rf_reg[19][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#647 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#648 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][12]_C/CLR, U_RF/rf_reg[19][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#649 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#650 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][13]_C/CLR, U_RF/rf_reg[19][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#651 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#652 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][14]_C/CLR, U_RF/rf_reg[19][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#653 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#654 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][15]_C/CLR, U_RF/rf_reg[19][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#655 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#656 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][16]_C/CLR, U_RF/rf_reg[19][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#657 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#658 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][17]_C/CLR, U_RF/rf_reg[19][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#659 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#660 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][18]_C/CLR, U_RF/rf_reg[19][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#661 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#662 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][19]_C/CLR, U_RF/rf_reg[19][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#663 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#664 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][1]_C/CLR, U_RF/rf_reg[19][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#665 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#666 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][20]_C/CLR, U_RF/rf_reg[19][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#667 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#668 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][21]_C/CLR, U_RF/rf_reg[19][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#669 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#670 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][22]_C/CLR, U_RF/rf_reg[19][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#671 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#672 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][23]_C/CLR, U_RF/rf_reg[19][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#673 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#674 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][24]_C/CLR, U_RF/rf_reg[19][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#675 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#676 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][25]_C/CLR, U_RF/rf_reg[19][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#677 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#678 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][26]_C/CLR, U_RF/rf_reg[19][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#679 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#680 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][27]_C/CLR, U_RF/rf_reg[19][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#681 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#682 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][28]_C/CLR, U_RF/rf_reg[19][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#683 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#684 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][29]_C/CLR, U_RF/rf_reg[19][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#685 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#686 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][2]_C/CLR, U_RF/rf_reg[19][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#687 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#688 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][30]_C/CLR, U_RF/rf_reg[19][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#689 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#690 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][31]_C/CLR, U_RF/rf_reg[19][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#691 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#692 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][3]_C/CLR, U_RF/rf_reg[19][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#693 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#694 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][4]_C/CLR, U_RF/rf_reg[19][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#695 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#696 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][5]_C/CLR, U_RF/rf_reg[19][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#697 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#698 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][6]_C/CLR, U_RF/rf_reg[19][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#699 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#700 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][7]_C/CLR, U_RF/rf_reg[19][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#701 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#702 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][8]_C/CLR, U_RF/rf_reg[19][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#703 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#704 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[19][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[19][9]_C/CLR, U_RF/rf_reg[19][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#705 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#706 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][0]_C/CLR, U_RF/rf_reg[1][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#707 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#708 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][10]_C/CLR, U_RF/rf_reg[1][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#709 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#710 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][11]_C/CLR, U_RF/rf_reg[1][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#711 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#712 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][12]_C/CLR, U_RF/rf_reg[1][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#713 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#714 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][13]_C/CLR, U_RF/rf_reg[1][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#715 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#716 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][14]_C/CLR, U_RF/rf_reg[1][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#717 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#718 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][15]_C/CLR, U_RF/rf_reg[1][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#719 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#720 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][16]_C/CLR, U_RF/rf_reg[1][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#721 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#722 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][17]_C/CLR, U_RF/rf_reg[1][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#723 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#724 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][18]_C/CLR, U_RF/rf_reg[1][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#725 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#726 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][19]_C/CLR, U_RF/rf_reg[1][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#727 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#728 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][1]_C/CLR, U_RF/rf_reg[1][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#729 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#730 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][20]_C/CLR, U_RF/rf_reg[1][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#731 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#732 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][21]_C/CLR, U_RF/rf_reg[1][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#733 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#734 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][22]_C/CLR, U_RF/rf_reg[1][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#735 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#736 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][23]_C/CLR, U_RF/rf_reg[1][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#737 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#738 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][24]_C/CLR, U_RF/rf_reg[1][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#739 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#740 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][25]_C/CLR, U_RF/rf_reg[1][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#741 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#742 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][26]_C/CLR, U_RF/rf_reg[1][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#743 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#744 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][27]_C/CLR, U_RF/rf_reg[1][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#745 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#746 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][28]_C/CLR, U_RF/rf_reg[1][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#747 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#748 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][29]_C/CLR, U_RF/rf_reg[1][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#749 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#750 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][2]_C/CLR, U_RF/rf_reg[1][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#751 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#752 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][30]_C/CLR, U_RF/rf_reg[1][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#753 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#754 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][31]_C/CLR, U_RF/rf_reg[1][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#755 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#756 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][3]_C/CLR, U_RF/rf_reg[1][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#757 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#758 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][4]_C/CLR, U_RF/rf_reg[1][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#759 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#760 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][5]_C/CLR, U_RF/rf_reg[1][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#761 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#762 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][6]_C/CLR, U_RF/rf_reg[1][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#763 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#764 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][7]_C/CLR, U_RF/rf_reg[1][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#765 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#766 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][8]_C/CLR, U_RF/rf_reg[1][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#767 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#768 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[1][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[1][9]_C/CLR, U_RF/rf_reg[1][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#769 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#770 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][0]_C/CLR, U_RF/rf_reg[20][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#771 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#772 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][10]_C/CLR, U_RF/rf_reg[20][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#773 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#774 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][11]_C/CLR, U_RF/rf_reg[20][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#775 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#776 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][12]_C/CLR, U_RF/rf_reg[20][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#777 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#778 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][13]_C/CLR, U_RF/rf_reg[20][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#779 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#780 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][14]_C/CLR, U_RF/rf_reg[20][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#781 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#782 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][15]_C/CLR, U_RF/rf_reg[20][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#783 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#784 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][16]_C/CLR, U_RF/rf_reg[20][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#785 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#786 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][17]_C/CLR, U_RF/rf_reg[20][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#787 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#788 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][18]_C/CLR, U_RF/rf_reg[20][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#789 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#790 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][19]_C/CLR, U_RF/rf_reg[20][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#791 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#792 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][1]_C/CLR, U_RF/rf_reg[20][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#793 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#794 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][20]_C/CLR, U_RF/rf_reg[20][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#795 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#796 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][21]_C/CLR, U_RF/rf_reg[20][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#797 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#798 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][22]_C/CLR, U_RF/rf_reg[20][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#799 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#800 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][23]_C/CLR, U_RF/rf_reg[20][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#801 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#802 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][24]_C/CLR, U_RF/rf_reg[20][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#803 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#804 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][25]_C/CLR, U_RF/rf_reg[20][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#805 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#806 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][26]_C/CLR, U_RF/rf_reg[20][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#807 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#808 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][27]_C/CLR, U_RF/rf_reg[20][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#809 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#810 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][28]_C/CLR, U_RF/rf_reg[20][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#811 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#812 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][29]_C/CLR, U_RF/rf_reg[20][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#813 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#814 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][2]_C/CLR, U_RF/rf_reg[20][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#815 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#816 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][30]_C/CLR, U_RF/rf_reg[20][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#817 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#818 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][31]_C/CLR, U_RF/rf_reg[20][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#819 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#820 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][3]_C/CLR, U_RF/rf_reg[20][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#821 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#822 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][4]_C/CLR, U_RF/rf_reg[20][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#823 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#824 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][5]_C/CLR, U_RF/rf_reg[20][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#825 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#826 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][6]_C/CLR, U_RF/rf_reg[20][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#827 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#828 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][7]_C/CLR, U_RF/rf_reg[20][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#829 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#830 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][8]_C/CLR, U_RF/rf_reg[20][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#831 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#832 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[20][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[20][9]_C/CLR, U_RF/rf_reg[20][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#833 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#834 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][0]_C/CLR, U_RF/rf_reg[21][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#835 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#836 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][10]_C/CLR, U_RF/rf_reg[21][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#837 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#838 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][11]_C/CLR, U_RF/rf_reg[21][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#839 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#840 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][12]_C/CLR, U_RF/rf_reg[21][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#841 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#842 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][13]_C/CLR, U_RF/rf_reg[21][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#843 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#844 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][14]_C/CLR, U_RF/rf_reg[21][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#845 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#846 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][15]_C/CLR, U_RF/rf_reg[21][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#847 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#848 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][16]_C/CLR, U_RF/rf_reg[21][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#849 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#850 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][17]_C/CLR, U_RF/rf_reg[21][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#851 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#852 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][18]_C/CLR, U_RF/rf_reg[21][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#853 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#854 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][19]_C/CLR, U_RF/rf_reg[21][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#855 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#856 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][1]_C/CLR, U_RF/rf_reg[21][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#857 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#858 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][20]_C/CLR, U_RF/rf_reg[21][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#859 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#860 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][21]_C/CLR, U_RF/rf_reg[21][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#861 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#862 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][22]_C/CLR, U_RF/rf_reg[21][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#863 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#864 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][23]_C/CLR, U_RF/rf_reg[21][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#865 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#866 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][24]_C/CLR, U_RF/rf_reg[21][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#867 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#868 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][25]_C/CLR, U_RF/rf_reg[21][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#869 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#870 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][26]_C/CLR, U_RF/rf_reg[21][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#871 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#872 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][27]_C/CLR, U_RF/rf_reg[21][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#873 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#874 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][28]_C/CLR, U_RF/rf_reg[21][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#875 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#876 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][29]_C/CLR, U_RF/rf_reg[21][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#877 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#878 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][2]_C/CLR, U_RF/rf_reg[21][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#879 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#880 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][30]_C/CLR, U_RF/rf_reg[21][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#881 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#882 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][31]_C/CLR, U_RF/rf_reg[21][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#883 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#884 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][3]_C/CLR, U_RF/rf_reg[21][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#885 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#886 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][4]_C/CLR, U_RF/rf_reg[21][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#887 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#888 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][5]_C/CLR, U_RF/rf_reg[21][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#889 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#890 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][6]_C/CLR, U_RF/rf_reg[21][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#891 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#892 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][7]_C/CLR, U_RF/rf_reg[21][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#893 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#894 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][8]_C/CLR, U_RF/rf_reg[21][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#895 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#896 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[21][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[21][9]_C/CLR, U_RF/rf_reg[21][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#897 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#898 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][0]_C/CLR, U_RF/rf_reg[22][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#899 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#900 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][10]_C/CLR, U_RF/rf_reg[22][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#901 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#902 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][11]_C/CLR, U_RF/rf_reg[22][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#903 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#904 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][12]_C/CLR, U_RF/rf_reg[22][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#905 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#906 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][13]_C/CLR, U_RF/rf_reg[22][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#907 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#908 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][14]_C/CLR, U_RF/rf_reg[22][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#909 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#910 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][15]_C/CLR, U_RF/rf_reg[22][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#911 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#912 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][16]_C/CLR, U_RF/rf_reg[22][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#913 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#914 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][17]_C/CLR, U_RF/rf_reg[22][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#915 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#916 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][18]_C/CLR, U_RF/rf_reg[22][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#917 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#918 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][19]_C/CLR, U_RF/rf_reg[22][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#919 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#920 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][1]_C/CLR, U_RF/rf_reg[22][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#921 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#922 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][20]_C/CLR, U_RF/rf_reg[22][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#923 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#924 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][21]_C/CLR, U_RF/rf_reg[22][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#925 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#926 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][22]_C/CLR, U_RF/rf_reg[22][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#927 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#928 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][23]_C/CLR, U_RF/rf_reg[22][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#929 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#930 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][24]_C/CLR, U_RF/rf_reg[22][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#931 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#932 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][25]_C/CLR, U_RF/rf_reg[22][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#933 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#934 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][26]_C/CLR, U_RF/rf_reg[22][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#935 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#936 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][27]_C/CLR, U_RF/rf_reg[22][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#937 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#938 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][28]_C/CLR, U_RF/rf_reg[22][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#939 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#940 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][29]_C/CLR, U_RF/rf_reg[22][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#941 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#942 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][2]_C/CLR, U_RF/rf_reg[22][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#943 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#944 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][30]_C/CLR, U_RF/rf_reg[22][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#945 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#946 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][31]_C/CLR, U_RF/rf_reg[22][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#947 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#948 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][3]_C/CLR, U_RF/rf_reg[22][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#949 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#950 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][4]_C/CLR, U_RF/rf_reg[22][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#951 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#952 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][5]_C/CLR, U_RF/rf_reg[22][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#953 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#954 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][6]_C/CLR, U_RF/rf_reg[22][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#955 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#956 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][7]_C/CLR, U_RF/rf_reg[22][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#957 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#958 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][8]_C/CLR, U_RF/rf_reg[22][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#959 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#960 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[22][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[22][9]_C/CLR, U_RF/rf_reg[22][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#961 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#962 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][0]_C/CLR, U_RF/rf_reg[23][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#963 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#964 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][10]_C/CLR, U_RF/rf_reg[23][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#965 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#966 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][11]_C/CLR, U_RF/rf_reg[23][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#967 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#968 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][12]_C/CLR, U_RF/rf_reg[23][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#969 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#970 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][13]_C/CLR, U_RF/rf_reg[23][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#971 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#972 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][14]_C/CLR, U_RF/rf_reg[23][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#973 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#974 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][15]_C/CLR, U_RF/rf_reg[23][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#975 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#976 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][16]_C/CLR, U_RF/rf_reg[23][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#977 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#978 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][17]_C/CLR, U_RF/rf_reg[23][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#979 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#980 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][18]_C/CLR, U_RF/rf_reg[23][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#981 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#982 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][19]_C/CLR, U_RF/rf_reg[23][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#983 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#984 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][1]_C/CLR, U_RF/rf_reg[23][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#985 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#986 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][20]_C/CLR, U_RF/rf_reg[23][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#987 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#988 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][21]_C/CLR, U_RF/rf_reg[23][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#989 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#990 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][22]_C/CLR, U_RF/rf_reg[23][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#991 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#992 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][23]_C/CLR, U_RF/rf_reg[23][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#993 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#994 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][24]_C/CLR, U_RF/rf_reg[23][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#995 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#996 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][25]_C/CLR, U_RF/rf_reg[23][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#997 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#998 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][26]_C/CLR, U_RF/rf_reg[23][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#999 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1000 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][27]_C/CLR, U_RF/rf_reg[23][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1001 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1002 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][28]_C/CLR, U_RF/rf_reg[23][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1003 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1004 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][29]_C/CLR, U_RF/rf_reg[23][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1005 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1006 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][2]_C/CLR, U_RF/rf_reg[23][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1007 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1008 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][30]_C/CLR, U_RF/rf_reg[23][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1009 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1010 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][31]_C/CLR, U_RF/rf_reg[23][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1011 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1012 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][3]_C/CLR, U_RF/rf_reg[23][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1013 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1014 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][4]_C/CLR, U_RF/rf_reg[23][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1015 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1016 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][5]_C/CLR, U_RF/rf_reg[23][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1017 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1018 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][6]_C/CLR, U_RF/rf_reg[23][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1019 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1020 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][7]_C/CLR, U_RF/rf_reg[23][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1021 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1022 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][8]_C/CLR, U_RF/rf_reg[23][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1023 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1024 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[23][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[23][9]_C/CLR, U_RF/rf_reg[23][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1025 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1026 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][0]_C/CLR, U_RF/rf_reg[24][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1027 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1028 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][10]_C/CLR, U_RF/rf_reg[24][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1029 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1030 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][11]_C/CLR, U_RF/rf_reg[24][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1031 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1032 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][12]_C/CLR, U_RF/rf_reg[24][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1033 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1034 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][13]_C/CLR, U_RF/rf_reg[24][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1035 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1036 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][14]_C/CLR, U_RF/rf_reg[24][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1037 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1038 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][15]_C/CLR, U_RF/rf_reg[24][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1039 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1040 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][16]_C/CLR, U_RF/rf_reg[24][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1041 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1042 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][17]_C/CLR, U_RF/rf_reg[24][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1043 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1044 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][18]_C/CLR, U_RF/rf_reg[24][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1045 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1046 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][19]_C/CLR, U_RF/rf_reg[24][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1047 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1048 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][1]_C/CLR, U_RF/rf_reg[24][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1049 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1050 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][20]_C/CLR, U_RF/rf_reg[24][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1051 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1052 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][21]_C/CLR, U_RF/rf_reg[24][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1053 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1054 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][22]_C/CLR, U_RF/rf_reg[24][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1055 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1056 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][23]_C/CLR, U_RF/rf_reg[24][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1057 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1058 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][24]_C/CLR, U_RF/rf_reg[24][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1059 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1060 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][25]_C/CLR, U_RF/rf_reg[24][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1061 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1062 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][26]_C/CLR, U_RF/rf_reg[24][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1063 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1064 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][27]_C/CLR, U_RF/rf_reg[24][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1065 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1066 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][28]_C/CLR, U_RF/rf_reg[24][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1067 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1068 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][29]_C/CLR, U_RF/rf_reg[24][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1069 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1070 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][2]_C/CLR, U_RF/rf_reg[24][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1071 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1072 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][30]_C/CLR, U_RF/rf_reg[24][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1073 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1074 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][31]_C/CLR, U_RF/rf_reg[24][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1075 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1076 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][3]_C/CLR, U_RF/rf_reg[24][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1077 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1078 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][4]_C/CLR, U_RF/rf_reg[24][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1079 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1080 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][5]_C/CLR, U_RF/rf_reg[24][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1081 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1082 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][6]_C/CLR, U_RF/rf_reg[24][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1083 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1084 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][7]_C/CLR, U_RF/rf_reg[24][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1085 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1086 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][8]_C/CLR, U_RF/rf_reg[24][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1087 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1088 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[24][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[24][9]_C/CLR, U_RF/rf_reg[24][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1089 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1090 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][0]_C/CLR, U_RF/rf_reg[25][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1091 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1092 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][10]_C/CLR, U_RF/rf_reg[25][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1093 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1094 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][11]_C/CLR, U_RF/rf_reg[25][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1095 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1096 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][12]_C/CLR, U_RF/rf_reg[25][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1097 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1098 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][13]_C/CLR, U_RF/rf_reg[25][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1099 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1100 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][14]_C/CLR, U_RF/rf_reg[25][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1101 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1102 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][15]_C/CLR, U_RF/rf_reg[25][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1103 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1104 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][16]_C/CLR, U_RF/rf_reg[25][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1105 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1106 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][17]_C/CLR, U_RF/rf_reg[25][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1107 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1108 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][18]_C/CLR, U_RF/rf_reg[25][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1109 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1110 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][19]_C/CLR, U_RF/rf_reg[25][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1111 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1112 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][1]_C/CLR, U_RF/rf_reg[25][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1113 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1114 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][20]_C/CLR, U_RF/rf_reg[25][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1115 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1116 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][21]_C/CLR, U_RF/rf_reg[25][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1117 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1118 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][22]_C/CLR, U_RF/rf_reg[25][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1119 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1120 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][23]_C/CLR, U_RF/rf_reg[25][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1121 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1122 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][24]_C/CLR, U_RF/rf_reg[25][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1123 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1124 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][25]_C/CLR, U_RF/rf_reg[25][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1125 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1126 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][26]_C/CLR, U_RF/rf_reg[25][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1127 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1128 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][27]_C/CLR, U_RF/rf_reg[25][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1129 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1130 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][28]_C/CLR, U_RF/rf_reg[25][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1131 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1132 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][29]_C/CLR, U_RF/rf_reg[25][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1133 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1134 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][2]_C/CLR, U_RF/rf_reg[25][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1135 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1136 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][30]_C/CLR, U_RF/rf_reg[25][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1137 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1138 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][31]_C/CLR, U_RF/rf_reg[25][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1139 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1140 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][3]_C/CLR, U_RF/rf_reg[25][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1141 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1142 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][4]_C/CLR, U_RF/rf_reg[25][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1143 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1144 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][5]_C/CLR, U_RF/rf_reg[25][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1145 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1146 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][6]_C/CLR, U_RF/rf_reg[25][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1147 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1148 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][7]_C/CLR, U_RF/rf_reg[25][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1149 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1150 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][8]_C/CLR, U_RF/rf_reg[25][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1151 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1152 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[25][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[25][9]_C/CLR, U_RF/rf_reg[25][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1153 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1154 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][0]_C/CLR, U_RF/rf_reg[26][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1155 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1156 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][10]_C/CLR, U_RF/rf_reg[26][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1157 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1158 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][11]_C/CLR, U_RF/rf_reg[26][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1159 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1160 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][12]_C/CLR, U_RF/rf_reg[26][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1161 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1162 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][13]_C/CLR, U_RF/rf_reg[26][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1163 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1164 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][14]_C/CLR, U_RF/rf_reg[26][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1165 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1166 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][15]_C/CLR, U_RF/rf_reg[26][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1167 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1168 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][16]_C/CLR, U_RF/rf_reg[26][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1169 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1170 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][17]_C/CLR, U_RF/rf_reg[26][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1171 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1172 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][18]_C/CLR, U_RF/rf_reg[26][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1173 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1174 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][19]_C/CLR, U_RF/rf_reg[26][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1175 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1176 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][1]_C/CLR, U_RF/rf_reg[26][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1177 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1178 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][20]_C/CLR, U_RF/rf_reg[26][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1179 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1180 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][21]_C/CLR, U_RF/rf_reg[26][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1181 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1182 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][22]_C/CLR, U_RF/rf_reg[26][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1183 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1184 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][23]_C/CLR, U_RF/rf_reg[26][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1185 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1186 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][24]_C/CLR, U_RF/rf_reg[26][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1187 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1188 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][25]_C/CLR, U_RF/rf_reg[26][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1189 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1190 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][26]_C/CLR, U_RF/rf_reg[26][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1191 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1192 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][27]_C/CLR, U_RF/rf_reg[26][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1193 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1194 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][28]_C/CLR, U_RF/rf_reg[26][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1195 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1196 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][29]_C/CLR, U_RF/rf_reg[26][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1197 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1198 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][2]_C/CLR, U_RF/rf_reg[26][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1199 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1200 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][30]_C/CLR, U_RF/rf_reg[26][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1201 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1202 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][31]_C/CLR, U_RF/rf_reg[26][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1203 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1204 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][3]_C/CLR, U_RF/rf_reg[26][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1205 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1206 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][4]_C/CLR, U_RF/rf_reg[26][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1207 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1208 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][5]_C/CLR, U_RF/rf_reg[26][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1209 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1210 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][6]_C/CLR, U_RF/rf_reg[26][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1211 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1212 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][7]_C/CLR, U_RF/rf_reg[26][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1213 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1214 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][8]_C/CLR, U_RF/rf_reg[26][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1215 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1216 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[26][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[26][9]_C/CLR, U_RF/rf_reg[26][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1217 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1218 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][0]_C/CLR, U_RF/rf_reg[27][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1219 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1220 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][10]_C/CLR, U_RF/rf_reg[27][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1221 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1222 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][11]_C/CLR, U_RF/rf_reg[27][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1223 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1224 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][12]_C/CLR, U_RF/rf_reg[27][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1225 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1226 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][13]_C/CLR, U_RF/rf_reg[27][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1227 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1228 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][14]_C/CLR, U_RF/rf_reg[27][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1229 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1230 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][15]_C/CLR, U_RF/rf_reg[27][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1231 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1232 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][16]_C/CLR, U_RF/rf_reg[27][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1233 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1234 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][17]_C/CLR, U_RF/rf_reg[27][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1235 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1236 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][18]_C/CLR, U_RF/rf_reg[27][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1237 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1238 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][19]_C/CLR, U_RF/rf_reg[27][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1239 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1240 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][1]_C/CLR, U_RF/rf_reg[27][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1241 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1242 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][20]_C/CLR, U_RF/rf_reg[27][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1243 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1244 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][21]_C/CLR, U_RF/rf_reg[27][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1245 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1246 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][22]_C/CLR, U_RF/rf_reg[27][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1247 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1248 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][23]_C/CLR, U_RF/rf_reg[27][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1249 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1250 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][24]_C/CLR, U_RF/rf_reg[27][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1251 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1252 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][25]_C/CLR, U_RF/rf_reg[27][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1253 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1254 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][26]_C/CLR, U_RF/rf_reg[27][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1255 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1256 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][27]_C/CLR, U_RF/rf_reg[27][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1257 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1258 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][28]_C/CLR, U_RF/rf_reg[27][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1259 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1260 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][29]_C/CLR, U_RF/rf_reg[27][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1261 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1262 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][2]_C/CLR, U_RF/rf_reg[27][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1263 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1264 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][30]_C/CLR, U_RF/rf_reg[27][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1265 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1266 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][31]_C/CLR, U_RF/rf_reg[27][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1267 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1268 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][3]_C/CLR, U_RF/rf_reg[27][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1269 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1270 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][4]_C/CLR, U_RF/rf_reg[27][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1271 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1272 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][5]_C/CLR, U_RF/rf_reg[27][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1273 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1274 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][6]_C/CLR, U_RF/rf_reg[27][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1275 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1276 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][7]_C/CLR, U_RF/rf_reg[27][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1277 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1278 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][8]_C/CLR, U_RF/rf_reg[27][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1279 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1280 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[27][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[27][9]_C/CLR, U_RF/rf_reg[27][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1281 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1282 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][0]_C/CLR, U_RF/rf_reg[28][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1283 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1284 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][10]_C/CLR, U_RF/rf_reg[28][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1285 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1286 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][11]_C/CLR, U_RF/rf_reg[28][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1287 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1288 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][12]_C/CLR, U_RF/rf_reg[28][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1289 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1290 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][13]_C/CLR, U_RF/rf_reg[28][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1291 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1292 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][14]_C/CLR, U_RF/rf_reg[28][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1293 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1294 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][15]_C/CLR, U_RF/rf_reg[28][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1295 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1296 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][16]_C/CLR, U_RF/rf_reg[28][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1297 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1298 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][17]_C/CLR, U_RF/rf_reg[28][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1299 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1300 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][18]_C/CLR, U_RF/rf_reg[28][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1301 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1302 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][19]_C/CLR, U_RF/rf_reg[28][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1303 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1304 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][1]_C/CLR, U_RF/rf_reg[28][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1305 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1306 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][20]_C/CLR, U_RF/rf_reg[28][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1307 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1308 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][21]_C/CLR, U_RF/rf_reg[28][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1309 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1310 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][22]_C/CLR, U_RF/rf_reg[28][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1311 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1312 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][23]_C/CLR, U_RF/rf_reg[28][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1313 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1314 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][24]_C/CLR, U_RF/rf_reg[28][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1315 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1316 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][25]_C/CLR, U_RF/rf_reg[28][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1317 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1318 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][26]_C/CLR, U_RF/rf_reg[28][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1319 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1320 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][27]_C/CLR, U_RF/rf_reg[28][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1321 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1322 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][28]_C/CLR, U_RF/rf_reg[28][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1323 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1324 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][29]_C/CLR, U_RF/rf_reg[28][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1325 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1326 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][2]_C/CLR, U_RF/rf_reg[28][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1327 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1328 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][30]_C/CLR, U_RF/rf_reg[28][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1329 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1330 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][31]_C/CLR, U_RF/rf_reg[28][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1331 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1332 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][3]_C/CLR, U_RF/rf_reg[28][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1333 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1334 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][4]_C/CLR, U_RF/rf_reg[28][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1335 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1336 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][5]_C/CLR, U_RF/rf_reg[28][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1337 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1338 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][6]_C/CLR, U_RF/rf_reg[28][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1339 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1340 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][7]_C/CLR, U_RF/rf_reg[28][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1341 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1342 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][8]_C/CLR, U_RF/rf_reg[28][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1343 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1344 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[28][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[28][9]_C/CLR, U_RF/rf_reg[28][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1345 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1346 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][0]_C/CLR, U_RF/rf_reg[29][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1347 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1348 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][10]_C/CLR, U_RF/rf_reg[29][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1349 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1350 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][11]_C/CLR, U_RF/rf_reg[29][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1351 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1352 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][12]_C/CLR, U_RF/rf_reg[29][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1353 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1354 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][13]_C/CLR, U_RF/rf_reg[29][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1355 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1356 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][14]_C/CLR, U_RF/rf_reg[29][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1357 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1358 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][15]_C/CLR, U_RF/rf_reg[29][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1359 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1360 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][16]_C/CLR, U_RF/rf_reg[29][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1361 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1362 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][17]_C/CLR, U_RF/rf_reg[29][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1363 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1364 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][18]_C/CLR, U_RF/rf_reg[29][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1365 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1366 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][19]_C/CLR, U_RF/rf_reg[29][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1367 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1368 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][1]_C/CLR, U_RF/rf_reg[29][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1369 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1370 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][20]_C/CLR, U_RF/rf_reg[29][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1371 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1372 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][21]_C/CLR, U_RF/rf_reg[29][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1373 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1374 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][22]_C/CLR, U_RF/rf_reg[29][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1375 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1376 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][23]_C/CLR, U_RF/rf_reg[29][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1377 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1378 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][24]_C/CLR, U_RF/rf_reg[29][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1379 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1380 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][25]_C/CLR, U_RF/rf_reg[29][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1381 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1382 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][26]_C/CLR, U_RF/rf_reg[29][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1383 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1384 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][27]_C/CLR, U_RF/rf_reg[29][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1385 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1386 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][28]_C/CLR, U_RF/rf_reg[29][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1387 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1388 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][29]_C/CLR, U_RF/rf_reg[29][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1389 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1390 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][2]_C/CLR, U_RF/rf_reg[29][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1391 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1392 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][30]_C/CLR, U_RF/rf_reg[29][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1393 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1394 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][31]_C/CLR, U_RF/rf_reg[29][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1395 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1396 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][3]_C/CLR, U_RF/rf_reg[29][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1397 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1398 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][4]_C/CLR, U_RF/rf_reg[29][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1399 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1400 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][5]_C/CLR, U_RF/rf_reg[29][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1401 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1402 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][6]_C/CLR, U_RF/rf_reg[29][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1403 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1404 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][7]_C/CLR, U_RF/rf_reg[29][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1405 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1406 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][8]_C/CLR, U_RF/rf_reg[29][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1407 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1408 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[29][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[29][9]_C/CLR, U_RF/rf_reg[29][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1409 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1410 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][0]_C/CLR, U_RF/rf_reg[2][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1411 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1412 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][10]_C/CLR, U_RF/rf_reg[2][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1413 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1414 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][11]_C/CLR, U_RF/rf_reg[2][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1415 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1416 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][12]_C/CLR, U_RF/rf_reg[2][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1417 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1418 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][13]_C/CLR, U_RF/rf_reg[2][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1419 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1420 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][14]_C/CLR, U_RF/rf_reg[2][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1421 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1422 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][15]_C/CLR, U_RF/rf_reg[2][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1423 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1424 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][16]_C/CLR, U_RF/rf_reg[2][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1425 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1426 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][17]_C/CLR, U_RF/rf_reg[2][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1427 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1428 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][18]_C/CLR, U_RF/rf_reg[2][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1429 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1430 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][19]_C/CLR, U_RF/rf_reg[2][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1431 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1432 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][1]_C/CLR, U_RF/rf_reg[2][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1433 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1434 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][20]_C/CLR, U_RF/rf_reg[2][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1435 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1436 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][21]_C/CLR, U_RF/rf_reg[2][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1437 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1438 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][22]_C/CLR, U_RF/rf_reg[2][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1439 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1440 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][23]_C/CLR, U_RF/rf_reg[2][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1441 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1442 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][24]_C/CLR, U_RF/rf_reg[2][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1443 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1444 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][25]_C/CLR, U_RF/rf_reg[2][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1445 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1446 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][26]_C/CLR, U_RF/rf_reg[2][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1447 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1448 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][27]_C/CLR, U_RF/rf_reg[2][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1449 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1450 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][28]_C/CLR, U_RF/rf_reg[2][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1451 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1452 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][29]_C/CLR, U_RF/rf_reg[2][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1453 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1454 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][2]_C/CLR, U_RF/rf_reg[2][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1455 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1456 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][30]_C/CLR, U_RF/rf_reg[2][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1457 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1458 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][31]_C/CLR, U_RF/rf_reg[2][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1459 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1460 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][3]_C/CLR, U_RF/rf_reg[2][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1461 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1462 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][4]_C/CLR, U_RF/rf_reg[2][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1463 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1464 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][5]_C/CLR, U_RF/rf_reg[2][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1465 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1466 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][6]_C/CLR, U_RF/rf_reg[2][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1467 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1468 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][7]_C/CLR, U_RF/rf_reg[2][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1469 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1470 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][8]_C/CLR, U_RF/rf_reg[2][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1471 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1472 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[2][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[2][9]_C/CLR, U_RF/rf_reg[2][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1473 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1474 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][0]_C/CLR, U_RF/rf_reg[30][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1475 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1476 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][10]_C/CLR, U_RF/rf_reg[30][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1477 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1478 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][11]_C/CLR, U_RF/rf_reg[30][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1479 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1480 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][12]_C/CLR, U_RF/rf_reg[30][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1481 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1482 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][13]_C/CLR, U_RF/rf_reg[30][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1483 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1484 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][14]_C/CLR, U_RF/rf_reg[30][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1485 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1486 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][15]_C/CLR, U_RF/rf_reg[30][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1487 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1488 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][16]_C/CLR, U_RF/rf_reg[30][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1489 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1490 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][17]_C/CLR, U_RF/rf_reg[30][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1491 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1492 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][18]_C/CLR, U_RF/rf_reg[30][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1493 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1494 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][19]_C/CLR, U_RF/rf_reg[30][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1495 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1496 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][1]_C/CLR, U_RF/rf_reg[30][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1497 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1498 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][20]_C/CLR, U_RF/rf_reg[30][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1499 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1500 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][21]_C/CLR, U_RF/rf_reg[30][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1501 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1502 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][22]_C/CLR, U_RF/rf_reg[30][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1503 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1504 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][23]_C/CLR, U_RF/rf_reg[30][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1505 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1506 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][24]_C/CLR, U_RF/rf_reg[30][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1507 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1508 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][25]_C/CLR, U_RF/rf_reg[30][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1509 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1510 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][26]_C/CLR, U_RF/rf_reg[30][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1511 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1512 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][27]_C/CLR, U_RF/rf_reg[30][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1513 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1514 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][28]_C/CLR, U_RF/rf_reg[30][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1515 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1516 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][29]_C/CLR, U_RF/rf_reg[30][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1517 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1518 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][2]_C/CLR, U_RF/rf_reg[30][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1519 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1520 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][30]_C/CLR, U_RF/rf_reg[30][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1521 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1522 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][31]_C/CLR, U_RF/rf_reg[30][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1523 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1524 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][3]_C/CLR, U_RF/rf_reg[30][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1525 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1526 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][4]_C/CLR, U_RF/rf_reg[30][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1527 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1528 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][5]_C/CLR, U_RF/rf_reg[30][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1529 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1530 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][6]_C/CLR, U_RF/rf_reg[30][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1531 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1532 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][7]_C/CLR, U_RF/rf_reg[30][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1533 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1534 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][8]_C/CLR, U_RF/rf_reg[30][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1535 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1536 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[30][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[30][9]_C/CLR, U_RF/rf_reg[30][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1537 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1538 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][0]_C/CLR, U_RF/rf_reg[31][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1539 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1540 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][10]_C/CLR, U_RF/rf_reg[31][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1541 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1542 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][11]_C/CLR, U_RF/rf_reg[31][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1543 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1544 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][12]_C/CLR, U_RF/rf_reg[31][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1545 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1546 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][13]_C/CLR, U_RF/rf_reg[31][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1547 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1548 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][14]_C/CLR, U_RF/rf_reg[31][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1549 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1550 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][15]_C/CLR, U_RF/rf_reg[31][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1551 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1552 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][16]_C/CLR, U_RF/rf_reg[31][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1553 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1554 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][17]_C/CLR, U_RF/rf_reg[31][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1555 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1556 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][18]_C/CLR, U_RF/rf_reg[31][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1557 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1558 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][19]_C/CLR, U_RF/rf_reg[31][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1559 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1560 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][1]_C/CLR, U_RF/rf_reg[31][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1561 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1562 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][20]_C/CLR, U_RF/rf_reg[31][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1563 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1564 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][21]_C/CLR, U_RF/rf_reg[31][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1565 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1566 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][22]_C/CLR, U_RF/rf_reg[31][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1567 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1568 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][23]_C/CLR, U_RF/rf_reg[31][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1569 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1570 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][24]_C/CLR, U_RF/rf_reg[31][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1571 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1572 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][25]_C/CLR, U_RF/rf_reg[31][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1573 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1574 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][26]_C/CLR, U_RF/rf_reg[31][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1575 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1576 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][27]_C/CLR, U_RF/rf_reg[31][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1577 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1578 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][28]_C/CLR, U_RF/rf_reg[31][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1579 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1580 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][29]_C/CLR, U_RF/rf_reg[31][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1581 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1582 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][2]_C/CLR, U_RF/rf_reg[31][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1583 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1584 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][30]_C/CLR, U_RF/rf_reg[31][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1585 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1586 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][31]_C/CLR, U_RF/rf_reg[31][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1587 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1588 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][3]_C/CLR, U_RF/rf_reg[31][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1589 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1590 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][4]_C/CLR, U_RF/rf_reg[31][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1591 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1592 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][5]_C/CLR, U_RF/rf_reg[31][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1593 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1594 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][6]_C/CLR, U_RF/rf_reg[31][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1595 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1596 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][7]_C/CLR, U_RF/rf_reg[31][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1597 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1598 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][8]_C/CLR, U_RF/rf_reg[31][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1599 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1600 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[31][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[31][9]_C/CLR, U_RF/rf_reg[31][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1601 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1602 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][0]_C/CLR, U_RF/rf_reg[3][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1603 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1604 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][10]_C/CLR, U_RF/rf_reg[3][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1605 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1606 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][11]_C/CLR, U_RF/rf_reg[3][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1607 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1608 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][12]_C/CLR, U_RF/rf_reg[3][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1609 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1610 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][13]_C/CLR, U_RF/rf_reg[3][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1611 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1612 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][14]_C/CLR, U_RF/rf_reg[3][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1613 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1614 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][15]_C/CLR, U_RF/rf_reg[3][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1615 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1616 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][16]_C/CLR, U_RF/rf_reg[3][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1617 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1618 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][17]_C/CLR, U_RF/rf_reg[3][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1619 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1620 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][18]_C/CLR, U_RF/rf_reg[3][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1621 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1622 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][19]_C/CLR, U_RF/rf_reg[3][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1623 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1624 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][1]_C/CLR, U_RF/rf_reg[3][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1625 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1626 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][20]_C/CLR, U_RF/rf_reg[3][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1627 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1628 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][21]_C/CLR, U_RF/rf_reg[3][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1629 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1630 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][22]_C/CLR, U_RF/rf_reg[3][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1631 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1632 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][23]_C/CLR, U_RF/rf_reg[3][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1633 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1634 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][24]_C/CLR, U_RF/rf_reg[3][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1635 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1636 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][25]_C/CLR, U_RF/rf_reg[3][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1637 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1638 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][26]_C/CLR, U_RF/rf_reg[3][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1639 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1640 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][27]_C/CLR, U_RF/rf_reg[3][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1641 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1642 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][28]_C/CLR, U_RF/rf_reg[3][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1643 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1644 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][29]_C/CLR, U_RF/rf_reg[3][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1645 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1646 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][2]_C/CLR, U_RF/rf_reg[3][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1647 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1648 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][30]_C/CLR, U_RF/rf_reg[3][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1649 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1650 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][31]_C/CLR, U_RF/rf_reg[3][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1651 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1652 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][3]_C/CLR, U_RF/rf_reg[3][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1653 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1654 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][4]_C/CLR, U_RF/rf_reg[3][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1655 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1656 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][5]_C/CLR, U_RF/rf_reg[3][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1657 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1658 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][6]_C/CLR, U_RF/rf_reg[3][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1659 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1660 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][7]_C/CLR, U_RF/rf_reg[3][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1661 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1662 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][8]_C/CLR, U_RF/rf_reg[3][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1663 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1664 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[3][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[3][9]_C/CLR, U_RF/rf_reg[3][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1665 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1666 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][0]_C/CLR, U_RF/rf_reg[4][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1667 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1668 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][10]_C/CLR, U_RF/rf_reg[4][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1669 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1670 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][11]_C/CLR, U_RF/rf_reg[4][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1671 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1672 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][12]_C/CLR, U_RF/rf_reg[4][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1673 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1674 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][13]_C/CLR, U_RF/rf_reg[4][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1675 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1676 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][14]_C/CLR, U_RF/rf_reg[4][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1677 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1678 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][15]_C/CLR, U_RF/rf_reg[4][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1679 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1680 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][16]_C/CLR, U_RF/rf_reg[4][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1681 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1682 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][17]_C/CLR, U_RF/rf_reg[4][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1683 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1684 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][18]_C/CLR, U_RF/rf_reg[4][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1685 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1686 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][19]_C/CLR, U_RF/rf_reg[4][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1687 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1688 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][1]_C/CLR, U_RF/rf_reg[4][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1689 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1690 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][20]_C/CLR, U_RF/rf_reg[4][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1691 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1692 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][21]_C/CLR, U_RF/rf_reg[4][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1693 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1694 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][22]_C/CLR, U_RF/rf_reg[4][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1695 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1696 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][23]_C/CLR, U_RF/rf_reg[4][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1697 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1698 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][24]_C/CLR, U_RF/rf_reg[4][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1699 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1700 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][25]_C/CLR, U_RF/rf_reg[4][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1701 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1702 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][26]_C/CLR, U_RF/rf_reg[4][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1703 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1704 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][27]_C/CLR, U_RF/rf_reg[4][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1705 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1706 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][28]_C/CLR, U_RF/rf_reg[4][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1707 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1708 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][29]_C/CLR, U_RF/rf_reg[4][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1709 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1710 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][2]_C/CLR, U_RF/rf_reg[4][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1711 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1712 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][30]_C/CLR, U_RF/rf_reg[4][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1713 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1714 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][31]_C/CLR, U_RF/rf_reg[4][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1715 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1716 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][3]_C/CLR, U_RF/rf_reg[4][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1717 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1718 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][4]_C/CLR, U_RF/rf_reg[4][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1719 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1720 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][5]_C/CLR, U_RF/rf_reg[4][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1721 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1722 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][6]_C/CLR, U_RF/rf_reg[4][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1723 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1724 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][7]_C/CLR, U_RF/rf_reg[4][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1725 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1726 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][8]_C/CLR, U_RF/rf_reg[4][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1727 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1728 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[4][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[4][9]_C/CLR, U_RF/rf_reg[4][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1729 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1730 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][0]_C/CLR, U_RF/rf_reg[5][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1731 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1732 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][10]_C/CLR, U_RF/rf_reg[5][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1733 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1734 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][11]_C/CLR, U_RF/rf_reg[5][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1735 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1736 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][12]_C/CLR, U_RF/rf_reg[5][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1737 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1738 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][13]_C/CLR, U_RF/rf_reg[5][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1739 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1740 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][14]_C/CLR, U_RF/rf_reg[5][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1741 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1742 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][15]_C/CLR, U_RF/rf_reg[5][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1743 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1744 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][16]_C/CLR, U_RF/rf_reg[5][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1745 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1746 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][17]_C/CLR, U_RF/rf_reg[5][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1747 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1748 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][18]_C/CLR, U_RF/rf_reg[5][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1749 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1750 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][19]_C/CLR, U_RF/rf_reg[5][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1751 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1752 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][1]_C/CLR, U_RF/rf_reg[5][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1753 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1754 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][20]_C/CLR, U_RF/rf_reg[5][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1755 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1756 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][21]_C/CLR, U_RF/rf_reg[5][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1757 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1758 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][22]_C/CLR, U_RF/rf_reg[5][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1759 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1760 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][23]_C/CLR, U_RF/rf_reg[5][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1761 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1762 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][24]_C/CLR, U_RF/rf_reg[5][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1763 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1764 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][25]_C/CLR, U_RF/rf_reg[5][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1765 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1766 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][26]_C/CLR, U_RF/rf_reg[5][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1767 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1768 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][27]_C/CLR, U_RF/rf_reg[5][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1769 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1770 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][28]_C/CLR, U_RF/rf_reg[5][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1771 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1772 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][29]_C/CLR, U_RF/rf_reg[5][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1773 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1774 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][2]_C/CLR, U_RF/rf_reg[5][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1775 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1776 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][30]_C/CLR, U_RF/rf_reg[5][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1777 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1778 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][31]_C/CLR, U_RF/rf_reg[5][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1779 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1780 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][3]_C/CLR, U_RF/rf_reg[5][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1781 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1782 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][4]_C/CLR, U_RF/rf_reg[5][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1783 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1784 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][5]_C/CLR, U_RF/rf_reg[5][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1785 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1786 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][6]_C/CLR, U_RF/rf_reg[5][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1787 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1788 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][7]_C/CLR, U_RF/rf_reg[5][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1789 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1790 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][8]_C/CLR, U_RF/rf_reg[5][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1791 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1792 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[5][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[5][9]_C/CLR, U_RF/rf_reg[5][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1793 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1794 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][0]_C/CLR, U_RF/rf_reg[6][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1795 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1796 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][10]_C/CLR, U_RF/rf_reg[6][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1797 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1798 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][11]_C/CLR, U_RF/rf_reg[6][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1799 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1800 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][12]_C/CLR, U_RF/rf_reg[6][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1801 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1802 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][13]_C/CLR, U_RF/rf_reg[6][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1803 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1804 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][14]_C/CLR, U_RF/rf_reg[6][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1805 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1806 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][15]_C/CLR, U_RF/rf_reg[6][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1807 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1808 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][16]_C/CLR, U_RF/rf_reg[6][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1809 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1810 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][17]_C/CLR, U_RF/rf_reg[6][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1811 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1812 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][18]_C/CLR, U_RF/rf_reg[6][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1813 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1814 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][19]_C/CLR, U_RF/rf_reg[6][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1815 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1816 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][1]_C/CLR, U_RF/rf_reg[6][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1817 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1818 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][20]_C/CLR, U_RF/rf_reg[6][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1819 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1820 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][21]_C/CLR, U_RF/rf_reg[6][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1821 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1822 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][22]_C/CLR, U_RF/rf_reg[6][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1823 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1824 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][23]_C/CLR, U_RF/rf_reg[6][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1825 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1826 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][24]_C/CLR, U_RF/rf_reg[6][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1827 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1828 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][25]_C/CLR, U_RF/rf_reg[6][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1829 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1830 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][26]_C/CLR, U_RF/rf_reg[6][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1831 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1832 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][27]_C/CLR, U_RF/rf_reg[6][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1833 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1834 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][28]_C/CLR, U_RF/rf_reg[6][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1835 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1836 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][29]_C/CLR, U_RF/rf_reg[6][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1837 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1838 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][2]_C/CLR, U_RF/rf_reg[6][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1839 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1840 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][30]_C/CLR, U_RF/rf_reg[6][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1841 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1842 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][31]_C/CLR, U_RF/rf_reg[6][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1843 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1844 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][3]_C/CLR, U_RF/rf_reg[6][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1845 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1846 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][4]_C/CLR, U_RF/rf_reg[6][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1847 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1848 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][5]_C/CLR, U_RF/rf_reg[6][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1849 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1850 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][6]_C/CLR, U_RF/rf_reg[6][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1851 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1852 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][7]_C/CLR, U_RF/rf_reg[6][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1853 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1854 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][8]_C/CLR, U_RF/rf_reg[6][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1855 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1856 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[6][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[6][9]_C/CLR, U_RF/rf_reg[6][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1857 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1858 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][0]_C/CLR, U_RF/rf_reg[7][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1859 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1860 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][10]_C/CLR, U_RF/rf_reg[7][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1861 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1862 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][11]_C/CLR, U_RF/rf_reg[7][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1863 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1864 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][12]_C/CLR, U_RF/rf_reg[7][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1865 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1866 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][13]_C/CLR, U_RF/rf_reg[7][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1867 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1868 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][14]_C/CLR, U_RF/rf_reg[7][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1869 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1870 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][15]_C/CLR, U_RF/rf_reg[7][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1871 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1872 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][16]_C/CLR, U_RF/rf_reg[7][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1873 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1874 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][17]_C/CLR, U_RF/rf_reg[7][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1875 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1876 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][18]_C/CLR, U_RF/rf_reg[7][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1877 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1878 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][19]_C/CLR, U_RF/rf_reg[7][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1879 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1880 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][1]_C/CLR, U_RF/rf_reg[7][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1881 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1882 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][20]_C/CLR, U_RF/rf_reg[7][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1883 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1884 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][21]_C/CLR, U_RF/rf_reg[7][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1885 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1886 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][22]_C/CLR, U_RF/rf_reg[7][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1887 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1888 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][23]_C/CLR, U_RF/rf_reg[7][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1889 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1890 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][24]_C/CLR, U_RF/rf_reg[7][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1891 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1892 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][25]_C/CLR, U_RF/rf_reg[7][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1893 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1894 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][26]_C/CLR, U_RF/rf_reg[7][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1895 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1896 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][27]_C/CLR, U_RF/rf_reg[7][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1897 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1898 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][28]_C/CLR, U_RF/rf_reg[7][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1899 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1900 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][29]_C/CLR, U_RF/rf_reg[7][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1901 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1902 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][2]_C/CLR, U_RF/rf_reg[7][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1903 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1904 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][30]_C/CLR, U_RF/rf_reg[7][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1905 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1906 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][31]_C/CLR, U_RF/rf_reg[7][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1907 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1908 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][3]_C/CLR, U_RF/rf_reg[7][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1909 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1910 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][4]_C/CLR, U_RF/rf_reg[7][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1911 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1912 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][5]_C/CLR, U_RF/rf_reg[7][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1913 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1914 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][6]_C/CLR, U_RF/rf_reg[7][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1915 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1916 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][7]_C/CLR, U_RF/rf_reg[7][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1917 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1918 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][8]_C/CLR, U_RF/rf_reg[7][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1919 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1920 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[7][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[7][9]_C/CLR, U_RF/rf_reg[7][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1921 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1922 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][0]_C/CLR, U_RF/rf_reg[8][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1923 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1924 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][10]_C/CLR, U_RF/rf_reg[8][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1925 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1926 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][11]_C/CLR, U_RF/rf_reg[8][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1927 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1928 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][12]_C/CLR, U_RF/rf_reg[8][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1929 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1930 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][13]_C/CLR, U_RF/rf_reg[8][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1931 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1932 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][14]_C/CLR, U_RF/rf_reg[8][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1933 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1934 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][15]_C/CLR, U_RF/rf_reg[8][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1935 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1936 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][16]_C/CLR, U_RF/rf_reg[8][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1937 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1938 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][17]_C/CLR, U_RF/rf_reg[8][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1939 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1940 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][18]_C/CLR, U_RF/rf_reg[8][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1941 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1942 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][19]_C/CLR, U_RF/rf_reg[8][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1943 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1944 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][1]_C/CLR, U_RF/rf_reg[8][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1945 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1946 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][20]_C/CLR, U_RF/rf_reg[8][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1947 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1948 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][21]_C/CLR, U_RF/rf_reg[8][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1949 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1950 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][22]_C/CLR, U_RF/rf_reg[8][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1951 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1952 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][23]_C/CLR, U_RF/rf_reg[8][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1953 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1954 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][24]_C/CLR, U_RF/rf_reg[8][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1955 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1956 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][25]_C/CLR, U_RF/rf_reg[8][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1957 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1958 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][26]_C/CLR, U_RF/rf_reg[8][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1959 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1960 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][27]_C/CLR, U_RF/rf_reg[8][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1961 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1962 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][28]_C/CLR, U_RF/rf_reg[8][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1963 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1964 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][29]_C/CLR, U_RF/rf_reg[8][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1965 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1966 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][2]_C/CLR, U_RF/rf_reg[8][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1967 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1968 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][30]_C/CLR, U_RF/rf_reg[8][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1969 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1970 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][31]_C/CLR, U_RF/rf_reg[8][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1971 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1972 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][3]_C/CLR, U_RF/rf_reg[8][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1973 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1974 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][4]_C/CLR, U_RF/rf_reg[8][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1975 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1976 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][5]_C/CLR, U_RF/rf_reg[8][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1977 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1978 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][6]_C/CLR, U_RF/rf_reg[8][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1979 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1980 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][7]_C/CLR, U_RF/rf_reg[8][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1981 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1982 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][8]_C/CLR, U_RF/rf_reg[8][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1983 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1984 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[8][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[8][9]_C/CLR, U_RF/rf_reg[8][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1985 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1986 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][0]_C/CLR, U_RF/rf_reg[9][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1987 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1988 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][10]_C/CLR, U_RF/rf_reg[9][10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1989 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1990 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][11]_C/CLR, U_RF/rf_reg[9][11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1991 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1992 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][12]_C/CLR, U_RF/rf_reg[9][12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1993 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1994 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][13]_C/CLR, U_RF/rf_reg[9][13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1995 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1996 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][14]_C/CLR, U_RF/rf_reg[9][14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1997 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1998 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][15]_C/CLR, U_RF/rf_reg[9][15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1999 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2000 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][16]_C/CLR, U_RF/rf_reg[9][16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2001 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2002 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][17]_C/CLR, U_RF/rf_reg[9][17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2003 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2004 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][18]_C/CLR, U_RF/rf_reg[9][18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2005 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2006 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][19]_C/CLR, U_RF/rf_reg[9][19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2007 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2008 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][1]_C/CLR, U_RF/rf_reg[9][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2009 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2010 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][20]_C/CLR, U_RF/rf_reg[9][20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2011 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2012 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][21]_C/CLR, U_RF/rf_reg[9][21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2013 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2014 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][22]_C/CLR, U_RF/rf_reg[9][22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2015 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2016 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][23]_C/CLR, U_RF/rf_reg[9][23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2017 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2018 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][24]_C/CLR, U_RF/rf_reg[9][24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2019 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2020 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][25]_C/CLR, U_RF/rf_reg[9][25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2021 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2022 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][26]_C/CLR, U_RF/rf_reg[9][26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2023 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2024 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][27]_C/CLR, U_RF/rf_reg[9][27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2025 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2026 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][28]_C/CLR, U_RF/rf_reg[9][28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2027 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2028 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][29]_C/CLR, U_RF/rf_reg[9][29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2029 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2030 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][2]_C/CLR, U_RF/rf_reg[9][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2031 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2032 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][30]_C/CLR, U_RF/rf_reg[9][30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2033 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2034 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][31]_C/CLR, U_RF/rf_reg[9][31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2035 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2036 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][3]_C/CLR, U_RF/rf_reg[9][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2037 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2038 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][4]_C/CLR, U_RF/rf_reg[9][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2039 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2040 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][5]_C/CLR, U_RF/rf_reg[9][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2041 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2042 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][6]_C/CLR, U_RF/rf_reg[9][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2043 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2044 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][7]_C/CLR, U_RF/rf_reg[9][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2045 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2046 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][8]_C/CLR, U_RF/rf_reg[9][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2047 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2048 Warning
LUT drives async reset alert  
LUT cell U_RF/rf_reg[9][9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_RF/rf_reg[9][9]_C/CLR, U_RF/rf_reg[9][9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ALUOp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin ALUOp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin ALUOp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin ALUOp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[0][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[10][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[11][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[12][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[13][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[14][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[15][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#482 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#483 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#484 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#485 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#486 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#487 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#488 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#489 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#490 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#491 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#492 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#493 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#494 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#495 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#496 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#497 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#498 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#499 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#500 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#501 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#502 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#503 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#504 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#505 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#506 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#507 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#508 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#509 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#510 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#511 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#512 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#513 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#514 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#515 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#516 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[16][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#517 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#518 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#519 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#520 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#521 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#522 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#523 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#524 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#525 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#526 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#527 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#528 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#529 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#530 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#531 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#532 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#533 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#534 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#535 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#536 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#537 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#538 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#539 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#540 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#541 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#542 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#543 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#544 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#545 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#546 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#547 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#548 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#549 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#550 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#551 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#552 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#553 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#554 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#555 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#556 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#557 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#558 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#559 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#560 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#561 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#562 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#563 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#564 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#565 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#566 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#567 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#568 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#569 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#570 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#571 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#572 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#573 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#574 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#575 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#576 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#577 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#578 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#579 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#580 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[17][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#581 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#582 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#583 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#584 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#585 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#586 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#587 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#588 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#589 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#590 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#591 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#592 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#593 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#594 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#595 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#596 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#597 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#598 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#599 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#600 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#601 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#602 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#603 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#604 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#605 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#606 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#607 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#608 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#609 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#610 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#611 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#612 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#613 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#614 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#615 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#616 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#617 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#618 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#619 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#620 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#621 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#622 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#623 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#624 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#625 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#626 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#627 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#628 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#629 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#630 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#631 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#632 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#633 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#634 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#635 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#636 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#637 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#638 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#639 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#640 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#641 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#642 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#643 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#644 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[18][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#645 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#646 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#647 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#648 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#649 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#650 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#651 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#652 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#653 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#654 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#655 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#656 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#657 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#658 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#659 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#660 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#661 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#662 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#663 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#664 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#665 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#666 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#667 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#668 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#669 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#670 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#671 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#672 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#673 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#674 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#675 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#676 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#677 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#678 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#679 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#680 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#681 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#682 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#683 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#684 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#685 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#686 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#687 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#688 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#689 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#690 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#691 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#692 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#693 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#694 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#695 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#696 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#697 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#698 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#699 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#700 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#701 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#702 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#703 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#704 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#705 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#706 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#707 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#708 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[19][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#709 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#710 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#711 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#712 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#713 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#714 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#715 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#716 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#717 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#718 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#719 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#720 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#721 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#722 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#723 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#724 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#725 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#726 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#727 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#728 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#729 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#730 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#731 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#732 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#733 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#734 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#735 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#736 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#737 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#738 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#739 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#740 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#741 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#742 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#743 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#744 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#745 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#746 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#747 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#748 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#749 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#750 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#751 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#752 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#753 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#754 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#755 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#756 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#757 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#758 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#759 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#760 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#761 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#762 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#763 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#764 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#765 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#766 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#767 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#768 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#769 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#770 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#771 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#772 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[1][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#773 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#774 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#775 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#776 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#777 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#778 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#779 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#780 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#781 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#782 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#783 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#784 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#785 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#786 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#787 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#788 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#789 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#790 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#791 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#792 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#793 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#794 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#795 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#796 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#797 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#798 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#799 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#800 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#801 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#802 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#803 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#804 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#805 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#806 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#807 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#808 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#809 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#810 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#811 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#812 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#813 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#814 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#815 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#816 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#817 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#818 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#819 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#820 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#821 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#822 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#823 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#824 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#825 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#826 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#827 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#828 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#829 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#830 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#831 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#832 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#833 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#834 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#835 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#836 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[20][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#837 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#838 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#839 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#840 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#841 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#842 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#843 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#844 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#845 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#846 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#847 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#848 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#849 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#850 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#851 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#852 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#853 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#854 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#855 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#856 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#857 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#858 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#859 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#860 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#861 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#862 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#863 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#864 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#865 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#866 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#867 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#868 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#869 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#870 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#871 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#872 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#873 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#874 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#875 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#876 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#877 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#878 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#879 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#880 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#881 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#882 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#883 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#884 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#885 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#886 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#887 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#888 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#889 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#890 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#891 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#892 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#893 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#894 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#895 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#896 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#897 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#898 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#899 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#900 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[21][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#901 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#902 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#903 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#904 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#905 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#906 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#907 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#908 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#909 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#910 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#911 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#912 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#913 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#914 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#915 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#916 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#917 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#918 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#919 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#920 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#921 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#922 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#923 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#924 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#925 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#926 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#927 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#928 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#929 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#930 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#931 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#932 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#933 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#934 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#935 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#936 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#937 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#938 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#939 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#940 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#941 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#942 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#943 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#944 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#945 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#946 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#947 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#948 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#949 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#950 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#951 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#952 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#953 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#954 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#955 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#956 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#957 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#958 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#959 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#960 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#961 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#962 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#963 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#964 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[22][9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#965 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#966 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#967 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#968 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#969 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#970 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#971 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#972 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#973 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#974 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#975 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#976 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#977 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#978 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#979 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#980 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#981 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#982 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#983 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#984 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#985 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#986 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#987 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#988 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#989 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#990 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#991 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#992 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#993 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#994 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#995 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#996 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#997 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#998 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#999 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#1000 Warning
Non-clocked sequential cell  
The clock pin U_RF/rf_reg[23][25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rstn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw_i[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw_i[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw_i[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw_i[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw_i[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw_i[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw_i[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw_i[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw_i[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw_i[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw_i[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw_i[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw_i[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw_i[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw_i[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw_i[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch U_RF/rf_reg[0][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[0][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch U_RF/rf_reg[10][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[10][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch U_RF/rf_reg[11][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[11][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch U_RF/rf_reg[12][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[12][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch U_RF/rf_reg[13][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[13][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch U_RF/rf_reg[14][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[14][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#204 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#205 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#206 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#207 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#208 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#209 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#210 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#211 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#212 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#213 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#214 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#215 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#216 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#217 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#218 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#219 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#220 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#221 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#222 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#223 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#224 Warning
Non-clocked latch  
The latch U_RF/rf_reg[15][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[15][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#225 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#226 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#227 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#228 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#229 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#230 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#231 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#232 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#233 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#234 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#235 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#236 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#237 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#238 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#239 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#240 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#241 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#242 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#243 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#244 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#245 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#246 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#247 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#248 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#249 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#250 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#251 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#252 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#253 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#254 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#255 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#256 Warning
Non-clocked latch  
The latch U_RF/rf_reg[16][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[16][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#257 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#258 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#259 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#260 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#261 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#262 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#263 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#264 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#265 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#266 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#267 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#268 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#269 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#270 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#271 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#272 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#273 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#274 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#275 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#276 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#277 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#278 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#279 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#280 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#281 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#282 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#283 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#284 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#285 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#286 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#287 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#288 Warning
Non-clocked latch  
The latch U_RF/rf_reg[17][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[17][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#289 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#290 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#291 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#292 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#293 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#294 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#295 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#296 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#297 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#298 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#299 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#300 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#301 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#302 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#303 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#304 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#305 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#306 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#307 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#308 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#309 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#310 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#311 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#312 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#313 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#314 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#315 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#316 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#317 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#318 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#319 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#320 Warning
Non-clocked latch  
The latch U_RF/rf_reg[18][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[18][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#321 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#322 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#323 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#324 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#325 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#326 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#327 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#328 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#329 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#330 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#331 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#332 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#333 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#334 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#335 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#336 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#337 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#338 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#339 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#340 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#341 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#342 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#343 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#344 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#345 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#346 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#347 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#348 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#349 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#350 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#351 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#352 Warning
Non-clocked latch  
The latch U_RF/rf_reg[19][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[19][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#353 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#354 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#355 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#356 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#357 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#358 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#359 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#360 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#361 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#362 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#363 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#364 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#365 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#366 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#367 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#368 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#369 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#370 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#371 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#372 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#373 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#374 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#375 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#376 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#377 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#378 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#379 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#380 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#381 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#382 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#383 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#384 Warning
Non-clocked latch  
The latch U_RF/rf_reg[1][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[1][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#385 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#386 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#387 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#388 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#389 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#390 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#391 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#392 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#393 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#394 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#395 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#396 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#397 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#398 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#399 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#400 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#401 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#402 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#403 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#404 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#405 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#406 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#407 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#408 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#409 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#410 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#411 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#412 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#413 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#414 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#415 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#416 Warning
Non-clocked latch  
The latch U_RF/rf_reg[20][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[20][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#417 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#418 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#419 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#420 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#421 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#422 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#423 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#424 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#425 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#426 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#427 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#428 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#429 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#430 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#431 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#432 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#433 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#434 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#435 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#436 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#437 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#438 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#439 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#440 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#441 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#442 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#443 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#444 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#445 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#446 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#447 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#448 Warning
Non-clocked latch  
The latch U_RF/rf_reg[21][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[21][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#449 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#450 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#451 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#452 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#453 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#454 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#455 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#456 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#457 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#458 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#459 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#460 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#461 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#462 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#463 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#464 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#465 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#466 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#467 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#468 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#469 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#470 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#471 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#472 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#473 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#474 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#475 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#476 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#477 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#478 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#479 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#480 Warning
Non-clocked latch  
The latch U_RF/rf_reg[22][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[22][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#481 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#482 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#483 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#484 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#485 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#486 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#487 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#488 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#489 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#490 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#491 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#492 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#493 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#494 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#495 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#496 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#497 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#498 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#499 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#500 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#501 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#502 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#503 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#504 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#505 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#506 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#507 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#508 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#509 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#510 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#511 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#512 Warning
Non-clocked latch  
The latch U_RF/rf_reg[23][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[23][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#513 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#514 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#515 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#516 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#517 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#518 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#519 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#520 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#521 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#522 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#523 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#524 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#525 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#526 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#527 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#528 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#529 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#530 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#531 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#532 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#533 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#534 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#535 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#536 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#537 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#538 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#539 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#540 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#541 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#542 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#543 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#544 Warning
Non-clocked latch  
The latch U_RF/rf_reg[24][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[24][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#545 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#546 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#547 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#548 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#549 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#550 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#551 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#552 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#553 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#554 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#555 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#556 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#557 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#558 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#559 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#560 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#561 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#562 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#563 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#564 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#565 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#566 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#567 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#568 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#569 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#570 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#571 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#572 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#573 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#574 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#575 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#576 Warning
Non-clocked latch  
The latch U_RF/rf_reg[25][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[25][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#577 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#578 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#579 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#580 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#581 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#582 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#583 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#584 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#585 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#586 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#587 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#588 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#589 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#590 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#591 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#592 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#593 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#594 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#595 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#596 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#597 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#598 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#599 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#600 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#601 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#602 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#603 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#604 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#605 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#606 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#607 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#608 Warning
Non-clocked latch  
The latch U_RF/rf_reg[26][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[26][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#609 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#610 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#611 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#612 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#613 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#614 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#615 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#616 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#617 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#618 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#619 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#620 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#621 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#622 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#623 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#624 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#625 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#626 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#627 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#628 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#629 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#630 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#631 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#632 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#633 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#634 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#635 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#636 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#637 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#638 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#639 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#640 Warning
Non-clocked latch  
The latch U_RF/rf_reg[27][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[27][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#641 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#642 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#643 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#644 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#645 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#646 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#647 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#648 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#649 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#650 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#651 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#652 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#653 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#654 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#655 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#656 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#657 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#658 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#659 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#660 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#661 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#662 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#663 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#664 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#665 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#666 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#667 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#668 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#669 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#670 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#671 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#672 Warning
Non-clocked latch  
The latch U_RF/rf_reg[28][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[28][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#673 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#674 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#675 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#676 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#677 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#678 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#679 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#680 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#681 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#682 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#683 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#684 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#685 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#686 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#687 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#688 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#689 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#690 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#691 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#692 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#693 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#694 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#695 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#696 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#697 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#698 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#699 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#700 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#701 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#702 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#703 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#704 Warning
Non-clocked latch  
The latch U_RF/rf_reg[29][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[29][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#705 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#706 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#707 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#708 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#709 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#710 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#711 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#712 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#713 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#714 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#715 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#716 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#717 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#718 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#719 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#720 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#721 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#722 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#723 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#724 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#725 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#726 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#727 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#728 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#729 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#730 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#731 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#732 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#733 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#734 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#735 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#736 Warning
Non-clocked latch  
The latch U_RF/rf_reg[2][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[2][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#737 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#738 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#739 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#740 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#741 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#742 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#743 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#744 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#745 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#746 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#747 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#748 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#749 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#750 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#751 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#752 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#753 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#754 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#755 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#756 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#757 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#758 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#759 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#760 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#761 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#762 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#763 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#764 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#765 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#766 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#767 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#768 Warning
Non-clocked latch  
The latch U_RF/rf_reg[30][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[30][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#769 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#770 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#771 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#772 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#773 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#774 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#775 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#776 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#777 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#778 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#779 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#780 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#781 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#782 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#783 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#784 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#785 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#786 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#787 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#788 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#789 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#790 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#791 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#792 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#793 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#794 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#795 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#796 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#797 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#798 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#799 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#800 Warning
Non-clocked latch  
The latch U_RF/rf_reg[31][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[31][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#801 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#802 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#803 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#804 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#805 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#806 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#807 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#808 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#809 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#810 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#811 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#812 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#813 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#814 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#815 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#816 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#817 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#818 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#819 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#820 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#821 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#822 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#823 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#824 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#825 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#826 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#827 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#828 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#829 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#830 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#831 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#832 Warning
Non-clocked latch  
The latch U_RF/rf_reg[3][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[3][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#833 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#834 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#835 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#836 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#837 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#838 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#839 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#840 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#841 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#842 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#843 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#844 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#845 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#846 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#847 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#848 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#849 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#850 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#851 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#852 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#853 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#854 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#855 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#856 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#857 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#858 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#859 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#860 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#861 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#862 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#863 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#864 Warning
Non-clocked latch  
The latch U_RF/rf_reg[4][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[4][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#865 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#866 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#867 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#868 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#869 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#870 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#871 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#872 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#873 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#874 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#875 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#876 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#877 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#878 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#879 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#880 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#881 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#882 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#883 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#884 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#885 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#886 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#887 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#888 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#889 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#890 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#891 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#892 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#893 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#894 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#895 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#896 Warning
Non-clocked latch  
The latch U_RF/rf_reg[5][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[5][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#897 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#898 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#899 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#900 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#901 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#902 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#903 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#904 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#905 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#906 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#907 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#908 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#909 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#910 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#911 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#912 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#913 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#914 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#915 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#916 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#917 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#918 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#919 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#920 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#921 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#922 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#923 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#924 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#925 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#926 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#927 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#928 Warning
Non-clocked latch  
The latch U_RF/rf_reg[6][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[6][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#929 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#930 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#931 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#932 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#933 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#934 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#935 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#936 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#937 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#938 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#939 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#940 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#941 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#942 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#943 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#944 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#945 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#946 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#947 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#948 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#949 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#950 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#951 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#952 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#953 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#954 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#955 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#956 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#957 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#958 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#959 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#960 Warning
Non-clocked latch  
The latch U_RF/rf_reg[7][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[7][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#961 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#962 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#963 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#964 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#965 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#966 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#967 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#968 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#969 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][17]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#970 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][18]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#971 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][19]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#972 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][1]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#973 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][20]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#974 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][21]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#975 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][22]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#976 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][23]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#977 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][24]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#978 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][25]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#979 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][26]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#980 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][27]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#981 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][28]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#982 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][29]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#983 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][2]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#984 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][30]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#985 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][31]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#986 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][3]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#987 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][4]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#988 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][5]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#989 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][6]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#990 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][7]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#991 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][8]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#992 Warning
Non-clocked latch  
The latch U_RF/rf_reg[8][9]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[8][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#993 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][0]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#994 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][10]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#995 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][11]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#996 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][12]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#997 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][13]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#998 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][14]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#999 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][15]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#1000 Warning
Non-clocked latch  
The latch U_RF/rf_reg[9][16]_LDC cannot be properly analyzed as its control pin U_RF/rf_reg[9][16]_LDC/G is not reached by a timing clock
Related violations: <none>


