Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 16 18:10:05 2025
| Host         : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.664        0.000                      0                 1287        0.032        0.000                      0                 1287        3.500        0.000                       0                   548  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.664        0.000                      0                 1287        0.032        0.000                      0                 1287        3.500        0.000                       0                   548  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 1.076ns (16.459%)  route 5.461ns (83.540%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.628    12.475    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y44         FDRE                                         r  spi_m/payload_byte_length_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y44         FDRE                                         r  spi_m/payload_byte_length_reg[11]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y44         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[11]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 1.076ns (16.459%)  route 5.461ns (83.540%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.628    12.475    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y44         FDRE                                         r  spi_m/payload_byte_length_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y44         FDRE                                         r  spi_m/payload_byte_length_reg[6]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y44         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[6]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[10]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[10]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[12]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[12]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[13]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[13]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[14]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[14]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[15]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[15]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[7]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[7]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[8]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[8]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.076ns (16.681%)  route 5.375ns (83.319%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    spi_m/clk_IBUF_BUFG
    SLICE_X107Y52        FDCE                                         r  spi_m/w5500state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  spi_m/w5500state_reg[3]/Q
                         net (fo=160, routed)         1.090     7.484    spi_m/w5500state[3]
    SLICE_X101Y50        LUT3 (Prop_lut3_I2_O)        0.124     7.608 r  spi_m/w5500state_next[3]_i_9/O
                         net (fo=2, routed)           0.905     8.513    spi_m/w5500state_next[3]_i_9_n_0
    SLICE_X105Y52        LUT5 (Prop_lut5_I1_O)        0.124     8.637 r  spi_m/payload_byte_length[15]_i_7/O
                         net (fo=1, routed)           0.876     9.513    spi_m/payload_byte_length[15]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  spi_m/payload_byte_length[15]_i_3/O
                         net (fo=3, routed)           0.864    10.502    spi_m/payload_byte_length[15]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I0_O)        0.124    10.626 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          1.097    11.723    spi_m/payload_byte_length_1
    SLICE_X96Y45         LUT3 (Prop_lut3_I2_O)        0.124    11.847 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.541    12.388    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.624    13.389    spi_m/clk_IBUF_BUFG
    SLICE_X96Y45         FDRE                                         r  spi_m/payload_byte_length_reg[9]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X96Y45         FDRE (Setup_fdre_C_R)       -0.524    13.139    spi_m/payload_byte_length_reg[9]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 spi_m/raw_payload_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.056%)  route 0.209ns (49.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.615     1.701    spi_m/clk_IBUF_BUFG
    SLICE_X100Y49        FDRE                                         r  spi_m/raw_payload_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDRE (Prop_fdre_C_Q)         0.164     1.865 r  spi_m/raw_payload_buffer_reg[23]/Q
                         net (fo=1, routed)           0.209     2.074    spi_m/raw_payload_buffer[23]
    SLICE_X100Y52        LUT4 (Prop_lut4_I0_O)        0.045     2.119 r  spi_m/shift_payload_buffer[23]_i_1/O
                         net (fo=1, routed)           0.000     2.119    spi_m/p_1_in[23]
    SLICE_X100Y52        FDRE                                         r  spi_m/shift_payload_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.879     2.221    spi_m/clk_IBUF_BUFG
    SLICE_X100Y52        FDRE                                         r  spi_m/shift_payload_buffer_reg[23]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X100Y52        FDRE (Hold_fdre_C_D)         0.121     2.086    spi_m/shift_payload_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.924%)  route 0.239ns (65.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.609     1.695    spi_m/clk_IBUF_BUFG
    SLICE_X101Y51        FDRE                                         r  spi_m/payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  spi_m/payload_data_reg[7]/Q
                         net (fo=1, routed)           0.239     2.062    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X5Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.921     2.264    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.774    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.017    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.873%)  route 0.239ns (65.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.609     1.695    spi_m/clk_IBUF_BUFG
    SLICE_X101Y51        FDRE                                         r  spi_m/payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  spi_m/payload_data_reg[1]/Q
                         net (fo=1, routed)           0.239     2.062    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X5Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.921     2.264    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.774    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.242     2.016    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/rlast_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.838%)  route 0.243ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.607     1.693    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X92Y52         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/rlast_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.148     1.841 r  spi_m/u_w5500_axi_data_streamer/rlast_buffer_reg/Q
                         net (fo=2, routed)           0.243     2.084    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB18_X4Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.918     2.261    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.771    
    RAMB18_X4Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243     2.014    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_m/raw_payload_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.960%)  route 0.278ns (57.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.615     1.701    spi_m/clk_IBUF_BUFG
    SLICE_X98Y49         FDRE                                         r  spi_m/raw_payload_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.164     1.865 r  spi_m/raw_payload_buffer_reg[28]/Q
                         net (fo=1, routed)           0.278     2.143    spi_m/raw_payload_buffer[28]
    SLICE_X98Y51         LUT4 (Prop_lut4_I0_O)        0.045     2.188 r  spi_m/shift_payload_buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     2.188    spi_m/p_1_in[28]
    SLICE_X98Y51         FDRE                                         r  spi_m/shift_payload_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.879     2.221    spi_m/clk_IBUF_BUFG
    SLICE_X98Y51         FDRE                                         r  spi_m/shift_payload_buffer_reg[28]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X98Y51         FDRE (Hold_fdre_C_D)         0.121     2.086    spi_m/shift_payload_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.280%)  route 0.295ns (69.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.609     1.695    spi_m/clk_IBUF_BUFG
    SLICE_X101Y51        FDRE                                         r  spi_m/payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  spi_m/payload_data_reg[5]/Q
                         net (fo=1, routed)           0.295     2.118    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X5Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.921     2.264    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.774    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     2.017    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.591     1.677    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y49         FDSE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDSE (Prop_fdse_C_Q)         0.141     1.818 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=26, routed)          0.207     2.025    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_0[0]
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.854     2.196    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X89Y50         FDRE (Hold_fdre_C_R)        -0.018     1.922    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.591     1.677    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y49         FDSE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDSE (Prop_fdse_C_Q)         0.141     1.818 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=26, routed)          0.207     2.025    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_0[0]
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.854     2.196    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X89Y50         FDRE (Hold_fdre_C_R)        -0.018     1.922    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.591     1.677    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y49         FDSE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDSE (Prop_fdse_C_Q)         0.141     1.818 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=26, routed)          0.207     2.025    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_0[0]
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.854     2.196    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X89Y50         FDRE (Hold_fdre_C_R)        -0.018     1.922    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.591     1.677    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y49         FDSE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDSE (Prop_fdse_C_Q)         0.141     1.818 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=26, routed)          0.207     2.025    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_0[0]
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.854     2.196    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X89Y50         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X89Y50         FDRE (Hold_fdre_C_R)        -0.018     1.922    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y20    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y20    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y20    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y20    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y21    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y21    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y18    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y18    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y47   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y47   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y47   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y53   extdatahandler/byte_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y53   extdatahandler/byte_index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y47   mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y47   mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y53   extdatahandler/byte_index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y53   extdatahandler/byte_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y53   extdatahandler/byte_index_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.373ns  (logic 1.463ns (17.477%)  route 6.910ns (82.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=94, routed)          6.910     8.373    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X110Y51        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.687     5.451    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X110Y51        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.232ns  (logic 1.463ns (20.236%)  route 5.768ns (79.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=94, routed)          5.768     7.232    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X110Y46        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.702     5.467    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X110Y46        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.079ns  (logic 1.463ns (20.671%)  route 5.616ns (79.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=94, routed)          5.616     7.079    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X89Y49         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.564     5.329    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y49         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.463ns (23.696%)  route 4.712ns (76.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=94, routed)          4.712     6.176    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X92Y57         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X92Y57         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.194ns  (logic 0.231ns (10.548%)  route 1.962ns (89.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.962     2.194    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X92Y57         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.875     2.217    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X92Y57         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.609ns  (logic 0.231ns (8.867%)  route 2.378ns (91.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          2.378     2.609    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X89Y49         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.859     2.201    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y49         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.751ns  (logic 0.231ns (8.412%)  route 2.519ns (91.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          2.519     2.751    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X110Y46        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.913     2.255    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X110Y46        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.206ns  (logic 0.231ns (7.217%)  route 2.975ns (92.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          2.975     3.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X110Y51        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.909     2.251    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X110Y51        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.093ns (59.241%)  route 2.816ns (40.759%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.883     5.957    clk_IBUF_BUFG
    SLICE_X111Y47        FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.456     6.413 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.816     9.229    mosi_TRI
    Y17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.637    12.866 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    12.866    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 4.116ns (60.186%)  route 2.723ns (39.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.861     5.935    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  spi_m/state_debug_out_reg[3]/Q
                         net (fo=1, routed)           2.723     9.175    state_debug_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    12.773 r  state_debug_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.773    state_debug_out[3]
    T10                                                               r  state_debug_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 4.123ns (61.059%)  route 2.629ns (38.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.861     5.935    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  spi_m/state_debug_out_reg[2]/Q
                         net (fo=1, routed)           2.629     9.082    state_debug_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    12.686 r  state_debug_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.686    state_debug_out[2]
    T11                                                               r  state_debug_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 4.100ns (62.452%)  route 2.465ns (37.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.861     5.935    spi_m/clk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  spi_m/state_debug_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  spi_m/state_debug_out_reg[1]/Q
                         net (fo=1, routed)           2.465     8.855    state_debug_out_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    12.499 r  state_debug_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.499    state_debug_out[1]
    Y14                                                               r  state_debug_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 4.111ns (63.780%)  route 2.335ns (36.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.861     5.935    spi_m/clk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  spi_m/state_debug_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  spi_m/state_debug_out_reg[0]/Q
                         net (fo=1, routed)           2.335     8.725    state_debug_out_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    12.380 r  state_debug_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.380    state_debug_out[0]
    W14                                                               r  state_debug_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.359ns  (logic 4.097ns (64.438%)  route 2.261ns (35.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.883     5.957    txrx_unit/clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     6.475 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           2.261     8.736    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    12.315 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.315    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.029ns (65.979%)  route 2.078ns (34.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.864     5.938    txrx_unit/clk_IBUF_BUFG
    SLICE_X109Y52        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           2.078     8.471    lopt
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.045 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.045    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 4.071ns (69.301%)  route 1.803ns (30.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.861     5.935    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  spi_m/state_debug_out_reg[4]/Q
                         net (fo=1, routed)           1.803     8.256    state_debug_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.553    11.809 r  state_debug_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.809    state_debug_out[4]
    V16                                                               r  state_debug_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 4.072ns (71.003%)  route 1.663ns (28.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.861     5.935    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  spi_m/state_debug_out_reg[5]/Q
                         net (fo=1, routed)           1.663     8.115    state_debug_out_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.554    11.669 r  state_debug_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.669    state_debug_out[5]
    W16                                                               r  state_debug_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.418ns (81.087%)  route 0.331ns (18.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.633     1.719    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  spi_m/state_debug_out_reg[5]/Q
                         net (fo=1, routed)           0.331     2.214    state_debug_out_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.254     3.468 r  state_debug_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.468    state_debug_out[5]
    W16                                                               r  state_debug_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.418ns (78.364%)  route 0.391ns (21.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.633     1.719    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  spi_m/state_debug_out_reg[4]/Q
                         net (fo=1, routed)           0.391     2.275    state_debug_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         1.254     3.528 r  state_debug_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.528    state_debug_out[4]
    V16                                                               r  state_debug_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.415ns (73.823%)  route 0.502ns (26.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.636     1.722    txrx_unit/clk_IBUF_BUFG
    SLICE_X109Y52        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           0.502     2.365    lopt
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.639 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.639    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.444ns (70.736%)  route 0.597ns (29.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.643     1.729    txrx_unit/clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.893 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           0.597     2.490    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     3.770 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.770    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 0.965ns (47.028%)  route 1.087ns (52.972%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.643     1.729    clk_IBUF_BUFG
    SLICE_X111Y47        FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141     1.870 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.087     2.957    mosi_TRI
    Y17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.781 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.781    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.496ns (69.949%)  route 0.643ns (30.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.633     1.719    spi_m/clk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  spi_m/state_debug_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  spi_m/state_debug_out_reg[0]/Q
                         net (fo=1, routed)           0.643     2.503    state_debug_out_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.857 r  state_debug_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.857    state_debug_out[0]
    W14                                                               r  state_debug_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.484ns (68.525%)  route 0.682ns (31.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.633     1.719    spi_m/clk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  spi_m/state_debug_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  spi_m/state_debug_out_reg[1]/Q
                         net (fo=1, routed)           0.682     2.542    state_debug_out_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.885 r  state_debug_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.885    state_debug_out[1]
    Y14                                                               r  state_debug_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.469ns (67.191%)  route 0.717ns (32.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.633     1.719    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  spi_m/state_debug_out_reg[2]/Q
                         net (fo=1, routed)           0.717     2.600    state_debug_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.905 r  state_debug_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.905    state_debug_out[2]
    T11                                                               r  state_debug_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.462ns (64.586%)  route 0.802ns (35.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.633     1.719    spi_m/clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  spi_m/state_debug_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  spi_m/state_debug_out_reg[3]/Q
                         net (fo=1, routed)           0.802     2.685    state_debug_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.983 r  state_debug_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.983    state_debug_out[3]
    T10                                                               r  state_debug_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.762ns  (logic 1.587ns (16.261%)  route 8.175ns (83.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.902     8.365    txrx_unit/reset_IBUF
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  txrx_unit/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.272     9.762    txrx_unit/rx_buffer0
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.605     5.369    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/sclk_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.354ns  (logic 1.963ns (20.991%)  route 7.390ns (79.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.563     8.026    txrx_unit/reset_IBUF
    SLICE_X112Y47        LUT3 (Prop_lut3_I0_O)        0.152     8.178 r  txrx_unit/sclk_buffer_i_2/O
                         net (fo=1, routed)           0.827     9.006    txrx_unit/sclk_buffer_i_2_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I0_O)        0.348     9.354 r  txrx_unit/sclk_buffer_i_1/O
                         net (fo=1, routed)           0.000     9.354    txrx_unit/sclk_buffer_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  txrx_unit/sclk_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.703     5.468    txrx_unit/clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  txrx_unit/sclk_buffer_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/clk_toggles_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.828ns  (logic 1.941ns (21.992%)  route 6.886ns (78.008%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=94, routed)          5.112     6.575    txrx_unit/reset_IBUF
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.152     6.727 r  txrx_unit/clk_toggles[3]_i_3/O
                         net (fo=2, routed)           1.234     7.962    txrx_unit/rx_buffer_valid0
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.326     8.288 r  txrx_unit/clk_toggles[3]_i_1/O
                         net (fo=4, routed)           0.540     8.828    txrx_unit/clk_toggles0
    SLICE_X113Y46        FDRE                                         r  txrx_unit/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.702     5.467    txrx_unit/clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  txrx_unit/clk_toggles_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.336ns (21.911%)  route 1.198ns (78.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.534    txrx_unit/D[0]
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.876     2.218    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y53         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.231ns (14.498%)  route 1.365ns (85.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.365     1.596    extdatahandler/reset_IBUF
    SLICE_X100Y65        FDRE                                         r  extdatahandler/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.872     2.214    extdatahandler/clk_IBUF_BUFG
    SLICE_X100Y65        FDRE                                         r  extdatahandler/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.231ns (14.498%)  route 1.365ns (85.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.365     1.596    extdatahandler/reset_IBUF
    SLICE_X100Y65        FDRE                                         r  extdatahandler/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.872     2.214    extdatahandler/clk_IBUF_BUFG
    SLICE_X100Y65        FDRE                                         r  extdatahandler/counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.231ns (13.639%)  route 1.465ns (86.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.465     1.697    extdatahandler/reset_IBUF
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.873     2.215    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.231ns (13.639%)  route 1.465ns (86.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.465     1.697    extdatahandler/reset_IBUF
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.873     2.215    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.231ns (13.639%)  route 1.465ns (86.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.465     1.697    extdatahandler/reset_IBUF
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.873     2.215    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.231ns (13.639%)  route 1.465ns (86.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.465     1.697    extdatahandler/reset_IBUF
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.873     2.215    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y64         FDRE                                         r  extdatahandler/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.231ns (13.397%)  route 1.496ns (86.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.496     1.727    extdatahandler/reset_IBUF
    SLICE_X98Y65         FDRE                                         r  extdatahandler/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.872     2.214    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y65         FDRE                                         r  extdatahandler/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.231ns (13.397%)  route 1.496ns (86.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.496     1.727    extdatahandler/reset_IBUF
    SLICE_X98Y65         FDRE                                         r  extdatahandler/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.872     2.214    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y65         FDRE                                         r  extdatahandler/counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.231ns (13.397%)  route 1.496ns (86.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=94, routed)          1.496     1.727    extdatahandler/reset_IBUF
    SLICE_X98Y65         FDRE                                         r  extdatahandler/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.872     2.214    extdatahandler/clk_IBUF_BUFG
    SLICE_X98Y65         FDRE                                         r  extdatahandler/counter_reg[24]/C





