{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542895291456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542895291462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:01:31 2018 " "Processing started: Thu Nov 22 09:01:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542895291462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542895291462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map sistema -c sistema_qsim --generate_functional_sim_netlist " "Command: quartus_map sistema -c sistema_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542895291462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542895292136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-SumadorArch " "Found design unit 1: Sumador-SumadorArch" {  } { { "Sumador.vhd" "" { Text "E:/VHDL/Sumador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895292881 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "E:/VHDL/Sumador.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895292881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895292881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector-SelectorArch " "Found design unit 1: Selector-SelectorArch" {  } { { "Selector.vhd" "" { Text "E:/VHDL/Selector.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895292927 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.vhd" "" { Text "E:/VHDL/Selector.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895292927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895292927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Salida-SalidaArch " "Found design unit 1: Salida-SalidaArch" {  } { { "Salida.vhd" "" { Text "E:/VHDL/Salida.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895292976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Salida " "Found entity 1: Salida" {  } { { "Salida.vhd" "" { Text "E:/VHDL/Salida.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895292976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895292976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrorespuesta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrorespuesta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroRespuesta-RegistroRespuestaArch " "Found design unit 1: RegistroRespuesta-RegistroRespuestaArch" {  } { { "RegistroRespuesta.vhd" "" { Text "E:/VHDL/RegistroRespuesta.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293023 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroRespuesta " "Found entity 1: RegistroRespuesta" {  } { { "RegistroRespuesta.vhd" "" { Text "E:/VHDL/RegistroRespuesta.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrocom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroCom2-RegistroCom2Arch " "Found design unit 1: RegistroCom2-RegistroCom2Arch" {  } { { "RegistroCom2.vhd" "" { Text "E:/VHDL/RegistroCom2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293079 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroCom2 " "Found entity 1: RegistroCom2" {  } { { "RegistroCom2.vhd" "" { Text "E:/VHDL/RegistroCom2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-ControlArch " "Found design unit 1: Control-ControlArch" {  } { { "Control.vhd" "" { Text "E:/VHDL/Control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "E:/VHDL/Control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorproceso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorproceso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorProceso-ContadorProcesoArch " "Found design unit 1: ContadorProceso-ContadorProcesoArch" {  } { { "ContadorProceso.vhd" "" { Text "E:/VHDL/ContadorProceso.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorProceso " "Found entity 1: ContadorProceso" {  } { { "ContadorProceso.vhd" "" { Text "E:/VHDL/ContadorProceso.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complemento2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complemento2-Complemento2Arch " "Found design unit 1: Complemento2-Complemento2Arch" {  } { { "Complemento2.vhd" "" { Text "E:/VHDL/Complemento2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Found entity 1: Complemento2" {  } { { "Complemento2.vhd" "" { Text "E:/VHDL/Complemento2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293228 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Booth.vhd " "Can't analyze file -- file Booth.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542895293277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-Behavioral " "Found design unit 1: sistema-Behavioral" {  } { { "sistema.vhdl" "" { Text "E:/VHDL/sistema.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293334 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "E:/VHDL/sistema.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293454 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdua.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pdua.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdua-Behavioral " "Found design unit 1: pdua-Behavioral" {  } { { "pdua.vhdl" "" { Text "E:/VHDL/pdua.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293500 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdua " "Found entity 1: pdua" {  } { { "pdua.vhdl" "" { Text "E:/VHDL/pdua.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-Behavioral " "Found design unit 1: MDR-Behavioral" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293548 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-Behavioral " "Found design unit 1: MAR-Behavioral" {  } { { "MAR.vhdl" "" { Text "E:/VHDL/MAR.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293595 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhdl" "" { Text "E:/VHDL/MAR.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-Behavioral " "Found design unit 1: ctrl-Behavioral" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293644 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-Behavioral " "Found design unit 1: banco-Behavioral" {  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293695 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Bit_Slice " "Found design unit 1: ALU-Bit_Slice" {  } { { "ALU.vhdl" "" { Text "E:/VHDL/ALU.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/VHDL/ALU.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_BIT-Behavioral " "Found design unit 1: ALU_BIT-Behavioral" {  } { { "ALU_BIT.vhdl" "" { Text "E:/VHDL/ALU_BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_BIT " "Found entity 1: ALU_BIT" {  } { { "ALU_BIT.vhdl" "" { Text "E:/VHDL/ALU_BIT.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PM-PMArch " "Found design unit 1: PM-PMArch" {  } { { "PM.vhd" "" { Text "E:/VHDL/PM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293830 ""} { "Info" "ISGN_ENTITY_NAME" "1 PM " "Found entity 1: PM" {  } { { "PM.vhd" "" { Text "E:/VHDL/PM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895293830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895293830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema " "Elaborating entity \"sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542895293891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iom sistema.vhdl(81) " "Verilog HDL or VHDL warning at sistema.vhdl(81): object \"iom\" assigned a value but never read" {  } { { "sistema.vhdl" "" { Text "E:/VHDL/sistema.vhdl" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542895293893 "|sistema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdua pdua:U1 " "Elaborating entity \"pdua\" for hierarchy \"pdua:U1\"" {  } { { "sistema.vhdl" "U1" { Text "E:/VHDL/sistema.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895293919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl pdua:U1\|ctrl:u1 " "Elaborating entity \"ctrl\" for hierarchy \"pdua:U1\|ctrl:u1\"" {  } { { "pdua.vhdl" "u1" { Text "E:/VHDL/pdua.vhdl" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895293940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco pdua:U1\|banco:u2 " "Elaborating entity \"banco\" for hierarchy \"pdua:U1\|banco:u2\"" {  } { { "pdua.vhdl" "u2" { Text "E:/VHDL/pdua.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895293987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pdua:U1\|ALU:u3 " "Elaborating entity \"ALU\" for hierarchy \"pdua:U1\|ALU:u3\"" {  } { { "pdua.vhdl" "u3" { Text "E:/VHDL/pdua.vhdl" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_BIT pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN " "Elaborating entity \"ALU_BIT\" for hierarchy \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\"" {  } { { "ALU.vhdl" "\\Slices:7:BITN:BN" { Text "E:/VHDL/ALU.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR pdua:U1\|MAR:u4 " "Elaborating entity \"MAR\" for hierarchy \"pdua:U1\|MAR:u4\"" {  } { { "pdua.vhdl" "u4" { Text "E:/VHDL/pdua.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR pdua:U1\|MDR:u5 " "Elaborating entity \"MDR\" for hierarchy \"pdua:U1\|MDR:u5\"" {  } { { "pdua.vhdl" "u5" { Text "E:/VHDL/pdua.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294142 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_EX_out MDR.vhdl(36) " "VHDL Process Statement warning at MDR.vhdl(36): inferring latch(es) for signal or variable \"DATA_EX_out\", which holds its previous value in one or more paths through the process" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542895294143 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[0\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[0\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294143 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[1\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[1\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294143 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[2\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[2\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294143 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[3\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[3\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294143 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[4\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[4\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294144 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[5\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[5\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294145 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[6\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[6\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294145 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[7\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[7\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "E:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294145 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:U2\"" {  } { { "sistema.vhdl" "U2" { Text "E:/VHDL/sistema.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:U3\"" {  } { { "sistema.vhdl" "U3" { Text "E:/VHDL/sistema.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294196 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out RAM.vhdl(34) " "VHDL Process Statement warning at RAM.vhdl(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542895294198 "|sistema|RAM:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem RAM.vhdl(34) " "VHDL Process Statement warning at RAM.vhdl(34): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542895294199 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294200 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294200 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294200 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294200 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294201 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294204 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294204 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294204 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294204 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294204 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294205 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294207 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294209 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294209 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294209 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294209 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294210 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294213 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294213 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294215 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294215 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294215 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294215 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294216 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294217 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294218 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294218 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294220 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294221 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294221 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294222 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294222 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294222 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294222 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294226 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294226 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294226 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.vhdl(34) " "Inferred latch for \"data_out\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294226 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.vhdl(34) " "Inferred latch for \"data_out\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294226 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.vhdl(34) " "Inferred latch for \"data_out\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294227 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.vhdl(34) " "Inferred latch for \"data_out\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294227 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.vhdl(34) " "Inferred latch for \"data_out\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294227 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.vhdl(34) " "Inferred latch for \"data_out\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294227 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.vhdl(34) " "Inferred latch for \"data_out\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294227 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.vhdl(34) " "Inferred latch for \"data_out\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895294227 "|sistema|RAM:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PM PM:U4 " "Elaborating entity \"PM\" for hierarchy \"PM:U4\"" {  } { { "sistema.vhdl" "U4" { Text "E:/VHDL/sistema.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorProceso PM:U4\|ContadorProceso:BContadorProceso " "Elaborating entity \"ContadorProceso\" for hierarchy \"PM:U4\|ContadorProceso:BContadorProceso\"" {  } { { "PM.vhd" "BContadorProceso" { Text "E:/VHDL/PM.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCom2 PM:U4\|RegistroCom2:BRegistroCom2 " "Elaborating entity \"RegistroCom2\" for hierarchy \"PM:U4\|RegistroCom2:BRegistroCom2\"" {  } { { "PM.vhd" "BRegistroCom2" { Text "E:/VHDL/PM.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroRespuesta PM:U4\|RegistroRespuesta:BRegistroRespuesta " "Elaborating entity \"RegistroRespuesta\" for hierarchy \"PM:U4\|RegistroRespuesta:BRegistroRespuesta\"" {  } { { "PM.vhd" "BRegistroRespuesta" { Text "E:/VHDL/PM.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador PM:U4\|Sumador:BSumador " "Elaborating entity \"Sumador\" for hierarchy \"PM:U4\|Sumador:BSumador\"" {  } { { "PM.vhd" "BSumador" { Text "E:/VHDL/PM.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 PM:U4\|Complemento2:BComplemento2 " "Elaborating entity \"Complemento2\" for hierarchy \"PM:U4\|Complemento2:BComplemento2\"" {  } { { "PM.vhd" "BComplemento2" { Text "E:/VHDL/PM.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294346 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n Complemento2.vhd(39) " "VHDL Signal Declaration warning at Complemento2.vhd(39): used explicit default value for signal \"n\" because signal was never assigned a value" {  } { { "Complemento2.vhd" "" { Text "E:/VHDL/Complemento2.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1542895294346 "|sistema|PM:U4|Complemento2:BComplemento2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector PM:U4\|Selector:BSelector " "Elaborating entity \"Selector\" for hierarchy \"PM:U4\|Selector:BSelector\"" {  } { { "PM.vhd" "BSelector" { Text "E:/VHDL/PM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salida PM:U4\|Salida:BSalida " "Elaborating entity \"Salida\" for hierarchy \"PM:U4\|Salida:BSalida\"" {  } { { "PM.vhd" "BSalida" { Text "E:/VHDL/PM.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control PM:U4\|Control:BControl " "Elaborating entity \"Control\" for hierarchy \"PM:U4\|Control:BControl\"" {  } { { "PM.vhd" "BControl" { Text "E:/VHDL/PM.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294399 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "199 " "Inferred 199 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux0\"" {  } { { "RAM.vhdl" "Mux0" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux1\"" {  } { { "RAM.vhdl" "Mux1" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux2\"" {  } { { "RAM.vhdl" "Mux2" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux3\"" {  } { { "RAM.vhdl" "Mux3" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux4\"" {  } { { "RAM.vhdl" "Mux4" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux5\"" {  } { { "RAM.vhdl" "Mux5" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux6\"" {  } { { "RAM.vhdl" "Mux6" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux7\"" {  } { { "RAM.vhdl" "Mux7" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux8\"" {  } { { "RAM.vhdl" "Mux8" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux9\"" {  } { { "RAM.vhdl" "Mux9" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux10\"" {  } { { "RAM.vhdl" "Mux10" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux11\"" {  } { { "RAM.vhdl" "Mux11" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux12\"" {  } { { "RAM.vhdl" "Mux12" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux13\"" {  } { { "RAM.vhdl" "Mux13" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux14\"" {  } { { "RAM.vhdl" "Mux14" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux15\"" {  } { { "RAM.vhdl" "Mux15" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux16\"" {  } { { "RAM.vhdl" "Mux16" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux17\"" {  } { { "RAM.vhdl" "Mux17" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux18\"" {  } { { "RAM.vhdl" "Mux18" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux19\"" {  } { { "RAM.vhdl" "Mux19" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux20\"" {  } { { "RAM.vhdl" "Mux20" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux21\"" {  } { { "RAM.vhdl" "Mux21" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux22\"" {  } { { "RAM.vhdl" "Mux22" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux23\"" {  } { { "RAM.vhdl" "Mux23" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux24\"" {  } { { "RAM.vhdl" "Mux24" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux25\"" {  } { { "RAM.vhdl" "Mux25" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux26\"" {  } { { "RAM.vhdl" "Mux26" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux27\"" {  } { { "RAM.vhdl" "Mux27" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux28\"" {  } { { "RAM.vhdl" "Mux28" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux29\"" {  } { { "RAM.vhdl" "Mux29" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux30\"" {  } { { "RAM.vhdl" "Mux30" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux31\"" {  } { { "RAM.vhdl" "Mux31" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux32\"" {  } { { "RAM.vhdl" "Mux32" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux33\"" {  } { { "RAM.vhdl" "Mux33" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux34\"" {  } { { "RAM.vhdl" "Mux34" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux35\"" {  } { { "RAM.vhdl" "Mux35" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux36\"" {  } { { "RAM.vhdl" "Mux36" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux37\"" {  } { { "RAM.vhdl" "Mux37" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux38\"" {  } { { "RAM.vhdl" "Mux38" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux39\"" {  } { { "RAM.vhdl" "Mux39" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux40\"" {  } { { "RAM.vhdl" "Mux40" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux41\"" {  } { { "RAM.vhdl" "Mux41" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux42\"" {  } { { "RAM.vhdl" "Mux42" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux43\"" {  } { { "RAM.vhdl" "Mux43" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux44\"" {  } { { "RAM.vhdl" "Mux44" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux45\"" {  } { { "RAM.vhdl" "Mux45" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux46\"" {  } { { "RAM.vhdl" "Mux46" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux47\"" {  } { { "RAM.vhdl" "Mux47" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux48\"" {  } { { "RAM.vhdl" "Mux48" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux49\"" {  } { { "RAM.vhdl" "Mux49" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux50\"" {  } { { "RAM.vhdl" "Mux50" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux51\"" {  } { { "RAM.vhdl" "Mux51" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux52\"" {  } { { "RAM.vhdl" "Mux52" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux53\"" {  } { { "RAM.vhdl" "Mux53" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux54\"" {  } { { "RAM.vhdl" "Mux54" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux55\"" {  } { { "RAM.vhdl" "Mux55" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux56\"" {  } { { "RAM.vhdl" "Mux56" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux57\"" {  } { { "RAM.vhdl" "Mux57" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux58\"" {  } { { "RAM.vhdl" "Mux58" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux59\"" {  } { { "RAM.vhdl" "Mux59" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux60\"" {  } { { "RAM.vhdl" "Mux60" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux61\"" {  } { { "RAM.vhdl" "Mux61" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux62\"" {  } { { "RAM.vhdl" "Mux62" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux63\"" {  } { { "RAM.vhdl" "Mux63" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux64\"" {  } { { "RAM.vhdl" "Mux64" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux65\"" {  } { { "RAM.vhdl" "Mux65" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux66\"" {  } { { "RAM.vhdl" "Mux66" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux67\"" {  } { { "RAM.vhdl" "Mux67" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux68 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux68\"" {  } { { "RAM.vhdl" "Mux68" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux69 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux69\"" {  } { { "RAM.vhdl" "Mux69" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux70 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux70\"" {  } { { "RAM.vhdl" "Mux70" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux71 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux71\"" {  } { { "RAM.vhdl" "Mux71" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux72 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux72\"" {  } { { "RAM.vhdl" "Mux72" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux73 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux73\"" {  } { { "RAM.vhdl" "Mux73" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux74 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux74\"" {  } { { "RAM.vhdl" "Mux74" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux75 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux75\"" {  } { { "RAM.vhdl" "Mux75" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux76 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux76\"" {  } { { "RAM.vhdl" "Mux76" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux77 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux77\"" {  } { { "RAM.vhdl" "Mux77" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux78 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux78\"" {  } { { "RAM.vhdl" "Mux78" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:U3\|Mux79 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:U3\|Mux79\"" {  } { { "RAM.vhdl" "Mux79" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux0\"" {  } { { "ROM.vhdl" "Mux0" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux1\"" {  } { { "ROM.vhdl" "Mux1" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux2\"" {  } { { "ROM.vhdl" "Mux2" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux3\"" {  } { { "ROM.vhdl" "Mux3" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux4\"" {  } { { "ROM.vhdl" "Mux4" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux5\"" {  } { { "ROM.vhdl" "Mux5" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux6\"" {  } { { "ROM.vhdl" "Mux6" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:U2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:U2\|Mux7\"" {  } { { "ROM.vhdl" "Mux7" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux0\"" {  } { { "ALU.vhdl" "Mux0" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux1\"" {  } { { "ALU.vhdl" "Mux1" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux2\"" {  } { { "ALU.vhdl" "Mux2" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux3\"" {  } { { "ALU.vhdl" "Mux3" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux4\"" {  } { { "ALU.vhdl" "Mux4" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux5\"" {  } { { "ALU.vhdl" "Mux5" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|Mux6\"" {  } { { "ALU.vhdl" "Mux6" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:0:BIT0:B0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:0:BIT0:B0\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:0:BIT0:B0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:0:BIT0:B0\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:1:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:1:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:1:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:1:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:2:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:2:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:2:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:2:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:3:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:3:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:3:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:3:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:4:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:4:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:4:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:4:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:5:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:5:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:5:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:5:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:6:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:6:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:6:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:6:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\|Mux0\"" {  } { { "ALU_BIT.vhdl" "Mux0" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\|Mux1\"" {  } { { "ALU_BIT.vhdl" "Mux1" { Text "E:/VHDL/ALU_BIT.vhdl" 36 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux0\"" {  } { { "banco.vhdl" "Mux0" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux1\"" {  } { { "banco.vhdl" "Mux1" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux2\"" {  } { { "banco.vhdl" "Mux2" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux3\"" {  } { { "banco.vhdl" "Mux3" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux4\"" {  } { { "banco.vhdl" "Mux4" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux5\"" {  } { { "banco.vhdl" "Mux5" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux6\"" {  } { { "banco.vhdl" "Mux6" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux7\"" {  } { { "banco.vhdl" "Mux7" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux8\"" {  } { { "banco.vhdl" "Mux8" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux9\"" {  } { { "banco.vhdl" "Mux9" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux10\"" {  } { { "banco.vhdl" "Mux10" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux11\"" {  } { { "banco.vhdl" "Mux11" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux12\"" {  } { { "banco.vhdl" "Mux12" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux13\"" {  } { { "banco.vhdl" "Mux13" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux14\"" {  } { { "banco.vhdl" "Mux14" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux15\"" {  } { { "banco.vhdl" "Mux15" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux16\"" {  } { { "banco.vhdl" "Mux16" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux17\"" {  } { { "banco.vhdl" "Mux17" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux18\"" {  } { { "banco.vhdl" "Mux18" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux19\"" {  } { { "banco.vhdl" "Mux19" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux20\"" {  } { { "banco.vhdl" "Mux20" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux21\"" {  } { { "banco.vhdl" "Mux21" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux22\"" {  } { { "banco.vhdl" "Mux22" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux23\"" {  } { { "banco.vhdl" "Mux23" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux24\"" {  } { { "banco.vhdl" "Mux24" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux25\"" {  } { { "banco.vhdl" "Mux25" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux26\"" {  } { { "banco.vhdl" "Mux26" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux27\"" {  } { { "banco.vhdl" "Mux27" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux28\"" {  } { { "banco.vhdl" "Mux28" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux29\"" {  } { { "banco.vhdl" "Mux29" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux30\"" {  } { { "banco.vhdl" "Mux30" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux31\"" {  } { { "banco.vhdl" "Mux31" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux32\"" {  } { { "banco.vhdl" "Mux32" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux33\"" {  } { { "banco.vhdl" "Mux33" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux34\"" {  } { { "banco.vhdl" "Mux34" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux35\"" {  } { { "banco.vhdl" "Mux35" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux36\"" {  } { { "banco.vhdl" "Mux36" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux37\"" {  } { { "banco.vhdl" "Mux37" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux38\"" {  } { { "banco.vhdl" "Mux38" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux39\"" {  } { { "banco.vhdl" "Mux39" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux40\"" {  } { { "banco.vhdl" "Mux40" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux41\"" {  } { { "banco.vhdl" "Mux41" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux42\"" {  } { { "banco.vhdl" "Mux42" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux43\"" {  } { { "banco.vhdl" "Mux43" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux44\"" {  } { { "banco.vhdl" "Mux44" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux45\"" {  } { { "banco.vhdl" "Mux45" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux46\"" {  } { { "banco.vhdl" "Mux46" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux47\"" {  } { { "banco.vhdl" "Mux47" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux48\"" {  } { { "banco.vhdl" "Mux48" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux49\"" {  } { { "banco.vhdl" "Mux49" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux50\"" {  } { { "banco.vhdl" "Mux50" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux51\"" {  } { { "banco.vhdl" "Mux51" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux52\"" {  } { { "banco.vhdl" "Mux52" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux53\"" {  } { { "banco.vhdl" "Mux53" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux54\"" {  } { { "banco.vhdl" "Mux54" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux55\"" {  } { { "banco.vhdl" "Mux55" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux56\"" {  } { { "banco.vhdl" "Mux56" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux57\"" {  } { { "banco.vhdl" "Mux57" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux58\"" {  } { { "banco.vhdl" "Mux58" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux59\"" {  } { { "banco.vhdl" "Mux59" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux60\"" {  } { { "banco.vhdl" "Mux60" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux61\"" {  } { { "banco.vhdl" "Mux61" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux62\"" {  } { { "banco.vhdl" "Mux62" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|banco:u2\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|banco:u2\|Mux63\"" {  } { { "banco.vhdl" "Mux63" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux0\"" {  } { { "ctrl.vhdl" "Mux0" { Text "E:/VHDL/ctrl.vhdl" 83 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux1\"" {  } { { "ctrl.vhdl" "Mux1" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux2\"" {  } { { "ctrl.vhdl" "Mux2" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux3\"" {  } { { "ctrl.vhdl" "Mux3" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux4\"" {  } { { "ctrl.vhdl" "Mux4" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux5\"" {  } { { "ctrl.vhdl" "Mux5" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux6\"" {  } { { "ctrl.vhdl" "Mux6" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux7\"" {  } { { "ctrl.vhdl" "Mux7" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux8\"" {  } { { "ctrl.vhdl" "Mux8" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux9\"" {  } { { "ctrl.vhdl" "Mux9" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux10\"" {  } { { "ctrl.vhdl" "Mux10" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux11\"" {  } { { "ctrl.vhdl" "Mux11" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux12\"" {  } { { "ctrl.vhdl" "Mux12" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux13\"" {  } { { "ctrl.vhdl" "Mux13" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux14\"" {  } { { "ctrl.vhdl" "Mux14" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux15\"" {  } { { "ctrl.vhdl" "Mux15" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux16\"" {  } { { "ctrl.vhdl" "Mux16" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux18\"" {  } { { "ctrl.vhdl" "Mux18" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux19\"" {  } { { "ctrl.vhdl" "Mux19" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux20\"" {  } { { "ctrl.vhdl" "Mux20" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux21\"" {  } { { "ctrl.vhdl" "Mux21" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux22\"" {  } { { "ctrl.vhdl" "Mux22" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux23\"" {  } { { "ctrl.vhdl" "Mux23" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "pdua:U1\|ctrl:u1\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pdua:U1\|ctrl:u1\|Mux24\"" {  } { { "ctrl.vhdl" "Mux24" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294698 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542895294698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux0\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895294893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux0 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895294895 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895294895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "E:/VHDL/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895295039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895295039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux10\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895295375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux10 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295375 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895295375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux18\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895295630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux18 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295630 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895295630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux27 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux27\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895295930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux27 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895295930 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895295930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux36 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux36\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895296226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux36 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296226 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895296226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux45 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux45\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895296523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux45 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux45\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296523 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895296523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux54 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux54\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895296819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux54 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux54\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895296819 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895296819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux63 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux63\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895297115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux63 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297115 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895297115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U3\|lpm_mux:Mux72 " "Elaborated megafunction instantiation \"RAM:U3\|lpm_mux:Mux72\"" {  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895297414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U3\|lpm_mux:Mux72 " "Instantiated megafunction \"RAM:U3\|lpm_mux:Mux72\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297414 ""}  } { { "RAM.vhdl" "" { Text "E:/VHDL/RAM.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895297414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux0\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895297686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux0 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297686 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895297686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jtc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jtc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jtc " "Found entity 1: mux_jtc" {  } { { "db/mux_jtc.tdf" "" { Text "E:/VHDL/db/mux_jtc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895297836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895297836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux1\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895297909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux1 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297909 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895297909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux2\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895297947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux2 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297948 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895297948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux3\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895297995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux3 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895297995 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895297995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux4\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895298036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux4 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298036 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895298036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux5\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895298077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux5 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298078 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895298078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux6\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895298131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux6 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298131 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895298131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U2\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"ROM:U2\|lpm_mux:Mux7\"" {  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895298171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U2\|lpm_mux:Mux7 " "Instantiated megafunction \"ROM:U2\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298171 ""}  } { { "ROM.vhdl" "" { Text "E:/VHDL/ROM.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895298171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ALU:u3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"pdua:U1\|ALU:u3\|lpm_mux:Mux0\"" {  } { { "ALU.vhdl" "" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895298211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ALU:u3\|lpm_mux:Mux0 " "Instantiated megafunction \"pdua:U1\|ALU:u3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298211 ""}  } { { "ALU.vhdl" "" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895298211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "E:/VHDL/db/mux_7qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895298390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895298390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ALU:u3\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"pdua:U1\|ALU:u3\|lpm_mux:Mux6\"" {  } { { "ALU.vhdl" "" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895298608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ALU:u3\|lpm_mux:Mux6 " "Instantiated megafunction \"pdua:U1\|ALU:u3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895298609 ""}  } { { "ALU.vhdl" "" { Text "E:/VHDL/ALU.vhdl" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895298609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|banco:u2\|lpm_mux:Mux48 " "Elaborated megafunction instantiation \"pdua:U1\|banco:u2\|lpm_mux:Mux48\"" {  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895300738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|banco:u2\|lpm_mux:Mux48 " "Instantiated megafunction \"pdua:U1\|banco:u2\|lpm_mux:Mux48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895300738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895300738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895300738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895300738 ""}  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895300738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|banco:u2\|lpm_mux:Mux56 " "Elaborated megafunction instantiation \"pdua:U1\|banco:u2\|lpm_mux:Mux56\"" {  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|banco:u2\|lpm_mux:Mux56 " "Instantiated megafunction \"pdua:U1\|banco:u2\|lpm_mux:Mux56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301011 ""}  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|banco:u2\|lpm_mux:Mux62 " "Elaborated megafunction instantiation \"pdua:U1\|banco:u2\|lpm_mux:Mux62\"" {  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|banco:u2\|lpm_mux:Mux62 " "Instantiated megafunction \"pdua:U1\|banco:u2\|lpm_mux:Mux62\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301229 ""}  } { { "banco.vhdl" "" { Text "E:/VHDL/banco.vhdl" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux0\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux0 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301301 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux1\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux1 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301343 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux2\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux2 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301391 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mtc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mtc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mtc " "Found entity 1: mux_mtc" {  } { { "db/mux_mtc.tdf" "" { Text "E:/VHDL/db/mux_mtc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895301569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895301569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux3\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux3 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301665 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux4\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux4 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301712 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux5\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux5 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301755 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux6\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux6 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301801 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux7\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux7 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301853 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux9\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895301928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux9 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895301928 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895301928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "E:/VHDL/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895302116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895302116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux10\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux10 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302171 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux11\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux11 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302219 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rrc " "Found entity 1: mux_rrc" {  } { { "db/mux_rrc.tdf" "" { Text "E:/VHDL/db/mux_rrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895302378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895302378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux12 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux12\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux12 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302438 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux13 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux13\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux13 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302484 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux14 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux14\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux14 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302534 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux15\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux15 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302582 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux16 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux16\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux16 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302632 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux18\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux18 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302677 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux19 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux19\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux19 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302720 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux20 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux20\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux20 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302770 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux21 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux21\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux21 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302821 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux22 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux22\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux22 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302865 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux23 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux23\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux23 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302911 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pdua:U1\|ctrl:u1\|lpm_mux:Mux24 " "Elaborated megafunction instantiation \"pdua:U1\|ctrl:u1\|lpm_mux:Mux24\"" {  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895302955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pdua:U1\|ctrl:u1\|lpm_mux:Mux24 " "Instantiated megafunction \"pdua:U1\|ctrl:u1\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895302955 ""}  } { { "ctrl.vhdl" "" { Text "E:/VHDL/ctrl.vhdl" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542895302955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542895306376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:01:46 2018 " "Processing ended: Thu Nov 22 09:01:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542895306376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542895306376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542895306376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542895306376 ""}
