Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb_isim_beh.exe -prj C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb_beh.prj work.clk_counter_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/CLK_Counter.v" into library work
Analyzing Verilog file "C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb.v" Line 42: Size mismatch in connection of port <out>. Formal port size is 32-bit while actual signal size is 8-bit.
Completed static elaboration
Fuse Memory Usage: 115848 KB
Fuse CPU Usage: 467 ms
Compiling module CLK_Timer
Compiling module clk_counter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb_isim_beh.exe
Fuse Memory Usage: 122488 KB
Fuse CPU Usage: 514 ms
