INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_0_0/sim/IB_RAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_2/clock_domain_clk_wiz_0_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_2
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_2_clock_domain_clk_wiz_0_2_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.ip_user_files/bd/clock_domain/sim/clock_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibAddr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/new/c6ibm_port_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibm_port_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/new/c6ibwr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibwr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/new/decomp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_distributed_ram_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_lut_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/new/ram_sel_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconf_ib_lut2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol ram_clk, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v:55]
WARNING: [VRFC 10-2938] 'ram_clk' is already implicitly declared on line 55 [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v:63]
WARNING: [VRFC 10-3380] identifier 'f0' is used before its declaration [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v:388]
