
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -15.98

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][21]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.35    0.01    0.06    0.06 ^ u0.u1.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00429_ (net)
                  0.01    0.00    0.06 ^ _15933_/A (XOR2_X1)
     2    4.02    0.01    0.02    0.08 v _15933_/Z (XOR2_X1)
                                         _06764_ (net)
                  0.01    0.00    0.08 v _16026_/B1 (AOI21_X1)
     1    1.25    0.01    0.02    0.11 ^ _16026_/ZN (AOI21_X1)
                                         _00334_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][21]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][21]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    4.58    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   21.37    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 v _18298_/A (INV_X4)
     5   16.47    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18311_/A (BUF_X4)
    10   32.98    0.02    0.04    0.17 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.00    0.17 ^ _18487_/A (BUF_X4)
    10   30.85    0.02    0.04    0.21 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.21 ^ _18488_/A (BUF_X2)
    10   39.20    0.04    0.06    0.28 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.05    0.01    0.29 ^ _23893_/S (MUX2_X1)
     2    9.74    0.02    0.08    0.37 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.37 v _23894_/B (XOR2_X2)
     5   11.70    0.02    0.07    0.43 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.43 v _23895_/A (INV_X1)
     2    5.16    0.02    0.03    0.46 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.46 ^ _23896_/A (BUF_X4)
    10   23.16    0.02    0.03    0.50 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.50 ^ _23897_/A (BUF_X4)
    17   49.52    0.03    0.05    0.54 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.54 ^ _29713_/B (HA_X1)
     3    6.30    0.02    0.05    0.59 ^ _29713_/CO (HA_X1)
                                         _15059_ (net)
                  0.02    0.00    0.59 ^ _24027_/A (BUF_X2)
    10   22.38    0.03    0.05    0.64 ^ _24027_/Z (BUF_X2)
                                         _01073_ (net)
                  0.03    0.00    0.64 ^ _24028_/A (INV_X1)
     6   14.24    0.02    0.03    0.67 v _24028_/ZN (INV_X1)
                                         _01074_ (net)
                  0.02    0.00    0.67 v _24029_/A1 (NOR3_X2)
     3    8.06    0.04    0.06    0.73 ^ _24029_/ZN (NOR3_X2)
                                         _01075_ (net)
                  0.04    0.00    0.73 ^ _24030_/B2 (OAI21_X1)
     1    1.62    0.02    0.02    0.75 v _24030_/ZN (OAI21_X1)
                                         _01076_ (net)
                  0.02    0.00    0.75 v _24031_/A4 (NAND4_X1)
     1    1.09    0.01    0.02    0.78 ^ _24031_/ZN (NAND4_X1)
                                         _01077_ (net)
                  0.01    0.00    0.78 ^ _24032_/A4 (AND4_X1)
     2    3.96    0.02    0.07    0.84 ^ _24032_/ZN (AND4_X1)
                                         _01078_ (net)
                  0.02    0.00    0.84 ^ _24083_/A1 (NOR2_X1)
     1    1.53    0.01    0.01    0.85 v _24083_/ZN (NOR2_X1)
                                         _01128_ (net)
                  0.01    0.00    0.85 v _24138_/B1 (OAI221_X1)
     1    9.45    0.07    0.09    0.94 ^ _24138_/ZN (OAI221_X1)
                                         _00096_ (net)
                  0.07    0.00    0.94 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    4.58    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   21.37    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 v _18298_/A (INV_X4)
     5   16.47    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18311_/A (BUF_X4)
    10   32.98    0.02    0.04    0.17 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.00    0.17 ^ _18487_/A (BUF_X4)
    10   30.85    0.02    0.04    0.21 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.21 ^ _18488_/A (BUF_X2)
    10   39.20    0.04    0.06    0.28 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.05    0.01    0.29 ^ _23893_/S (MUX2_X1)
     2    9.74    0.02    0.08    0.37 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.37 v _23894_/B (XOR2_X2)
     5   11.70    0.02    0.07    0.43 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.43 v _23895_/A (INV_X1)
     2    5.16    0.02    0.03    0.46 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.46 ^ _23896_/A (BUF_X4)
    10   23.16    0.02    0.03    0.50 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.50 ^ _23897_/A (BUF_X4)
    17   49.52    0.03    0.05    0.54 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.54 ^ _29713_/B (HA_X1)
     3    6.30    0.02    0.05    0.59 ^ _29713_/CO (HA_X1)
                                         _15059_ (net)
                  0.02    0.00    0.59 ^ _24027_/A (BUF_X2)
    10   22.38    0.03    0.05    0.64 ^ _24027_/Z (BUF_X2)
                                         _01073_ (net)
                  0.03    0.00    0.64 ^ _24028_/A (INV_X1)
     6   14.24    0.02    0.03    0.67 v _24028_/ZN (INV_X1)
                                         _01074_ (net)
                  0.02    0.00    0.67 v _24029_/A1 (NOR3_X2)
     3    8.06    0.04    0.06    0.73 ^ _24029_/ZN (NOR3_X2)
                                         _01075_ (net)
                  0.04    0.00    0.73 ^ _24030_/B2 (OAI21_X1)
     1    1.62    0.02    0.02    0.75 v _24030_/ZN (OAI21_X1)
                                         _01076_ (net)
                  0.02    0.00    0.75 v _24031_/A4 (NAND4_X1)
     1    1.09    0.01    0.02    0.78 ^ _24031_/ZN (NAND4_X1)
                                         _01077_ (net)
                  0.01    0.00    0.78 ^ _24032_/A4 (AND4_X1)
     2    3.96    0.02    0.07    0.84 ^ _24032_/ZN (AND4_X1)
                                         _01078_ (net)
                  0.02    0.00    0.84 ^ _24083_/A1 (NOR2_X1)
     1    1.53    0.01    0.01    0.85 v _24083_/ZN (NOR2_X1)
                                         _01128_ (net)
                  0.01    0.00    0.85 v _24138_/B1 (OAI221_X1)
     1    9.45    0.07    0.09    0.94 ^ _24138_/ZN (OAI221_X1)
                                         _00096_ (net)
                  0.07    0.00    0.94 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21354_/ZN                             31.74   35.19   -3.45 (VIOLATED)
_17290_/ZN                             10.47   12.14   -1.67 (VIOLATED)
_28807_/ZN                             16.02   16.93   -0.91 (VIOLATED)
_29645_/S                              25.25   25.43   -0.18 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06111308932304382

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3078

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-3.4501006603240967

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
31.738300323486328

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1087

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.11 v _18258_/Z (BUF_X4)
   0.02    0.13 ^ _18298_/ZN (INV_X4)
   0.04    0.17 ^ _18311_/Z (BUF_X4)
   0.04    0.21 ^ _18487_/Z (BUF_X4)
   0.07    0.28 ^ _18488_/Z (BUF_X2)
   0.09    0.37 v _23893_/Z (MUX2_X1)
   0.07    0.43 v _23894_/Z (XOR2_X2)
   0.03    0.46 ^ _23895_/ZN (INV_X1)
   0.03    0.50 ^ _23896_/Z (BUF_X4)
   0.05    0.54 ^ _23897_/Z (BUF_X4)
   0.05    0.59 ^ _29713_/CO (HA_X1)
   0.05    0.64 ^ _24027_/Z (BUF_X2)
   0.03    0.67 v _24028_/ZN (INV_X1)
   0.06    0.73 ^ _24029_/ZN (NOR3_X2)
   0.02    0.75 v _24030_/ZN (OAI21_X1)
   0.02    0.78 ^ _24031_/ZN (NAND4_X1)
   0.07    0.84 ^ _24032_/ZN (AND4_X1)
   0.01    0.85 v _24083_/ZN (NOR2_X1)
   0.09    0.94 ^ _24138_/ZN (OAI221_X1)
   0.00    0.94 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][21]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15933_/Z (XOR2_X1)
   0.02    0.11 ^ _16026_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][21]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][21]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9405

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1643

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.469431

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.05e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.78e-01   5.07e-04   3.45e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.79e-01   5.51e-04   3.55e-01 100.0%
                          49.5%      50.3%       0.2%
