
reference_project_stmIDE_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .program_default_CM7_section_init 00000008  20000400  08100298  00010400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .program_default_CM7_section_noInit 00000000  20000408  20000408  00050410  2**0
                  CONTENTS
  3 .program_blinking_led_CM7_section_init 00000008  20001000  081002a0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .program_blinking_led_CM7_section_noInit 00000000  20001008  20001008  00050410  2**0
                  CONTENTS
  5 .program_default_CM4_section_init 00000004  10000800  081002a8  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .program_default_CM4_section_noInit 00000000  10000804  10000804  00050410  2**0
                  CONTENTS
  7 .program_blinking_led_CM4_section_init 00000004  10000c00  081002ac  00020c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .program_blinking_led_CM4_section_noInit 00000000  10000c04  10000c04  00050410  2**0
                  CONTENTS
  9 .os_section_consts 00000800  38000000  081002b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .os_section_vars 00000200  38008000  08100ab0  00038000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .os_section_funcs 0000155c  08100cb0  08100cb0  00040cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text         000018d0  0810220c  0810220c  0004220c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .rodata       000000e8  08103adc  08103adc  00043adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .init_array   00000004  08103bc4  08103bc4  00043bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .fini_array   00000004  08103bc8  08103bc8  00043bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 16 .data         00000010  10000400  08103bcc  00050400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 17 .bss          0000006c  10000410  08103bdc  00050410  2**2
                  ALLOC
 18 .ARM.attributes 00000030  00000000  00000000  00050410  2**0
                  CONTENTS, READONLY
 19 .debug_info   0002e6df  00000000  00000000  00050440  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00005e09  00000000  00000000  0007eb1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00001390  00000000  00000000  00084928  2**3
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000f78  00000000  00000000  00085cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  000405b5  00000000  00000000  00086c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00022bc9  00000000  00000000  000c71e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0018db00  00000000  00000000  000e9dae  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000007b  00000000  00000000  002778ae  2**0
                  CONTENTS, READONLY
 27 .debug_frame  00004168  00000000  00000000  0027792c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .os_section_funcs:

08100cb0 <buffer_readArray>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_BufferStateType buffer_readArray(BitWidthType id, void * buffer, BitWidthType size)
{
 8100cb0:	b580      	push	{r7, lr}
 8100cb2:	b092      	sub	sp, #72	; 0x48
 8100cb4:	af00      	add	r7, sp, #0
 8100cb6:	60f8      	str	r0, [r7, #12]
 8100cb8:	60b9      	str	r1, [r7, #8]
 8100cba:	607a      	str	r2, [r7, #4]
    CosmOS_BufferStateType bufferState;


    if ( buffer IS_EQUAL_TO NULL )
 8100cbc:	68bb      	ldr	r3, [r7, #8]
 8100cbe:	2b00      	cmp	r3, #0
 8100cc0:	d103      	bne.n	8100cca <buffer_readArray+0x1a>
    {
        bufferState = BUFFER_STATE_ENUM__ERROR_INPUT_IS_NULL_POINTER;
 8100cc2:	2304      	movs	r3, #4
 8100cc4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8100cc8:	e046      	b.n	8100d58 <buffer_readArray+0xa8>
        CosmOS_CoreVariableType * coreVar;
        CosmOS_BufferVariableType * bufferVar;
        CosmOS_PermissionsConfigurationType * readPermission;


        osVar = os_getOsVar();
 8100cca:	f000 fad3 	bl	8101274 <os_getOsVar>
 8100cce:	63f8      	str	r0, [r7, #60]	; 0x3c
  * @return CosmOS_CoreVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_CoreVariableType * CIL_core_getCoreVar(void)
{    
    uint32_t result;
    __asm volatile ("MOV %[resultVariable], R9":  [resultVariable] "=r" (result) );
 8100cd0:	464b      	mov	r3, r9
 8100cd2:	617b      	str	r3, [r7, #20]
    return (CosmOS_CoreVariableType *)result;
 8100cd4:	697b      	ldr	r3, [r7, #20]
        coreVar = CIL_core_getCoreVar();
 8100cd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8100cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8100cda:	61fb      	str	r3, [r7, #28]
 8100cdc:	68fb      	ldr	r3, [r7, #12]
 8100cde:	61bb      	str	r3, [r7, #24]
  * 
  * @return CosmOS_BufferVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_BufferVariableType * os_getOsBufferVar(CosmOS_OsVariableType * osVar, BitWidthType bufferId)
{
    return (&(osVar->bufferVars[bufferId]));
 8100ce0:	69fb      	ldr	r3, [r7, #28]
 8100ce2:	689a      	ldr	r2, [r3, #8]
 8100ce4:	69bb      	ldr	r3, [r7, #24]
 8100ce6:	011b      	lsls	r3, r3, #4
 8100ce8:	4413      	add	r3, r2

        bufferVar = os_getOsBufferVar( osVar, id );
 8100cea:	637b      	str	r3, [r7, #52]	; 0x34
 8100cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8100cee:	623b      	str	r3, [r7, #32]
  * 
  * @return CosmOS_PermissionsConfigurationType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_PermissionsConfigurationType * buffer_getBufferReadPermission(CosmOS_BufferVariableType * bufferVar)
{
    return (CosmOS_PermissionsConfigurationType *)(bufferVar->cfg->readPermission);
 8100cf0:	6a3b      	ldr	r3, [r7, #32]
 8100cf2:	681b      	ldr	r3, [r3, #0]
 8100cf4:	68db      	ldr	r3, [r3, #12]

        readPermission = buffer_getBufferReadPermission( bufferVar );
 8100cf6:	633b      	str	r3, [r7, #48]	; 0x30
        accessState = permission_tryAccess( readPermission, coreVar );
 8100cf8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8100cfa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8100cfc:	f000 fae4 	bl	81012c8 <permission_tryAccess>
 8100d00:	62f8      	str	r0, [r7, #44]	; 0x2c

        if ( accessState IS_EQUAL_TO ACCESS_STATE_ENUM__DENIED )
 8100d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100d04:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 8100d08:	d103      	bne.n	8100d12 <buffer_readArray+0x62>
        {
            bufferState = BUFFER_STATE_ENUM__ERROR_ACCESS_DENIED;
 8100d0a:	2303      	movs	r3, #3
 8100d0c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8100d10:	e022      	b.n	8100d58 <buffer_readArray+0xa8>
 8100d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8100d14:	613b      	str	r3, [r7, #16]
  * 
  * @return CosmOS_BufferStateType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType buffer_getFullCellsNum(CosmOS_BufferVariableType * bufferVar)
{
    return (bufferVar->fullCells);
 8100d16:	693b      	ldr	r3, [r7, #16]
 8100d18:	68db      	ldr	r3, [r3, #12]
        else
        {
            BitWidthType fullCellsNum;


            fullCellsNum = buffer_getFullCellsNum( bufferVar );
 8100d1a:	62bb      	str	r3, [r7, #40]	; 0x28

            if ( fullCellsNum >= size)
 8100d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8100d1e:	687b      	ldr	r3, [r7, #4]
 8100d20:	429a      	cmp	r2, r3
 8100d22:	d316      	bcc.n	8100d52 <buffer_readArray+0xa2>
                BitWidthType userBufferIndex;

                unsigned char * userBuffer;

                
                userBuffer = buffer;
 8100d24:	68bb      	ldr	r3, [r7, #8]
 8100d26:	627b      	str	r3, [r7, #36]	; 0x24
                userBufferIndex = 0;
 8100d28:	2300      	movs	r3, #0
 8100d2a:	643b      	str	r3, [r7, #64]	; 0x40

                while ( ( userBufferIndex < size ) )
 8100d2c:	e00c      	b.n	8100d48 <buffer_readArray+0x98>
                {
                    bufferState = buffer_pull( bufferVar, ( userBuffer + userBufferIndex ) );
 8100d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8100d30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8100d32:	4413      	add	r3, r2
 8100d34:	4619      	mov	r1, r3
 8100d36:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8100d38:	f000 f873 	bl	8100e22 <buffer_pull>
 8100d3c:	4603      	mov	r3, r0
 8100d3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                    userBufferIndex++;
 8100d42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8100d44:	3301      	adds	r3, #1
 8100d46:	643b      	str	r3, [r7, #64]	; 0x40
                while ( ( userBufferIndex < size ) )
 8100d48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8100d4a:	687b      	ldr	r3, [r7, #4]
 8100d4c:	429a      	cmp	r2, r3
 8100d4e:	d3ee      	bcc.n	8100d2e <buffer_readArray+0x7e>
 8100d50:	e002      	b.n	8100d58 <buffer_readArray+0xa8>
                }
            }
            else
            {
                bufferState = BUFFER_STATE_ENUM__ERROR_SIZE_BIGGER_THAN_FULL_CELLS_NUM;
 8100d52:	2306      	movs	r3, #6
 8100d54:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        }
    }

    /* MEMORY BARRIER HAS TO BE IMPLEMENTED */

    return bufferState;
 8100d58:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8100d5c:	4618      	mov	r0, r3
 8100d5e:	3748      	adds	r7, #72	; 0x48
 8100d60:	46bd      	mov	sp, r7
 8100d62:	bd80      	pop	{r7, pc}

08100d64 <buffer_writeArray>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_BufferStateType buffer_writeArray(BitWidthType id, void * buffer, BitWidthType size)
{
 8100d64:	b580      	push	{r7, lr}
 8100d66:	b092      	sub	sp, #72	; 0x48
 8100d68:	af00      	add	r7, sp, #0
 8100d6a:	60f8      	str	r0, [r7, #12]
 8100d6c:	60b9      	str	r1, [r7, #8]
 8100d6e:	607a      	str	r2, [r7, #4]
    CosmOS_BufferStateType bufferState;


    if ( buffer IS_EQUAL_TO NULL )
 8100d70:	68bb      	ldr	r3, [r7, #8]
 8100d72:	2b00      	cmp	r3, #0
 8100d74:	d103      	bne.n	8100d7e <buffer_writeArray+0x1a>
    {
        bufferState = BUFFER_STATE_ENUM__ERROR_INPUT_IS_NULL_POINTER;
 8100d76:	2304      	movs	r3, #4
 8100d78:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8100d7c:	e04b      	b.n	8100e16 <buffer_writeArray+0xb2>
        CosmOS_CoreVariableType * coreVar;
        CosmOS_BufferVariableType * bufferVar;
        CosmOS_PermissionsConfigurationType * writePermission;


        osVar = os_getOsVar();
 8100d7e:	f000 fa79 	bl	8101274 <os_getOsVar>
 8100d82:	63f8      	str	r0, [r7, #60]	; 0x3c
    __asm volatile ("MOV %[resultVariable], R9":  [resultVariable] "=r" (result) );
 8100d84:	464b      	mov	r3, r9
 8100d86:	617b      	str	r3, [r7, #20]
    return (CosmOS_CoreVariableType *)result;
 8100d88:	697b      	ldr	r3, [r7, #20]
        coreVar = CIL_core_getCoreVar();
 8100d8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8100d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8100d8e:	61fb      	str	r3, [r7, #28]
 8100d90:	68fb      	ldr	r3, [r7, #12]
 8100d92:	61bb      	str	r3, [r7, #24]
 8100d94:	69fb      	ldr	r3, [r7, #28]
 8100d96:	689a      	ldr	r2, [r3, #8]
 8100d98:	69bb      	ldr	r3, [r7, #24]
 8100d9a:	011b      	lsls	r3, r3, #4
 8100d9c:	4413      	add	r3, r2

        bufferVar = os_getOsBufferVar( osVar, id );
 8100d9e:	637b      	str	r3, [r7, #52]	; 0x34
 8100da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8100da2:	623b      	str	r3, [r7, #32]
    return (CosmOS_PermissionsConfigurationType *)(bufferVar->cfg->writePermission);
 8100da4:	6a3b      	ldr	r3, [r7, #32]
 8100da6:	681b      	ldr	r3, [r3, #0]
 8100da8:	691b      	ldr	r3, [r3, #16]

        writePermission = buffer_getBufferWritePermission( bufferVar );
 8100daa:	633b      	str	r3, [r7, #48]	; 0x30
        accessState = permission_tryAccess( writePermission, coreVar );
 8100dac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8100dae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8100db0:	f000 fa8a 	bl	81012c8 <permission_tryAccess>
 8100db4:	62f8      	str	r0, [r7, #44]	; 0x2c

        if ( accessState IS_EQUAL_TO ACCESS_STATE_ENUM__DENIED )
 8100db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100db8:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 8100dbc:	d103      	bne.n	8100dc6 <buffer_writeArray+0x62>
        {
            bufferState = BUFFER_STATE_ENUM__ERROR_ACCESS_DENIED;
 8100dbe:	2303      	movs	r3, #3
 8100dc0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8100dc4:	e027      	b.n	8100e16 <buffer_writeArray+0xb2>
 8100dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8100dc8:	613b      	str	r3, [r7, #16]
  * 
  * @return CosmOS_BufferStateType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType buffer_getEmptyCellsNum(CosmOS_BufferVariableType * bufferVar)
{
    return ((bufferVar->cfg->size) - (bufferVar->fullCells));
 8100dca:	693b      	ldr	r3, [r7, #16]
 8100dcc:	681b      	ldr	r3, [r3, #0]
 8100dce:	689a      	ldr	r2, [r3, #8]
 8100dd0:	693b      	ldr	r3, [r7, #16]
 8100dd2:	68db      	ldr	r3, [r3, #12]
 8100dd4:	1ad3      	subs	r3, r2, r3
        else
        {   
            BitWidthType emptyCellsNum;


            emptyCellsNum = buffer_getEmptyCellsNum( bufferVar );
 8100dd6:	62bb      	str	r3, [r7, #40]	; 0x28

            if ( emptyCellsNum >= size)
 8100dd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8100dda:	687b      	ldr	r3, [r7, #4]
 8100ddc:	429a      	cmp	r2, r3
 8100dde:	d317      	bcc.n	8100e10 <buffer_writeArray+0xac>
                BitWidthType userBufferIndex;

                unsigned char * userBuffer;


                userBuffer = buffer;
 8100de0:	68bb      	ldr	r3, [r7, #8]
 8100de2:	627b      	str	r3, [r7, #36]	; 0x24
                userBufferIndex = 0;
 8100de4:	2300      	movs	r3, #0
 8100de6:	643b      	str	r3, [r7, #64]	; 0x40

                while ( ( userBufferIndex < size ) )
 8100de8:	e00d      	b.n	8100e06 <buffer_writeArray+0xa2>
                {
                    bufferState = buffer_push( bufferVar, *( userBuffer + userBufferIndex ) );
 8100dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8100dec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8100dee:	4413      	add	r3, r2
 8100df0:	781b      	ldrb	r3, [r3, #0]
 8100df2:	4619      	mov	r1, r3
 8100df4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8100df6:	f000 f84e 	bl	8100e96 <buffer_push>
 8100dfa:	4603      	mov	r3, r0
 8100dfc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                    userBufferIndex++;
 8100e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8100e02:	3301      	adds	r3, #1
 8100e04:	643b      	str	r3, [r7, #64]	; 0x40
                while ( ( userBufferIndex < size ) )
 8100e06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8100e08:	687b      	ldr	r3, [r7, #4]
 8100e0a:	429a      	cmp	r2, r3
 8100e0c:	d3ed      	bcc.n	8100dea <buffer_writeArray+0x86>
 8100e0e:	e002      	b.n	8100e16 <buffer_writeArray+0xb2>
                }
            }
            else
            {
                bufferState = BUFFER_STATE_ENUM__ERROR_SIZE_BIGGER_THAN_EMPTY_CELLS;
 8100e10:	2305      	movs	r3, #5
 8100e12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        }
    }

    /* MEMORY BARRIER HAS TO BE IMPLEMENTED */

    return bufferState;
 8100e16:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8100e1a:	4618      	mov	r0, r3
 8100e1c:	3748      	adds	r7, #72	; 0x48
 8100e1e:	46bd      	mov	sp, r7
 8100e20:	bd80      	pop	{r7, pc}

08100e22 <buffer_pull>:
{
 8100e22:	b480      	push	{r7}
 8100e24:	b089      	sub	sp, #36	; 0x24
 8100e26:	af00      	add	r7, sp, #0
 8100e28:	6078      	str	r0, [r7, #4]
 8100e2a:	6039      	str	r1, [r7, #0]
 8100e2c:	687b      	ldr	r3, [r7, #4]
 8100e2e:	60bb      	str	r3, [r7, #8]
    return (bufferVar->cfg->size);
 8100e30:	68bb      	ldr	r3, [r7, #8]
 8100e32:	681b      	ldr	r3, [r3, #0]
 8100e34:	689b      	ldr	r3, [r3, #8]
    bufferSize = buffer_getBufferSize( bufferVar );
 8100e36:	61fb      	str	r3, [r7, #28]
 8100e38:	687b      	ldr	r3, [r7, #4]
 8100e3a:	60fb      	str	r3, [r7, #12]
    return (unsigned char *)(bufferVar->cfg->buffer);
 8100e3c:	68fb      	ldr	r3, [r7, #12]
 8100e3e:	681b      	ldr	r3, [r3, #0]
 8100e40:	681b      	ldr	r3, [r3, #0]
    osBuffer = buffer_getBuffer( bufferVar );
 8100e42:	61bb      	str	r3, [r7, #24]
    *data = *( osBuffer + bufferVar->tail );
 8100e44:	687b      	ldr	r3, [r7, #4]
 8100e46:	689b      	ldr	r3, [r3, #8]
 8100e48:	69ba      	ldr	r2, [r7, #24]
 8100e4a:	4413      	add	r3, r2
 8100e4c:	781a      	ldrb	r2, [r3, #0]
 8100e4e:	683b      	ldr	r3, [r7, #0]
 8100e50:	701a      	strb	r2, [r3, #0]
    bufferVar->fullCells--;
 8100e52:	687b      	ldr	r3, [r7, #4]
 8100e54:	68db      	ldr	r3, [r3, #12]
 8100e56:	1e5a      	subs	r2, r3, #1
 8100e58:	687b      	ldr	r3, [r7, #4]
 8100e5a:	60da      	str	r2, [r3, #12]
    bufferVar->tail = ( ( bufferVar->tail + 1 ) % bufferSize );
 8100e5c:	687b      	ldr	r3, [r7, #4]
 8100e5e:	689b      	ldr	r3, [r3, #8]
 8100e60:	3301      	adds	r3, #1
 8100e62:	69fa      	ldr	r2, [r7, #28]
 8100e64:	fbb3 f2f2 	udiv	r2, r3, r2
 8100e68:	69f9      	ldr	r1, [r7, #28]
 8100e6a:	fb01 f202 	mul.w	r2, r1, r2
 8100e6e:	1a9a      	subs	r2, r3, r2
 8100e70:	687b      	ldr	r3, [r7, #4]
 8100e72:	609a      	str	r2, [r3, #8]
 8100e74:	687b      	ldr	r3, [r7, #4]
 8100e76:	613b      	str	r3, [r7, #16]
  * 
  * @return CosmOS_BufferStateType
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_BufferStateType buffer_isEmpty(CosmOS_BufferVariableType * bufferVar)
{
    return (IS_NOT(bufferVar->fullCells) ? BUFFER_STATE_ENUM__EMPTY : BUFFER_STATE_ENUM__OK);
 8100e78:	693b      	ldr	r3, [r7, #16]
 8100e7a:	68db      	ldr	r3, [r3, #12]
 8100e7c:	2b00      	cmp	r3, #0
 8100e7e:	bf0c      	ite	eq
 8100e80:	2301      	moveq	r3, #1
 8100e82:	2300      	movne	r3, #0
 8100e84:	b2db      	uxtb	r3, r3
    bufferState = buffer_isEmpty( bufferVar );
 8100e86:	75fb      	strb	r3, [r7, #23]
    return bufferState;
 8100e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8100e8a:	4618      	mov	r0, r3
 8100e8c:	3724      	adds	r7, #36	; 0x24
 8100e8e:	46bd      	mov	sp, r7
 8100e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e94:	4770      	bx	lr

08100e96 <buffer_push>:
{
 8100e96:	b480      	push	{r7}
 8100e98:	b089      	sub	sp, #36	; 0x24
 8100e9a:	af00      	add	r7, sp, #0
 8100e9c:	6078      	str	r0, [r7, #4]
 8100e9e:	460b      	mov	r3, r1
 8100ea0:	70fb      	strb	r3, [r7, #3]
 8100ea2:	687b      	ldr	r3, [r7, #4]
 8100ea4:	60bb      	str	r3, [r7, #8]
    return (bufferVar->cfg->size);
 8100ea6:	68bb      	ldr	r3, [r7, #8]
 8100ea8:	681b      	ldr	r3, [r3, #0]
 8100eaa:	689b      	ldr	r3, [r3, #8]
    bufferSize = buffer_getBufferSize( bufferVar );
 8100eac:	61fb      	str	r3, [r7, #28]
 8100eae:	687b      	ldr	r3, [r7, #4]
 8100eb0:	60fb      	str	r3, [r7, #12]
    return (unsigned char *)(bufferVar->cfg->buffer);
 8100eb2:	68fb      	ldr	r3, [r7, #12]
 8100eb4:	681b      	ldr	r3, [r3, #0]
 8100eb6:	681b      	ldr	r3, [r3, #0]
    osBuffer = buffer_getBuffer( bufferVar );
 8100eb8:	61bb      	str	r3, [r7, #24]
    *( osBuffer + bufferVar->head ) = data;
 8100eba:	687b      	ldr	r3, [r7, #4]
 8100ebc:	685b      	ldr	r3, [r3, #4]
 8100ebe:	69ba      	ldr	r2, [r7, #24]
 8100ec0:	4413      	add	r3, r2
 8100ec2:	78fa      	ldrb	r2, [r7, #3]
 8100ec4:	701a      	strb	r2, [r3, #0]
    bufferVar->fullCells++;
 8100ec6:	687b      	ldr	r3, [r7, #4]
 8100ec8:	68db      	ldr	r3, [r3, #12]
 8100eca:	1c5a      	adds	r2, r3, #1
 8100ecc:	687b      	ldr	r3, [r7, #4]
 8100ece:	60da      	str	r2, [r3, #12]
    bufferVar->head = ( ( bufferVar->head + 1 ) % bufferSize );
 8100ed0:	687b      	ldr	r3, [r7, #4]
 8100ed2:	685b      	ldr	r3, [r3, #4]
 8100ed4:	3301      	adds	r3, #1
 8100ed6:	69fa      	ldr	r2, [r7, #28]
 8100ed8:	fbb3 f2f2 	udiv	r2, r3, r2
 8100edc:	69f9      	ldr	r1, [r7, #28]
 8100ede:	fb01 f202 	mul.w	r2, r1, r2
 8100ee2:	1a9a      	subs	r2, r3, r2
 8100ee4:	687b      	ldr	r3, [r7, #4]
 8100ee6:	605a      	str	r2, [r3, #4]
 8100ee8:	687b      	ldr	r3, [r7, #4]
 8100eea:	613b      	str	r3, [r7, #16]
  * 
  * @return CosmOS_BufferStateType
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_BufferStateType buffer_isFull(CosmOS_BufferVariableType * bufferVar)
{
    return (IS_NOT((bufferVar->cfg->size) ^ (bufferVar->fullCells)) ? \
 8100eec:	693b      	ldr	r3, [r7, #16]
 8100eee:	681b      	ldr	r3, [r3, #0]
 8100ef0:	689a      	ldr	r2, [r3, #8]
 8100ef2:	693b      	ldr	r3, [r7, #16]
 8100ef4:	68db      	ldr	r3, [r3, #12]
    BUFFER_STATE_ENUM__FULL : BUFFER_STATE_ENUM__OK);
 8100ef6:	429a      	cmp	r2, r3
 8100ef8:	d101      	bne.n	8100efe <buffer_push+0x68>
 8100efa:	2302      	movs	r3, #2
 8100efc:	e000      	b.n	8100f00 <buffer_push+0x6a>
 8100efe:	2300      	movs	r3, #0
    bufferState = buffer_isFull( bufferVar );
 8100f00:	75fb      	strb	r3, [r7, #23]
    return bufferState;
 8100f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8100f04:	4618      	mov	r0, r3
 8100f06:	3724      	adds	r7, #36	; 0x24
 8100f08:	46bd      	mov	sp, r7
 8100f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f0e:	4770      	bx	lr

08100f10 <bufferDouble_readArray>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_BufferStateType bufferDouble_readArray(BitWidthType id, void * buffer, BitWidthType size, CosmOS_BufferDoubleAccessType access)
{
 8100f10:	b580      	push	{r7, lr}
 8100f12:	b08e      	sub	sp, #56	; 0x38
 8100f14:	af00      	add	r7, sp, #0
 8100f16:	60f8      	str	r0, [r7, #12]
 8100f18:	60b9      	str	r1, [r7, #8]
 8100f1a:	607a      	str	r2, [r7, #4]
 8100f1c:	70fb      	strb	r3, [r7, #3]
    CosmOS_OsVariableType * osVar;
    CosmOS_BufferVariableType * bufferVar;
    CosmOS_BufferDoubleVariableType * bufferDoubleVar;


    osVar = os_getOsVar();
 8100f1e:	f000 f9a9 	bl	8101274 <os_getOsVar>
 8100f22:	6338      	str	r0, [r7, #48]	; 0x30
 8100f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8100f26:	623b      	str	r3, [r7, #32]
 8100f28:	68fb      	ldr	r3, [r7, #12]
 8100f2a:	61fb      	str	r3, [r7, #28]
  * 
  * @return CosmOS_BufferDoubleVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_BufferDoubleVariableType * os_getOsBufferDoubleVar(CosmOS_OsVariableType * osVar, BitWidthType bufferDoubleId)
{
    return (&(osVar->bufferDoubleVars[bufferDoubleId]));
 8100f2c:	6a3b      	ldr	r3, [r7, #32]
 8100f2e:	68d9      	ldr	r1, [r3, #12]
 8100f30:	69fa      	ldr	r2, [r7, #28]
 8100f32:	4613      	mov	r3, r2
 8100f34:	005b      	lsls	r3, r3, #1
 8100f36:	4413      	add	r3, r2
 8100f38:	009b      	lsls	r3, r3, #2
 8100f3a:	440b      	add	r3, r1

    bufferDoubleVar = os_getOsBufferDoubleVar( osVar, id );
 8100f3c:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch ( access )
 8100f3e:	78fb      	ldrb	r3, [r7, #3]
 8100f40:	2b00      	cmp	r3, #0
 8100f42:	d002      	beq.n	8100f4a <bufferDouble_readArray+0x3a>
 8100f44:	2b01      	cmp	r3, #1
 8100f46:	d00b      	beq.n	8100f60 <bufferDouble_readArray+0x50>
        }

        default :
        {
            /* PANIC */
            break;
 8100f48:	e015      	b.n	8100f76 <bufferDouble_readArray+0x66>
 8100f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100f4c:	61bb      	str	r3, [r7, #24]
  * 
  * @return CosmOS_BufferVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_BufferVariableType * bufferDouble_getBufferDoubleUserBuffer(CosmOS_BufferDoubleVariableType * bufferDoubleVar)
{
    return (CosmOS_BufferVariableType *)(&(bufferDoubleVar->cfg->bufferPair[bufferDoubleVar->activeUserBufferId]));
 8100f4e:	69bb      	ldr	r3, [r7, #24]
 8100f50:	681b      	ldr	r3, [r3, #0]
 8100f52:	681a      	ldr	r2, [r3, #0]
 8100f54:	69bb      	ldr	r3, [r7, #24]
 8100f56:	689b      	ldr	r3, [r3, #8]
 8100f58:	009b      	lsls	r3, r3, #2
 8100f5a:	4413      	add	r3, r2
            bufferVar = bufferDouble_getBufferDoubleUserBuffer( bufferDoubleVar );
 8100f5c:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8100f5e:	e00a      	b.n	8100f76 <bufferDouble_readArray+0x66>
 8100f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100f62:	617b      	str	r3, [r7, #20]
    return (CosmOS_BufferVariableType *)(&(bufferDoubleVar->cfg->bufferPair[bufferDoubleVar->activeKernelBufferId]));
 8100f64:	697b      	ldr	r3, [r7, #20]
 8100f66:	681b      	ldr	r3, [r3, #0]
 8100f68:	681a      	ldr	r2, [r3, #0]
 8100f6a:	697b      	ldr	r3, [r7, #20]
 8100f6c:	685b      	ldr	r3, [r3, #4]
 8100f6e:	009b      	lsls	r3, r3, #2
 8100f70:	4413      	add	r3, r2
            bufferVar = bufferDouble_getBufferDoubleKernelBuffer( bufferDoubleVar );
 8100f72:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8100f74:	bf00      	nop
 8100f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8100f78:	613b      	str	r3, [r7, #16]
    return (bufferVar->cfg->id);
 8100f7a:	693b      	ldr	r3, [r7, #16]
 8100f7c:	681b      	ldr	r3, [r3, #0]
 8100f7e:	685b      	ldr	r3, [r3, #4]
        }
    }

    bufferId = buffer_getBufferId( bufferVar );
 8100f80:	62bb      	str	r3, [r7, #40]	; 0x28
    bufferState = buffer_readArray( bufferId, buffer, size );
 8100f82:	687a      	ldr	r2, [r7, #4]
 8100f84:	68b9      	ldr	r1, [r7, #8]
 8100f86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8100f88:	f7ff fe92 	bl	8100cb0 <buffer_readArray>
 8100f8c:	4603      	mov	r3, r0
 8100f8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    return bufferState;
 8100f92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8100f96:	4618      	mov	r0, r3
 8100f98:	3738      	adds	r7, #56	; 0x38
 8100f9a:	46bd      	mov	sp, r7
 8100f9c:	bd80      	pop	{r7, pc}

08100f9e <bufferDouble_writeArray>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_BufferStateType bufferDouble_writeArray(BitWidthType id, void * buffer, BitWidthType size, CosmOS_BufferDoubleAccessType access)
{
 8100f9e:	b580      	push	{r7, lr}
 8100fa0:	b08e      	sub	sp, #56	; 0x38
 8100fa2:	af00      	add	r7, sp, #0
 8100fa4:	60f8      	str	r0, [r7, #12]
 8100fa6:	60b9      	str	r1, [r7, #8]
 8100fa8:	607a      	str	r2, [r7, #4]
 8100faa:	70fb      	strb	r3, [r7, #3]
    CosmOS_OsVariableType * osVar;
    CosmOS_BufferVariableType * bufferVar;
    CosmOS_BufferDoubleVariableType * bufferDoubleVar;


    osVar = os_getOsVar();
 8100fac:	f000 f962 	bl	8101274 <os_getOsVar>
 8100fb0:	6338      	str	r0, [r7, #48]	; 0x30
 8100fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8100fb4:	623b      	str	r3, [r7, #32]
 8100fb6:	68fb      	ldr	r3, [r7, #12]
 8100fb8:	61fb      	str	r3, [r7, #28]
 8100fba:	6a3b      	ldr	r3, [r7, #32]
 8100fbc:	68d9      	ldr	r1, [r3, #12]
 8100fbe:	69fa      	ldr	r2, [r7, #28]
 8100fc0:	4613      	mov	r3, r2
 8100fc2:	005b      	lsls	r3, r3, #1
 8100fc4:	4413      	add	r3, r2
 8100fc6:	009b      	lsls	r3, r3, #2
 8100fc8:	440b      	add	r3, r1

    bufferDoubleVar = os_getOsBufferDoubleVar( osVar, id );
 8100fca:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch ( access )
 8100fcc:	78fb      	ldrb	r3, [r7, #3]
 8100fce:	2b00      	cmp	r3, #0
 8100fd0:	d002      	beq.n	8100fd8 <bufferDouble_writeArray+0x3a>
 8100fd2:	2b01      	cmp	r3, #1
 8100fd4:	d00b      	beq.n	8100fee <bufferDouble_writeArray+0x50>
        }

        default :
        {
            /* PANIC */
            break;
 8100fd6:	e015      	b.n	8101004 <bufferDouble_writeArray+0x66>
 8100fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100fda:	61bb      	str	r3, [r7, #24]
    return (CosmOS_BufferVariableType *)(&(bufferDoubleVar->cfg->bufferPair[bufferDoubleVar->activeUserBufferId]));
 8100fdc:	69bb      	ldr	r3, [r7, #24]
 8100fde:	681b      	ldr	r3, [r3, #0]
 8100fe0:	681a      	ldr	r2, [r3, #0]
 8100fe2:	69bb      	ldr	r3, [r7, #24]
 8100fe4:	689b      	ldr	r3, [r3, #8]
 8100fe6:	009b      	lsls	r3, r3, #2
 8100fe8:	4413      	add	r3, r2
            bufferVar = bufferDouble_getBufferDoubleUserBuffer( bufferDoubleVar );
 8100fea:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8100fec:	e00a      	b.n	8101004 <bufferDouble_writeArray+0x66>
 8100fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100ff0:	617b      	str	r3, [r7, #20]
    return (CosmOS_BufferVariableType *)(&(bufferDoubleVar->cfg->bufferPair[bufferDoubleVar->activeKernelBufferId]));
 8100ff2:	697b      	ldr	r3, [r7, #20]
 8100ff4:	681b      	ldr	r3, [r3, #0]
 8100ff6:	681a      	ldr	r2, [r3, #0]
 8100ff8:	697b      	ldr	r3, [r7, #20]
 8100ffa:	685b      	ldr	r3, [r3, #4]
 8100ffc:	009b      	lsls	r3, r3, #2
 8100ffe:	4413      	add	r3, r2
            bufferVar = bufferDouble_getBufferDoubleKernelBuffer( bufferDoubleVar );
 8101000:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8101002:	bf00      	nop
 8101004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101006:	613b      	str	r3, [r7, #16]
 8101008:	693b      	ldr	r3, [r7, #16]
 810100a:	681b      	ldr	r3, [r3, #0]
 810100c:	685b      	ldr	r3, [r3, #4]
        }
    }

    bufferId = buffer_getBufferId( bufferVar );
 810100e:	62bb      	str	r3, [r7, #40]	; 0x28
    bufferState = buffer_writeArray( bufferId, buffer, size );
 8101010:	687a      	ldr	r2, [r7, #4]
 8101012:	68b9      	ldr	r1, [r7, #8]
 8101014:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8101016:	f7ff fea5 	bl	8100d64 <buffer_writeArray>
 810101a:	4603      	mov	r3, r0
 810101c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    return bufferState;
 8101020:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8101024:	4618      	mov	r0, r3
 8101026:	3738      	adds	r7, #56	; 0x38
 8101028:	46bd      	mov	sp, r7
 810102a:	bd80      	pop	{r7, pc}

0810102c <core_getCoreVar>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_CoreVariableType * core_getCoreVar(void)
{
 810102c:	b480      	push	{r7}
 810102e:	b083      	sub	sp, #12
 8101030:	af00      	add	r7, sp, #0
    __asm volatile ("MOV %[resultVariable], R9":  [resultVariable] "=r" (result) );
 8101032:	464b      	mov	r3, r9
 8101034:	607b      	str	r3, [r7, #4]
    return (CosmOS_CoreVariableType *)result;
 8101036:	687b      	ldr	r3, [r7, #4]
    return CIL_core_getCoreVar();
 8101038:	bf00      	nop
}
 810103a:	4618      	mov	r0, r3
 810103c:	370c      	adds	r7, #12
 810103e:	46bd      	mov	sp, r7
 8101040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101044:	4770      	bx	lr

08101046 <core_setSchedulableIntoCurrentContext>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void core_setSchedulableIntoCurrentContext(CosmOS_CoreVariableType * coreVar, CosmOS_SchedulableVariableType * schedulableVar)
{
 8101046:	b480      	push	{r7}
 8101048:	b08d      	sub	sp, #52	; 0x34
 810104a:	af00      	add	r7, sp, #0
 810104c:	6078      	str	r0, [r7, #4]
 810104e:	6039      	str	r1, [r7, #0]
 8101050:	683b      	ldr	r3, [r7, #0]
 8101052:	60fb      	str	r3, [r7, #12]
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType schedulable_getProgramId(CosmOS_SchedulableVariableType * schedulable)
{
    return (schedulable->cfg->programId);
 8101054:	68fb      	ldr	r3, [r7, #12]
 8101056:	681b      	ldr	r3, [r3, #0]
 8101058:	699b      	ldr	r3, [r3, #24]
    BitWidthType programId;

    CosmOS_ProgramVariableType * programVar;


    programId = schedulable_getProgramId( schedulableVar );
 810105a:	62fb      	str	r3, [r7, #44]	; 0x2c
 810105c:	687b      	ldr	r3, [r7, #4]
 810105e:	617b      	str	r3, [r7, #20]
 8101060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101062:	613b      	str	r3, [r7, #16]
  * 
  * @return CosmOS_ProgramVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_ProgramVariableType * core_getCoreProgramVar(CosmOS_CoreVariableType * core, BitWidthType programIterator)
{
    return (&(core->programVars[programIterator]));
 8101064:	697b      	ldr	r3, [r7, #20]
 8101066:	68d9      	ldr	r1, [r3, #12]
 8101068:	693a      	ldr	r2, [r7, #16]
 810106a:	4613      	mov	r3, r2
 810106c:	005b      	lsls	r3, r3, #1
 810106e:	4413      	add	r3, r2
 8101070:	009b      	lsls	r3, r3, #2
 8101072:	440b      	add	r3, r1
    programVar = core_getCoreProgramVar( coreVar, programId ); 
 8101074:	62bb      	str	r3, [r7, #40]	; 0x28
 8101076:	687b      	ldr	r3, [r7, #4]
 8101078:	61fb      	str	r3, [r7, #28]
 810107a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810107c:	61bb      	str	r3, [r7, #24]
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void core_setCoreProgramInExecution(CosmOS_CoreVariableType * core, CosmOS_ProgramVariableType * programInExecutionParam)
{
    core->programInExecution = programInExecutionParam;
 810107e:	69fb      	ldr	r3, [r7, #28]
 8101080:	69ba      	ldr	r2, [r7, #24]
 8101082:	609a      	str	r2, [r3, #8]
 8101084:	687b      	ldr	r3, [r7, #4]
 8101086:	627b      	str	r3, [r7, #36]	; 0x24
 8101088:	683b      	ldr	r3, [r7, #0]
 810108a:	623b      	str	r3, [r7, #32]
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void core_setCoreSchedulableInExecution(CosmOS_CoreVariableType * core, CosmOS_SchedulableVariableType * schedulableInExecutionParam)
{
    core->schedulableInExecution = schedulableInExecutionParam;
 810108c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810108e:	6a3a      	ldr	r2, [r7, #32]
 8101090:	605a      	str	r2, [r3, #4]

    core_setCoreProgramInExecution( coreVar, programVar );
    core_setCoreSchedulableInExecution( coreVar, schedulableVar );
}
 8101092:	bf00      	nop
 8101094:	3734      	adds	r7, #52	; 0x34
 8101096:	46bd      	mov	sp, r7
 8101098:	f85d 7b04 	ldr.w	r7, [sp], #4
 810109c:	4770      	bx	lr

0810109e <coreSync_getBarrier>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void coreSync_getBarrier(CosmOS_CoreVariableType * coreVar, BitWidthType barrierId)
{
 810109e:	b580      	push	{r7, lr}
 81010a0:	b096      	sub	sp, #88	; 0x58
 81010a2:	af00      	add	r7, sp, #0
 81010a4:	6078      	str	r0, [r7, #4]
 81010a6:	6039      	str	r1, [r7, #0]
 81010a8:	687b      	ldr	r3, [r7, #4]
 81010aa:	62bb      	str	r3, [r7, #40]	; 0x28
 81010ac:	683b      	ldr	r3, [r7, #0]
 81010ae:	627b      	str	r3, [r7, #36]	; 0x24
    return (&(core->barrierVars[barrierId]));
 81010b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81010b2:	695a      	ldr	r2, [r3, #20]
 81010b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81010b6:	009b      	lsls	r3, r3, #2
 81010b8:	4413      	add	r3, r2
    CosmOS_BarrierVariableType * barrierVar;

    volatile CosmOS_BarrierStateType barrierState;


    barrierVar = core_getBarrierVar( coreVar, barrierId );
 81010ba:	653b      	str	r3, [r7, #80]	; 0x50
 81010bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81010be:	633b      	str	r3, [r7, #48]	; 0x30
 81010c0:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 81010c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void coreSync_setBarrierState(CosmOS_BarrierVariableType * barrier, CosmOS_BarrierStateType barrierStateParam)
{
    barrier->barrierState = barrierStateParam;
 81010c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81010c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81010ca:	601a      	str	r2, [r3, #0]
    coreSync_setBarrierState( barrierVar, BARRIER_STATE_ENUM__REACHED);

    /* MEMORY BARRIER HAS TO BE IMPLEMENTED */

    osVar = os_getOsVar();
 81010cc:	f000 f8d2 	bl	8101274 <os_getOsVar>
 81010d0:	64f8      	str	r0, [r7, #76]	; 0x4c
 81010d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81010d4:	637b      	str	r3, [r7, #52]	; 0x34
    return (osVar->cfg->numberOfCores);
 81010d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81010d8:	681b      	ldr	r3, [r3, #0]
 81010da:	685b      	ldr	r3, [r3, #4]
    numberOfCores = os_getOsNumberOfCores( osVar );
 81010dc:	64bb      	str	r3, [r7, #72]	; 0x48

    numberOfSynchronizedCores = 0;
 81010de:	2300      	movs	r3, #0
 81010e0:	657b      	str	r3, [r7, #84]	; 0x54
 81010e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81010e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81010e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81010e8:	63bb      	str	r3, [r7, #56]	; 0x38
    return (&(osVar->coreVars[coreId]));
 81010ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81010ec:	685a      	ldr	r2, [r3, #4]
 81010ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81010f0:	015b      	lsls	r3, r3, #5
 81010f2:	4413      	add	r3, r2

    coreVar = os_getCoreVar( osVar, numberOfSynchronizedCores );
 81010f4:	607b      	str	r3, [r7, #4]
 81010f6:	687b      	ldr	r3, [r7, #4]
 81010f8:	647b      	str	r3, [r7, #68]	; 0x44
 81010fa:	683b      	ldr	r3, [r7, #0]
 81010fc:	643b      	str	r3, [r7, #64]	; 0x40
 81010fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101100:	695a      	ldr	r2, [r3, #20]
 8101102:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8101104:	009b      	lsls	r3, r3, #2
 8101106:	4413      	add	r3, r2
    barrierVar = core_getBarrierVar( coreVar, barrierId );
 8101108:	653b      	str	r3, [r7, #80]	; 0x50

    while( numberOfSynchronizedCores IS_NOT_EQUAL_TO numberOfCores )
 810110a:	e026      	b.n	810115a <coreSync_getBarrier+0xbc>
 810110c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810110e:	623b      	str	r3, [r7, #32]
    return (barrier->barrierState);
 8101110:	6a3b      	ldr	r3, [r7, #32]
 8101112:	681b      	ldr	r3, [r3, #0]
    {
        barrierState = coreSync_getBarrierState( barrierVar );
 8101114:	60fb      	str	r3, [r7, #12]
        
        if ( ( barrierState IS_EQUAL_TO BARRIER_STATE_ENUM__REACHED ) )
 8101116:	68fb      	ldr	r3, [r7, #12]
 8101118:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 810111c:	d11d      	bne.n	810115a <coreSync_getBarrier+0xbc>
        {
            numberOfSynchronizedCores++;
 810111e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101120:	3301      	adds	r3, #1
 8101122:	657b      	str	r3, [r7, #84]	; 0x54

            coreVar = os_getCoreVar( osVar, ( numberOfSynchronizedCores % numberOfCores ) );
 8101124:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101126:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8101128:	fbb3 f2f2 	udiv	r2, r3, r2
 810112c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 810112e:	fb01 f202 	mul.w	r2, r1, r2
 8101132:	1a9b      	subs	r3, r3, r2
 8101134:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8101136:	617a      	str	r2, [r7, #20]
 8101138:	613b      	str	r3, [r7, #16]
 810113a:	697b      	ldr	r3, [r7, #20]
 810113c:	685a      	ldr	r2, [r3, #4]
 810113e:	693b      	ldr	r3, [r7, #16]
 8101140:	015b      	lsls	r3, r3, #5
 8101142:	4413      	add	r3, r2
 8101144:	607b      	str	r3, [r7, #4]
 8101146:	687b      	ldr	r3, [r7, #4]
 8101148:	61fb      	str	r3, [r7, #28]
 810114a:	683b      	ldr	r3, [r7, #0]
 810114c:	61bb      	str	r3, [r7, #24]
 810114e:	69fb      	ldr	r3, [r7, #28]
 8101150:	695a      	ldr	r2, [r3, #20]
 8101152:	69bb      	ldr	r3, [r7, #24]
 8101154:	009b      	lsls	r3, r3, #2
 8101156:	4413      	add	r3, r2
            barrierVar = core_getBarrierVar( coreVar, barrierId );
 8101158:	653b      	str	r3, [r7, #80]	; 0x50
    while( numberOfSynchronizedCores IS_NOT_EQUAL_TO numberOfCores )
 810115a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 810115c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 810115e:	429a      	cmp	r2, r3
 8101160:	d1d4      	bne.n	810110c <coreSync_getBarrier+0x6e>
        }
    }
}
 8101162:	bf00      	nop
 8101164:	3758      	adds	r7, #88	; 0x58
 8101166:	46bd      	mov	sp, r7
 8101168:	bd80      	pop	{r7, pc}

0810116a <coreSync_reactivateBarrier>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void coreSync_reactivateBarrier(CosmOS_CoreVariableType * coreVar, BitWidthType barrierId)
{
 810116a:	b480      	push	{r7}
 810116c:	b089      	sub	sp, #36	; 0x24
 810116e:	af00      	add	r7, sp, #0
 8101170:	6078      	str	r0, [r7, #4]
 8101172:	6039      	str	r1, [r7, #0]
    CosmOS_BarrierVariableType * barrierVar;

    cosmosAssert( barrierId IS_EQUAL_TO SCHEDULERS_SYNC_ID );
 8101174:	683b      	ldr	r3, [r7, #0]
 8101176:	2b03      	cmp	r3, #3
 8101178:	bf0c      	ite	eq
 810117a:	2301      	moveq	r3, #1
 810117c:	2300      	movne	r3, #0
 810117e:	b2db      	uxtb	r3, r3
 8101180:	60bb      	str	r3, [r7, #8]
 8101182:	687b      	ldr	r3, [r7, #4]
 8101184:	613b      	str	r3, [r7, #16]
 8101186:	683b      	ldr	r3, [r7, #0]
 8101188:	60fb      	str	r3, [r7, #12]
 810118a:	693b      	ldr	r3, [r7, #16]
 810118c:	695a      	ldr	r2, [r3, #20]
 810118e:	68fb      	ldr	r3, [r7, #12]
 8101190:	009b      	lsls	r3, r3, #2
 8101192:	4413      	add	r3, r2

    barrierVar = core_getBarrierVar( coreVar, barrierId );
 8101194:	61fb      	str	r3, [r7, #28]
 8101196:	69fb      	ldr	r3, [r7, #28]
 8101198:	61bb      	str	r3, [r7, #24]
 810119a:	2300      	movs	r3, #0
 810119c:	617b      	str	r3, [r7, #20]
    barrier->barrierState = barrierStateParam;
 810119e:	69bb      	ldr	r3, [r7, #24]
 81011a0:	697a      	ldr	r2, [r7, #20]
 81011a2:	601a      	str	r2, [r3, #0]
    coreSync_setBarrierState( barrierVar, BARRIER_STATE_ENUM__ACTIVATED );

    /* MEMORY BARRIER HAS TO BE IMPLEMENTED */
}
 81011a4:	bf00      	nop
 81011a6:	3724      	adds	r7, #36	; 0x24
 81011a8:	46bd      	mov	sp, r7
 81011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011ae:	4770      	bx	lr

081011b0 <deviceIO_togglePin>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void deviceIO_togglePin(BitWidthType id, void *GPIOx, BitWidthType GPIO_Pin)
{    
 81011b0:	b580      	push	{r7, lr}
 81011b2:	b084      	sub	sp, #16
 81011b4:	af00      	add	r7, sp, #0
 81011b6:	60f8      	str	r0, [r7, #12]
 81011b8:	60b9      	str	r1, [r7, #8]
 81011ba:	607a      	str	r2, [r7, #4]
    CIL_GPIO_togglePin( GPIOx, GPIO_Pin );
 81011bc:	6879      	ldr	r1, [r7, #4]
 81011be:	68b8      	ldr	r0, [r7, #8]
 81011c0:	f000 fd33 	bl	8101c2a <CIL_GPIO_togglePin>
}
 81011c4:	bf00      	nop
 81011c6:	3710      	adds	r7, #16
 81011c8:	46bd      	mov	sp, r7
 81011ca:	bd80      	pop	{r7, pc}

081011cc <memoryProtection_init>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void memoryProtection_init(void)
{
 81011cc:	b580      	push	{r7, lr}
 81011ce:	af00      	add	r7, sp, #0
    CIL_memoryProtection_init();
 81011d0:	f000 fd6c 	bl	8101cac <CIL_memoryProtection_init>
}
 81011d4:	bf00      	nop
 81011d6:	bd80      	pop	{r7, pc}

081011d8 <memoryProtection_setMemoryProtection>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void memoryProtection_setMemoryProtection(CosmOS_CoreVariableType * core,CosmOS_SchedulableVariableType  * schedulable)
{
 81011d8:	b580      	push	{r7, lr}
 81011da:	b096      	sub	sp, #88	; 0x58
 81011dc:	af00      	add	r7, sp, #0
 81011de:	6078      	str	r0, [r7, #4]
 81011e0:	6039      	str	r1, [r7, #0]
 81011e2:	683b      	ldr	r3, [r7, #0]
 81011e4:	60fb      	str	r3, [r7, #12]
 81011e6:	68fb      	ldr	r3, [r7, #12]
 81011e8:	681b      	ldr	r3, [r3, #0]
 81011ea:	699b      	ldr	r3, [r3, #24]

    CosmOS_StackConfigurationType * stack;
    CosmOS_ProgramVariableType * programVar;


    programId = schedulable_getProgramId( schedulable );
 81011ec:	657b      	str	r3, [r7, #84]	; 0x54
 81011ee:	687b      	ldr	r3, [r7, #4]
 81011f0:	617b      	str	r3, [r7, #20]
 81011f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81011f4:	613b      	str	r3, [r7, #16]
    return (&(core->programVars[programIterator]));
 81011f6:	697b      	ldr	r3, [r7, #20]
 81011f8:	68d9      	ldr	r1, [r3, #12]
 81011fa:	693a      	ldr	r2, [r7, #16]
 81011fc:	4613      	mov	r3, r2
 81011fe:	005b      	lsls	r3, r3, #1
 8101200:	4413      	add	r3, r2
 8101202:	009b      	lsls	r3, r3, #2
 8101204:	440b      	add	r3, r1
    programVar = core_getCoreProgramVar( core, programId ); 
 8101206:	653b      	str	r3, [r7, #80]	; 0x50
 8101208:	683b      	ldr	r3, [r7, #0]
 810120a:	61bb      	str	r3, [r7, #24]
    return (CosmOS_StackConfigurationType *)(schedulable->cfg->stack);
 810120c:	69bb      	ldr	r3, [r7, #24]
 810120e:	681b      	ldr	r3, [r3, #0]
 8101210:	681b      	ldr	r3, [r3, #0]

    stack = schedulable_getStack( schedulable );
 8101212:	64fb      	str	r3, [r7, #76]	; 0x4c
 8101214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8101216:	62fb      	str	r3, [r7, #44]	; 0x2c
 8101218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810121a:	62bb      	str	r3, [r7, #40]	; 0x28
  * 
  * @return AddressType
********************************************************************************/
__STATIC_FORCEINLINE AddressType stack_getStackLowAddress(CosmOS_StackConfigurationType * stack)
{
    return (stack->stackLowAddress);
 810121c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810121e:	685b      	ldr	r3, [r3, #4]
    stackLowAddress = stack_getStackLowAddress( stack );
 8101220:	627b      	str	r3, [r7, #36]	; 0x24
 8101222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101224:	623b      	str	r3, [r7, #32]
  * 
  * @return AddressType
********************************************************************************/
__STATIC_FORCEINLINE AddressType stack_getStackHighAddress(CosmOS_StackConfigurationType * stack)
{
    return (stack->stackHighAddress);
 8101226:	6a3b      	ldr	r3, [r7, #32]
 8101228:	689b      	ldr	r3, [r3, #8]
    stackHighAddress = stack_getStackHighAddress( stack );
 810122a:	61fb      	str	r3, [r7, #28]
    CIL_memoryProtection_setStackOverflowProtection( stackLowAddress, stackHighAddress );
 810122c:	69f9      	ldr	r1, [r7, #28]
 810122e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8101230:	f000 fe3c 	bl	8101eac <CIL_memoryProtection_setStackOverflowProtection>
 8101234:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8101236:	64bb      	str	r3, [r7, #72]	; 0x48
 8101238:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 810123a:	647b      	str	r3, [r7, #68]	; 0x44
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType program_getProgramMemorySize(CosmOS_ProgramVariableType * program)
{
    return (program->cfg->programMemorySize);
 810123c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810123e:	681b      	ldr	r3, [r3, #0]
 8101240:	68db      	ldr	r3, [r3, #12]
    size = program_getProgramMemorySize( program );
 8101242:	643b      	str	r3, [r7, #64]	; 0x40
 8101244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101246:	63fb      	str	r3, [r7, #60]	; 0x3c
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType program_getProgramMemoryLowAddress(CosmOS_ProgramVariableType * program)
{
    return (program->cfg->programMemoryLowAddress);
 8101248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810124a:	681b      	ldr	r3, [r3, #0]
 810124c:	691b      	ldr	r3, [r3, #16]
    lowAddress = program_getProgramMemoryLowAddress( program );
 810124e:	63bb      	str	r3, [r7, #56]	; 0x38
 8101250:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101252:	637b      	str	r3, [r7, #52]	; 0x34
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType program_getProgramMemoryHighAddress(CosmOS_ProgramVariableType * program)
{
    return (program->cfg->programMemoryHighAddress);
 8101254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101256:	681b      	ldr	r3, [r3, #0]
 8101258:	695b      	ldr	r3, [r3, #20]
    highAddress = program_getProgramMemoryHighAddress( program );
 810125a:	633b      	str	r3, [r7, #48]	; 0x30
    if ( size )
 810125c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810125e:	2b00      	cmp	r3, #0
 8101260:	d003      	beq.n	810126a <memoryProtection_setMemoryProtection+0x92>
        CIL_memoryProtection_setProgramMemoryProtection( lowAddress, highAddress );
 8101262:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8101264:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8101266:	f000 fe7d 	bl	8101f64 <CIL_memoryProtection_setProgramMemoryProtection>

    memoryProtection_setStackOverflowProtection( stack );
    memoryProtection_setProgramMemoryProtection( programVar );
}
 810126a:	bf00      	nop
 810126c:	3758      	adds	r7, #88	; 0x58
 810126e:	46bd      	mov	sp, r7
 8101270:	bd80      	pop	{r7, pc}
	...

08101274 <os_getOsVar>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_OsVariableType * os_getOsVar(void)
{
 8101274:	b480      	push	{r7}
 8101276:	af00      	add	r7, sp, #0
    return &OsVar;
 8101278:	4b02      	ldr	r3, [pc, #8]	; (8101284 <os_getOsVar+0x10>)
}
 810127a:	4618      	mov	r0, r3
 810127c:	46bd      	mov	sp, r7
 810127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101282:	4770      	bx	lr
 8101284:	380080cc 	.word	0x380080cc

08101288 <os_start>:
{
 8101288:	b580      	push	{r7, lr}
 810128a:	af00      	add	r7, sp, #0
    scheduler_start();
 810128c:	f000 fa3e 	bl	810170c <scheduler_start>
};
 8101290:	bf00      	nop
 8101292:	bd80      	pop	{r7, pc}

08101294 <osInit_init>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void osInit_init(void)
{
 8101294:	b580      	push	{r7, lr}
 8101296:	b082      	sub	sp, #8
 8101298:	af00      	add	r7, sp, #0
    CosmOS_CoreVariableType * coreVar;
    CosmOS_OsVariableType * osVar;

    switchMemoryProtection_init();
 810129a:	f7ff ff97 	bl	81011cc <memoryProtection_init>

    osVar = os_getOsVar();
 810129e:	f7ff ffe9 	bl	8101274 <os_getOsVar>
 81012a2:	6078      	str	r0, [r7, #4]

    CIL_core_setCoreVar(osVar);
 81012a4:	6878      	ldr	r0, [r7, #4]
 81012a6:	f000 fcdb 	bl	8101c60 <CIL_core_setCoreVar>

    coreVar = core_getCoreVar();
 81012aa:	f7ff febf 	bl	810102c <core_getCoreVar>
 81012ae:	6038      	str	r0, [r7, #0]

    stackInit_init( coreVar );
 81012b0:	6838      	ldr	r0, [r7, #0]
 81012b2:	f000 fbcd 	bl	8101a50 <stackInit_init>

    //init MPU 
    //init DMA to buffers
    //Maybe better have here CIL_microInit()

    coreSync_getBarrier( coreVar, OS_INIT_ID );
 81012b6:	2100      	movs	r1, #0
 81012b8:	6838      	ldr	r0, [r7, #0]
 81012ba:	f7ff fef0 	bl	810109e <coreSync_getBarrier>
    
};
 81012be:	bf00      	nop
 81012c0:	3708      	adds	r7, #8
 81012c2:	46bd      	mov	sp, r7
 81012c4:	bd80      	pop	{r7, pc}
	...

081012c8 <permission_tryAccess>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_AccessStateType permission_tryAccess(CosmOS_PermissionsConfigurationType * permission,CosmOS_CoreVariableType * coreVar)
{
 81012c8:	b480      	push	{r7}
 81012ca:	b089      	sub	sp, #36	; 0x24
 81012cc:	af00      	add	r7, sp, #0
 81012ce:	6078      	str	r0, [r7, #4]
 81012d0:	6039      	str	r1, [r7, #0]
 81012d2:	683b      	ldr	r3, [r7, #0]
 81012d4:	60bb      	str	r3, [r7, #8]
    return (core->schedulableInExecution);
 81012d6:	68bb      	ldr	r3, [r7, #8]
 81012d8:	685b      	ldr	r3, [r3, #4]
    CosmOS_AccessStateType accessState;

    CosmOS_SchedulableVariableType * schedulableVar;

    schedulableVar = core_getCoreSchedulableInCurrentContext( coreVar );
 81012da:	61fb      	str	r3, [r7, #28]
 81012dc:	687b      	ldr	r3, [r7, #4]
 81012de:	617b      	str	r3, [r7, #20]
 81012e0:	69fb      	ldr	r3, [r7, #28]
 81012e2:	613b      	str	r3, [r7, #16]
    cosmosAssert( IS_NOT( permission[schedulableVar->cfg->coreId].bitLocksTasks[SchedulableIdToBitLock[schedulableVar->cfg->id]] & \
 81012e4:	693b      	ldr	r3, [r7, #16]
 81012e6:	681b      	ldr	r3, [r3, #0]
 81012e8:	69db      	ldr	r3, [r3, #28]
 81012ea:	00db      	lsls	r3, r3, #3
 81012ec:	697a      	ldr	r2, [r7, #20]
 81012ee:	4413      	add	r3, r2
 81012f0:	681a      	ldr	r2, [r3, #0]
 81012f2:	693b      	ldr	r3, [r7, #16]
 81012f4:	681b      	ldr	r3, [r3, #0]
 81012f6:	691b      	ldr	r3, [r3, #16]
 81012f8:	491f      	ldr	r1, [pc, #124]	; (8101378 <permission_tryAccess+0xb0>)
 81012fa:	5ccb      	ldrb	r3, [r1, r3]
 81012fc:	009b      	lsls	r3, r3, #2
 81012fe:	4413      	add	r3, r2
 8101300:	681a      	ldr	r2, [r3, #0]
 8101302:	693b      	ldr	r3, [r7, #16]
 8101304:	681b      	ldr	r3, [r3, #0]
 8101306:	69db      	ldr	r3, [r3, #28]
 8101308:	00db      	lsls	r3, r3, #3
 810130a:	6979      	ldr	r1, [r7, #20]
 810130c:	440b      	add	r3, r1
 810130e:	6859      	ldr	r1, [r3, #4]
 8101310:	693b      	ldr	r3, [r7, #16]
 8101312:	681b      	ldr	r3, [r3, #0]
 8101314:	691b      	ldr	r3, [r3, #16]
 8101316:	4818      	ldr	r0, [pc, #96]	; (8101378 <permission_tryAccess+0xb0>)
 8101318:	5cc3      	ldrb	r3, [r0, r3]
 810131a:	009b      	lsls	r3, r3, #2
 810131c:	440b      	add	r3, r1
 810131e:	681b      	ldr	r3, [r3, #0]
 8101320:	4013      	ands	r3, r2
 8101322:	2b00      	cmp	r3, #0
 8101324:	bf0c      	ite	eq
 8101326:	2301      	moveq	r3, #1
 8101328:	2300      	movne	r3, #0
 810132a:	b2db      	uxtb	r3, r3
 810132c:	60fb      	str	r3, [r7, #12]
    return ((( permission[schedulableVar->cfg->coreId].bitLocksTasks[SchedulableIdToBitLock[schedulableVar->cfg->id]] >> schedulableVar->cfg->id ) & BITLOCK_MASK ) ? \
 810132e:	693b      	ldr	r3, [r7, #16]
 8101330:	681b      	ldr	r3, [r3, #0]
 8101332:	69db      	ldr	r3, [r3, #28]
 8101334:	00db      	lsls	r3, r3, #3
 8101336:	697a      	ldr	r2, [r7, #20]
 8101338:	4413      	add	r3, r2
 810133a:	681a      	ldr	r2, [r3, #0]
 810133c:	693b      	ldr	r3, [r7, #16]
 810133e:	681b      	ldr	r3, [r3, #0]
 8101340:	691b      	ldr	r3, [r3, #16]
 8101342:	490d      	ldr	r1, [pc, #52]	; (8101378 <permission_tryAccess+0xb0>)
 8101344:	5ccb      	ldrb	r3, [r1, r3]
 8101346:	009b      	lsls	r3, r3, #2
 8101348:	4413      	add	r3, r2
 810134a:	681a      	ldr	r2, [r3, #0]
 810134c:	693b      	ldr	r3, [r7, #16]
 810134e:	681b      	ldr	r3, [r3, #0]
 8101350:	691b      	ldr	r3, [r3, #16]
 8101352:	fa22 f303 	lsr.w	r3, r2, r3
 8101356:	f003 0301 	and.w	r3, r3, #1
            ACCESS_STATE_ENUM__ALLOWED : ACCESS_STATE_ENUM__DENIED );
 810135a:	2b00      	cmp	r3, #0
 810135c:	d001      	beq.n	8101362 <permission_tryAccess+0x9a>
 810135e:	2300      	movs	r3, #0
 8101360:	e001      	b.n	8101366 <permission_tryAccess+0x9e>
 8101362:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
    accessState = permission_trySchedulableAccess( permission, schedulableVar );
 8101366:	61bb      	str	r3, [r7, #24]

    return accessState;
 8101368:	69bb      	ldr	r3, [r7, #24]
}
 810136a:	4618      	mov	r0, r3
 810136c:	3724      	adds	r7, #36	; 0x24
 810136e:	46bd      	mov	sp, r7
 8101370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101374:	4770      	bx	lr
 8101376:	bf00      	nop
 8101378:	38000060 	.word	0x38000060

0810137c <schedulable_setExecutionStateToFinished>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void schedulable_setExecutionStateToFinished(void)
{
 810137c:	b580      	push	{r7, lr}
 810137e:	b086      	sub	sp, #24
 8101380:	af00      	add	r7, sp, #0
    CosmOS_CoreVariableType * coreVar;
    CosmOS_SchedulableVariableType * schedulableVar;


    coreVar = core_getCoreVar();
 8101382:	f7ff fe53 	bl	810102c <core_getCoreVar>
 8101386:	6178      	str	r0, [r7, #20]
 8101388:	697b      	ldr	r3, [r7, #20]
 810138a:	607b      	str	r3, [r7, #4]
 810138c:	687b      	ldr	r3, [r7, #4]
 810138e:	685b      	ldr	r3, [r3, #4]

    schedulableVar = core_getCoreSchedulableInCurrentContext( coreVar );
 8101390:	613b      	str	r3, [r7, #16]
 8101392:	693b      	ldr	r3, [r7, #16]
 8101394:	60fb      	str	r3, [r7, #12]
 8101396:	2302      	movs	r3, #2
 8101398:	72fb      	strb	r3, [r7, #11]
  * 
  * @return CosmOS_SchedulableStateType
********************************************************************************/
__STATIC_FORCEINLINE void schedulable_setState(CosmOS_SchedulableVariableType * schedulable, CosmOS_SchedulableStateType stateParam)
{
    schedulable->state = stateParam;
 810139a:	68fb      	ldr	r3, [r7, #12]
 810139c:	7afa      	ldrb	r2, [r7, #11]
 810139e:	711a      	strb	r2, [r3, #4]

    schedulable_setState( schedulableVar, SCHEDULABLE_INSTANCE_ENUM__EXECUTED );
};
 81013a0:	bf00      	nop
 81013a2:	3718      	adds	r7, #24
 81013a4:	46bd      	mov	sp, r7
 81013a6:	bd80      	pop	{r7, pc}

081013a8 <scheduler_performanceScheduling>:
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void scheduler_performanceScheduling(CosmOS_SchedulerVariableType * schedulerVar, CosmOS_SchedulableVariableType ** schedulableVar,\
StackPointerType * stackPointerRetVal,BitWidthType * timerTicks)
{
 81013a8:	b480      	push	{r7}
 81013aa:	b093      	sub	sp, #76	; 0x4c
 81013ac:	af00      	add	r7, sp, #0
 81013ae:	60f8      	str	r0, [r7, #12]
 81013b0:	60b9      	str	r1, [r7, #8]
 81013b2:	607a      	str	r2, [r7, #4]
 81013b4:	603b      	str	r3, [r7, #0]
 81013b6:	68fb      	ldr	r3, [r7, #12]
 81013b8:	613b      	str	r3, [r7, #16]
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType scheduler_getSchedulerThreadListIterator(CosmOS_SchedulerVariableType * scheduler)
{
    return (scheduler->threadListIterator);
 81013ba:	693b      	ldr	r3, [r7, #16]
 81013bc:	68db      	ldr	r3, [r3, #12]
        threadListElementsNum;

    CosmOS_ThreadVariableType *threadVar;


    threadListIterator = scheduler_getSchedulerThreadListIterator(schedulerVar);
 81013be:	647b      	str	r3, [r7, #68]	; 0x44
 81013c0:	68fb      	ldr	r3, [r7, #12]
 81013c2:	617b      	str	r3, [r7, #20]
    return (scheduler->cfg->threadListElementsNum);
 81013c4:	697b      	ldr	r3, [r7, #20]
 81013c6:	681b      	ldr	r3, [r3, #0]
 81013c8:	695b      	ldr	r3, [r3, #20]
    threadListElementsNum = scheduler_getSchedulerThreadListElementsNum(schedulerVar);
 81013ca:	643b      	str	r3, [r7, #64]	; 0x40

    cosmosAssert(threadListIterator < threadListElementsNum);
 81013cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81013ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81013d0:	429a      	cmp	r2, r3
 81013d2:	bf34      	ite	cc
 81013d4:	2301      	movcc	r3, #1
 81013d6:	2300      	movcs	r3, #0
 81013d8:	b2db      	uxtb	r3, r3
 81013da:	61bb      	str	r3, [r7, #24]
 81013dc:	68fb      	ldr	r3, [r7, #12]
 81013de:	623b      	str	r3, [r7, #32]
 81013e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81013e2:	61fb      	str	r3, [r7, #28]
  * 
  * @return CosmOS_ThreadVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_ThreadVariableType * scheduler_getSchedulerThreadListThreadVar(CosmOS_SchedulerVariableType * scheduler, BitWidthType threadListIterator)
{
    return (CosmOS_ThreadVariableType *)(scheduler->cfg->threadList[threadListIterator].threadVar);
 81013e4:	6a3b      	ldr	r3, [r7, #32]
 81013e6:	681b      	ldr	r3, [r3, #0]
 81013e8:	685a      	ldr	r2, [r3, #4]
 81013ea:	69fb      	ldr	r3, [r7, #28]
 81013ec:	009b      	lsls	r3, r3, #2
 81013ee:	4413      	add	r3, r2
 81013f0:	681b      	ldr	r3, [r3, #0]

    threadVar = scheduler_getSchedulerThreadListThreadVar(schedulerVar, threadListIterator);
 81013f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81013f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81013f6:	627b      	str	r3, [r7, #36]	; 0x24
  * 
  * @return CosmOS_SchedulableVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_SchedulableVariableType * thread_getThreadSchedulable(CosmOS_ThreadVariableType * thread)
{
    return (CosmOS_SchedulableVariableType *)(thread->schedulable);
 81013f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81013fa:	685a      	ldr	r2, [r3, #4]

    *schedulableVar = thread_getThreadSchedulable(threadVar);
 81013fc:	68bb      	ldr	r3, [r7, #8]
 81013fe:	601a      	str	r2, [r3, #0]
    *stackPointerRetVal = schedulable_getStackPointer(*schedulableVar);
 8101400:	68bb      	ldr	r3, [r7, #8]
 8101402:	681b      	ldr	r3, [r3, #0]
 8101404:	62bb      	str	r3, [r7, #40]	; 0x28
    return (schedulable->stackPointer);
 8101406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101408:	689a      	ldr	r2, [r3, #8]
 810140a:	687b      	ldr	r3, [r7, #4]
 810140c:	601a      	str	r2, [r3, #0]

    threadListIterator = ((threadListIterator + 1) % threadListElementsNum);
 810140e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101410:	3301      	adds	r3, #1
 8101412:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8101414:	fbb3 f2f2 	udiv	r2, r3, r2
 8101418:	6c39      	ldr	r1, [r7, #64]	; 0x40
 810141a:	fb01 f202 	mul.w	r2, r1, r2
 810141e:	1a9b      	subs	r3, r3, r2
 8101420:	647b      	str	r3, [r7, #68]	; 0x44
 8101422:	68fb      	ldr	r3, [r7, #12]
 8101424:	633b      	str	r3, [r7, #48]	; 0x30
 8101426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101428:	62fb      	str	r3, [r7, #44]	; 0x2c
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void scheduler_setSchedulerThreadListIterator(CosmOS_SchedulerVariableType * scheduler, BitWidthType threadListIteratorParam)
{
    scheduler->threadListIterator = threadListIteratorParam;
 810142a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810142c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810142e:	60da      	str	r2, [r3, #12]
 8101430:	68fb      	ldr	r3, [r7, #12]
 8101432:	637b      	str	r3, [r7, #52]	; 0x34
    return (scheduler->cfg->preemptTick);
 8101434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101436:	681b      	ldr	r3, [r3, #0]
 8101438:	68db      	ldr	r3, [r3, #12]
    scheduler_setSchedulerThreadListIterator(schedulerVar, threadListIterator);

    preemptTick = scheduler_getSchedulerPreemptTick(schedulerVar);
 810143a:	63bb      	str	r3, [r7, #56]	; 0x38
    *timerTicks = preemptTick;
 810143c:	683b      	ldr	r3, [r7, #0]
 810143e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8101440:	601a      	str	r2, [r3, #0]
}
 8101442:	bf00      	nop
 8101444:	374c      	adds	r7, #76	; 0x4c
 8101446:	46bd      	mov	sp, r7
 8101448:	f85d 7b04 	ldr.w	r7, [sp], #4
 810144c:	4770      	bx	lr

0810144e <scheduler_classicScheduling>:
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void scheduler_classicScheduling(CosmOS_SchedulerVariableType * schedulerVar, CosmOS_SchedulableVariableType ** schedulableVar,\
StackPointerType * stackPointerRetVal,BitWidthType * timerTicks, BitWidthType startTick, BitWidthType currentTick)
{
 810144e:	b580      	push	{r7, lr}
 8101450:	b088      	sub	sp, #32
 8101452:	af00      	add	r7, sp, #0
 8101454:	60f8      	str	r0, [r7, #12]
 8101456:	60b9      	str	r1, [r7, #8]
 8101458:	607a      	str	r2, [r7, #4]
 810145a:	603b      	str	r3, [r7, #0]
 810145c:	68fb      	ldr	r3, [r7, #12]
 810145e:	617b      	str	r3, [r7, #20]
    return (CosmOS_TaskVariableType *)(scheduler->cfg->idleTaskVar);
 8101460:	697b      	ldr	r3, [r7, #20]
 8101462:	681b      	ldr	r3, [r3, #0]
 8101464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    CosmOS_TaskVariableType * taskVar;


    taskVar = scheduler_getSchedulerIdleTaskVar( schedulerVar );
 8101466:	61fb      	str	r3, [r7, #28]
 8101468:	69fb      	ldr	r3, [r7, #28]
 810146a:	61bb      	str	r3, [r7, #24]
  * 
  * @return CosmOS_SchedulableVariableType *
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_SchedulableVariableType * task_getTaskSchedulable(CosmOS_TaskVariableType * task)
{
    return (CosmOS_SchedulableVariableType *)(task->schedulable);
 810146c:	69bb      	ldr	r3, [r7, #24]
 810146e:	685a      	ldr	r2, [r3, #4]

    *schedulableVar = task_getTaskSchedulable( taskVar );
 8101470:	68bb      	ldr	r3, [r7, #8]
 8101472:	601a      	str	r2, [r3, #0]
    *stackPointerRetVal = stackInit_schedulableStackInit( *schedulableVar );
 8101474:	68bb      	ldr	r3, [r7, #8]
 8101476:	681b      	ldr	r3, [r3, #0]
 8101478:	4618      	mov	r0, r3
 810147a:	f000 fac3 	bl	8101a04 <stackInit_schedulableStackInit>
 810147e:	4602      	mov	r2, r0
 8101480:	687b      	ldr	r3, [r7, #4]
 8101482:	601a      	str	r2, [r3, #0]

    if ( startTick < currentTick )
 8101484:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8101486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101488:	429a      	cmp	r2, r3
 810148a:	d207      	bcs.n	810149c <scheduler_classicScheduling+0x4e>
 810148c:	68fb      	ldr	r3, [r7, #12]
 810148e:	613b      	str	r3, [r7, #16]
    return (scheduler->cfg->lastToFirstTaskTicks);
 8101490:	693b      	ldr	r3, [r7, #16]
 8101492:	681b      	ldr	r3, [r3, #0]
 8101494:	699a      	ldr	r2, [r3, #24]
    {
        *timerTicks = scheduler_getSchedulerLastToFirstTaskTicks( schedulerVar );
 8101496:	683b      	ldr	r3, [r7, #0]
 8101498:	601a      	str	r2, [r3, #0]
    }
    else
    {
        *timerTicks = startTick - currentTick;
    }
}
 810149a:	e004      	b.n	81014a6 <scheduler_classicScheduling+0x58>
        *timerTicks = startTick - currentTick;
 810149c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810149e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81014a0:	1ad2      	subs	r2, r2, r3
 81014a2:	683b      	ldr	r3, [r7, #0]
 81014a4:	601a      	str	r2, [r3, #0]
}
 81014a6:	bf00      	nop
 81014a8:	3720      	adds	r7, #32
 81014aa:	46bd      	mov	sp, r7
 81014ac:	bd80      	pop	{r7, pc}

081014ae <scheduler_scheduleNextInstance>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION StackPointerType scheduler_scheduleNextInstance(StackPointerType stackPointer)
{
 81014ae:	b580      	push	{r7, lr}
 81014b0:	b0b4      	sub	sp, #208	; 0xd0
 81014b2:	af00      	add	r7, sp, #0
 81014b4:	6078      	str	r0, [r7, #4]
    CosmOS_SchedulerVariableType * schedulerVar;
    CosmOS_SchedulableVariableType * schedulableVar;
    CosmOS_SchedulableVariableType * priorSchedulableVar;


    coreVar = core_getCoreVar();
 81014b6:	f7ff fdb9 	bl	810102c <core_getCoreVar>
 81014ba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 81014be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 81014c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    return (core->schedulerVar);
 81014c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 81014ca:	691b      	ldr	r3, [r3, #16]

    schedulerVar = core_getCoreSchedulerVar( coreVar );
 81014cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 81014d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 81014d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    return (core->schedulableInExecution);
 81014d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 81014dc:	685b      	ldr	r3, [r3, #4]
    priorSchedulableVar = core_getCoreSchedulableInCurrentContext( coreVar );
 81014de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 81014e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 81014e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    return (scheduler->cfg->hyperTick);
 81014ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 81014ee:	681b      	ldr	r3, [r3, #0]
 81014f0:	689b      	ldr	r3, [r3, #8]

    hyperTick = scheduler_getSchedulerHyperTick( schedulerVar );
 81014f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 81014f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 81014fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    return (scheduler->schedulerState);
 81014fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8101502:	7c1b      	ldrb	r3, [r3, #16]
    schedulerState = scheduler_getSchedulerState( schedulerVar );
 8101504:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 8101508:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 810150c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    return (scheduler->currentTick);
 8101510:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8101514:	685b      	ldr	r3, [r3, #4]
    currentTick = scheduler_getSchedulerCurrentTick( schedulerVar );
 8101516:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 810151a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 810151e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    return (scheduler->scheduleTableIterator);
 8101522:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8101526:	689b      	ldr	r3, [r3, #8]
    scheduleTableIterator = scheduler_getSchedulerScheduleTableIterator( schedulerVar );
 8101528:	617b      	str	r3, [r7, #20]
 810152a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 810152e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    return (scheduler->cfg->scheduleTableElementsNum);
 8101532:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8101536:	681b      	ldr	r3, [r3, #0]
 8101538:	691b      	ldr	r3, [r3, #16]
    scheduleTableElementsNum = scheduler_getSchedulerScheduleTableElementsNum( schedulerVar );
 810153a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

    if ( scheduleTableElementsNum )
 810153e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8101542:	2b00      	cmp	r3, #0
 8101544:	d01b      	beq.n	810157e <scheduler_scheduleNextInstance+0xd0>
    {
        cosmosAssert( scheduleTableIterator < scheduleTableElementsNum );
 8101546:	697b      	ldr	r3, [r7, #20]
 8101548:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 810154c:	429a      	cmp	r2, r3
 810154e:	bf8c      	ite	hi
 8101550:	2301      	movhi	r3, #1
 8101552:	2300      	movls	r3, #0
 8101554:	b2db      	uxtb	r3, r3
 8101556:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

        startTick = scheduler_getSchedulerScheduleTableStartTick( schedulerVar, scheduleTableIterator );
 810155a:	697b      	ldr	r3, [r7, #20]
 810155c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8101560:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8101564:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    return (scheduler->cfg->scheduleTable[scheduleTableIterator].startTick);
 8101568:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 810156c:	681b      	ldr	r3, [r3, #0]
 810156e:	681a      	ldr	r2, [r3, #0]
 8101570:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8101574:	00db      	lsls	r3, r3, #3
 8101576:	4413      	add	r3, r2
 8101578:	681b      	ldr	r3, [r3, #0]
 810157a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    }

    //this should be moved to the sysTick interrupt with higher priority to have faster response - without else, that should stay here
    if ( schedulerState IS_EQUAL_TO SCHEDULER_STATE_ENUM__TASK_EXECUTED_IN_WCET_CHECK )
 810157e:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8101582:	2b01      	cmp	r3, #1
 8101584:	d107      	bne.n	8101596 <scheduler_scheduleNextInstance+0xe8>
 8101586:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 810158a:	67fb      	str	r3, [r7, #124]	; 0x7c
    return (schedulable->state);
 810158c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 810158e:	791b      	ldrb	r3, [r3, #4]
    {
        CosmOS_SchedulableStateType schedulableState;

        schedulableState = schedulable_getState( priorSchedulableVar );
 8101590:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8101594:	e007      	b.n	81015a6 <scheduler_scheduleNextInstance+0xf8>
 8101596:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 810159a:	67bb      	str	r3, [r7, #120]	; 0x78
 810159c:	687b      	ldr	r3, [r7, #4]
 810159e:	677b      	str	r3, [r7, #116]	; 0x74
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void schedulable_setStackPointer(CosmOS_SchedulableVariableType * schedulable, StackPointerType stackPointerParam)
{
    schedulable->stackPointer = stackPointerParam;
 81015a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81015a2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 81015a4:	609a      	str	r2, [r3, #8]
    {
        /* SCHEDULER_PERFORMANCE_SCHEDULING IS_EQUAL_TO ON */
        switchScheduler_setStackPointer( priorSchedulableVar, stackPointer );
    }

    if ( scheduleTableElementsNum AND startTick IS_EQUAL_TO currentTick )
 81015a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 81015aa:	2b00      	cmp	r3, #0
 81015ac:	d05d      	beq.n	810166a <scheduler_scheduleNextInstance+0x1bc>
 81015ae:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 81015b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 81015b6:	429a      	cmp	r2, r3
 81015b8:	d157      	bne.n	810166a <scheduler_scheduleNextInstance+0x1bc>
 81015ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 81015be:	673b      	str	r3, [r7, #112]	; 0x70
 81015c0:	f107 030c 	add.w	r3, r7, #12
 81015c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 81015c6:	f107 0310 	add.w	r3, r7, #16
 81015ca:	66bb      	str	r3, [r7, #104]	; 0x68
 81015cc:	f107 0318 	add.w	r3, r7, #24
 81015d0:	667b      	str	r3, [r7, #100]	; 0x64
 81015d2:	f107 0314 	add.w	r3, r7, #20
 81015d6:	663b      	str	r3, [r7, #96]	; 0x60
 81015d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 81015dc:	65fb      	str	r3, [r7, #92]	; 0x5c
    taskVar = scheduler_getSchedulerScheduleTableTaskVar( schedulerVar, *scheduleTableIterator );
 81015de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 81015e0:	681b      	ldr	r3, [r3, #0]
 81015e2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 81015e4:	65ba      	str	r2, [r7, #88]	; 0x58
 81015e6:	657b      	str	r3, [r7, #84]	; 0x54
    return (CosmOS_TaskVariableType *)(scheduler->cfg->scheduleTable[scheduleTableIterator].taskVar);
 81015e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 81015ea:	681b      	ldr	r3, [r3, #0]
 81015ec:	681a      	ldr	r2, [r3, #0]
 81015ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81015f0:	00db      	lsls	r3, r3, #3
 81015f2:	4413      	add	r3, r2
 81015f4:	685b      	ldr	r3, [r3, #4]
 81015f6:	653b      	str	r3, [r7, #80]	; 0x50
 81015f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81015fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 81015fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81015fe:	685a      	ldr	r2, [r3, #4]
    *schedulableVar = task_getTaskSchedulable( taskVar );
 8101600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8101602:	601a      	str	r2, [r3, #0]
    *stackPointerRetVal = stackInit_schedulableStackInit( *schedulableVar );
 8101604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8101606:	681b      	ldr	r3, [r3, #0]
 8101608:	4618      	mov	r0, r3
 810160a:	f000 f9fb 	bl	8101a04 <stackInit_schedulableStackInit>
 810160e:	4602      	mov	r2, r0
 8101610:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8101612:	601a      	str	r2, [r3, #0]
    schedulable_setState( *schedulableVar, SCHEDULABLE_INSTANCE_ENUM__RUNNING );
 8101614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8101616:	681b      	ldr	r3, [r3, #0]
 8101618:	64bb      	str	r3, [r7, #72]	; 0x48
 810161a:	2301      	movs	r3, #1
 810161c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    schedulable->state = stateParam;
 8101620:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101622:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8101626:	711a      	strb	r2, [r3, #4]
    *scheduleTableIterator = ( ( (*scheduleTableIterator) + 1 ) % scheduleTableElementsNum );
 8101628:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 810162a:	681b      	ldr	r3, [r3, #0]
 810162c:	3301      	adds	r3, #1
 810162e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8101630:	fbb3 f2f2 	udiv	r2, r3, r2
 8101634:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8101636:	fb01 f202 	mul.w	r2, r1, r2
 810163a:	1a9a      	subs	r2, r3, r2
 810163c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 810163e:	601a      	str	r2, [r3, #0]
    scheduler_setSchedulerScheduleTableIterator( schedulerVar, *scheduleTableIterator );
 8101640:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8101642:	681b      	ldr	r3, [r3, #0]
 8101644:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8101646:	643a      	str	r2, [r7, #64]	; 0x40
 8101648:	63fb      	str	r3, [r7, #60]	; 0x3c
    scheduler->scheduleTableIterator = scheduleTableIteratorParam;
 810164a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810164c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 810164e:	609a      	str	r2, [r3, #8]
 8101650:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8101652:	63bb      	str	r3, [r7, #56]	; 0x38
    return (task->cfg->wcet);
 8101654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8101656:	681b      	ldr	r3, [r3, #0]
 8101658:	681b      	ldr	r3, [r3, #0]
    wcet = task_getTaskWcet( taskVar );
 810165a:	637b      	str	r3, [r7, #52]	; 0x34
    *timerTicks = wcet;
 810165c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810165e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8101660:	601a      	str	r2, [r3, #0]
    {   
        scheduler_classicSchedulingCore(schedulerVar,&schedulableVar,&stackPointerRetVal,&timerTicks, &scheduleTableIterator, scheduleTableElementsNum);

        schedulerState = SCHEDULER_STATE_ENUM__TASK_EXECUTED_IN_WCET_CHECK;
 8101662:	2301      	movs	r3, #1
 8101664:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 8101668:	e00c      	b.n	8101684 <scheduler_scheduleNextInstance+0x1d6>
    }
    else
    {
        /* SCHEDULER_PERFORMANCE_SCHEDULING IS_EQUAL_TO ON */
        switchScheduler_performanceScheduling(schedulerVar,&schedulableVar,&stackPointerRetVal,&timerTicks);
 810166a:	f107 0318 	add.w	r3, r7, #24
 810166e:	f107 0210 	add.w	r2, r7, #16
 8101672:	f107 010c 	add.w	r1, r7, #12
 8101676:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 810167a:	f7ff fe95 	bl	81013a8 <scheduler_performanceScheduling>
        /* SCHEDULER_PERFORMANCE_SCHEDULING IS_EQUAL_TO OFF */
        switchScheduler_classicScheduling(schedulerVar,&schedulableVar,&stackPointerRetVal,&timerTicks,startTick,currentTick);

        schedulerState = SCHEDULER_STATE_ENUM__WAITING_FOR_START_TIME;
 810167e:	2302      	movs	r3, #2
 8101680:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
    }

    schedulable_setStackPointer( schedulableVar, stackPointerRetVal );
 8101684:	68fa      	ldr	r2, [r7, #12]
 8101686:	693b      	ldr	r3, [r7, #16]
 8101688:	623a      	str	r2, [r7, #32]
 810168a:	61fb      	str	r3, [r7, #28]
    schedulable->stackPointer = stackPointerParam;
 810168c:	6a3b      	ldr	r3, [r7, #32]
 810168e:	69fa      	ldr	r2, [r7, #28]
 8101690:	609a      	str	r2, [r3, #8]
    core_setSchedulableIntoCurrentContext( coreVar, schedulableVar );
 8101692:	68fb      	ldr	r3, [r7, #12]
 8101694:	4619      	mov	r1, r3
 8101696:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 810169a:	f7ff fcd4 	bl	8101046 <core_setSchedulableIntoCurrentContext>
 810169e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 81016a2:	62bb      	str	r3, [r7, #40]	; 0x28
 81016a4:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 81016a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void scheduler_setSchedulerState(CosmOS_SchedulerVariableType * scheduler, CosmOS_SchedulerStateType schedulerStateParam)
{
    scheduler->schedulerState = schedulerStateParam;
 81016ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81016ae:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 81016b2:	741a      	strb	r2, [r3, #16]

    scheduler_setSchedulerState( schedulerVar, schedulerState );
    schedulersSyncState = switchSchedulerSync_sync( schedulerVar, coreVar, currentTick, hyperTick );
 81016b4:	2300      	movs	r3, #0
 81016b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

    currentTick = ( ( currentTick + timerTicks ) % hyperTick ); 
 81016ba:	69ba      	ldr	r2, [r7, #24]
 81016bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 81016c0:	4413      	add	r3, r2
 81016c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 81016c6:	fbb3 f2f2 	udiv	r2, r3, r2
 81016ca:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 81016ce:	fb01 f202 	mul.w	r2, r1, r2
 81016d2:	1a9b      	subs	r3, r3, r2
 81016d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 81016d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 81016dc:	633b      	str	r3, [r7, #48]	; 0x30
 81016de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 81016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    scheduler->currentTick = currentTickParam;
 81016e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81016e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81016e8:	605a      	str	r2, [r3, #4]
    scheduler_setSchedulerCurrentTick( schedulerVar, currentTick );

    switchMemoryProtection_setMemoryProtection( coreVar, schedulableVar );
 81016ea:	68fb      	ldr	r3, [r7, #12]
 81016ec:	4619      	mov	r1, r3
 81016ee:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 81016f2:	f7ff fd71 	bl	81011d8 <memoryProtection_setMemoryProtection>

    CIL_sysTimer_setTicks( timerTicks, schedulersSyncState );
 81016f6:	69bb      	ldr	r3, [r7, #24]
 81016f8:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 81016fc:	4618      	mov	r0, r3
 81016fe:	f000 fd4d 	bl	810219c <CIL_sysTimer_setTicks>

    return stackPointerRetVal;
 8101702:	693b      	ldr	r3, [r7, #16]
};
 8101704:	4618      	mov	r0, r3
 8101706:	37d0      	adds	r7, #208	; 0xd0
 8101708:	46bd      	mov	sp, r7
 810170a:	bd80      	pop	{r7, pc}

0810170c <scheduler_start>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void scheduler_start(void)
{
 810170c:	b580      	push	{r7, lr}
 810170e:	b0aa      	sub	sp, #168	; 0xa8
 8101710:	af00      	add	r7, sp, #0
    CosmOS_CoreVariableType * coreVar;
    CosmOS_SchedulerVariableType * schedulerVar;
    CosmOS_SchedulableVariableType * schedulableVar;


    coreVar = core_getCoreVar();
 8101712:	f7ff fc8b 	bl	810102c <core_getCoreVar>
 8101716:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
 810171a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 810171e:	677b      	str	r3, [r7, #116]	; 0x74
    return (core->schedulerVar);
 8101720:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8101722:	691b      	ldr	r3, [r3, #16]

    schedulerVar = core_getCoreSchedulerVar( coreVar );
 8101724:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8101728:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 810172c:	67bb      	str	r3, [r7, #120]	; 0x78
    return (scheduler->cfg->hyperTick);
 810172e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8101730:	681b      	ldr	r3, [r3, #0]
 8101732:	689b      	ldr	r3, [r3, #8]

    hyperTick = scheduler_getSchedulerHyperTick( schedulerVar );
 8101734:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8101738:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 810173c:	67fb      	str	r3, [r7, #124]	; 0x7c
    return (scheduler->currentTick);
 810173e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8101740:	685b      	ldr	r3, [r3, #4]
    currentTick = scheduler_getSchedulerCurrentTick( schedulerVar );
 8101742:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8101746:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 810174a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    return (scheduler->scheduleTableIterator);
 810174e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8101752:	689b      	ldr	r3, [r3, #8]
    scheduleTableIterator = scheduler_getSchedulerScheduleTableIterator( schedulerVar );
 8101754:	607b      	str	r3, [r7, #4]
 8101756:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 810175a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    return (scheduler->cfg->scheduleTableElementsNum);
 810175e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8101762:	681b      	ldr	r3, [r3, #0]
 8101764:	691b      	ldr	r3, [r3, #16]
    scheduleTableElementsNum = scheduler_getSchedulerScheduleTableElementsNum( schedulerVar );
 8101766:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    if ( scheduleTableElementsNum )
 810176a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 810176e:	2b00      	cmp	r3, #0
 8101770:	d016      	beq.n	81017a0 <scheduler_start+0x94>
    {
        cosmosAssert( scheduleTableIterator < scheduleTableElementsNum );
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8101778:	429a      	cmp	r2, r3
 810177a:	bf8c      	ite	hi
 810177c:	2301      	movhi	r3, #1
 810177e:	2300      	movls	r3, #0
 8101780:	b2db      	uxtb	r3, r3
 8101782:	66bb      	str	r3, [r7, #104]	; 0x68

        startTick = scheduler_getSchedulerScheduleTableStartTick( schedulerVar, scheduleTableIterator );
 8101784:	687b      	ldr	r3, [r7, #4]
 8101786:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 810178a:	673a      	str	r2, [r7, #112]	; 0x70
 810178c:	66fb      	str	r3, [r7, #108]	; 0x6c
    return (scheduler->cfg->scheduleTable[scheduleTableIterator].startTick);
 810178e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8101790:	681b      	ldr	r3, [r3, #0]
 8101792:	681a      	ldr	r2, [r3, #0]
 8101794:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8101796:	00db      	lsls	r3, r3, #3
 8101798:	4413      	add	r3, r2
 810179a:	681b      	ldr	r3, [r3, #0]
 810179c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    }

    if ( scheduleTableElementsNum AND (startTick IS_EQUAL_TO currentTick) )
 81017a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 81017a4:	2b00      	cmp	r3, #0
 81017a6:	d05b      	beq.n	8101860 <scheduler_start+0x154>
 81017a8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 81017ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 81017b0:	429a      	cmp	r2, r3
 81017b2:	d155      	bne.n	8101860 <scheduler_start+0x154>
 81017b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 81017b8:	667b      	str	r3, [r7, #100]	; 0x64
 81017ba:	463b      	mov	r3, r7
 81017bc:	663b      	str	r3, [r7, #96]	; 0x60
 81017be:	f107 0308 	add.w	r3, r7, #8
 81017c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 81017c4:	f107 030c 	add.w	r3, r7, #12
 81017c8:	65bb      	str	r3, [r7, #88]	; 0x58
 81017ca:	1d3b      	adds	r3, r7, #4
 81017cc:	657b      	str	r3, [r7, #84]	; 0x54
 81017ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 81017d2:	653b      	str	r3, [r7, #80]	; 0x50
    taskVar = scheduler_getSchedulerScheduleTableTaskVar( schedulerVar, *scheduleTableIterator );
 81017d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81017d6:	681b      	ldr	r3, [r3, #0]
 81017d8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 81017da:	64fa      	str	r2, [r7, #76]	; 0x4c
 81017dc:	64bb      	str	r3, [r7, #72]	; 0x48
    return (CosmOS_TaskVariableType *)(scheduler->cfg->scheduleTable[scheduleTableIterator].taskVar);
 81017de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81017e0:	681b      	ldr	r3, [r3, #0]
 81017e2:	681a      	ldr	r2, [r3, #0]
 81017e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81017e6:	00db      	lsls	r3, r3, #3
 81017e8:	4413      	add	r3, r2
 81017ea:	685b      	ldr	r3, [r3, #4]
 81017ec:	647b      	str	r3, [r7, #68]	; 0x44
 81017ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81017f0:	643b      	str	r3, [r7, #64]	; 0x40
    return (CosmOS_SchedulableVariableType *)(task->schedulable);
 81017f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81017f4:	685a      	ldr	r2, [r3, #4]
    *schedulableVar = task_getTaskSchedulable( taskVar );
 81017f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 81017f8:	601a      	str	r2, [r3, #0]
    *stackPointerRetVal = stackInit_schedulableStackInit( *schedulableVar );
 81017fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 81017fc:	681b      	ldr	r3, [r3, #0]
 81017fe:	4618      	mov	r0, r3
 8101800:	f000 f900 	bl	8101a04 <stackInit_schedulableStackInit>
 8101804:	4602      	mov	r2, r0
 8101806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8101808:	601a      	str	r2, [r3, #0]
    schedulable_setState( *schedulableVar, SCHEDULABLE_INSTANCE_ENUM__RUNNING );
 810180a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 810180c:	681b      	ldr	r3, [r3, #0]
 810180e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8101810:	2301      	movs	r3, #1
 8101812:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    schedulable->state = stateParam;
 8101816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8101818:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 810181c:	711a      	strb	r2, [r3, #4]
    *scheduleTableIterator = ( ( (*scheduleTableIterator) + 1 ) % scheduleTableElementsNum );
 810181e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101820:	681b      	ldr	r3, [r3, #0]
 8101822:	3301      	adds	r3, #1
 8101824:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8101826:	fbb3 f2f2 	udiv	r2, r3, r2
 810182a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 810182c:	fb01 f202 	mul.w	r2, r1, r2
 8101830:	1a9a      	subs	r2, r3, r2
 8101832:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101834:	601a      	str	r2, [r3, #0]
    scheduler_setSchedulerScheduleTableIterator( schedulerVar, *scheduleTableIterator );
 8101836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101838:	681b      	ldr	r3, [r3, #0]
 810183a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 810183c:	637a      	str	r2, [r7, #52]	; 0x34
 810183e:	633b      	str	r3, [r7, #48]	; 0x30
    scheduler->scheduleTableIterator = scheduleTableIteratorParam;
 8101840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101842:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8101844:	609a      	str	r2, [r3, #8]
 8101846:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101848:	62fb      	str	r3, [r7, #44]	; 0x2c
    return (task->cfg->wcet);
 810184a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810184c:	681b      	ldr	r3, [r3, #0]
 810184e:	681b      	ldr	r3, [r3, #0]
    wcet = task_getTaskWcet( taskVar );
 8101850:	62bb      	str	r3, [r7, #40]	; 0x28
    *timerTicks = wcet;
 8101852:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8101854:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8101856:	601a      	str	r2, [r3, #0]
    {   
        scheduler_classicSchedulingCore(schedulerVar,&schedulableVar,&stackPointerRetVal,&timerTicks, &scheduleTableIterator, scheduleTableElementsNum);

        schedulerState = SCHEDULER_STATE_ENUM__TASK_EXECUTED_IN_WCET_CHECK;
 8101858:	2301      	movs	r3, #1
 810185a:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
 810185e:	e00b      	b.n	8101878 <scheduler_start+0x16c>
    }
    else
    {
        /* SCHEDULER_PERFORMANCE_SCHEDULING IS_EQUAL_TO ON */
        switchScheduler_performanceScheduling(schedulerVar,&schedulableVar,&stackPointerRetVal,&timerTicks);
 8101860:	f107 030c 	add.w	r3, r7, #12
 8101864:	f107 0208 	add.w	r2, r7, #8
 8101868:	4639      	mov	r1, r7
 810186a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 810186e:	f7ff fd9b 	bl	81013a8 <scheduler_performanceScheduling>
        /* SCHEDULER_PERFORMANCE_SCHEDULING IS_EQUAL_TO OFF */
        switchScheduler_classicScheduling(schedulerVar,&schedulableVar,&stackPointerRetVal,&timerTicks,startTick,currentTick);

        schedulerState = SCHEDULER_STATE_ENUM__WAITING_FOR_START_TIME;
 8101872:	2302      	movs	r3, #2
 8101874:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
    }

    schedulable_setStackPointer( schedulableVar, stackPointerRetVal );
 8101878:	683a      	ldr	r2, [r7, #0]
 810187a:	68bb      	ldr	r3, [r7, #8]
 810187c:	617a      	str	r2, [r7, #20]
 810187e:	613b      	str	r3, [r7, #16]
    schedulable->stackPointer = stackPointerParam;
 8101880:	697b      	ldr	r3, [r7, #20]
 8101882:	693a      	ldr	r2, [r7, #16]
 8101884:	609a      	str	r2, [r3, #8]
    core_setSchedulableIntoCurrentContext( coreVar, schedulableVar );
 8101886:	683b      	ldr	r3, [r7, #0]
 8101888:	4619      	mov	r1, r3
 810188a:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 810188e:	f7ff fbda 	bl	8101046 <core_setSchedulableIntoCurrentContext>
 8101892:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8101896:	61fb      	str	r3, [r7, #28]
 8101898:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 810189c:	76fb      	strb	r3, [r7, #27]
    scheduler->schedulerState = schedulerStateParam;
 810189e:	69fb      	ldr	r3, [r7, #28]
 81018a0:	7efa      	ldrb	r2, [r7, #27]
 81018a2:	741a      	strb	r2, [r3, #16]

    scheduler_setSchedulerState( schedulerVar, schedulerState );
    schedulersSyncState = switchSchedulerSync_sync( schedulerVar, coreVar, currentTick, hyperTick );
 81018a4:	2300      	movs	r3, #0
 81018a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

    currentTick = ( currentTick + timerTicks ) % hyperTick;
 81018aa:	68fa      	ldr	r2, [r7, #12]
 81018ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 81018b0:	4413      	add	r3, r2
 81018b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 81018b6:	fbb3 f2f2 	udiv	r2, r3, r2
 81018ba:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 81018be:	fb01 f202 	mul.w	r2, r1, r2
 81018c2:	1a9b      	subs	r3, r3, r2
 81018c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 81018c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 81018cc:	627b      	str	r3, [r7, #36]	; 0x24
 81018ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 81018d2:	623b      	str	r3, [r7, #32]
    scheduler->currentTick = currentTickParam;
 81018d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81018d6:	6a3a      	ldr	r2, [r7, #32]
 81018d8:	605a      	str	r2, [r3, #4]
    scheduler_setSchedulerCurrentTick( schedulerVar, currentTick );

    switchMemoryProtection_setMemoryProtection( coreVar , schedulableVar );
 81018da:	683b      	ldr	r3, [r7, #0]
 81018dc:	4619      	mov	r1, r3
 81018de:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 81018e2:	f7ff fc79 	bl	81011d8 <memoryProtection_setMemoryProtection>

    CIL_sysTimer_setTicks( timerTicks, schedulersSyncState );
 81018e6:	68fb      	ldr	r3, [r7, #12]
 81018e8:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 81018ec:	4618      	mov	r0, r3
 81018ee:	f000 fc55 	bl	810219c <CIL_sysTimer_setTicks>

    CIL_stack_setStackPointer( stackPointerRetVal );
 81018f2:	68bb      	ldr	r3, [r7, #8]
 81018f4:	4618      	mov	r0, r3
 81018f6:	f000 fbd4 	bl	81020a2 <CIL_stack_setStackPointer>
};
 81018fa:	bf00      	nop
 81018fc:	37a8      	adds	r7, #168	; 0xa8
 81018fe:	46bd      	mov	sp, r7
 8101900:	bd80      	pop	{r7, pc}

08101902 <schedulerSync_sync>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION CosmOS_SchedulerSyncStateType schedulerSync_sync(CosmOS_SchedulerVariableType * schedulerVar, CosmOS_CoreVariableType * coreVar, BitWidthType currentTick, BitWidthType hyperTick)
{
 8101902:	b580      	push	{r7, lr}
 8101904:	b096      	sub	sp, #88	; 0x58
 8101906:	af00      	add	r7, sp, #0
 8101908:	60f8      	str	r0, [r7, #12]
 810190a:	60b9      	str	r1, [r7, #8]
 810190c:	607a      	str	r2, [r7, #4]
 810190e:	603b      	str	r3, [r7, #0]
    
    CosmOS_BooleanType syncInitState;

    CosmOS_SchedulerSyncStateType schedulerState = SCHEDULER_SYNC_STATE_ENUM__NOT_IN_SYNC;
 8101910:	2300      	movs	r3, #0
 8101912:	657b      	str	r3, [r7, #84]	; 0x54
 8101914:	68fb      	ldr	r3, [r7, #12]
 8101916:	63bb      	str	r3, [r7, #56]	; 0x38
    return (scheduler->syncInitState);
 8101918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810191a:	7e1b      	ldrb	r3, [r3, #24]


    syncInitState = scheduler_getSchedulerSyncInitState( schedulerVar );
 810191c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

    if ( __COSMOS_UNLIKELY( syncInitState IS_EQUAL_TO False ) )
 8101920:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8101924:	2b00      	cmp	r3, #0
 8101926:	bf0c      	ite	eq
 8101928:	2301      	moveq	r3, #1
 810192a:	2300      	movne	r3, #0
 810192c:	b2db      	uxtb	r3, r3
 810192e:	2b00      	cmp	r3, #0
 8101930:	d02e      	beq.n	8101990 <schedulerSync_sync+0x8e>
 8101932:	68fb      	ldr	r3, [r7, #12]
 8101934:	637b      	str	r3, [r7, #52]	; 0x34
    return (scheduler->cfg->firstSyncTaskStartTick);
 8101936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101938:	681b      	ldr	r3, [r3, #0]
 810193a:	6a1b      	ldr	r3, [r3, #32]
    {
        BitWidthType firstSyncTaskStartTick;


        firstSyncTaskStartTick = scheduler_getSchedulerFirstSyncTaskStartTick( schedulerVar );
 810193c:	647b      	str	r3, [r7, #68]	; 0x44

        if ( firstSyncTaskStartTick IS_EQUAL_TO currentTick )
 810193e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8101940:	687b      	ldr	r3, [r7, #4]
 8101942:	429a      	cmp	r2, r3
 8101944:	d14d      	bne.n	81019e2 <schedulerSync_sync+0xe0>
 8101946:	68fb      	ldr	r3, [r7, #12]
 8101948:	623b      	str	r3, [r7, #32]
    return (scheduler->cfg->syncTicks);
 810194a:	6a3b      	ldr	r3, [r7, #32]
 810194c:	681b      	ldr	r3, [r3, #0]
 810194e:	69db      	ldr	r3, [r3, #28]
        {
            BitWidthType  syncTicks,
                          nextTick;


            syncTicks = scheduler_getSchedulerSyncTicks( schedulerVar );
 8101950:	643b      	str	r3, [r7, #64]	; 0x40

            nextTick = ( currentTick + syncTicks ) % hyperTick;
 8101952:	687a      	ldr	r2, [r7, #4]
 8101954:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8101956:	4413      	add	r3, r2
 8101958:	683a      	ldr	r2, [r7, #0]
 810195a:	fbb3 f2f2 	udiv	r2, r3, r2
 810195e:	6839      	ldr	r1, [r7, #0]
 8101960:	fb01 f202 	mul.w	r2, r1, r2
 8101964:	1a9b      	subs	r3, r3, r2
 8101966:	63fb      	str	r3, [r7, #60]	; 0x3c
 8101968:	68fb      	ldr	r3, [r7, #12]
 810196a:	62bb      	str	r3, [r7, #40]	; 0x28
 810196c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810196e:	627b      	str	r3, [r7, #36]	; 0x24
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void scheduler_setSchedulerNextSyncTick(CosmOS_SchedulerVariableType * scheduler, BitWidthType paramNextSyncTick)
{
    scheduler->nextSyncTick = paramNextSyncTick;
 8101970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8101974:	615a      	str	r2, [r3, #20]
 8101976:	68fb      	ldr	r3, [r7, #12]
 8101978:	633b      	str	r3, [r7, #48]	; 0x30
 810197a:	2301      	movs	r3, #1
 810197c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void scheduler_setSchedulerSyncInitState(CosmOS_SchedulerVariableType * scheduler, CosmOS_BooleanType paramSyncInitState)
{
    scheduler->syncInitState = paramSyncInitState;
 8101980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101982:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8101986:	761a      	strb	r2, [r3, #24]
            scheduler_setSchedulerNextSyncTick( schedulerVar, nextTick );

            scheduler_setSchedulerSyncInitState( schedulerVar, True );

            schedulerState = SCHEDULER_SYNC_STATE_ENUM__IN_SYNC;
 8101988:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 810198c:	657b      	str	r3, [r7, #84]	; 0x54
 810198e:	e028      	b.n	81019e2 <schedulerSync_sync+0xe0>
 8101990:	68fb      	ldr	r3, [r7, #12]
 8101992:	61fb      	str	r3, [r7, #28]
    return (scheduler->nextSyncTick);
 8101994:	69fb      	ldr	r3, [r7, #28]
 8101996:	695b      	ldr	r3, [r3, #20]
    else
    {
        BitWidthType nextTick;


        nextTick = scheduler_getSchedulerNextSyncTick( schedulerVar );
 8101998:	64fb      	str	r3, [r7, #76]	; 0x4c

        if ( __COSMOS_UNLIKELY( nextTick IS_EQUAL_TO currentTick ) )
 810199a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 810199c:	687b      	ldr	r3, [r7, #4]
 810199e:	429a      	cmp	r2, r3
 81019a0:	bf0c      	ite	eq
 81019a2:	2301      	moveq	r3, #1
 81019a4:	2300      	movne	r3, #0
 81019a6:	b2db      	uxtb	r3, r3
 81019a8:	2b00      	cmp	r3, #0
 81019aa:	d01a      	beq.n	81019e2 <schedulerSync_sync+0xe0>
 81019ac:	68fb      	ldr	r3, [r7, #12]
 81019ae:	613b      	str	r3, [r7, #16]
    return (scheduler->cfg->syncTicks);
 81019b0:	693b      	ldr	r3, [r7, #16]
 81019b2:	681b      	ldr	r3, [r3, #0]
 81019b4:	69db      	ldr	r3, [r3, #28]
        {
            BitWidthType  syncTicks;


            syncTicks = scheduler_getSchedulerSyncTicks( schedulerVar );
 81019b6:	64bb      	str	r3, [r7, #72]	; 0x48

            nextTick = ( currentTick + syncTicks ) % hyperTick;
 81019b8:	687a      	ldr	r2, [r7, #4]
 81019ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81019bc:	4413      	add	r3, r2
 81019be:	683a      	ldr	r2, [r7, #0]
 81019c0:	fbb3 f2f2 	udiv	r2, r3, r2
 81019c4:	6839      	ldr	r1, [r7, #0]
 81019c6:	fb01 f202 	mul.w	r2, r1, r2
 81019ca:	1a9b      	subs	r3, r3, r2
 81019cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 81019ce:	68fb      	ldr	r3, [r7, #12]
 81019d0:	61bb      	str	r3, [r7, #24]
 81019d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81019d4:	617b      	str	r3, [r7, #20]
    scheduler->nextSyncTick = paramNextSyncTick;
 81019d6:	69bb      	ldr	r3, [r7, #24]
 81019d8:	697a      	ldr	r2, [r7, #20]
 81019da:	615a      	str	r2, [r3, #20]
            scheduler_setSchedulerNextSyncTick( schedulerVar, nextTick );

            schedulerState = SCHEDULER_SYNC_STATE_ENUM__IN_SYNC;
 81019dc:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 81019e0:	657b      	str	r3, [r7, #84]	; 0x54
        }
    }

    if ( schedulerState IS_EQUAL_TO SCHEDULER_SYNC_STATE_ENUM__IN_SYNC )
 81019e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81019e4:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 81019e8:	d107      	bne.n	81019fa <schedulerSync_sync+0xf8>
    {
        coreSync_getBarrier( coreVar, SCHEDULERS_SYNC_ID );
 81019ea:	2103      	movs	r1, #3
 81019ec:	68b8      	ldr	r0, [r7, #8]
 81019ee:	f7ff fb56 	bl	810109e <coreSync_getBarrier>
        coreSync_reactivateBarrier( coreVar, SCHEDULERS_SYNC_ID );
 81019f2:	2103      	movs	r1, #3
 81019f4:	68b8      	ldr	r0, [r7, #8]
 81019f6:	f7ff fbb8 	bl	810116a <coreSync_reactivateBarrier>
    }

    return schedulerState;
 81019fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
};
 81019fc:	4618      	mov	r0, r3
 81019fe:	3758      	adds	r7, #88	; 0x58
 8101a00:	46bd      	mov	sp, r7
 8101a02:	bd80      	pop	{r7, pc}

08101a04 <stackInit_schedulableStackInit>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION StackPointerType stackInit_schedulableStackInit(CosmOS_SchedulableVariableType  * schedulable)
{
 8101a04:	b580      	push	{r7, lr}
 8101a06:	b08c      	sub	sp, #48	; 0x30
 8101a08:	af00      	add	r7, sp, #0
 8101a0a:	6078      	str	r0, [r7, #4]
 8101a0c:	687b      	ldr	r3, [r7, #4]
 8101a0e:	60fb      	str	r3, [r7, #12]
    return (CosmOS_StackConfigurationType *)(schedulable->cfg->stack);
 8101a10:	68fb      	ldr	r3, [r7, #12]
 8101a12:	681b      	ldr	r3, [r3, #0]
 8101a14:	681b      	ldr	r3, [r3, #0]
    StackPointerType stackPointer;

    CosmOS_StackConfigurationType * stack;


    stack = schedulable_getStack( schedulable );
 8101a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8101a18:	687b      	ldr	r3, [r7, #4]
 8101a1a:	613b      	str	r3, [r7, #16]
    return (schedulable->cfg->handler);
 8101a1c:	693b      	ldr	r3, [r7, #16]
 8101a1e:	681b      	ldr	r3, [r3, #0]
 8101a20:	689b      	ldr	r3, [r3, #8]
    handler = schedulable_getHandler( schedulable );
 8101a22:	62bb      	str	r3, [r7, #40]	; 0x28
 8101a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101a26:	617b      	str	r3, [r7, #20]
    return (stack->stackLowAddress);
 8101a28:	697b      	ldr	r3, [r7, #20]
 8101a2a:	685b      	ldr	r3, [r3, #4]

    stackLowAddress = stack_getStackLowAddress( stack );
 8101a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8101a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101a30:	61bb      	str	r3, [r7, #24]
    return (stack->stackHighAddress);
 8101a32:	69bb      	ldr	r3, [r7, #24]
 8101a34:	689b      	ldr	r3, [r3, #8]
    stackHighAddress = stack_getStackHighAddress( stack );
 8101a36:	623b      	str	r3, [r7, #32]

    stackPointer = CIL_stack_stackInit( stackLowAddress, stackHighAddress, (BitWidthType)handler );
 8101a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101a3a:	461a      	mov	r2, r3
 8101a3c:	6a39      	ldr	r1, [r7, #32]
 8101a3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8101a40:	f000 faec 	bl	810201c <CIL_stack_stackInit>
 8101a44:	61f8      	str	r0, [r7, #28]

    return stackPointer;
 8101a46:	69fb      	ldr	r3, [r7, #28]
}
 8101a48:	4618      	mov	r0, r3
 8101a4a:	3730      	adds	r7, #48	; 0x30
 8101a4c:	46bd      	mov	sp, r7
 8101a4e:	bd80      	pop	{r7, pc}

08101a50 <stackInit_init>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void stackInit_init(CosmOS_CoreVariableType * coreVar)
{
 8101a50:	b580      	push	{r7, lr}
 8101a52:	b094      	sub	sp, #80	; 0x50
 8101a54:	af00      	add	r7, sp, #0
 8101a56:	6078      	str	r0, [r7, #4]
 8101a58:	687b      	ldr	r3, [r7, #4]
 8101a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return (core->cfg->numberOfPrograms);
 8101a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101a5e:	681b      	ldr	r3, [r3, #0]
 8101a60:	685b      	ldr	r3, [r3, #4]
                  stackPointerRetVal;

    CosmOS_ThreadVariableType * threadVar;
    CosmOS_ProgramVariableType * programVar;

    numberOfPrograms = core_getCoreNumberOfPrograms( coreVar );
 8101a62:	647b      	str	r3, [r7, #68]	; 0x44

    for ( BitWidthType programIterator = 0; programIterator < numberOfPrograms; programIterator++ )
 8101a64:	2300      	movs	r3, #0
 8101a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8101a68:	e039      	b.n	8101ade <stackInit_init+0x8e>
 8101a6a:	687b      	ldr	r3, [r7, #4]
 8101a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8101a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8101a70:	623b      	str	r3, [r7, #32]
    return (&(core->programVars[programIterator]));
 8101a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101a74:	68d9      	ldr	r1, [r3, #12]
 8101a76:	6a3a      	ldr	r2, [r7, #32]
 8101a78:	4613      	mov	r3, r2
 8101a7a:	005b      	lsls	r3, r3, #1
 8101a7c:	4413      	add	r3, r2
 8101a7e:	009b      	lsls	r3, r3, #2
 8101a80:	440b      	add	r3, r1
    {
        programVar = core_getCoreProgramVar( coreVar, programIterator );
 8101a82:	643b      	str	r3, [r7, #64]	; 0x40
 8101a84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8101a86:	62bb      	str	r3, [r7, #40]	; 0x28
    return (program->cfg->numberOfThreads);
 8101a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101a8a:	681b      	ldr	r3, [r3, #0]
 8101a8c:	689b      	ldr	r3, [r3, #8]
        numberOfThreads = program_getProgramNumberOfThreads( programVar );
 8101a8e:	63fb      	str	r3, [r7, #60]	; 0x3c

        for( BitWidthType threadIterator = 0; threadIterator < numberOfThreads; threadIterator++ )
 8101a90:	2300      	movs	r3, #0
 8101a92:	64bb      	str	r3, [r7, #72]	; 0x48
 8101a94:	e01c      	b.n	8101ad0 <stackInit_init+0x80>
 8101a96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8101a98:	613b      	str	r3, [r7, #16]
 8101a9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101a9c:	60fb      	str	r3, [r7, #12]
  * 
  * @return CosmOS_ThreadVariableType * 
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_ThreadVariableType * program_getProgramThread(CosmOS_ProgramVariableType * program, BitWidthType threadIterator)
{
    return (&(program->threadVars[threadIterator]));
 8101a9e:	693b      	ldr	r3, [r7, #16]
 8101aa0:	689a      	ldr	r2, [r3, #8]
 8101aa2:	68fb      	ldr	r3, [r7, #12]
 8101aa4:	00db      	lsls	r3, r3, #3
 8101aa6:	4413      	add	r3, r2
        {   
            CosmOS_SchedulableVariableType * schedulableVar;


            threadVar = program_getProgramThread( programVar, threadIterator );
 8101aa8:	63bb      	str	r3, [r7, #56]	; 0x38
 8101aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8101aac:	617b      	str	r3, [r7, #20]
 8101aae:	697b      	ldr	r3, [r7, #20]
 8101ab0:	685b      	ldr	r3, [r3, #4]
            schedulableVar = thread_getThreadSchedulable( threadVar );
 8101ab2:	637b      	str	r3, [r7, #52]	; 0x34

            stackPointerRetVal = stackInit_schedulableStackInit( schedulableVar );
 8101ab4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8101ab6:	f7ff ffa5 	bl	8101a04 <stackInit_schedulableStackInit>
 8101aba:	6338      	str	r0, [r7, #48]	; 0x30
 8101abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101abe:	61fb      	str	r3, [r7, #28]
 8101ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101ac2:	61bb      	str	r3, [r7, #24]
    schedulable->stackPointer = stackPointerParam;
 8101ac4:	69fb      	ldr	r3, [r7, #28]
 8101ac6:	69ba      	ldr	r2, [r7, #24]
 8101ac8:	609a      	str	r2, [r3, #8]
        for( BitWidthType threadIterator = 0; threadIterator < numberOfThreads; threadIterator++ )
 8101aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101acc:	3301      	adds	r3, #1
 8101ace:	64bb      	str	r3, [r7, #72]	; 0x48
 8101ad0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8101ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8101ad4:	429a      	cmp	r2, r3
 8101ad6:	d3de      	bcc.n	8101a96 <stackInit_init+0x46>
    for ( BitWidthType programIterator = 0; programIterator < numberOfPrograms; programIterator++ )
 8101ad8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8101ada:	3301      	adds	r3, #1
 8101adc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8101ade:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8101ae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101ae2:	429a      	cmp	r2, r3
 8101ae4:	d3c1      	bcc.n	8101a6a <stackInit_init+0x1a>
            schedulable_setStackPointer( schedulableVar, stackPointerRetVal );
        }
    }
}
 8101ae6:	bf00      	nop
 8101ae8:	3750      	adds	r7, #80	; 0x50
 8101aea:	46bd      	mov	sp, r7
 8101aec:	bd80      	pop	{r7, pc}

08101aee <sysCalls_os>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void sysCalls_os(BitWidthType id)
{
 8101aee:	b580      	push	{r7, lr}
 8101af0:	b082      	sub	sp, #8
 8101af2:	af00      	add	r7, sp, #0
 8101af4:	6078      	str	r0, [r7, #4]
    CIL_sysCalls_os( id );
 8101af6:	6878      	ldr	r0, [r7, #4]
 8101af8:	f000 fb34 	bl	8102164 <CIL_sysCalls_os>
};
 8101afc:	bf00      	nop
 8101afe:	3708      	adds	r7, #8
 8101b00:	46bd      	mov	sp, r7
 8101b02:	bd80      	pop	{r7, pc}

08101b04 <sysCalls_readWrite>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION BitWidthType sysCalls_readWrite(BitWidthType id, void * entity, BitWidthType size)
{   
 8101b04:	b580      	push	{r7, lr}
 8101b06:	b086      	sub	sp, #24
 8101b08:	af00      	add	r7, sp, #0
 8101b0a:	60f8      	str	r0, [r7, #12]
 8101b0c:	60b9      	str	r1, [r7, #8]
 8101b0e:	607a      	str	r2, [r7, #4]
    BitWidthType returnValue;

    returnValue = CIL_sysCalls_readWrite( id, entity, size );
 8101b10:	687a      	ldr	r2, [r7, #4]
 8101b12:	68b9      	ldr	r1, [r7, #8]
 8101b14:	68f8      	ldr	r0, [r7, #12]
 8101b16:	f000 fb30 	bl	810217a <CIL_sysCalls_readWrite>
 8101b1a:	6178      	str	r0, [r7, #20]

    return returnValue;
 8101b1c:	697b      	ldr	r3, [r7, #20]
};
 8101b1e:	4618      	mov	r0, r3
 8101b20:	3718      	adds	r7, #24
 8101b22:	46bd      	mov	sp, r7
 8101b24:	bd80      	pop	{r7, pc}

08101b26 <sysJobs_dispatcher>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void sysJobs_dispatcher(void)
{
 8101b26:	b580      	push	{r7, lr}
 8101b28:	b096      	sub	sp, #88	; 0x58
 8101b2a:	af00      	add	r7, sp, #0

    CosmOS_CoreVariableType * coreVar;
    CosmOS_SysJobsVariableType * sysJobsVar;


    coreVar = core_getCoreVar();
 8101b2c:	f7ff fa7e 	bl	810102c <core_getCoreVar>
 8101b30:	64f8      	str	r0, [r7, #76]	; 0x4c
 8101b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8101b34:	627b      	str	r3, [r7, #36]	; 0x24
    return (core->sysJobs);
 8101b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b38:	69db      	ldr	r3, [r3, #28]
    sysJobsVar = core_getCoreOsSysJobs( coreVar );
 8101b3a:	64bb      	str	r3, [r7, #72]	; 0x48
 8101b3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType sysJobs_getSysJobsCurrentTick(CosmOS_SysJobsVariableType * sysJobs)
{
    return (sysJobs->currentTick);
 8101b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101b42:	685b      	ldr	r3, [r3, #4]

    sysJobsCurrentTick = sysJobs_getSysJobsCurrentTick( sysJobsVar );
 8101b44:	647b      	str	r3, [r7, #68]	; 0x44
 8101b46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101b48:	62fb      	str	r3, [r7, #44]	; 0x2c
    return (sysJobs->cfg->numOfGroups);
 8101b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101b4c:	681b      	ldr	r3, [r3, #0]
 8101b4e:	685b      	ldr	r3, [r3, #4]
    numOfGroups = sysJobs_getSysJobsNumOfGroups( sysJobsVar );
 8101b50:	643b      	str	r3, [r7, #64]	; 0x40

    for ( BitWidthType groupIterator = 0; groupIterator < numOfGroups; groupIterator++ )
 8101b52:	2300      	movs	r3, #0
 8101b54:	657b      	str	r3, [r7, #84]	; 0x54
 8101b56:	e049      	b.n	8101bec <sysJobs_dispatcher+0xc6>
 8101b58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101b5a:	623b      	str	r3, [r7, #32]
 8101b5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101b5e:	61fb      	str	r3, [r7, #28]
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType sysJobs_getSysJobsGroupTickMultiplicator(CosmOS_SysJobsVariableType * sysJobs, BitWidthType groupId)
{
    return (sysJobs->cfg->groups[groupId].tickMultiplicator);
 8101b60:	6a3b      	ldr	r3, [r7, #32]
 8101b62:	681b      	ldr	r3, [r3, #0]
 8101b64:	6819      	ldr	r1, [r3, #0]
 8101b66:	69fa      	ldr	r2, [r7, #28]
 8101b68:	4613      	mov	r3, r2
 8101b6a:	005b      	lsls	r3, r3, #1
 8101b6c:	4413      	add	r3, r2
 8101b6e:	009b      	lsls	r3, r3, #2
 8101b70:	440b      	add	r3, r1
 8101b72:	689b      	ldr	r3, [r3, #8]
    { 
        BitWidthType  groupTickMultiplicator;


        groupTickMultiplicator = sysJobs_getSysJobsGroupTickMultiplicator( sysJobsVar, groupIterator );
 8101b74:	63bb      	str	r3, [r7, #56]	; 0x38

        if ( IS_NOT( sysJobsCurrentTick % groupTickMultiplicator ) )
 8101b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101b78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8101b7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8101b7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8101b80:	fb01 f202 	mul.w	r2, r1, r2
 8101b84:	1a9b      	subs	r3, r3, r2
 8101b86:	2b00      	cmp	r3, #0
 8101b88:	d12d      	bne.n	8101be6 <sysJobs_dispatcher+0xc0>
 8101b8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101b8c:	613b      	str	r3, [r7, #16]
 8101b8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101b90:	60fb      	str	r3, [r7, #12]
    return (CosmOS_GenericVoidType *)(sysJobs->cfg->groups[groupId].handlers);
 8101b92:	693b      	ldr	r3, [r7, #16]
 8101b94:	681b      	ldr	r3, [r3, #0]
 8101b96:	6819      	ldr	r1, [r3, #0]
 8101b98:	68fa      	ldr	r2, [r7, #12]
 8101b9a:	4613      	mov	r3, r2
 8101b9c:	005b      	lsls	r3, r3, #1
 8101b9e:	4413      	add	r3, r2
 8101ba0:	009b      	lsls	r3, r3, #2
 8101ba2:	440b      	add	r3, r1
 8101ba4:	681b      	ldr	r3, [r3, #0]
        {
            BitWidthType numOfHandlers;
            CosmOS_GenericVoidType * handlers;


            handlers = sysJobs_getSysJobsGroupHandlers( sysJobsVar, groupIterator );
 8101ba6:	637b      	str	r3, [r7, #52]	; 0x34
 8101ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101baa:	61bb      	str	r3, [r7, #24]
 8101bac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101bae:	617b      	str	r3, [r7, #20]
    return (sysJobs->cfg->groups[groupId].numOfHandlers);
 8101bb0:	69bb      	ldr	r3, [r7, #24]
 8101bb2:	681b      	ldr	r3, [r3, #0]
 8101bb4:	6819      	ldr	r1, [r3, #0]
 8101bb6:	697a      	ldr	r2, [r7, #20]
 8101bb8:	4613      	mov	r3, r2
 8101bba:	005b      	lsls	r3, r3, #1
 8101bbc:	4413      	add	r3, r2
 8101bbe:	009b      	lsls	r3, r3, #2
 8101bc0:	440b      	add	r3, r1
 8101bc2:	685b      	ldr	r3, [r3, #4]
            numOfHandlers = sysJobs_getSysJobsGroupNumOfHandlers( sysJobsVar, groupIterator );
 8101bc4:	633b      	str	r3, [r7, #48]	; 0x30

            for ( BitWidthType handlerIterator = 0; handlerIterator < numOfHandlers; handlerIterator++ )
 8101bc6:	2300      	movs	r3, #0
 8101bc8:	653b      	str	r3, [r7, #80]	; 0x50
 8101bca:	e008      	b.n	8101bde <sysJobs_dispatcher+0xb8>
            {
                handlers[handlerIterator]();
 8101bcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8101bce:	009b      	lsls	r3, r3, #2
 8101bd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8101bd2:	4413      	add	r3, r2
 8101bd4:	681b      	ldr	r3, [r3, #0]
 8101bd6:	4798      	blx	r3
            for ( BitWidthType handlerIterator = 0; handlerIterator < numOfHandlers; handlerIterator++ )
 8101bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8101bda:	3301      	adds	r3, #1
 8101bdc:	653b      	str	r3, [r7, #80]	; 0x50
 8101bde:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8101be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101be2:	429a      	cmp	r2, r3
 8101be4:	d3f2      	bcc.n	8101bcc <sysJobs_dispatcher+0xa6>
    for ( BitWidthType groupIterator = 0; groupIterator < numOfGroups; groupIterator++ )
 8101be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8101be8:	3301      	adds	r3, #1
 8101bea:	657b      	str	r3, [r7, #84]	; 0x54
 8101bec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8101bee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8101bf0:	429a      	cmp	r2, r3
 8101bf2:	d3b1      	bcc.n	8101b58 <sysJobs_dispatcher+0x32>
 8101bf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101bf6:	603b      	str	r3, [r7, #0]
    return (sysJobs->cfg->hyperTick);
 8101bf8:	683b      	ldr	r3, [r7, #0]
 8101bfa:	681b      	ldr	r3, [r3, #0]
 8101bfc:	689b      	ldr	r3, [r3, #8]
            }
        }
    }

    hyperTick = sysJobs_getSysJobsHyperTick( sysJobsVar );
 8101bfe:	63fb      	str	r3, [r7, #60]	; 0x3c

    sysJobsCurrentTick = ( ( sysJobsCurrentTick + 1 ) % hyperTick );
 8101c00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101c02:	3301      	adds	r3, #1
 8101c04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8101c06:	fbb3 f2f2 	udiv	r2, r3, r2
 8101c0a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8101c0c:	fb01 f202 	mul.w	r2, r1, r2
 8101c10:	1a9b      	subs	r3, r3, r2
 8101c12:	647b      	str	r3, [r7, #68]	; 0x44
 8101c14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101c16:	60bb      	str	r3, [r7, #8]
 8101c18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101c1a:	607b      	str	r3, [r7, #4]
  * 
  * @return none
********************************************************************************/
__STATIC_FORCEINLINE void sysJobs_setSysJobsCurrentTick(CosmOS_SysJobsVariableType * sysJobs, BitWidthType currentTickParam)
{
    sysJobs->currentTick = currentTickParam;
 8101c1c:	68bb      	ldr	r3, [r7, #8]
 8101c1e:	687a      	ldr	r2, [r7, #4]
 8101c20:	605a      	str	r2, [r3, #4]
    sysJobs_setSysJobsCurrentTick( sysJobsVar, sysJobsCurrentTick );

};
 8101c22:	bf00      	nop
 8101c24:	3758      	adds	r7, #88	; 0x58
 8101c26:	46bd      	mov	sp, r7
 8101c28:	bd80      	pop	{r7, pc}

08101c2a <CIL_GPIO_togglePin>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_GPIO_togglePin(void *GPIOx, BitWidthType GPIO_Pin)
{    
 8101c2a:	b580      	push	{r7, lr}
 8101c2c:	b082      	sub	sp, #8
 8101c2e:	af00      	add	r7, sp, #0
 8101c30:	6078      	str	r0, [r7, #4]
 8101c32:	6039      	str	r1, [r7, #0]
    HAL_GPIO_TogglePin( GPIOx, (uint16_t)GPIO_Pin );
 8101c34:	683b      	ldr	r3, [r7, #0]
 8101c36:	b29b      	uxth	r3, r3
 8101c38:	4619      	mov	r1, r3
 8101c3a:	6878      	ldr	r0, [r7, #4]
 8101c3c:	f001 f9d9 	bl	8102ff2 <HAL_GPIO_TogglePin>
}
 8101c40:	bf00      	nop
 8101c42:	3708      	adds	r7, #8
 8101c44:	46bd      	mov	sp, r7
 8101c46:	bd80      	pop	{r7, pc}

08101c48 <CIL_core_getCoreId>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION BitWidthType CIL_core_getCoreId(void)
{    
 8101c48:	b580      	push	{r7, lr}
 8101c4a:	af00      	add	r7, sp, #0
    return (HAL_GetCurrentCPUID() == CM7_CPUID) ? CORE_0_ID : CORE_1_ID;
 8101c4c:	f000 fff4 	bl	8102c38 <HAL_GetCurrentCPUID>
 8101c50:	4603      	mov	r3, r0
 8101c52:	2b03      	cmp	r3, #3
 8101c54:	bf14      	ite	ne
 8101c56:	2301      	movne	r3, #1
 8101c58:	2300      	moveq	r3, #0
 8101c5a:	b2db      	uxtb	r3, r3
}
 8101c5c:	4618      	mov	r0, r3
 8101c5e:	bd80      	pop	{r7, pc}

08101c60 <CIL_core_setCoreVar>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_core_setCoreVar(CosmOS_OsVariableType * osVar)
{    
 8101c60:	b580      	push	{r7, lr}
 8101c62:	b08a      	sub	sp, #40	; 0x28
 8101c64:	af00      	add	r7, sp, #0
 8101c66:	6078      	str	r0, [r7, #4]
    BitWidthType coreId,
                numberOfCores;

    CosmOS_CoreVariableType * coreVar;

    coreId = CIL_core_getCoreId();
 8101c68:	f7ff ffee 	bl	8101c48 <CIL_core_getCoreId>
 8101c6c:	6278      	str	r0, [r7, #36]	; 0x24
 8101c6e:	687b      	ldr	r3, [r7, #4]
 8101c70:	60fb      	str	r3, [r7, #12]
    return (osVar->cfg->numberOfCores);
 8101c72:	68fb      	ldr	r3, [r7, #12]
 8101c74:	681b      	ldr	r3, [r3, #0]
 8101c76:	685b      	ldr	r3, [r3, #4]
    numberOfCores = os_getOsNumberOfCores( osVar );
 8101c78:	623b      	str	r3, [r7, #32]

    cosmosAssert( coreId < numberOfCores );
 8101c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8101c7c:	6a3b      	ldr	r3, [r7, #32]
 8101c7e:	429a      	cmp	r2, r3
 8101c80:	bf34      	ite	cc
 8101c82:	2301      	movcc	r3, #1
 8101c84:	2300      	movcs	r3, #0
 8101c86:	b2db      	uxtb	r3, r3
 8101c88:	613b      	str	r3, [r7, #16]
 8101c8a:	687b      	ldr	r3, [r7, #4]
 8101c8c:	61bb      	str	r3, [r7, #24]
 8101c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c90:	617b      	str	r3, [r7, #20]
    return (&(osVar->coreVars[coreId]));
 8101c92:	69bb      	ldr	r3, [r7, #24]
 8101c94:	685a      	ldr	r2, [r3, #4]
 8101c96:	697b      	ldr	r3, [r7, #20]
 8101c98:	015b      	lsls	r3, r3, #5
 8101c9a:	4413      	add	r3, r2

    coreVar = os_getCoreVar( osVar, coreId );
 8101c9c:	61fb      	str	r3, [r7, #28]

    //must be changed, not valid for all compilers
    __asm volatile("MOV R9,%[coreVariable]" : [coreVariable] "=r" (coreVar));
 8101c9e:	4699      	mov	r9, r3
 8101ca0:	61fb      	str	r3, [r7, #28]
}
 8101ca2:	bf00      	nop
 8101ca4:	3728      	adds	r7, #40	; 0x28
 8101ca6:	46bd      	mov	sp, r7
 8101ca8:	bd80      	pop	{r7, pc}
	...

08101cac <CIL_memoryProtection_init>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_memoryProtection_init(void)
{
 8101cac:	b580      	push	{r7, lr}
 8101cae:	b08a      	sub	sp, #40	; 0x28
 8101cb0:	af00      	add	r7, sp, #0
    MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8101cb2:	463b      	mov	r3, r7
 8101cb4:	2200      	movs	r2, #0
 8101cb6:	601a      	str	r2, [r3, #0]
 8101cb8:	605a      	str	r2, [r3, #4]
 8101cba:	609a      	str	r2, [r3, #8]
 8101cbc:	60da      	str	r2, [r3, #12]
    BitWidthType core,
                 address;

    core = CIL_core_getCoreId();
 8101cbe:	f7ff ffc3 	bl	8101c48 <CIL_core_getCoreId>
 8101cc2:	6238      	str	r0, [r7, #32]

    HAL_MPU_Disable();
 8101cc4:	f000 ff40 	bl	8102b48 <HAL_MPU_Disable>

    if( core IS_EQUAL_TO CORE_0_ID){
 8101cc8:	6a3b      	ldr	r3, [r7, #32]
 8101cca:	2b00      	cmp	r3, #0
 8101ccc:	d11e      	bne.n	8101d0c <CIL_memoryProtection_init+0x60>

        MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101cce:	2301      	movs	r3, #1
 8101cd0:	703b      	strb	r3, [r7, #0]
        MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8101cd2:	2300      	movs	r3, #0
 8101cd4:	707b      	strb	r3, [r7, #1]
        MPU_InitStruct.BaseAddress = 0x08000000;
 8101cd6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8101cda:	607b      	str	r3, [r7, #4]
        MPU_InitStruct.Size = MPU_REGION_SIZE_2MB;
 8101cdc:	2314      	movs	r3, #20
 8101cde:	723b      	strb	r3, [r7, #8]
        MPU_InitStruct.SubRegionDisable = 0x00;
 8101ce0:	2300      	movs	r3, #0
 8101ce2:	727b      	strb	r3, [r7, #9]
        MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101ce4:	2301      	movs	r3, #1
 8101ce6:	72bb      	strb	r3, [r7, #10]
        MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8101ce8:	2306      	movs	r3, #6
 8101cea:	72fb      	strb	r3, [r7, #11]
        MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8101cec:	2300      	movs	r3, #0
 8101cee:	733b      	strb	r3, [r7, #12]
        MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101cf0:	2301      	movs	r3, #1
 8101cf2:	737b      	strb	r3, [r7, #13]
        MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101cf4:	2301      	movs	r3, #1
 8101cf6:	73bb      	strb	r3, [r7, #14]
        MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101cf8:	2301      	movs	r3, #1
 8101cfa:	73fb      	strb	r3, [r7, #15]
      
        HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101cfc:	463b      	mov	r3, r7
 8101cfe:	4618      	mov	r0, r3
 8101d00:	f000 ff56 	bl	8102bb0 <HAL_MPU_ConfigRegion>

        address = 0x20000000;
 8101d04:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8101d08:	627b      	str	r3, [r7, #36]	; 0x24
 8101d0a:	e01d      	b.n	8101d48 <CIL_memoryProtection_init+0x9c>

    }
    else
    {

        MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101d0c:	2301      	movs	r3, #1
 8101d0e:	703b      	strb	r3, [r7, #0]
        MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8101d10:	2300      	movs	r3, #0
 8101d12:	707b      	strb	r3, [r7, #1]
        MPU_InitStruct.BaseAddress = 0x08000000;
 8101d14:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8101d18:	607b      	str	r3, [r7, #4]
        MPU_InitStruct.Size = MPU_REGION_SIZE_2MB;
 8101d1a:	2314      	movs	r3, #20
 8101d1c:	723b      	strb	r3, [r7, #8]
        MPU_InitStruct.SubRegionDisable = 0x00;
 8101d1e:	2300      	movs	r3, #0
 8101d20:	727b      	strb	r3, [r7, #9]
        MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101d22:	2301      	movs	r3, #1
 8101d24:	72bb      	strb	r3, [r7, #10]
        MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8101d26:	2306      	movs	r3, #6
 8101d28:	72fb      	strb	r3, [r7, #11]
        MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8101d2a:	2300      	movs	r3, #0
 8101d2c:	733b      	strb	r3, [r7, #12]
        MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101d2e:	2301      	movs	r3, #1
 8101d30:	737b      	strb	r3, [r7, #13]
        MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101d32:	2301      	movs	r3, #1
 8101d34:	73bb      	strb	r3, [r7, #14]
        MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101d36:	2301      	movs	r3, #1
 8101d38:	73fb      	strb	r3, [r7, #15]
      
        HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101d3a:	463b      	mov	r3, r7
 8101d3c:	4618      	mov	r0, r3
 8101d3e:	f000 ff37 	bl	8102bb0 <HAL_MPU_ConfigRegion>

        address = 0x10000000;
 8101d42:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8101d46:	627b      	str	r3, [r7, #36]	; 0x24

    }

    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101d48:	2301      	movs	r3, #1
 8101d4a:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8101d4c:	2301      	movs	r3, #1
 8101d4e:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress = address;
 8101d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101d52:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8101d54:	2310      	movs	r3, #16
 8101d56:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8101d58:	2300      	movs	r3, #0
 8101d5a:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101d5c:	2301      	movs	r3, #1
 8101d5e:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RW_URO;
 8101d60:	2302      	movs	r3, #2
 8101d62:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8101d64:	2300      	movs	r3, #0
 8101d66:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101d68:	2301      	movs	r3, #1
 8101d6a:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101d6c:	2301      	movs	r3, #1
 8101d6e:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101d70:	2301      	movs	r3, #1
 8101d72:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101d74:	463b      	mov	r3, r7
 8101d76:	4618      	mov	r0, r3
 8101d78:	f000 ff1a 	bl	8102bb0 <HAL_MPU_ConfigRegion>

    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101d7c:	2301      	movs	r3, #1
 8101d7e:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8101d80:	2302      	movs	r3, #2
 8101d82:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress =  (BitWidthType)_s_os_section_consts;
 8101d84:	4b43      	ldr	r3, [pc, #268]	; (8101e94 <CIL_memoryProtection_init+0x1e8>)
 8101d86:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( (BitWidthType)( _e_os_section_consts - _s_os_section_consts )));
 8101d88:	4a43      	ldr	r2, [pc, #268]	; (8101e98 <CIL_memoryProtection_init+0x1ec>)
 8101d8a:	4b42      	ldr	r3, [pc, #264]	; (8101e94 <CIL_memoryProtection_init+0x1e8>)
 8101d8c:	1ad3      	subs	r3, r2, r3
 8101d8e:	617b      	str	r3, [r7, #20]
    stackSize |= stackSize >> 1;
 8101d90:	697b      	ldr	r3, [r7, #20]
 8101d92:	085b      	lsrs	r3, r3, #1
 8101d94:	697a      	ldr	r2, [r7, #20]
 8101d96:	4313      	orrs	r3, r2
 8101d98:	617b      	str	r3, [r7, #20]
    stackSize |= stackSize >> 2;
 8101d9a:	697b      	ldr	r3, [r7, #20]
 8101d9c:	089b      	lsrs	r3, r3, #2
 8101d9e:	697a      	ldr	r2, [r7, #20]
 8101da0:	4313      	orrs	r3, r2
 8101da2:	617b      	str	r3, [r7, #20]
    stackSize |= stackSize >> 4;
 8101da4:	697b      	ldr	r3, [r7, #20]
 8101da6:	091b      	lsrs	r3, r3, #4
 8101da8:	697a      	ldr	r2, [r7, #20]
 8101daa:	4313      	orrs	r3, r2
 8101dac:	617b      	str	r3, [r7, #20]
    stackSize |= stackSize >> 8;
 8101dae:	697b      	ldr	r3, [r7, #20]
 8101db0:	0a1b      	lsrs	r3, r3, #8
 8101db2:	697a      	ldr	r2, [r7, #20]
 8101db4:	4313      	orrs	r3, r2
 8101db6:	617b      	str	r3, [r7, #20]
    stackSize |= stackSize >> 16;
 8101db8:	697b      	ldr	r3, [r7, #20]
 8101dba:	0c1b      	lsrs	r3, r3, #16
 8101dbc:	697a      	ldr	r2, [r7, #20]
 8101dbe:	4313      	orrs	r3, r2
 8101dc0:	617b      	str	r3, [r7, #20]
    result = MultiplyDeBruijnBitPosition[(uint32_t)(stackSize * 0x07C4ACDDU) >> 27];
 8101dc2:	697b      	ldr	r3, [r7, #20]
 8101dc4:	4a35      	ldr	r2, [pc, #212]	; (8101e9c <CIL_memoryProtection_init+0x1f0>)
 8101dc6:	fb02 f303 	mul.w	r3, r2, r3
 8101dca:	0edb      	lsrs	r3, r3, #27
 8101dcc:	4a34      	ldr	r2, [pc, #208]	; (8101ea0 <CIL_memoryProtection_init+0x1f4>)
 8101dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101dd2:	613b      	str	r3, [r7, #16]
    return (result-1);
 8101dd4:	693b      	ldr	r3, [r7, #16]
 8101dd6:	3b01      	subs	r3, #1
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( (BitWidthType)( _e_os_section_consts - _s_os_section_consts )));
 8101dd8:	b2db      	uxtb	r3, r3
 8101dda:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8101ddc:	2300      	movs	r3, #0
 8101dde:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101de0:	2301      	movs	r3, #1
 8101de2:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8101de4:	2306      	movs	r3, #6
 8101de6:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8101de8:	2301      	movs	r3, #1
 8101dea:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101dec:	2301      	movs	r3, #1
 8101dee:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101df0:	2301      	movs	r3, #1
 8101df2:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101df4:	2301      	movs	r3, #1
 8101df6:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101df8:	463b      	mov	r3, r7
 8101dfa:	4618      	mov	r0, r3
 8101dfc:	f000 fed8 	bl	8102bb0 <HAL_MPU_ConfigRegion>

    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101e00:	2301      	movs	r3, #1
 8101e02:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8101e04:	2303      	movs	r3, #3
 8101e06:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress = (BitWidthType)_s_os_section_vars;
 8101e08:	4b26      	ldr	r3, [pc, #152]	; (8101ea4 <CIL_memoryProtection_init+0x1f8>)
 8101e0a:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( (BitWidthType)(_e_os_section_vars - _s_os_section_vars )));
 8101e0c:	4a26      	ldr	r2, [pc, #152]	; (8101ea8 <CIL_memoryProtection_init+0x1fc>)
 8101e0e:	4b25      	ldr	r3, [pc, #148]	; (8101ea4 <CIL_memoryProtection_init+0x1f8>)
 8101e10:	1ad3      	subs	r3, r2, r3
 8101e12:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 1;
 8101e14:	69fb      	ldr	r3, [r7, #28]
 8101e16:	085b      	lsrs	r3, r3, #1
 8101e18:	69fa      	ldr	r2, [r7, #28]
 8101e1a:	4313      	orrs	r3, r2
 8101e1c:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 2;
 8101e1e:	69fb      	ldr	r3, [r7, #28]
 8101e20:	089b      	lsrs	r3, r3, #2
 8101e22:	69fa      	ldr	r2, [r7, #28]
 8101e24:	4313      	orrs	r3, r2
 8101e26:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 4;
 8101e28:	69fb      	ldr	r3, [r7, #28]
 8101e2a:	091b      	lsrs	r3, r3, #4
 8101e2c:	69fa      	ldr	r2, [r7, #28]
 8101e2e:	4313      	orrs	r3, r2
 8101e30:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 8;
 8101e32:	69fb      	ldr	r3, [r7, #28]
 8101e34:	0a1b      	lsrs	r3, r3, #8
 8101e36:	69fa      	ldr	r2, [r7, #28]
 8101e38:	4313      	orrs	r3, r2
 8101e3a:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 16;
 8101e3c:	69fb      	ldr	r3, [r7, #28]
 8101e3e:	0c1b      	lsrs	r3, r3, #16
 8101e40:	69fa      	ldr	r2, [r7, #28]
 8101e42:	4313      	orrs	r3, r2
 8101e44:	61fb      	str	r3, [r7, #28]
    result = MultiplyDeBruijnBitPosition[(uint32_t)(stackSize * 0x07C4ACDDU) >> 27];
 8101e46:	69fb      	ldr	r3, [r7, #28]
 8101e48:	4a14      	ldr	r2, [pc, #80]	; (8101e9c <CIL_memoryProtection_init+0x1f0>)
 8101e4a:	fb02 f303 	mul.w	r3, r2, r3
 8101e4e:	0edb      	lsrs	r3, r3, #27
 8101e50:	4a13      	ldr	r2, [pc, #76]	; (8101ea0 <CIL_memoryProtection_init+0x1f4>)
 8101e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101e56:	61bb      	str	r3, [r7, #24]
    return (result-1);
 8101e58:	69bb      	ldr	r3, [r7, #24]
 8101e5a:	3b01      	subs	r3, #1
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( (BitWidthType)(_e_os_section_vars - _s_os_section_vars )));
 8101e5c:	b2db      	uxtb	r3, r3
 8101e5e:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8101e60:	2300      	movs	r3, #0
 8101e62:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101e64:	2301      	movs	r3, #1
 8101e66:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RW_URO;
 8101e68:	2302      	movs	r3, #2
 8101e6a:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8101e6c:	2301      	movs	r3, #1
 8101e6e:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101e70:	2301      	movs	r3, #1
 8101e72:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101e74:	2301      	movs	r3, #1
 8101e76:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101e78:	2301      	movs	r3, #1
 8101e7a:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101e7c:	463b      	mov	r3, r7
 8101e7e:	4618      	mov	r0, r3
 8101e80:	f000 fe96 	bl	8102bb0 <HAL_MPU_ConfigRegion>

    HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 8101e84:	2006      	movs	r0, #6
 8101e86:	f000 fe75 	bl	8102b74 <HAL_MPU_Enable>

}
 8101e8a:	bf00      	nop
 8101e8c:	3728      	adds	r7, #40	; 0x28
 8101e8e:	46bd      	mov	sp, r7
 8101e90:	bd80      	pop	{r7, pc}
 8101e92:	bf00      	nop
 8101e94:	38000000 	.word	0x38000000
 8101e98:	38000800 	.word	0x38000800
 8101e9c:	07c4acdd 	.word	0x07c4acdd
 8101ea0:	08103b44 	.word	0x08103b44
 8101ea4:	38008000 	.word	0x38008000
 8101ea8:	38008200 	.word	0x38008200

08101eac <CIL_memoryProtection_setStackOverflowProtection>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_memoryProtection_setStackOverflowProtection(AddressType stackLowAddress, AddressType stackHighAddress)
{
 8101eac:	b580      	push	{r7, lr}
 8101eae:	b088      	sub	sp, #32
 8101eb0:	af00      	add	r7, sp, #0
 8101eb2:	6078      	str	r0, [r7, #4]
 8101eb4:	6039      	str	r1, [r7, #0]
    MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8101eb6:	f107 0308 	add.w	r3, r7, #8
 8101eba:	2200      	movs	r2, #0
 8101ebc:	601a      	str	r2, [r3, #0]
 8101ebe:	605a      	str	r2, [r3, #4]
 8101ec0:	609a      	str	r2, [r3, #8]
 8101ec2:	60da      	str	r2, [r3, #12]

    HAL_MPU_Disable();
 8101ec4:	f000 fe40 	bl	8102b48 <HAL_MPU_Disable>

    /** Initializes and configures the Region and the memory to be protected
    */
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101ec8:	2301      	movs	r3, #1
 8101eca:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.Number = MPU_REGION_NUMBER7;
 8101ecc:	2307      	movs	r3, #7
 8101ece:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.BaseAddress = (stackLowAddress);
 8101ed0:	687b      	ldr	r3, [r7, #4]
 8101ed2:	60fb      	str	r3, [r7, #12]
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( stackHighAddress - stackLowAddress ));
 8101ed4:	683a      	ldr	r2, [r7, #0]
 8101ed6:	687b      	ldr	r3, [r7, #4]
 8101ed8:	1ad3      	subs	r3, r2, r3
 8101eda:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 1;
 8101edc:	69fb      	ldr	r3, [r7, #28]
 8101ede:	085b      	lsrs	r3, r3, #1
 8101ee0:	69fa      	ldr	r2, [r7, #28]
 8101ee2:	4313      	orrs	r3, r2
 8101ee4:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 2;
 8101ee6:	69fb      	ldr	r3, [r7, #28]
 8101ee8:	089b      	lsrs	r3, r3, #2
 8101eea:	69fa      	ldr	r2, [r7, #28]
 8101eec:	4313      	orrs	r3, r2
 8101eee:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 4;
 8101ef0:	69fb      	ldr	r3, [r7, #28]
 8101ef2:	091b      	lsrs	r3, r3, #4
 8101ef4:	69fa      	ldr	r2, [r7, #28]
 8101ef6:	4313      	orrs	r3, r2
 8101ef8:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 8;
 8101efa:	69fb      	ldr	r3, [r7, #28]
 8101efc:	0a1b      	lsrs	r3, r3, #8
 8101efe:	69fa      	ldr	r2, [r7, #28]
 8101f00:	4313      	orrs	r3, r2
 8101f02:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 16;
 8101f04:	69fb      	ldr	r3, [r7, #28]
 8101f06:	0c1b      	lsrs	r3, r3, #16
 8101f08:	69fa      	ldr	r2, [r7, #28]
 8101f0a:	4313      	orrs	r3, r2
 8101f0c:	61fb      	str	r3, [r7, #28]
    result = MultiplyDeBruijnBitPosition[(uint32_t)(stackSize * 0x07C4ACDDU) >> 27];
 8101f0e:	69fb      	ldr	r3, [r7, #28]
 8101f10:	4a12      	ldr	r2, [pc, #72]	; (8101f5c <CIL_memoryProtection_setStackOverflowProtection+0xb0>)
 8101f12:	fb02 f303 	mul.w	r3, r2, r3
 8101f16:	0edb      	lsrs	r3, r3, #27
 8101f18:	4a11      	ldr	r2, [pc, #68]	; (8101f60 <CIL_memoryProtection_setStackOverflowProtection+0xb4>)
 8101f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101f1e:	61bb      	str	r3, [r7, #24]
    return (result-1);
 8101f20:	69bb      	ldr	r3, [r7, #24]
 8101f22:	3b01      	subs	r3, #1
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( stackHighAddress - stackLowAddress ));
 8101f24:	b2db      	uxtb	r3, r3
 8101f26:	743b      	strb	r3, [r7, #16]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8101f28:	2300      	movs	r3, #0
 8101f2a:	747b      	strb	r3, [r7, #17]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101f2c:	2301      	movs	r3, #1
 8101f2e:	74bb      	strb	r3, [r7, #18]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8101f30:	2303      	movs	r3, #3
 8101f32:	74fb      	strb	r3, [r7, #19]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8101f34:	2300      	movs	r3, #0
 8101f36:	753b      	strb	r3, [r7, #20]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101f38:	2301      	movs	r3, #1
 8101f3a:	757b      	strb	r3, [r7, #21]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101f3c:	2301      	movs	r3, #1
 8101f3e:	75bb      	strb	r3, [r7, #22]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101f40:	2301      	movs	r3, #1
 8101f42:	75fb      	strb	r3, [r7, #23]
  
    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101f44:	f107 0308 	add.w	r3, r7, #8
 8101f48:	4618      	mov	r0, r3
 8101f4a:	f000 fe31 	bl	8102bb0 <HAL_MPU_ConfigRegion>
    /* Enables the MPU */
    HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 8101f4e:	2006      	movs	r0, #6
 8101f50:	f000 fe10 	bl	8102b74 <HAL_MPU_Enable>
}
 8101f54:	bf00      	nop
 8101f56:	3720      	adds	r7, #32
 8101f58:	46bd      	mov	sp, r7
 8101f5a:	bd80      	pop	{r7, pc}
 8101f5c:	07c4acdd 	.word	0x07c4acdd
 8101f60:	08103b44 	.word	0x08103b44

08101f64 <CIL_memoryProtection_setProgramMemoryProtection>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_memoryProtection_setProgramMemoryProtection(AddressType lowAddress, AddressType highAddress)
{
 8101f64:	b580      	push	{r7, lr}
 8101f66:	b088      	sub	sp, #32
 8101f68:	af00      	add	r7, sp, #0
 8101f6a:	6078      	str	r0, [r7, #4]
 8101f6c:	6039      	str	r1, [r7, #0]
    MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8101f6e:	f107 0308 	add.w	r3, r7, #8
 8101f72:	2200      	movs	r2, #0
 8101f74:	601a      	str	r2, [r3, #0]
 8101f76:	605a      	str	r2, [r3, #4]
 8101f78:	609a      	str	r2, [r3, #8]
 8101f7a:	60da      	str	r2, [r3, #12]

    HAL_MPU_Disable();
 8101f7c:	f000 fde4 	bl	8102b48 <HAL_MPU_Disable>

    /** Initializes and configures the Region and the memory to be protected
    */
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8101f80:	2301      	movs	r3, #1
 8101f82:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.Number = MPU_REGION_NUMBER6;
 8101f84:	2306      	movs	r3, #6
 8101f86:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.BaseAddress = (lowAddress);
 8101f88:	687b      	ldr	r3, [r7, #4]
 8101f8a:	60fb      	str	r3, [r7, #12]
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( highAddress - lowAddress ));
 8101f8c:	683a      	ldr	r2, [r7, #0]
 8101f8e:	687b      	ldr	r3, [r7, #4]
 8101f90:	1ad3      	subs	r3, r2, r3
 8101f92:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 1;
 8101f94:	69fb      	ldr	r3, [r7, #28]
 8101f96:	085b      	lsrs	r3, r3, #1
 8101f98:	69fa      	ldr	r2, [r7, #28]
 8101f9a:	4313      	orrs	r3, r2
 8101f9c:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 2;
 8101f9e:	69fb      	ldr	r3, [r7, #28]
 8101fa0:	089b      	lsrs	r3, r3, #2
 8101fa2:	69fa      	ldr	r2, [r7, #28]
 8101fa4:	4313      	orrs	r3, r2
 8101fa6:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 4;
 8101fa8:	69fb      	ldr	r3, [r7, #28]
 8101faa:	091b      	lsrs	r3, r3, #4
 8101fac:	69fa      	ldr	r2, [r7, #28]
 8101fae:	4313      	orrs	r3, r2
 8101fb0:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 8;
 8101fb2:	69fb      	ldr	r3, [r7, #28]
 8101fb4:	0a1b      	lsrs	r3, r3, #8
 8101fb6:	69fa      	ldr	r2, [r7, #28]
 8101fb8:	4313      	orrs	r3, r2
 8101fba:	61fb      	str	r3, [r7, #28]
    stackSize |= stackSize >> 16;
 8101fbc:	69fb      	ldr	r3, [r7, #28]
 8101fbe:	0c1b      	lsrs	r3, r3, #16
 8101fc0:	69fa      	ldr	r2, [r7, #28]
 8101fc2:	4313      	orrs	r3, r2
 8101fc4:	61fb      	str	r3, [r7, #28]
    result = MultiplyDeBruijnBitPosition[(uint32_t)(stackSize * 0x07C4ACDDU) >> 27];
 8101fc6:	69fb      	ldr	r3, [r7, #28]
 8101fc8:	4a12      	ldr	r2, [pc, #72]	; (8102014 <CIL_memoryProtection_setProgramMemoryProtection+0xb0>)
 8101fca:	fb02 f303 	mul.w	r3, r2, r3
 8101fce:	0edb      	lsrs	r3, r3, #27
 8101fd0:	4a11      	ldr	r2, [pc, #68]	; (8102018 <CIL_memoryProtection_setProgramMemoryProtection+0xb4>)
 8101fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101fd6:	61bb      	str	r3, [r7, #24]
    return (result-1);
 8101fd8:	69bb      	ldr	r3, [r7, #24]
 8101fda:	3b01      	subs	r3, #1
    MPU_InitStruct.Size = (CIL_memoryProtection_fastLogBase2( highAddress - lowAddress ));
 8101fdc:	b2db      	uxtb	r3, r3
 8101fde:	743b      	strb	r3, [r7, #16]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8101fe0:	2300      	movs	r3, #0
 8101fe2:	747b      	strb	r3, [r7, #17]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8101fe4:	2301      	movs	r3, #1
 8101fe6:	74bb      	strb	r3, [r7, #18]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8101fe8:	2303      	movs	r3, #3
 8101fea:	74fb      	strb	r3, [r7, #19]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8101fec:	2300      	movs	r3, #0
 8101fee:	753b      	strb	r3, [r7, #20]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8101ff0:	2301      	movs	r3, #1
 8101ff2:	757b      	strb	r3, [r7, #21]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8101ff4:	2301      	movs	r3, #1
 8101ff6:	75bb      	strb	r3, [r7, #22]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8101ff8:	2301      	movs	r3, #1
 8101ffa:	75fb      	strb	r3, [r7, #23]
  
    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8101ffc:	f107 0308 	add.w	r3, r7, #8
 8102000:	4618      	mov	r0, r3
 8102002:	f000 fdd5 	bl	8102bb0 <HAL_MPU_ConfigRegion>
    /* Enables the MPU */
    HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 8102006:	2006      	movs	r0, #6
 8102008:	f000 fdb4 	bl	8102b74 <HAL_MPU_Enable>
}
 810200c:	bf00      	nop
 810200e:	3720      	adds	r7, #32
 8102010:	46bd      	mov	sp, r7
 8102012:	bd80      	pop	{r7, pc}
 8102014:	07c4acdd 	.word	0x07c4acdd
 8102018:	08103b44 	.word	0x08103b44

0810201c <CIL_stack_stackInit>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION StackPointerType CIL_stack_stackInit(AddressType stackLowAddress, AddressType stackHighAddress, AddressType handlerAddress)
{
 810201c:	b480      	push	{r7}
 810201e:	b087      	sub	sp, #28
 8102020:	af00      	add	r7, sp, #0
 8102022:	60f8      	str	r0, [r7, #12]
 8102024:	60b9      	str	r1, [r7, #8]
 8102026:	607a      	str	r2, [r7, #4]
    CosmOS_StackType *stack = ( CosmOS_StackType* )( stackHighAddress - (AddressType)sizeof(CosmOS_StackType) );
 8102028:	68bb      	ldr	r3, [r7, #8]
 810202a:	3b40      	subs	r3, #64	; 0x40
 810202c:	617b      	str	r3, [r7, #20]

    stack->XPSR  = 0x01000000;
 810202e:	697b      	ldr	r3, [r7, #20]
 8102030:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8102034:	63da      	str	r2, [r3, #60]	; 0x3c
    stack->PC    = handlerAddress;
 8102036:	697b      	ldr	r3, [r7, #20]
 8102038:	687a      	ldr	r2, [r7, #4]
 810203a:	639a      	str	r2, [r3, #56]	; 0x38
    stack->LR    = 0xFFFFFFFD;
 810203c:	697b      	ldr	r3, [r7, #20]
 810203e:	f06f 0202 	mvn.w	r2, #2
 8102042:	635a      	str	r2, [r3, #52]	; 0x34
    stack->R12   = 0;
 8102044:	697b      	ldr	r3, [r7, #20]
 8102046:	2200      	movs	r2, #0
 8102048:	631a      	str	r2, [r3, #48]	; 0x30
    stack->R3    = 0;
 810204a:	697b      	ldr	r3, [r7, #20]
 810204c:	2200      	movs	r2, #0
 810204e:	62da      	str	r2, [r3, #44]	; 0x2c
    stack->R2    = 0;
 8102050:	697b      	ldr	r3, [r7, #20]
 8102052:	2200      	movs	r2, #0
 8102054:	629a      	str	r2, [r3, #40]	; 0x28
    stack->R1    = 0;
 8102056:	697b      	ldr	r3, [r7, #20]
 8102058:	2200      	movs	r2, #0
 810205a:	625a      	str	r2, [r3, #36]	; 0x24
    stack->R0    = 0;
 810205c:	697b      	ldr	r3, [r7, #20]
 810205e:	2200      	movs	r2, #0
 8102060:	621a      	str	r2, [r3, #32]
    stack->R14   = 0xFFFFFFFD;
 8102062:	697b      	ldr	r3, [r7, #20]
 8102064:	f06f 0202 	mvn.w	r2, #2
 8102068:	61da      	str	r2, [r3, #28]
    stack->R11   = 0;
 810206a:	697b      	ldr	r3, [r7, #20]
 810206c:	2200      	movs	r2, #0
 810206e:	619a      	str	r2, [r3, #24]
    stack->R10   = 0;
 8102070:	697b      	ldr	r3, [r7, #20]
 8102072:	2200      	movs	r2, #0
 8102074:	615a      	str	r2, [r3, #20]
    stack->R8    = 0;
 8102076:	697b      	ldr	r3, [r7, #20]
 8102078:	2200      	movs	r2, #0
 810207a:	611a      	str	r2, [r3, #16]
    stack->R7    = 0;
 810207c:	697b      	ldr	r3, [r7, #20]
 810207e:	2200      	movs	r2, #0
 8102080:	60da      	str	r2, [r3, #12]
    stack->R6    = 0;
 8102082:	697b      	ldr	r3, [r7, #20]
 8102084:	2200      	movs	r2, #0
 8102086:	609a      	str	r2, [r3, #8]
    stack->R5    = 0;
 8102088:	697b      	ldr	r3, [r7, #20]
 810208a:	2200      	movs	r2, #0
 810208c:	605a      	str	r2, [r3, #4]
    stack->R4    = 0;
 810208e:	697b      	ldr	r3, [r7, #20]
 8102090:	2200      	movs	r2, #0
 8102092:	601a      	str	r2, [r3, #0]

    return (StackPointerType)(&(stack->R4));
 8102094:	697b      	ldr	r3, [r7, #20]
}
 8102096:	4618      	mov	r0, r3
 8102098:	371c      	adds	r7, #28
 810209a:	46bd      	mov	sp, r7
 810209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020a0:	4770      	bx	lr

081020a2 <CIL_stack_setStackPointer>:
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION __NAKED void CIL_stack_setStackPointer(AddressType address)
{
    __asm volatile ("LDMIA R0!,{R4-R8,R10,R11,R14}");
 81020a2:	e8b0 4df0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, sl, fp, lr}
	  __asm volatile ("MSR PSP,R0");
 81020a6:	f380 8809 	msr	PSP, r0
    __asm volatile ("MOV R0, #0x3");
 81020aa:	f04f 0003 	mov.w	r0, #3
    __asm volatile ("MSR CONTROL, R0");
 81020ae:	f380 8814 	msr	CONTROL, r0
    __asm volatile ("ISB");
 81020b2:	f3bf 8f6f 	isb	sy
    __asm volatile ("BX R14");
 81020b6:	4770      	bx	lr
}
 81020b8:	bf00      	nop

081020ba <CIL_sysCalls_dispatcher>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_sysCalls_dispatcher(BitWidthType *sp)
{
 81020ba:	b580      	push	{r7, lr}
 81020bc:	b08e      	sub	sp, #56	; 0x38
 81020be:	af00      	add	r7, sp, #0
 81020c0:	6078      	str	r0, [r7, #4]
    CosmOS_GenericVoidType sysCall;
    CosmOS_OsVariableType * osVar;
    CosmOS_RoutesConfigurationType * routeVar;

  
    uint8_t *pc = (uint8_t*)(sp[6]);
 81020c2:	687b      	ldr	r3, [r7, #4]
 81020c4:	3318      	adds	r3, #24
 81020c6:	681b      	ldr	r3, [r3, #0]
 81020c8:	633b      	str	r3, [r7, #48]	; 0x30
    
    pc-=2;
 81020ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81020cc:	3b02      	subs	r3, #2
 81020ce:	633b      	str	r3, [r7, #48]	; 0x30

    osVar = os_getOsVar();
 81020d0:	f7ff f8d0 	bl	8101274 <os_getOsVar>
 81020d4:	62f8      	str	r0, [r7, #44]	; 0x2c

    uint8_t sysCallId = *pc;
 81020d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81020d8:	781b      	ldrb	r3, [r3, #0]
 81020da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 81020de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81020e0:	60bb      	str	r3, [r7, #8]
    return (CosmOS_RoutesConfigurationType *)(osVar->cfg->route);
 81020e2:	68bb      	ldr	r3, [r7, #8]
 81020e4:	681b      	ldr	r3, [r3, #0]
 81020e6:	691b      	ldr	r3, [r3, #16]

    routeVar = os_getOsRoutes( osVar );
 81020e8:	627b      	str	r3, [r7, #36]	; 0x24

    sysCall = route_getRoutesFunc( routeVar, sp[0] );
 81020ea:	687b      	ldr	r3, [r7, #4]
 81020ec:	681b      	ldr	r3, [r3, #0]
 81020ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81020f0:	613a      	str	r2, [r7, #16]
 81020f2:	60fb      	str	r3, [r7, #12]
  * 
  * @return CosmOS_GenericVoidType
********************************************************************************/
__STATIC_FORCEINLINE CosmOS_GenericVoidType route_getRoutesFunc(CosmOS_RoutesConfigurationType * route, BitWidthType callId)
{
    return (CosmOS_GenericVoidType)(route->routeFunc[route->routeIdToFunc[callId]]);
 81020f4:	693b      	ldr	r3, [r7, #16]
 81020f6:	681a      	ldr	r2, [r3, #0]
 81020f8:	693b      	ldr	r3, [r7, #16]
 81020fa:	6859      	ldr	r1, [r3, #4]
 81020fc:	68fb      	ldr	r3, [r7, #12]
 81020fe:	009b      	lsls	r3, r3, #2
 8102100:	440b      	add	r3, r1
 8102102:	681b      	ldr	r3, [r3, #0]
 8102104:	009b      	lsls	r3, r3, #2
 8102106:	4413      	add	r3, r2
 8102108:	681b      	ldr	r3, [r3, #0]
 810210a:	623b      	str	r3, [r7, #32]
    entityId = route_getRoutesEntityId( routeVar, sp[0] );
 810210c:	687b      	ldr	r3, [r7, #4]
 810210e:	681b      	ldr	r3, [r3, #0]
 8102110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8102112:	61ba      	str	r2, [r7, #24]
 8102114:	617b      	str	r3, [r7, #20]
  * 
  * @return BitWidthType
********************************************************************************/
__STATIC_FORCEINLINE BitWidthType route_getRoutesEntityId(CosmOS_RoutesConfigurationType * route, BitWidthType callId)
{
    return (route->routeIdToEntity[callId]);
 8102116:	69bb      	ldr	r3, [r7, #24]
 8102118:	689a      	ldr	r2, [r3, #8]
 810211a:	697b      	ldr	r3, [r7, #20]
 810211c:	009b      	lsls	r3, r3, #2
 810211e:	4413      	add	r3, r2
 8102120:	681b      	ldr	r3, [r3, #0]
 8102122:	61fb      	str	r3, [r7, #28]

    switch ( sysCallId )
 8102124:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8102128:	2b01      	cmp	r3, #1
 810212a:	d007      	beq.n	810213c <CIL_sysCalls_dispatcher+0x82>
 810212c:	2b02      	cmp	r3, #2
 810212e:	d011      	beq.n	8102154 <CIL_sysCalls_dispatcher+0x9a>
 8102130:	2b00      	cmp	r3, #0
 8102132:	d000      	beq.n	8102136 <CIL_sysCalls_dispatcher+0x7c>
        }

        default :
        {
            /* PANIC */
            break;
 8102134:	e00f      	b.n	8102156 <CIL_sysCalls_dispatcher+0x9c>
            sysCall();
 8102136:	6a3b      	ldr	r3, [r7, #32]
 8102138:	4798      	blx	r3
            break;
 810213a:	e00c      	b.n	8102156 <CIL_sysCalls_dispatcher+0x9c>
            returnValue = ((CosmOS_GenericBitWidthRWType)sysCall)(entityId, (void *)sp[1], sp[2]);
 810213c:	687b      	ldr	r3, [r7, #4]
 810213e:	3304      	adds	r3, #4
 8102140:	681b      	ldr	r3, [r3, #0]
 8102142:	4619      	mov	r1, r3
 8102144:	687b      	ldr	r3, [r7, #4]
 8102146:	3308      	adds	r3, #8
 8102148:	681a      	ldr	r2, [r3, #0]
 810214a:	6a3b      	ldr	r3, [r7, #32]
 810214c:	69f8      	ldr	r0, [r7, #28]
 810214e:	4798      	blx	r3
 8102150:	6378      	str	r0, [r7, #52]	; 0x34
            break;
 8102152:	e000      	b.n	8102156 <CIL_sysCalls_dispatcher+0x9c>
            break;
 8102154:	bf00      	nop
        }
    }

    sp[0] = returnValue;
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810215a:	601a      	str	r2, [r3, #0]
}
 810215c:	bf00      	nop
 810215e:	3738      	adds	r7, #56	; 0x38
 8102160:	46bd      	mov	sp, r7
 8102162:	bd80      	pop	{r7, pc}

08102164 <CIL_sysCalls_os>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_sysCalls_os(BitWidthType id)
{
 8102164:	b480      	push	{r7}
 8102166:	b083      	sub	sp, #12
 8102168:	af00      	add	r7, sp, #0
 810216a:	6078      	str	r0, [r7, #4]
    __asm volatile("SVC #0");
 810216c:	df00      	svc	0
}
 810216e:	bf00      	nop
 8102170:	370c      	adds	r7, #12
 8102172:	46bd      	mov	sp, r7
 8102174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102178:	4770      	bx	lr

0810217a <CIL_sysCalls_readWrite>:
  * @return BitWidthType
********************************************************************************/
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION BitWidthType CIL_sysCalls_readWrite(BitWidthType id, void * entity, BitWidthType num)
{
 810217a:	b480      	push	{r7}
 810217c:	b087      	sub	sp, #28
 810217e:	af00      	add	r7, sp, #0
 8102180:	60f8      	str	r0, [r7, #12]
 8102182:	60b9      	str	r1, [r7, #8]
 8102184:	607a      	str	r2, [r7, #4]
    BitWidthType returnValue;

    __asm volatile("SVC #1");
 8102186:	df01      	svc	1
    __asm volatile("MOV %0, R0": "=r" (returnValue) ::);
 8102188:	4603      	mov	r3, r0
 810218a:	617b      	str	r3, [r7, #20]

    return returnValue;
 810218c:	697b      	ldr	r3, [r7, #20]
}
 810218e:	4618      	mov	r0, r3
 8102190:	371c      	adds	r7, #28
 8102192:	46bd      	mov	sp, r7
 8102194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102198:	4770      	bx	lr
	...

0810219c <CIL_sysTimer_setTicks>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_sysTimer_setTicks(BitWidthType ticks, CosmOS_SchedulerSyncStateType schedulersSyncState)
{
 810219c:	b480      	push	{r7}
 810219e:	b085      	sub	sp, #20
 81021a0:	af00      	add	r7, sp, #0
 81021a2:	6078      	str	r0, [r7, #4]
 81021a4:	6039      	str	r1, [r7, #0]
    if( schedulersSyncState IS_NOT_EQUAL_TO SCHEDULER_SYNC_STATE_ENUM__IN_SYNC ) 
 81021a6:	683b      	ldr	r3, [r7, #0]
 81021a8:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 81021ac:	d010      	beq.n	81021d0 <CIL_sysTimer_setTicks+0x34>
    {
        BitWidthType delay;
        delay = SysTick->LOAD - SysTick->VAL;
 81021ae:	4b12      	ldr	r3, [pc, #72]	; (81021f8 <CIL_sysTimer_setTicks+0x5c>)
 81021b0:	685a      	ldr	r2, [r3, #4]
 81021b2:	4b11      	ldr	r3, [pc, #68]	; (81021f8 <CIL_sysTimer_setTicks+0x5c>)
 81021b4:	689b      	ldr	r3, [r3, #8]
 81021b6:	1ad3      	subs	r3, r2, r3
 81021b8:	60fb      	str	r3, [r7, #12]
        
        SysTick->LOAD  = (uint32_t)(((ticks*TICKCOUNT)-delay) - 1UL);         /* set reload register */
 81021ba:	687b      	ldr	r3, [r7, #4]
 81021bc:	f242 7210 	movw	r2, #10000	; 0x2710
 81021c0:	fb02 f203 	mul.w	r2, r2, r3
 81021c4:	68fb      	ldr	r3, [r7, #12]
 81021c6:	1ad3      	subs	r3, r2, r3
 81021c8:	4a0b      	ldr	r2, [pc, #44]	; (81021f8 <CIL_sysTimer_setTicks+0x5c>)
 81021ca:	3b01      	subs	r3, #1
 81021cc:	6053      	str	r3, [r2, #4]
 81021ce:	e007      	b.n	81021e0 <CIL_sysTimer_setTicks+0x44>
    }
    else
    {
        SysTick->LOAD  = (uint32_t)(((ticks*TICKCOUNT)) - 1UL);               /* set reload register */
 81021d0:	687b      	ldr	r3, [r7, #4]
 81021d2:	f242 7210 	movw	r2, #10000	; 0x2710
 81021d6:	fb02 f303 	mul.w	r3, r2, r3
 81021da:	4a07      	ldr	r2, [pc, #28]	; (81021f8 <CIL_sysTimer_setTicks+0x5c>)
 81021dc:	3b01      	subs	r3, #1
 81021de:	6053      	str	r3, [r2, #4]
    }

    SysTick->VAL   = 0UL;                                                     /* Load the SysTick Counter Value */
 81021e0:	4b05      	ldr	r3, [pc, #20]	; (81021f8 <CIL_sysTimer_setTicks+0x5c>)
 81021e2:	2200      	movs	r2, #0
 81021e4:	609a      	str	r2, [r3, #8]
    SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81021e6:	4b04      	ldr	r3, [pc, #16]	; (81021f8 <CIL_sysTimer_setTicks+0x5c>)
 81021e8:	2207      	movs	r2, #7
 81021ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                                   /* Enable SysTick IRQ and SysTick Timer */
}
 81021ec:	bf00      	nop
 81021ee:	3714      	adds	r7, #20
 81021f0:	46bd      	mov	sp, r7
 81021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021f6:	4770      	bx	lr
 81021f8:	e000e010 	.word	0xe000e010

081021fc <CIL_uart_sysJob>:
********************************************************************************/
/* @cond S */
__SEC_START(__OS_FUNC_SECTION_START)
/* @endcond*/
__OS_FUNC_SECTION void CIL_uart_sysJob()
{    
 81021fc:	b480      	push	{r7}
 81021fe:	af00      	add	r7, sp, #0

    //TX SIDE
    //check where is DMA and switch it if its buffer is empty
    //check if user is in red zone, if yes check if DMA is on the same buffer, then switch to the other
    //HAL_UART_Receive_DMA()
}
 8102200:	bf00      	nop
 8102202:	46bd      	mov	sp, r7
 8102204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102208:	4770      	bx	lr
	...

Disassembly of section .text:

0810220c <__do_global_dtors_aux>:
 810220c:	b510      	push	{r4, lr}
 810220e:	4c05      	ldr	r4, [pc, #20]	; (8102224 <__do_global_dtors_aux+0x18>)
 8102210:	7823      	ldrb	r3, [r4, #0]
 8102212:	b933      	cbnz	r3, 8102222 <__do_global_dtors_aux+0x16>
 8102214:	4b04      	ldr	r3, [pc, #16]	; (8102228 <__do_global_dtors_aux+0x1c>)
 8102216:	b113      	cbz	r3, 810221e <__do_global_dtors_aux+0x12>
 8102218:	4804      	ldr	r0, [pc, #16]	; (810222c <__do_global_dtors_aux+0x20>)
 810221a:	f3af 8000 	nop.w
 810221e:	2301      	movs	r3, #1
 8102220:	7023      	strb	r3, [r4, #0]
 8102222:	bd10      	pop	{r4, pc}
 8102224:	10000410 	.word	0x10000410
 8102228:	00000000 	.word	0x00000000
 810222c:	08103ac4 	.word	0x08103ac4

08102230 <frame_dummy>:
 8102230:	b508      	push	{r3, lr}
 8102232:	4b03      	ldr	r3, [pc, #12]	; (8102240 <frame_dummy+0x10>)
 8102234:	b11b      	cbz	r3, 810223e <frame_dummy+0xe>
 8102236:	4903      	ldr	r1, [pc, #12]	; (8102244 <frame_dummy+0x14>)
 8102238:	4803      	ldr	r0, [pc, #12]	; (8102248 <frame_dummy+0x18>)
 810223a:	f3af 8000 	nop.w
 810223e:	bd08      	pop	{r3, pc}
 8102240:	00000000 	.word	0x00000000
 8102244:	10000414 	.word	0x10000414
 8102248:	08103ac4 	.word	0x08103ac4

0810224c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 810224c:	b480      	push	{r7}
 810224e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8102250:	4b0b      	ldr	r3, [pc, #44]	; (8102280 <SystemInit+0x34>)
 8102252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102256:	4a0a      	ldr	r2, [pc, #40]	; (8102280 <SystemInit+0x34>)
 8102258:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 810225c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8102260:	4b07      	ldr	r3, [pc, #28]	; (8102280 <SystemInit+0x34>)
 8102262:	691b      	ldr	r3, [r3, #16]
 8102264:	4a06      	ldr	r2, [pc, #24]	; (8102280 <SystemInit+0x34>)
 8102266:	f043 0310 	orr.w	r3, r3, #16
 810226a:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 810226c:	4b04      	ldr	r3, [pc, #16]	; (8102280 <SystemInit+0x34>)
 810226e:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8102272:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8102274:	bf00      	nop
 8102276:	46bd      	mov	sp, r7
 8102278:	f85d 7b04 	ldr.w	r7, [sp], #4
 810227c:	4770      	bx	lr
 810227e:	bf00      	nop
 8102280:	e000ed00 	.word	0xe000ed00

08102284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102284:	b480      	push	{r7}
 8102286:	b083      	sub	sp, #12
 8102288:	af00      	add	r7, sp, #0
 810228a:	4603      	mov	r3, r0
 810228c:	6039      	str	r1, [r7, #0]
 810228e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102290:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102294:	2b00      	cmp	r3, #0
 8102296:	db0a      	blt.n	81022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102298:	683b      	ldr	r3, [r7, #0]
 810229a:	b2da      	uxtb	r2, r3
 810229c:	490c      	ldr	r1, [pc, #48]	; (81022d0 <__NVIC_SetPriority+0x4c>)
 810229e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81022a2:	0112      	lsls	r2, r2, #4
 81022a4:	b2d2      	uxtb	r2, r2
 81022a6:	440b      	add	r3, r1
 81022a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81022ac:	e00a      	b.n	81022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81022ae:	683b      	ldr	r3, [r7, #0]
 81022b0:	b2da      	uxtb	r2, r3
 81022b2:	4908      	ldr	r1, [pc, #32]	; (81022d4 <__NVIC_SetPriority+0x50>)
 81022b4:	88fb      	ldrh	r3, [r7, #6]
 81022b6:	f003 030f 	and.w	r3, r3, #15
 81022ba:	3b04      	subs	r3, #4
 81022bc:	0112      	lsls	r2, r2, #4
 81022be:	b2d2      	uxtb	r2, r2
 81022c0:	440b      	add	r3, r1
 81022c2:	761a      	strb	r2, [r3, #24]
}
 81022c4:	bf00      	nop
 81022c6:	370c      	adds	r7, #12
 81022c8:	46bd      	mov	sp, r7
 81022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022ce:	4770      	bx	lr
 81022d0:	e000e100 	.word	0xe000e100
 81022d4:	e000ed00 	.word	0xe000ed00

081022d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81022d8:	b580      	push	{r7, lr}
 81022da:	b082      	sub	sp, #8
 81022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	cosmosApi_boot();
 81022de:	f000 fa0d 	bl	81026fc <osBoot_boot>
	NVIC_SetPriority(SVCall_IRQn,3);
 81022e2:	2103      	movs	r1, #3
 81022e4:	f06f 0004 	mvn.w	r0, #4
 81022e8:	f7ff ffcc 	bl	8102284 <__NVIC_SetPriority>
  NVIC_SetPriority(PendSV_IRQn,4);
 81022ec:	2104      	movs	r1, #4
 81022ee:	f06f 0001 	mvn.w	r0, #1
 81022f2:	f7ff ffc7 	bl	8102284 <__NVIC_SetPriority>
  NVIC_SetPriority (SysTick_IRQn, 0);         /* set Priority for Systick Interrupt */
 81022f6:	2100      	movs	r1, #0
 81022f8:	f04f 30ff 	mov.w	r0, #4294967295
 81022fc:	f7ff ffc2 	bl	8102284 <__NVIC_SetPriority>
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8102300:	4b1e      	ldr	r3, [pc, #120]	; (810237c <main+0xa4>)
 8102302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102306:	4a1d      	ldr	r2, [pc, #116]	; (810237c <main+0xa4>)
 8102308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810230c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102310:	4b1a      	ldr	r3, [pc, #104]	; (810237c <main+0xa4>)
 8102312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810231a:	607b      	str	r3, [r7, #4]
 810231c:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810231e:	2001      	movs	r0, #1
 8102320:	f000 fe82 	bl	8103028 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8102324:	f000 ff08 	bl	8103138 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8102328:	2201      	movs	r2, #1
 810232a:	2102      	movs	r1, #2
 810232c:	2000      	movs	r0, #0
 810232e:	f000 fe8d 	bl	810304c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102332:	4b13      	ldr	r3, [pc, #76]	; (8102380 <main+0xa8>)
 8102334:	681b      	ldr	r3, [r3, #0]
 8102336:	091b      	lsrs	r3, r3, #4
 8102338:	f003 030f 	and.w	r3, r3, #15
 810233c:	2b07      	cmp	r3, #7
 810233e:	d108      	bne.n	8102352 <main+0x7a>
 8102340:	4b10      	ldr	r3, [pc, #64]	; (8102384 <main+0xac>)
 8102342:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8102346:	4a0f      	ldr	r2, [pc, #60]	; (8102384 <main+0xac>)
 8102348:	f043 0301 	orr.w	r3, r3, #1
 810234c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8102350:	e007      	b.n	8102362 <main+0x8a>
 8102352:	4b0c      	ldr	r3, [pc, #48]	; (8102384 <main+0xac>)
 8102354:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8102358:	4a0a      	ldr	r2, [pc, #40]	; (8102384 <main+0xac>)
 810235a:	f043 0301 	orr.w	r3, r3, #1
 810235e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8102362:	f000 fa9f 	bl	81028a4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8102366:	f000 f829 	bl	81023bc <MX_GPIO_Init>
  MX_DMA_Init();
 810236a:	f000 f80d 	bl	8102388 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
	cosmosApi_osInit_init();
 810236e:	2005      	movs	r0, #5
 8102370:	f7ff fbbd 	bl	8101aee <sysCalls_os>
	cosmosApi_os_start();
 8102374:	2006      	movs	r0, #6
 8102376:	f7ff fbba 	bl	8101aee <sysCalls_os>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 810237a:	e7fe      	b.n	810237a <main+0xa2>
 810237c:	58024400 	.word	0x58024400
 8102380:	e000ed00 	.word	0xe000ed00
 8102384:	58026400 	.word	0x58026400

08102388 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8102388:	b480      	push	{r7}
 810238a:	b083      	sub	sp, #12
 810238c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 810238e:	4b0a      	ldr	r3, [pc, #40]	; (81023b8 <MX_DMA_Init+0x30>)
 8102390:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102394:	4a08      	ldr	r2, [pc, #32]	; (81023b8 <MX_DMA_Init+0x30>)
 8102396:	f043 0301 	orr.w	r3, r3, #1
 810239a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810239e:	4b06      	ldr	r3, [pc, #24]	; (81023b8 <MX_DMA_Init+0x30>)
 81023a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81023a4:	f003 0301 	and.w	r3, r3, #1
 81023a8:	607b      	str	r3, [r7, #4]
 81023aa:	687b      	ldr	r3, [r7, #4]

}
 81023ac:	bf00      	nop
 81023ae:	370c      	adds	r7, #12
 81023b0:	46bd      	mov	sp, r7
 81023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023b6:	4770      	bx	lr
 81023b8:	58024400 	.word	0x58024400

081023bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81023bc:	b580      	push	{r7, lr}
 81023be:	b088      	sub	sp, #32
 81023c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81023c2:	f107 030c 	add.w	r3, r7, #12
 81023c6:	2200      	movs	r2, #0
 81023c8:	601a      	str	r2, [r3, #0]
 81023ca:	605a      	str	r2, [r3, #4]
 81023cc:	609a      	str	r2, [r3, #8]
 81023ce:	60da      	str	r2, [r3, #12]
 81023d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81023d2:	4b24      	ldr	r3, [pc, #144]	; (8102464 <MX_GPIO_Init+0xa8>)
 81023d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81023d8:	4a22      	ldr	r2, [pc, #136]	; (8102464 <MX_GPIO_Init+0xa8>)
 81023da:	f043 0301 	orr.w	r3, r3, #1
 81023de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81023e2:	4b20      	ldr	r3, [pc, #128]	; (8102464 <MX_GPIO_Init+0xa8>)
 81023e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81023e8:	f003 0301 	and.w	r3, r3, #1
 81023ec:	60bb      	str	r3, [r7, #8]
 81023ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81023f0:	4b1c      	ldr	r3, [pc, #112]	; (8102464 <MX_GPIO_Init+0xa8>)
 81023f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81023f6:	4a1b      	ldr	r2, [pc, #108]	; (8102464 <MX_GPIO_Init+0xa8>)
 81023f8:	f043 0302 	orr.w	r3, r3, #2
 81023fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102400:	4b18      	ldr	r3, [pc, #96]	; (8102464 <MX_GPIO_Init+0xa8>)
 8102402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102406:	f003 0302 	and.w	r3, r3, #2
 810240a:	607b      	str	r3, [r7, #4]
 810240c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 810240e:	2200      	movs	r2, #0
 8102410:	2110      	movs	r1, #16
 8102412:	4815      	ldr	r0, [pc, #84]	; (8102468 <MX_GPIO_Init+0xac>)
 8102414:	f000 fdd4 	bl	8102fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8102418:	2200      	movs	r2, #0
 810241a:	2101      	movs	r1, #1
 810241c:	4813      	ldr	r0, [pc, #76]	; (810246c <MX_GPIO_Init+0xb0>)
 810241e:	f000 fdcf 	bl	8102fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8102422:	2310      	movs	r3, #16
 8102424:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8102426:	2301      	movs	r3, #1
 8102428:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810242a:	2300      	movs	r3, #0
 810242c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810242e:	2303      	movs	r3, #3
 8102430:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102432:	f107 030c 	add.w	r3, r7, #12
 8102436:	4619      	mov	r1, r3
 8102438:	480b      	ldr	r0, [pc, #44]	; (8102468 <MX_GPIO_Init+0xac>)
 810243a:	f000 fc11 	bl	8102c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 810243e:	2301      	movs	r3, #1
 8102440:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8102442:	2301      	movs	r3, #1
 8102444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102446:	2300      	movs	r3, #0
 8102448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810244a:	2303      	movs	r3, #3
 810244c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 810244e:	f107 030c 	add.w	r3, r7, #12
 8102452:	4619      	mov	r1, r3
 8102454:	4805      	ldr	r0, [pc, #20]	; (810246c <MX_GPIO_Init+0xb0>)
 8102456:	f000 fc03 	bl	8102c60 <HAL_GPIO_Init>

}
 810245a:	bf00      	nop
 810245c:	3720      	adds	r7, #32
 810245e:	46bd      	mov	sp, r7
 8102460:	bd80      	pop	{r7, pc}
 8102462:	bf00      	nop
 8102464:	58024400 	.word	0x58024400
 8102468:	58020000 	.word	0x58020000
 810246c:	58020400 	.word	0x58020400

08102470 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8102470:	b580      	push	{r7, lr}
 8102472:	b082      	sub	sp, #8
 8102474:	af00      	add	r7, sp, #0
 8102476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8102478:	687b      	ldr	r3, [r7, #4]
 810247a:	681b      	ldr	r3, [r3, #0]
 810247c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102480:	d101      	bne.n	8102486 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8102482:	f000 fa6d 	bl	8102960 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8102486:	bf00      	nop
 8102488:	3708      	adds	r7, #8
 810248a:	46bd      	mov	sp, r7
 810248c:	bd80      	pop	{r7, pc}
	...

08102490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8102490:	b480      	push	{r7}
 8102492:	b083      	sub	sp, #12
 8102494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102496:	4b0a      	ldr	r3, [pc, #40]	; (81024c0 <HAL_MspInit+0x30>)
 8102498:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810249c:	4a08      	ldr	r2, [pc, #32]	; (81024c0 <HAL_MspInit+0x30>)
 810249e:	f043 0302 	orr.w	r3, r3, #2
 81024a2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81024a6:	4b06      	ldr	r3, [pc, #24]	; (81024c0 <HAL_MspInit+0x30>)
 81024a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81024ac:	f003 0302 	and.w	r3, r3, #2
 81024b0:	607b      	str	r3, [r7, #4]
 81024b2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81024b4:	bf00      	nop
 81024b6:	370c      	adds	r7, #12
 81024b8:	46bd      	mov	sp, r7
 81024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024be:	4770      	bx	lr
 81024c0:	58024400 	.word	0x58024400

081024c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81024c4:	b580      	push	{r7, lr}
 81024c6:	b090      	sub	sp, #64	; 0x40
 81024c8:	af00      	add	r7, sp, #0
 81024ca:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM2 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81024cc:	687b      	ldr	r3, [r7, #4]
 81024ce:	2b0f      	cmp	r3, #15
 81024d0:	d827      	bhi.n	8102522 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0U);
 81024d2:	2200      	movs	r2, #0
 81024d4:	6879      	ldr	r1, [r7, #4]
 81024d6:	201c      	movs	r0, #28
 81024d8:	f000 fb0e 	bl	8102af8 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 81024dc:	201c      	movs	r0, #28
 81024de:	f000 fb25 	bl	8102b2c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 81024e2:	4a29      	ldr	r2, [pc, #164]	; (8102588 <HAL_InitTick+0xc4>)
 81024e4:	687b      	ldr	r3, [r7, #4]
 81024e6:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 81024e8:	4b28      	ldr	r3, [pc, #160]	; (810258c <HAL_InitTick+0xc8>)
 81024ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81024ee:	4a27      	ldr	r2, [pc, #156]	; (810258c <HAL_InitTick+0xc8>)
 81024f0:	f043 0301 	orr.w	r3, r3, #1
 81024f4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81024f8:	4b24      	ldr	r3, [pc, #144]	; (810258c <HAL_InitTick+0xc8>)
 81024fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81024fe:	f003 0301 	and.w	r3, r3, #1
 8102502:	60fb      	str	r3, [r7, #12]
 8102504:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8102506:	f107 0210 	add.w	r2, r7, #16
 810250a:	f107 0314 	add.w	r3, r7, #20
 810250e:	4611      	mov	r1, r2
 8102510:	4618      	mov	r0, r3
 8102512:	f000 ffd9 	bl	81034c8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8102516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102518:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 810251a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810251c:	2b00      	cmp	r3, #0
 810251e:	d106      	bne.n	810252e <HAL_InitTick+0x6a>
 8102520:	e001      	b.n	8102526 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8102522:	2301      	movs	r3, #1
 8102524:	e02c      	b.n	8102580 <HAL_InitTick+0xbc>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8102526:	f000 ffb9 	bl	810349c <HAL_RCC_GetPCLK1Freq>
 810252a:	63f8      	str	r0, [r7, #60]	; 0x3c
 810252c:	e004      	b.n	8102538 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 810252e:	f000 ffb5 	bl	810349c <HAL_RCC_GetPCLK1Freq>
 8102532:	4603      	mov	r3, r0
 8102534:	005b      	lsls	r3, r3, #1
 8102536:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8102538:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810253a:	4a15      	ldr	r2, [pc, #84]	; (8102590 <HAL_InitTick+0xcc>)
 810253c:	fba2 2303 	umull	r2, r3, r2, r3
 8102540:	0c9b      	lsrs	r3, r3, #18
 8102542:	3b01      	subs	r3, #1
 8102544:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8102546:	4b13      	ldr	r3, [pc, #76]	; (8102594 <HAL_InitTick+0xd0>)
 8102548:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 810254c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 810254e:	4b11      	ldr	r3, [pc, #68]	; (8102594 <HAL_InitTick+0xd0>)
 8102550:	f240 32e7 	movw	r2, #999	; 0x3e7
 8102554:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8102556:	4a0f      	ldr	r2, [pc, #60]	; (8102594 <HAL_InitTick+0xd0>)
 8102558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810255a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 810255c:	4b0d      	ldr	r3, [pc, #52]	; (8102594 <HAL_InitTick+0xd0>)
 810255e:	2200      	movs	r2, #0
 8102560:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8102562:	4b0c      	ldr	r3, [pc, #48]	; (8102594 <HAL_InitTick+0xd0>)
 8102564:	2200      	movs	r2, #0
 8102566:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8102568:	480a      	ldr	r0, [pc, #40]	; (8102594 <HAL_InitTick+0xd0>)
 810256a:	f000 ffef 	bl	810354c <HAL_TIM_Base_Init>
 810256e:	4603      	mov	r3, r0
 8102570:	2b00      	cmp	r3, #0
 8102572:	d104      	bne.n	810257e <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8102574:	4807      	ldr	r0, [pc, #28]	; (8102594 <HAL_InitTick+0xd0>)
 8102576:	f001 f84b 	bl	8103610 <HAL_TIM_Base_Start_IT>
 810257a:	4603      	mov	r3, r0
 810257c:	e000      	b.n	8102580 <HAL_InitTick+0xbc>
  }

  /* Return function status */
  return HAL_ERROR;
 810257e:	2301      	movs	r3, #1
}
 8102580:	4618      	mov	r0, r3
 8102582:	3740      	adds	r7, #64	; 0x40
 8102584:	46bd      	mov	sp, r7
 8102586:	bd80      	pop	{r7, pc}
 8102588:	10000408 	.word	0x10000408
 810258c:	58024400 	.word	0x58024400
 8102590:	431bde83 	.word	0x431bde83
 8102594:	1000042c 	.word	0x1000042c

08102598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102598:	b480      	push	{r7}
 810259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810259c:	e7fe      	b.n	810259c <NMI_Handler+0x4>

0810259e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810259e:	b480      	push	{r7}
 81025a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81025a2:	e7fe      	b.n	81025a2 <HardFault_Handler+0x4>

081025a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81025a4:	b480      	push	{r7}
 81025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81025a8:	e7fe      	b.n	81025a8 <MemManage_Handler+0x4>

081025aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81025aa:	b480      	push	{r7}
 81025ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81025ae:	e7fe      	b.n	81025ae <BusFault_Handler+0x4>

081025b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81025b0:	b480      	push	{r7}
 81025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81025b4:	e7fe      	b.n	81025b4 <UsageFault_Handler+0x4>

081025b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81025b6:	b480      	push	{r7}
 81025b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81025ba:	bf00      	nop
 81025bc:	46bd      	mov	sp, r7
 81025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025c2:	4770      	bx	lr

081025c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 81025c4:	b580      	push	{r7, lr}
 81025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 81025c8:	4802      	ldr	r0, [pc, #8]	; (81025d4 <TIM2_IRQHandler+0x10>)
 81025ca:	f001 f857 	bl	810367c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 81025ce:	bf00      	nop
 81025d0:	bd80      	pop	{r7, pc}
 81025d2:	bf00      	nop
 81025d4:	1000042c 	.word	0x1000042c

081025d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 81025d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102610 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 81025dc:	f7ff fe36 	bl	810224c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 81025e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 81025e2:	e003      	b.n	81025ec <LoopCopyDataInit>

081025e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 81025e4:	4b0b      	ldr	r3, [pc, #44]	; (8102614 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 81025e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 81025e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 81025ea:	3104      	adds	r1, #4

081025ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 81025ec:	480a      	ldr	r0, [pc, #40]	; (8102618 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 81025ee:	4b0b      	ldr	r3, [pc, #44]	; (810261c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 81025f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 81025f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 81025f4:	d3f6      	bcc.n	81025e4 <CopyDataInit>
  ldr  r2, =_sbss
 81025f6:	4a0a      	ldr	r2, [pc, #40]	; (8102620 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 81025f8:	e002      	b.n	8102600 <LoopFillZerobss>

081025fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 81025fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 81025fc:	f842 3b04 	str.w	r3, [r2], #4

08102600 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8102600:	4b08      	ldr	r3, [pc, #32]	; (8102624 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8102602:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8102604:	d3f9      	bcc.n	81025fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102606:	f001 fa39 	bl	8103a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810260a:	f7ff fe65 	bl	81022d8 <main>
  bx  lr    
 810260e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102610:	10020000 	.word	0x10020000
  ldr  r3, =_sidata
 8102614:	08103bcc 	.word	0x08103bcc
  ldr  r0, =_sdata
 8102618:	10000400 	.word	0x10000400
  ldr  r3, =_edata
 810261c:	10000410 	.word	0x10000410
  ldr  r2, =_sbss
 8102620:	10000410 	.word	0x10000410
  ldr  r3, = _ebss
 8102624:	1000047c 	.word	0x1000047c

08102628 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102628:	e7fe      	b.n	8102628 <ADC3_IRQHandler>
	...

0810262c <Task_0_Core_1_Handler>:
** Program ID macro = PROGRAM_1_CORE_1_ID
** WCET macro = TASK_0_PROGRAM_1_CORE_1_WCET
** Period of task in ticks = 50
********************************************************************************/ 
void Task_0_Core_1_Handler(void)
{
 810262c:	b580      	push	{r7, lr}
 810262e:	af00      	add	r7, sp, #0
/********************************************************************************
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Start      **
** start_name =Task_0_Core_1_Handler
********************************************************************************/
if (counter_cm4 > 100)
 8102630:	4b09      	ldr	r3, [pc, #36]	; (8102658 <Task_0_Core_1_Handler+0x2c>)
 8102632:	681b      	ldr	r3, [r3, #0]
 8102634:	2b64      	cmp	r3, #100	; 0x64
 8102636:	dd08      	ble.n	810264a <Task_0_Core_1_Handler+0x1e>
{
    counter_cm4 = 0;
 8102638:	4b07      	ldr	r3, [pc, #28]	; (8102658 <Task_0_Core_1_Handler+0x2c>)
 810263a:	2200      	movs	r2, #0
 810263c:	601a      	str	r2, [r3, #0]
    cosmosApi_deviceIO_togglePin(GPIOB, GPIO_PIN_0); //GREEN LED
 810263e:	2201      	movs	r2, #1
 8102640:	4906      	ldr	r1, [pc, #24]	; (810265c <Task_0_Core_1_Handler+0x30>)
 8102642:	2004      	movs	r0, #4
 8102644:	f7ff fa5e 	bl	8101b04 <sysCalls_readWrite>
}
/********************************************************************************
** stop_name =Task_0_Core_1_Handler
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Stop       **
********************************************************************************/
};
 8102648:	e004      	b.n	8102654 <Task_0_Core_1_Handler+0x28>
    counter_cm4++;
 810264a:	4b03      	ldr	r3, [pc, #12]	; (8102658 <Task_0_Core_1_Handler+0x2c>)
 810264c:	681b      	ldr	r3, [r3, #0]
 810264e:	3301      	adds	r3, #1
 8102650:	4a01      	ldr	r2, [pc, #4]	; (8102658 <Task_0_Core_1_Handler+0x2c>)
 8102652:	6013      	str	r3, [r2, #0]
};
 8102654:	bf00      	nop
 8102656:	bd80      	pop	{r7, pc}
 8102658:	10000c00 	.word	0x10000c00
 810265c:	58020400 	.word	0x58020400

08102660 <Task_0_Core_0_Handler>:
** Program ID macro = PROGRAM_1_CORE_0_ID
** WCET macro = TASK_0_PROGRAM_1_CORE_0_WCET
** Period of task in ticks = 50
********************************************************************************/ 
void Task_0_Core_0_Handler(void)
{
 8102660:	b580      	push	{r7, lr}
 8102662:	af00      	add	r7, sp, #0
/********************************************************************************
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Start      **
** start_name =Task_0_Core_0_Handler
********************************************************************************/
if (counter > 100)
 8102664:	4b0a      	ldr	r3, [pc, #40]	; (8102690 <Task_0_Core_0_Handler+0x30>)
 8102666:	681b      	ldr	r3, [r3, #0]
 8102668:	2b64      	cmp	r3, #100	; 0x64
 810266a:	dd08      	ble.n	810267e <Task_0_Core_0_Handler+0x1e>
{
    counter = 0;
 810266c:	4b08      	ldr	r3, [pc, #32]	; (8102690 <Task_0_Core_0_Handler+0x30>)
 810266e:	2200      	movs	r2, #0
 8102670:	601a      	str	r2, [r3, #0]
    cosmosApi_deviceIO_togglePin(GPIOE, GPIO_PIN_1); //ORANGE LED
 8102672:	2202      	movs	r2, #2
 8102674:	4907      	ldr	r1, [pc, #28]	; (8102694 <Task_0_Core_0_Handler+0x34>)
 8102676:	2004      	movs	r0, #4
 8102678:	f7ff fa44 	bl	8101b04 <sysCalls_readWrite>
 810267c:	e004      	b.n	8102688 <Task_0_Core_0_Handler+0x28>
}
else
{
    counter++;
 810267e:	4b04      	ldr	r3, [pc, #16]	; (8102690 <Task_0_Core_0_Handler+0x30>)
 8102680:	681b      	ldr	r3, [r3, #0]
 8102682:	3301      	adds	r3, #1
 8102684:	4a02      	ldr	r2, [pc, #8]	; (8102690 <Task_0_Core_0_Handler+0x30>)
 8102686:	6013      	str	r3, [r2, #0]
}
__asm volatile ("VMUL.F32 s0, s0, s1"); //testing FPU context switch
 8102688:	ee20 0a20 	vmul.f32	s0, s0, s1
/********************************************************************************
** stop_name =Task_0_Core_0_Handler
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Stop       **
********************************************************************************/
};
 810268c:	bf00      	nop
 810268e:	bd80      	pop	{r7, pc}
 8102690:	20001000 	.word	0x20001000
 8102694:	58021000 	.word	0x58021000

08102698 <IdleThread_CM4>:
/********************************************************************************
** Thread ID macro = THREAD_0_PROGRAM_0_CORE_1_ID
** Program ID macro = PROGRAM_0_CORE_1_ID
********************************************************************************/ 
void IdleThread_CM4(void)
{
 8102698:	b580      	push	{r7, lr}
 810269a:	af00      	add	r7, sp, #0
/********************************************************************************
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Start      **
** start_name =IdleThread_CM4
********************************************************************************/
if (counter_IdleThread_CM4 > 100)
 810269c:	4b08      	ldr	r3, [pc, #32]	; (81026c0 <IdleThread_CM4+0x28>)
 810269e:	681b      	ldr	r3, [r3, #0]
 81026a0:	2b64      	cmp	r3, #100	; 0x64
 81026a2:	dd05      	ble.n	81026b0 <IdleThread_CM4+0x18>
{
    cosmosApi_deviceIO_togglePin(GPIOA, GPIO_PIN_4);
 81026a4:	2210      	movs	r2, #16
 81026a6:	4907      	ldr	r1, [pc, #28]	; (81026c4 <IdleThread_CM4+0x2c>)
 81026a8:	2004      	movs	r0, #4
 81026aa:	f7ff fa2b 	bl	8101b04 <sysCalls_readWrite>
}
/********************************************************************************
** stop_name =IdleThread_CM4
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Stop       **
********************************************************************************/
};
 81026ae:	e004      	b.n	81026ba <IdleThread_CM4+0x22>
    counter_IdleThread_CM4++;
 81026b0:	4b03      	ldr	r3, [pc, #12]	; (81026c0 <IdleThread_CM4+0x28>)
 81026b2:	681b      	ldr	r3, [r3, #0]
 81026b4:	3301      	adds	r3, #1
 81026b6:	4a02      	ldr	r2, [pc, #8]	; (81026c0 <IdleThread_CM4+0x28>)
 81026b8:	6013      	str	r3, [r2, #0]
};
 81026ba:	bf00      	nop
 81026bc:	bd80      	pop	{r7, pc}
 81026be:	bf00      	nop
 81026c0:	10000800 	.word	0x10000800
 81026c4:	58020000 	.word	0x58020000

081026c8 <IdleThread_CM7>:
/********************************************************************************
** Thread ID macro = THREAD_0_PROGRAM_0_CORE_0_ID
** Program ID macro = PROGRAM_0_CORE_0_ID
********************************************************************************/ 
void IdleThread_CM7(void)
{
 81026c8:	b580      	push	{r7, lr}
 81026ca:	af00      	add	r7, sp, #0
/********************************************************************************
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Start      **
** start_name =IdleThread_CM7
********************************************************************************/
if (counter_IdleThread_CM7 > 100)
 81026cc:	4b09      	ldr	r3, [pc, #36]	; (81026f4 <IdleThread_CM7+0x2c>)
 81026ce:	681b      	ldr	r3, [r3, #0]
 81026d0:	2b64      	cmp	r3, #100	; 0x64
 81026d2:	dd06      	ble.n	81026e2 <IdleThread_CM7+0x1a>
{
    cosmosApi_deviceIO_togglePin(GPIOF, GPIO_PIN_11);
 81026d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81026d8:	4907      	ldr	r1, [pc, #28]	; (81026f8 <IdleThread_CM7+0x30>)
 81026da:	2004      	movs	r0, #4
 81026dc:	f7ff fa12 	bl	8101b04 <sysCalls_readWrite>
 81026e0:	e004      	b.n	81026ec <IdleThread_CM7+0x24>
}
else
{
    counter_IdleThread_CM7++;
 81026e2:	4b04      	ldr	r3, [pc, #16]	; (81026f4 <IdleThread_CM7+0x2c>)
 81026e4:	681b      	ldr	r3, [r3, #0]
 81026e6:	3301      	adds	r3, #1
 81026e8:	4a02      	ldr	r2, [pc, #8]	; (81026f4 <IdleThread_CM7+0x2c>)
 81026ea:	6013      	str	r3, [r2, #0]
}
__asm volatile ("VMUL.F32 s0, s0, s1"); //testing FPU context switch
 81026ec:	ee20 0a20 	vmul.f32	s0, s0, s1
/********************************************************************************
** stop_name =IdleThread_CM7
** DO NOT MODIFY THIS COMMENT !                      USER SECTION | Stop       **
********************************************************************************/
};
 81026f0:	bf00      	nop
 81026f2:	bd80      	pop	{r7, pc}
 81026f4:	20000400 	.word	0x20000400
 81026f8:	58021400 	.word	0x58021400

081026fc <osBoot_boot>:
  * @param[in]  none
  * 
  * @return none
********************************************************************************/
void osBoot_boot(void)
{
 81026fc:	b580      	push	{r7, lr}
 81026fe:	b08c      	sub	sp, #48	; 0x30
 8102700:	af00      	add	r7, sp, #0
    BitWidthType  coreId,
                  programSectionsNumber;

    CosmOS_ProgramSectionConfigurationType * programSections;

    coreId = CIL_core_getCoreId();
 8102702:	f7ff faa1 	bl	8101c48 <CIL_core_getCoreId>
 8102706:	62b8      	str	r0, [r7, #40]	; 0x28

    programSections = (CosmOS_ProgramSectionConfigurationType *)bootSections[coreId].programSections;
 8102708:	4a28      	ldr	r2, [pc, #160]	; (81027ac <osBoot_boot+0xb0>)
 810270a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810270c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8102710:	627b      	str	r3, [r7, #36]	; 0x24
    programSectionsNumber = bootSections[coreId].programSectionsNumber;
 8102712:	4a26      	ldr	r2, [pc, #152]	; (81027ac <osBoot_boot+0xb0>)
 8102714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102716:	00db      	lsls	r3, r3, #3
 8102718:	4413      	add	r3, r2
 810271a:	685b      	ldr	r3, [r3, #4]
 810271c:	623b      	str	r3, [r7, #32]


    for (BitWidthType i=0; i < programSectionsNumber; i++)
 810271e:	2300      	movs	r3, #0
 8102720:	62fb      	str	r3, [r7, #44]	; 0x2c
 8102722:	e03b      	b.n	810279c <osBoot_boot+0xa0>
    {
        osBoot_bootSection(programSections[i].startAddress,programSections[i].endAddress,programSections[i].flashAddress);
 8102724:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8102726:	4613      	mov	r3, r2
 8102728:	005b      	lsls	r3, r3, #1
 810272a:	4413      	add	r3, r2
 810272c:	009b      	lsls	r3, r3, #2
 810272e:	461a      	mov	r2, r3
 8102730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102732:	4413      	add	r3, r2
 8102734:	6818      	ldr	r0, [r3, #0]
 8102736:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8102738:	4613      	mov	r3, r2
 810273a:	005b      	lsls	r3, r3, #1
 810273c:	4413      	add	r3, r2
 810273e:	009b      	lsls	r3, r3, #2
 8102740:	461a      	mov	r2, r3
 8102742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102744:	4413      	add	r3, r2
 8102746:	6859      	ldr	r1, [r3, #4]
 8102748:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810274a:	4613      	mov	r3, r2
 810274c:	005b      	lsls	r3, r3, #1
 810274e:	4413      	add	r3, r2
 8102750:	009b      	lsls	r3, r3, #2
 8102752:	461a      	mov	r2, r3
 8102754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102756:	4413      	add	r3, r2
 8102758:	689b      	ldr	r3, [r3, #8]
 810275a:	61f8      	str	r0, [r7, #28]
 810275c:	61b9      	str	r1, [r7, #24]
 810275e:	617b      	str	r3, [r7, #20]
    BitWidthType size = (BitWidthType)(sectionEnd - sectionStart);
 8102760:	69ba      	ldr	r2, [r7, #24]
 8102762:	69fb      	ldr	r3, [r7, #28]
 8102764:	1ad3      	subs	r3, r2, r3
 8102766:	613b      	str	r3, [r7, #16]
	  unsigned char *pDst = sectionStart;
 8102768:	69fb      	ldr	r3, [r7, #28]
 810276a:	60fb      	str	r3, [r7, #12]
	  unsigned char *pSrc = sectionStartInFlash;
 810276c:	697b      	ldr	r3, [r7, #20]
 810276e:	60bb      	str	r3, [r7, #8]
	  for ( BitWidthType i = 0; i < (size * sizeof(BitWidthType)); i++ )
 8102770:	2300      	movs	r3, #0
 8102772:	607b      	str	r3, [r7, #4]
 8102774:	e00a      	b.n	810278c <osBoot_boot+0x90>
	  	  *pDst++=*pSrc++;
 8102776:	68ba      	ldr	r2, [r7, #8]
 8102778:	1c53      	adds	r3, r2, #1
 810277a:	60bb      	str	r3, [r7, #8]
 810277c:	68fb      	ldr	r3, [r7, #12]
 810277e:	1c59      	adds	r1, r3, #1
 8102780:	60f9      	str	r1, [r7, #12]
 8102782:	7812      	ldrb	r2, [r2, #0]
 8102784:	701a      	strb	r2, [r3, #0]
	  for ( BitWidthType i = 0; i < (size * sizeof(BitWidthType)); i++ )
 8102786:	687b      	ldr	r3, [r7, #4]
 8102788:	3301      	adds	r3, #1
 810278a:	607b      	str	r3, [r7, #4]
 810278c:	693b      	ldr	r3, [r7, #16]
 810278e:	009b      	lsls	r3, r3, #2
 8102790:	687a      	ldr	r2, [r7, #4]
 8102792:	429a      	cmp	r2, r3
 8102794:	d3ef      	bcc.n	8102776 <osBoot_boot+0x7a>
    for (BitWidthType i=0; i < programSectionsNumber; i++)
 8102796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102798:	3301      	adds	r3, #1
 810279a:	62fb      	str	r3, [r7, #44]	; 0x2c
 810279c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810279e:	6a3b      	ldr	r3, [r7, #32]
 81027a0:	429a      	cmp	r2, r3
 81027a2:	d3bf      	bcc.n	8102724 <osBoot_boot+0x28>
    }
};
 81027a4:	bf00      	nop
 81027a6:	3730      	adds	r7, #48	; 0x30
 81027a8:	46bd      	mov	sp, r7
 81027aa:	bd80      	pop	{r7, pc}
 81027ac:	08103b34 	.word	0x08103b34

081027b0 <Idle_CM7>:
  * *************************************************************************//**
  * @addtogroup General_schedulableCfg_h General  
  * @ingroup Apis_schedulableCfg_h                                            
  * @{                                                                           
********************************************************************************/
__WEAK void Idle_CM7(void){};
 81027b0:	b480      	push	{r7}
 81027b2:	af00      	add	r7, sp, #0
 81027b4:	bf00      	nop
 81027b6:	46bd      	mov	sp, r7
 81027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027bc:	4770      	bx	lr

081027be <Idle_CM4>:
__WEAK void sysJobs_CM7(void){};
__WEAK void Task_0_Core_0_Handler(void){};
__WEAK void Idle_CM4(void){};
 81027be:	b480      	push	{r7}
 81027c0:	af00      	add	r7, sp, #0
 81027c2:	bf00      	nop
 81027c4:	46bd      	mov	sp, r7
 81027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027ca:	4770      	bx	lr

081027cc <wrapped_Idle_CM7>:
/********************************************************************************
**                        Function Definitions | Start                         **
********************************************************************************/

void wrapped_Idle_CM7(void)
{
 81027cc:	b580      	push	{r7, lr}
 81027ce:	af00      	add	r7, sp, #0
    Idle_CM7();
 81027d0:	f7ff ffee 	bl	81027b0 <Idle_CM7>
    for(;;);
 81027d4:	e7fe      	b.n	81027d4 <wrapped_Idle_CM7+0x8>

081027d6 <wrapped_sysJobs_CM7>:
};
void wrapped_sysJobs_CM7(void)
{
 81027d6:	b580      	push	{r7, lr}
 81027d8:	af00      	add	r7, sp, #0
    sysCalls_os(SYSCALL_SYSJOBS_DISPATCHER);
 81027da:	2008      	movs	r0, #8
 81027dc:	f7ff f987 	bl	8101aee <sysCalls_os>
    sysCalls_os(SYSCALL_SCHEDULABLE_SETEXECUTIONSTATETOFINISHED);
 81027e0:	2007      	movs	r0, #7
 81027e2:	f7ff f984 	bl	8101aee <sysCalls_os>
    for(;;);
 81027e6:	e7fe      	b.n	81027e6 <wrapped_sysJobs_CM7+0x10>

081027e8 <wrapped_Task_0_Core_0_Handler>:
};
void wrapped_Task_0_Core_0_Handler(void)
{
 81027e8:	b580      	push	{r7, lr}
 81027ea:	af00      	add	r7, sp, #0
    Task_0_Core_0_Handler();
 81027ec:	f7ff ff38 	bl	8102660 <Task_0_Core_0_Handler>
    sysCalls_os(SYSCALL_SCHEDULABLE_SETEXECUTIONSTATETOFINISHED);
 81027f0:	2007      	movs	r0, #7
 81027f2:	f7ff f97c 	bl	8101aee <sysCalls_os>
    for(;;);
 81027f6:	e7fe      	b.n	81027f6 <wrapped_Task_0_Core_0_Handler+0xe>

081027f8 <wrapped_Idle_CM4>:
};
void wrapped_Idle_CM4(void)
{
 81027f8:	b580      	push	{r7, lr}
 81027fa:	af00      	add	r7, sp, #0
    Idle_CM4();
 81027fc:	f7ff ffdf 	bl	81027be <Idle_CM4>
    for(;;);
 8102800:	e7fe      	b.n	8102800 <wrapped_Idle_CM4+0x8>

08102802 <wrapped_sysJobs_CM4>:
};
void wrapped_sysJobs_CM4(void)
{
 8102802:	b580      	push	{r7, lr}
 8102804:	af00      	add	r7, sp, #0
    sysCalls_os(SYSCALL_SYSJOBS_DISPATCHER);
 8102806:	2008      	movs	r0, #8
 8102808:	f7ff f971 	bl	8101aee <sysCalls_os>
    sysCalls_os(SYSCALL_SCHEDULABLE_SETEXECUTIONSTATETOFINISHED);
 810280c:	2007      	movs	r0, #7
 810280e:	f7ff f96e 	bl	8101aee <sysCalls_os>
    for(;;);
 8102812:	e7fe      	b.n	8102812 <wrapped_sysJobs_CM4+0x10>

08102814 <wrapped_Task_0_Core_1_Handler>:
};
void wrapped_Task_0_Core_1_Handler(void)
{
 8102814:	b580      	push	{r7, lr}
 8102816:	af00      	add	r7, sp, #0
    Task_0_Core_1_Handler();
 8102818:	f7ff ff08 	bl	810262c <Task_0_Core_1_Handler>
    sysCalls_os(SYSCALL_SCHEDULABLE_SETEXECUTIONSTATETOFINISHED);
 810281c:	2007      	movs	r0, #7
 810281e:	f7ff f966 	bl	8101aee <sysCalls_os>
    for(;;);
 8102822:	e7fe      	b.n	8102822 <wrapped_Task_0_Core_1_Handler+0xe>

08102824 <wrapped_IdleThread_CM7>:
};
void wrapped_IdleThread_CM7(void)
{
 8102824:	b580      	push	{r7, lr}
 8102826:	af00      	add	r7, sp, #0
    while ( 1 )
    {
        IdleThread_CM7();
 8102828:	f7ff ff4e 	bl	81026c8 <IdleThread_CM7>
 810282c:	e7fc      	b.n	8102828 <wrapped_IdleThread_CM7+0x4>

0810282e <wrapped_IdleThread_CM4>:
    }
};
void wrapped_IdleThread_CM4(void)
{
 810282e:	b580      	push	{r7, lr}
 8102830:	af00      	add	r7, sp, #0
    while ( 1 )
    {
        IdleThread_CM4();
 8102832:	f7ff ff31 	bl	8102698 <IdleThread_CM4>
 8102836:	e7fc      	b.n	8102832 <wrapped_IdleThread_CM4+0x4>

08102838 <PendSV_Handler>:
/********************************************************************************
**                        Function Definitions | Start                         **
********************************************************************************/ 
__NAKED void PendSV_Handler(void)
{
    __asm volatile ("MRS R0,PSP");
 8102838:	f3ef 8009 	mrs	r0, PSP
    __asm volatile ("ISB");
 810283c:	f3bf 8f6f 	isb	sy

    __asm volatile ("TST R14, #16");
 8102840:	f01e 0f10 	tst.w	lr, #16
    __asm volatile ("IT EQ"); 
 8102844:	bf08      	it	eq
    __asm volatile ("VSTMDBEQ R0!,{S16-S31}"); /* If fp is true save floating point registers on stack */
 8102846:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    __asm volatile ("STMDB R0!,{R4-R8,R10,R11,R14}");
 810284a:	e920 4df0 	stmdb	r0!, {r4, r5, r6, r7, r8, sl, fp, lr}

    __asm volatile ("BL scheduler_scheduleNextInstance");
 810284e:	f7fe fe2e 	bl	81014ae <scheduler_scheduleNextInstance>
    __asm volatile ("ISB");
 8102852:	f3bf 8f6f 	isb	sy

    __asm volatile ("LDMIA R0!,{R4-R8,R10,R11,R14}");
 8102856:	e8b0 4df0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, sl, fp, lr}
    __asm volatile ("TST R14, #16");
 810285a:	f01e 0f10 	tst.w	lr, #16
    __asm volatile ("IT EQ"); 
 810285e:	bf08      	it	eq
    __asm volatile ("VLDMIAEQ R0!,{S16-S31}"); /* If fp is true restore floating point registers on stack */
 8102860:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    __asm volatile ("MSR PSP,R0");
 8102864:	f380 8809 	msr	PSP, r0
    __asm volatile ("ISB");
 8102868:	f3bf 8f6f 	isb	sy

    __asm volatile ("BX R14");
 810286c:	4770      	bx	lr
}
 810286e:	bf00      	nop

08102870 <SysTick_Handler>:

void SysTick_Handler(){
 8102870:	b480      	push	{r7}
 8102872:	af00      	add	r7, sp, #0
    SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8102874:	4b05      	ldr	r3, [pc, #20]	; (810288c <SysTick_Handler+0x1c>)
 8102876:	685b      	ldr	r3, [r3, #4]
 8102878:	4a04      	ldr	r2, [pc, #16]	; (810288c <SysTick_Handler+0x1c>)
 810287a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810287e:	6053      	str	r3, [r2, #4]
}
 8102880:	bf00      	nop
 8102882:	46bd      	mov	sp, r7
 8102884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102888:	4770      	bx	lr
 810288a:	bf00      	nop
 810288c:	e000ed00 	.word	0xe000ed00

08102890 <SVC_Handler>:

__NAKED void SVC_Handler( void )
{
    __asm volatile ("TST LR, #4");
 8102890:	f01e 0f04 	tst.w	lr, #4
    __asm volatile ("ITE EQ");
 8102894:	bf0c      	ite	eq
    __asm volatile ("MRSEQ r0, MSP");
 8102896:	f3ef 8008 	mrseq	r0, MSP
    __asm volatile ("MRSNE r0, PSP");
 810289a:	f3ef 8009 	mrsne	r0, PSP
    __asm volatile ( "B CIL_sysCalls_dispatcher");
 810289e:	f7ff bc0c 	b.w	81020ba <CIL_sysCalls_dispatcher>
}
 81028a2:	bf00      	nop

081028a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81028a4:	b580      	push	{r7, lr}
 81028a6:	b082      	sub	sp, #8
 81028a8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81028aa:	4b28      	ldr	r3, [pc, #160]	; (810294c <HAL_Init+0xa8>)
 81028ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81028b0:	4a26      	ldr	r2, [pc, #152]	; (810294c <HAL_Init+0xa8>)
 81028b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81028b6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81028ba:	4b24      	ldr	r3, [pc, #144]	; (810294c <HAL_Init+0xa8>)
 81028bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81028c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81028c4:	603b      	str	r3, [r7, #0]
 81028c6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81028c8:	4b21      	ldr	r3, [pc, #132]	; (8102950 <HAL_Init+0xac>)
 81028ca:	681b      	ldr	r3, [r3, #0]
 81028cc:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81028d0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81028d4:	4a1e      	ldr	r2, [pc, #120]	; (8102950 <HAL_Init+0xac>)
 81028d6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81028da:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81028dc:	4b1c      	ldr	r3, [pc, #112]	; (8102950 <HAL_Init+0xac>)
 81028de:	681b      	ldr	r3, [r3, #0]
 81028e0:	4a1b      	ldr	r2, [pc, #108]	; (8102950 <HAL_Init+0xac>)
 81028e2:	f043 0301 	orr.w	r3, r3, #1
 81028e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81028e8:	2003      	movs	r0, #3
 81028ea:	f000 f8fa 	bl	8102ae2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81028ee:	f000 fc31 	bl	8103154 <HAL_RCC_GetSysClockFreq>
 81028f2:	4601      	mov	r1, r0
 81028f4:	4b15      	ldr	r3, [pc, #84]	; (810294c <HAL_Init+0xa8>)
 81028f6:	699b      	ldr	r3, [r3, #24]
 81028f8:	0a1b      	lsrs	r3, r3, #8
 81028fa:	f003 030f 	and.w	r3, r3, #15
 81028fe:	4a15      	ldr	r2, [pc, #84]	; (8102954 <HAL_Init+0xb0>)
 8102900:	5cd3      	ldrb	r3, [r2, r3]
 8102902:	f003 031f 	and.w	r3, r3, #31
 8102906:	fa21 f303 	lsr.w	r3, r1, r3
 810290a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810290c:	4b0f      	ldr	r3, [pc, #60]	; (810294c <HAL_Init+0xa8>)
 810290e:	699b      	ldr	r3, [r3, #24]
 8102910:	f003 030f 	and.w	r3, r3, #15
 8102914:	4a0f      	ldr	r2, [pc, #60]	; (8102954 <HAL_Init+0xb0>)
 8102916:	5cd3      	ldrb	r3, [r2, r3]
 8102918:	f003 031f 	and.w	r3, r3, #31
 810291c:	687a      	ldr	r2, [r7, #4]
 810291e:	fa22 f303 	lsr.w	r3, r2, r3
 8102922:	4a0d      	ldr	r2, [pc, #52]	; (8102958 <HAL_Init+0xb4>)
 8102924:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102926:	4b0c      	ldr	r3, [pc, #48]	; (8102958 <HAL_Init+0xb4>)
 8102928:	681b      	ldr	r3, [r3, #0]
 810292a:	4a0c      	ldr	r2, [pc, #48]	; (810295c <HAL_Init+0xb8>)
 810292c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810292e:	2000      	movs	r0, #0
 8102930:	f7ff fdc8 	bl	81024c4 <HAL_InitTick>
 8102934:	4603      	mov	r3, r0
 8102936:	2b00      	cmp	r3, #0
 8102938:	d001      	beq.n	810293e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810293a:	2301      	movs	r3, #1
 810293c:	e002      	b.n	8102944 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810293e:	f7ff fda7 	bl	8102490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102942:	2300      	movs	r3, #0
}
 8102944:	4618      	mov	r0, r3
 8102946:	3708      	adds	r7, #8
 8102948:	46bd      	mov	sp, r7
 810294a:	bd80      	pop	{r7, pc}
 810294c:	58024400 	.word	0x58024400
 8102950:	40024400 	.word	0x40024400
 8102954:	08103adc 	.word	0x08103adc
 8102958:	10000404 	.word	0x10000404
 810295c:	10000400 	.word	0x10000400

08102960 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102960:	b480      	push	{r7}
 8102962:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102964:	4b06      	ldr	r3, [pc, #24]	; (8102980 <HAL_IncTick+0x20>)
 8102966:	781b      	ldrb	r3, [r3, #0]
 8102968:	461a      	mov	r2, r3
 810296a:	4b06      	ldr	r3, [pc, #24]	; (8102984 <HAL_IncTick+0x24>)
 810296c:	681b      	ldr	r3, [r3, #0]
 810296e:	4413      	add	r3, r2
 8102970:	4a04      	ldr	r2, [pc, #16]	; (8102984 <HAL_IncTick+0x24>)
 8102972:	6013      	str	r3, [r2, #0]
}
 8102974:	bf00      	nop
 8102976:	46bd      	mov	sp, r7
 8102978:	f85d 7b04 	ldr.w	r7, [sp], #4
 810297c:	4770      	bx	lr
 810297e:	bf00      	nop
 8102980:	1000040c 	.word	0x1000040c
 8102984:	10000478 	.word	0x10000478

08102988 <__NVIC_SetPriorityGrouping>:
{
 8102988:	b480      	push	{r7}
 810298a:	b085      	sub	sp, #20
 810298c:	af00      	add	r7, sp, #0
 810298e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	f003 0307 	and.w	r3, r3, #7
 8102996:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102998:	4b0c      	ldr	r3, [pc, #48]	; (81029cc <__NVIC_SetPriorityGrouping+0x44>)
 810299a:	68db      	ldr	r3, [r3, #12]
 810299c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810299e:	68ba      	ldr	r2, [r7, #8]
 81029a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81029a4:	4013      	ands	r3, r2
 81029a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81029a8:	68fb      	ldr	r3, [r7, #12]
 81029aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81029ac:	68bb      	ldr	r3, [r7, #8]
 81029ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81029b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81029b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81029b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81029ba:	4a04      	ldr	r2, [pc, #16]	; (81029cc <__NVIC_SetPriorityGrouping+0x44>)
 81029bc:	68bb      	ldr	r3, [r7, #8]
 81029be:	60d3      	str	r3, [r2, #12]
}
 81029c0:	bf00      	nop
 81029c2:	3714      	adds	r7, #20
 81029c4:	46bd      	mov	sp, r7
 81029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029ca:	4770      	bx	lr
 81029cc:	e000ed00 	.word	0xe000ed00

081029d0 <__NVIC_GetPriorityGrouping>:
{
 81029d0:	b480      	push	{r7}
 81029d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81029d4:	4b04      	ldr	r3, [pc, #16]	; (81029e8 <__NVIC_GetPriorityGrouping+0x18>)
 81029d6:	68db      	ldr	r3, [r3, #12]
 81029d8:	0a1b      	lsrs	r3, r3, #8
 81029da:	f003 0307 	and.w	r3, r3, #7
}
 81029de:	4618      	mov	r0, r3
 81029e0:	46bd      	mov	sp, r7
 81029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029e6:	4770      	bx	lr
 81029e8:	e000ed00 	.word	0xe000ed00

081029ec <__NVIC_EnableIRQ>:
{
 81029ec:	b480      	push	{r7}
 81029ee:	b083      	sub	sp, #12
 81029f0:	af00      	add	r7, sp, #0
 81029f2:	4603      	mov	r3, r0
 81029f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81029f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81029fa:	2b00      	cmp	r3, #0
 81029fc:	db0b      	blt.n	8102a16 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81029fe:	88fb      	ldrh	r3, [r7, #6]
 8102a00:	f003 021f 	and.w	r2, r3, #31
 8102a04:	4907      	ldr	r1, [pc, #28]	; (8102a24 <__NVIC_EnableIRQ+0x38>)
 8102a06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102a0a:	095b      	lsrs	r3, r3, #5
 8102a0c:	2001      	movs	r0, #1
 8102a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8102a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8102a16:	bf00      	nop
 8102a18:	370c      	adds	r7, #12
 8102a1a:	46bd      	mov	sp, r7
 8102a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a20:	4770      	bx	lr
 8102a22:	bf00      	nop
 8102a24:	e000e100 	.word	0xe000e100

08102a28 <__NVIC_SetPriority>:
{
 8102a28:	b480      	push	{r7}
 8102a2a:	b083      	sub	sp, #12
 8102a2c:	af00      	add	r7, sp, #0
 8102a2e:	4603      	mov	r3, r0
 8102a30:	6039      	str	r1, [r7, #0]
 8102a32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102a38:	2b00      	cmp	r3, #0
 8102a3a:	db0a      	blt.n	8102a52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102a3c:	683b      	ldr	r3, [r7, #0]
 8102a3e:	b2da      	uxtb	r2, r3
 8102a40:	490c      	ldr	r1, [pc, #48]	; (8102a74 <__NVIC_SetPriority+0x4c>)
 8102a42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102a46:	0112      	lsls	r2, r2, #4
 8102a48:	b2d2      	uxtb	r2, r2
 8102a4a:	440b      	add	r3, r1
 8102a4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8102a50:	e00a      	b.n	8102a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102a52:	683b      	ldr	r3, [r7, #0]
 8102a54:	b2da      	uxtb	r2, r3
 8102a56:	4908      	ldr	r1, [pc, #32]	; (8102a78 <__NVIC_SetPriority+0x50>)
 8102a58:	88fb      	ldrh	r3, [r7, #6]
 8102a5a:	f003 030f 	and.w	r3, r3, #15
 8102a5e:	3b04      	subs	r3, #4
 8102a60:	0112      	lsls	r2, r2, #4
 8102a62:	b2d2      	uxtb	r2, r2
 8102a64:	440b      	add	r3, r1
 8102a66:	761a      	strb	r2, [r3, #24]
}
 8102a68:	bf00      	nop
 8102a6a:	370c      	adds	r7, #12
 8102a6c:	46bd      	mov	sp, r7
 8102a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a72:	4770      	bx	lr
 8102a74:	e000e100 	.word	0xe000e100
 8102a78:	e000ed00 	.word	0xe000ed00

08102a7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102a7c:	b480      	push	{r7}
 8102a7e:	b089      	sub	sp, #36	; 0x24
 8102a80:	af00      	add	r7, sp, #0
 8102a82:	60f8      	str	r0, [r7, #12]
 8102a84:	60b9      	str	r1, [r7, #8]
 8102a86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102a88:	68fb      	ldr	r3, [r7, #12]
 8102a8a:	f003 0307 	and.w	r3, r3, #7
 8102a8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102a90:	69fb      	ldr	r3, [r7, #28]
 8102a92:	f1c3 0307 	rsb	r3, r3, #7
 8102a96:	2b04      	cmp	r3, #4
 8102a98:	bf28      	it	cs
 8102a9a:	2304      	movcs	r3, #4
 8102a9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102a9e:	69fb      	ldr	r3, [r7, #28]
 8102aa0:	3304      	adds	r3, #4
 8102aa2:	2b06      	cmp	r3, #6
 8102aa4:	d902      	bls.n	8102aac <NVIC_EncodePriority+0x30>
 8102aa6:	69fb      	ldr	r3, [r7, #28]
 8102aa8:	3b03      	subs	r3, #3
 8102aaa:	e000      	b.n	8102aae <NVIC_EncodePriority+0x32>
 8102aac:	2300      	movs	r3, #0
 8102aae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8102ab4:	69bb      	ldr	r3, [r7, #24]
 8102ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8102aba:	43da      	mvns	r2, r3
 8102abc:	68bb      	ldr	r3, [r7, #8]
 8102abe:	401a      	ands	r2, r3
 8102ac0:	697b      	ldr	r3, [r7, #20]
 8102ac2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102ac4:	f04f 31ff 	mov.w	r1, #4294967295
 8102ac8:	697b      	ldr	r3, [r7, #20]
 8102aca:	fa01 f303 	lsl.w	r3, r1, r3
 8102ace:	43d9      	mvns	r1, r3
 8102ad0:	687b      	ldr	r3, [r7, #4]
 8102ad2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102ad4:	4313      	orrs	r3, r2
         );
}
 8102ad6:	4618      	mov	r0, r3
 8102ad8:	3724      	adds	r7, #36	; 0x24
 8102ada:	46bd      	mov	sp, r7
 8102adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ae0:	4770      	bx	lr

08102ae2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102ae2:	b580      	push	{r7, lr}
 8102ae4:	b082      	sub	sp, #8
 8102ae6:	af00      	add	r7, sp, #0
 8102ae8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102aea:	6878      	ldr	r0, [r7, #4]
 8102aec:	f7ff ff4c 	bl	8102988 <__NVIC_SetPriorityGrouping>
}
 8102af0:	bf00      	nop
 8102af2:	3708      	adds	r7, #8
 8102af4:	46bd      	mov	sp, r7
 8102af6:	bd80      	pop	{r7, pc}

08102af8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102af8:	b580      	push	{r7, lr}
 8102afa:	b086      	sub	sp, #24
 8102afc:	af00      	add	r7, sp, #0
 8102afe:	4603      	mov	r3, r0
 8102b00:	60b9      	str	r1, [r7, #8]
 8102b02:	607a      	str	r2, [r7, #4]
 8102b04:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102b06:	f7ff ff63 	bl	81029d0 <__NVIC_GetPriorityGrouping>
 8102b0a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102b0c:	687a      	ldr	r2, [r7, #4]
 8102b0e:	68b9      	ldr	r1, [r7, #8]
 8102b10:	6978      	ldr	r0, [r7, #20]
 8102b12:	f7ff ffb3 	bl	8102a7c <NVIC_EncodePriority>
 8102b16:	4602      	mov	r2, r0
 8102b18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102b1c:	4611      	mov	r1, r2
 8102b1e:	4618      	mov	r0, r3
 8102b20:	f7ff ff82 	bl	8102a28 <__NVIC_SetPriority>
}
 8102b24:	bf00      	nop
 8102b26:	3718      	adds	r7, #24
 8102b28:	46bd      	mov	sp, r7
 8102b2a:	bd80      	pop	{r7, pc}

08102b2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102b2c:	b580      	push	{r7, lr}
 8102b2e:	b082      	sub	sp, #8
 8102b30:	af00      	add	r7, sp, #0
 8102b32:	4603      	mov	r3, r0
 8102b34:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102b36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102b3a:	4618      	mov	r0, r3
 8102b3c:	f7ff ff56 	bl	81029ec <__NVIC_EnableIRQ>
}
 8102b40:	bf00      	nop
 8102b42:	3708      	adds	r7, #8
 8102b44:	46bd      	mov	sp, r7
 8102b46:	bd80      	pop	{r7, pc}

08102b48 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8102b48:	b480      	push	{r7}
 8102b4a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8102b4c:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8102b50:	4b06      	ldr	r3, [pc, #24]	; (8102b6c <HAL_MPU_Disable+0x24>)
 8102b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102b54:	4a05      	ldr	r2, [pc, #20]	; (8102b6c <HAL_MPU_Disable+0x24>)
 8102b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8102b5a:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8102b5c:	4b04      	ldr	r3, [pc, #16]	; (8102b70 <HAL_MPU_Disable+0x28>)
 8102b5e:	2200      	movs	r2, #0
 8102b60:	605a      	str	r2, [r3, #4]
}
 8102b62:	bf00      	nop
 8102b64:	46bd      	mov	sp, r7
 8102b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b6a:	4770      	bx	lr
 8102b6c:	e000ed00 	.word	0xe000ed00
 8102b70:	e000ed90 	.word	0xe000ed90

08102b74 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8102b74:	b480      	push	{r7}
 8102b76:	b083      	sub	sp, #12
 8102b78:	af00      	add	r7, sp, #0
 8102b7a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8102b7c:	4a0a      	ldr	r2, [pc, #40]	; (8102ba8 <HAL_MPU_Enable+0x34>)
 8102b7e:	687b      	ldr	r3, [r7, #4]
 8102b80:	f043 0301 	orr.w	r3, r3, #1
 8102b84:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8102b86:	4b09      	ldr	r3, [pc, #36]	; (8102bac <HAL_MPU_Enable+0x38>)
 8102b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102b8a:	4a08      	ldr	r2, [pc, #32]	; (8102bac <HAL_MPU_Enable+0x38>)
 8102b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8102b90:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8102b92:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8102b96:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8102b9a:	bf00      	nop
 8102b9c:	370c      	adds	r7, #12
 8102b9e:	46bd      	mov	sp, r7
 8102ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ba4:	4770      	bx	lr
 8102ba6:	bf00      	nop
 8102ba8:	e000ed90 	.word	0xe000ed90
 8102bac:	e000ed00 	.word	0xe000ed00

08102bb0 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8102bb0:	b480      	push	{r7}
 8102bb2:	b083      	sub	sp, #12
 8102bb4:	af00      	add	r7, sp, #0
 8102bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8102bb8:	687b      	ldr	r3, [r7, #4]
 8102bba:	785a      	ldrb	r2, [r3, #1]
 8102bbc:	4b1d      	ldr	r3, [pc, #116]	; (8102c34 <HAL_MPU_ConfigRegion+0x84>)
 8102bbe:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8102bc0:	687b      	ldr	r3, [r7, #4]
 8102bc2:	781b      	ldrb	r3, [r3, #0]
 8102bc4:	2b00      	cmp	r3, #0
 8102bc6:	d029      	beq.n	8102c1c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8102bc8:	4a1a      	ldr	r2, [pc, #104]	; (8102c34 <HAL_MPU_ConfigRegion+0x84>)
 8102bca:	687b      	ldr	r3, [r7, #4]
 8102bcc:	685b      	ldr	r3, [r3, #4]
 8102bce:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8102bd0:	687b      	ldr	r3, [r7, #4]
 8102bd2:	7b1b      	ldrb	r3, [r3, #12]
 8102bd4:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	7adb      	ldrb	r3, [r3, #11]
 8102bda:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8102bdc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8102bde:	687b      	ldr	r3, [r7, #4]
 8102be0:	7a9b      	ldrb	r3, [r3, #10]
 8102be2:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8102be4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8102be6:	687b      	ldr	r3, [r7, #4]
 8102be8:	7b5b      	ldrb	r3, [r3, #13]
 8102bea:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8102bec:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8102bee:	687b      	ldr	r3, [r7, #4]
 8102bf0:	7b9b      	ldrb	r3, [r3, #14]
 8102bf2:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8102bf4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	7bdb      	ldrb	r3, [r3, #15]
 8102bfa:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8102bfc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8102bfe:	687b      	ldr	r3, [r7, #4]
 8102c00:	7a5b      	ldrb	r3, [r3, #9]
 8102c02:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8102c04:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8102c06:	687b      	ldr	r3, [r7, #4]
 8102c08:	7a1b      	ldrb	r3, [r3, #8]
 8102c0a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8102c0c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8102c0e:	687a      	ldr	r2, [r7, #4]
 8102c10:	7812      	ldrb	r2, [r2, #0]
 8102c12:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8102c14:	4a07      	ldr	r2, [pc, #28]	; (8102c34 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8102c16:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8102c18:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8102c1a:	e005      	b.n	8102c28 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8102c1c:	4b05      	ldr	r3, [pc, #20]	; (8102c34 <HAL_MPU_ConfigRegion+0x84>)
 8102c1e:	2200      	movs	r2, #0
 8102c20:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8102c22:	4b04      	ldr	r3, [pc, #16]	; (8102c34 <HAL_MPU_ConfigRegion+0x84>)
 8102c24:	2200      	movs	r2, #0
 8102c26:	611a      	str	r2, [r3, #16]
}
 8102c28:	bf00      	nop
 8102c2a:	370c      	adds	r7, #12
 8102c2c:	46bd      	mov	sp, r7
 8102c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c32:	4770      	bx	lr
 8102c34:	e000ed90 	.word	0xe000ed90

08102c38 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102c38:	b480      	push	{r7}
 8102c3a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102c3c:	4b07      	ldr	r3, [pc, #28]	; (8102c5c <HAL_GetCurrentCPUID+0x24>)
 8102c3e:	681b      	ldr	r3, [r3, #0]
 8102c40:	091b      	lsrs	r3, r3, #4
 8102c42:	f003 030f 	and.w	r3, r3, #15
 8102c46:	2b07      	cmp	r3, #7
 8102c48:	d101      	bne.n	8102c4e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8102c4a:	2303      	movs	r3, #3
 8102c4c:	e000      	b.n	8102c50 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8102c4e:	2301      	movs	r3, #1
  }
}
 8102c50:	4618      	mov	r0, r3
 8102c52:	46bd      	mov	sp, r7
 8102c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c58:	4770      	bx	lr
 8102c5a:	bf00      	nop
 8102c5c:	e000ed00 	.word	0xe000ed00

08102c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8102c60:	b480      	push	{r7}
 8102c62:	b089      	sub	sp, #36	; 0x24
 8102c64:	af00      	add	r7, sp, #0
 8102c66:	6078      	str	r0, [r7, #4]
 8102c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102c6a:	2300      	movs	r3, #0
 8102c6c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8102c6e:	4b89      	ldr	r3, [pc, #548]	; (8102e94 <HAL_GPIO_Init+0x234>)
 8102c70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102c72:	e194      	b.n	8102f9e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102c74:	683b      	ldr	r3, [r7, #0]
 8102c76:	681a      	ldr	r2, [r3, #0]
 8102c78:	2101      	movs	r1, #1
 8102c7a:	69fb      	ldr	r3, [r7, #28]
 8102c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8102c80:	4013      	ands	r3, r2
 8102c82:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102c84:	693b      	ldr	r3, [r7, #16]
 8102c86:	2b00      	cmp	r3, #0
 8102c88:	f000 8186 	beq.w	8102f98 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8102c8c:	683b      	ldr	r3, [r7, #0]
 8102c8e:	685b      	ldr	r3, [r3, #4]
 8102c90:	2b01      	cmp	r3, #1
 8102c92:	d00b      	beq.n	8102cac <HAL_GPIO_Init+0x4c>
 8102c94:	683b      	ldr	r3, [r7, #0]
 8102c96:	685b      	ldr	r3, [r3, #4]
 8102c98:	2b02      	cmp	r3, #2
 8102c9a:	d007      	beq.n	8102cac <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8102c9c:	683b      	ldr	r3, [r7, #0]
 8102c9e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8102ca0:	2b11      	cmp	r3, #17
 8102ca2:	d003      	beq.n	8102cac <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8102ca4:	683b      	ldr	r3, [r7, #0]
 8102ca6:	685b      	ldr	r3, [r3, #4]
 8102ca8:	2b12      	cmp	r3, #18
 8102caa:	d130      	bne.n	8102d0e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102cac:	687b      	ldr	r3, [r7, #4]
 8102cae:	689b      	ldr	r3, [r3, #8]
 8102cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102cb2:	69fb      	ldr	r3, [r7, #28]
 8102cb4:	005b      	lsls	r3, r3, #1
 8102cb6:	2203      	movs	r2, #3
 8102cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8102cbc:	43db      	mvns	r3, r3
 8102cbe:	69ba      	ldr	r2, [r7, #24]
 8102cc0:	4013      	ands	r3, r2
 8102cc2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102cc4:	683b      	ldr	r3, [r7, #0]
 8102cc6:	68da      	ldr	r2, [r3, #12]
 8102cc8:	69fb      	ldr	r3, [r7, #28]
 8102cca:	005b      	lsls	r3, r3, #1
 8102ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8102cd0:	69ba      	ldr	r2, [r7, #24]
 8102cd2:	4313      	orrs	r3, r2
 8102cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102cd6:	687b      	ldr	r3, [r7, #4]
 8102cd8:	69ba      	ldr	r2, [r7, #24]
 8102cda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102cdc:	687b      	ldr	r3, [r7, #4]
 8102cde:	685b      	ldr	r3, [r3, #4]
 8102ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102ce2:	2201      	movs	r2, #1
 8102ce4:	69fb      	ldr	r3, [r7, #28]
 8102ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8102cea:	43db      	mvns	r3, r3
 8102cec:	69ba      	ldr	r2, [r7, #24]
 8102cee:	4013      	ands	r3, r2
 8102cf0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8102cf2:	683b      	ldr	r3, [r7, #0]
 8102cf4:	685b      	ldr	r3, [r3, #4]
 8102cf6:	091b      	lsrs	r3, r3, #4
 8102cf8:	f003 0201 	and.w	r2, r3, #1
 8102cfc:	69fb      	ldr	r3, [r7, #28]
 8102cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8102d02:	69ba      	ldr	r2, [r7, #24]
 8102d04:	4313      	orrs	r3, r2
 8102d06:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	69ba      	ldr	r2, [r7, #24]
 8102d0c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8102d0e:	687b      	ldr	r3, [r7, #4]
 8102d10:	68db      	ldr	r3, [r3, #12]
 8102d12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102d14:	69fb      	ldr	r3, [r7, #28]
 8102d16:	005b      	lsls	r3, r3, #1
 8102d18:	2203      	movs	r2, #3
 8102d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8102d1e:	43db      	mvns	r3, r3
 8102d20:	69ba      	ldr	r2, [r7, #24]
 8102d22:	4013      	ands	r3, r2
 8102d24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8102d26:	683b      	ldr	r3, [r7, #0]
 8102d28:	689a      	ldr	r2, [r3, #8]
 8102d2a:	69fb      	ldr	r3, [r7, #28]
 8102d2c:	005b      	lsls	r3, r3, #1
 8102d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8102d32:	69ba      	ldr	r2, [r7, #24]
 8102d34:	4313      	orrs	r3, r2
 8102d36:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102d38:	687b      	ldr	r3, [r7, #4]
 8102d3a:	69ba      	ldr	r2, [r7, #24]
 8102d3c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8102d3e:	683b      	ldr	r3, [r7, #0]
 8102d40:	685b      	ldr	r3, [r3, #4]
 8102d42:	2b02      	cmp	r3, #2
 8102d44:	d003      	beq.n	8102d4e <HAL_GPIO_Init+0xee>
 8102d46:	683b      	ldr	r3, [r7, #0]
 8102d48:	685b      	ldr	r3, [r3, #4]
 8102d4a:	2b12      	cmp	r3, #18
 8102d4c:	d123      	bne.n	8102d96 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8102d4e:	69fb      	ldr	r3, [r7, #28]
 8102d50:	08da      	lsrs	r2, r3, #3
 8102d52:	687b      	ldr	r3, [r7, #4]
 8102d54:	3208      	adds	r2, #8
 8102d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102d5c:	69fb      	ldr	r3, [r7, #28]
 8102d5e:	f003 0307 	and.w	r3, r3, #7
 8102d62:	009b      	lsls	r3, r3, #2
 8102d64:	220f      	movs	r2, #15
 8102d66:	fa02 f303 	lsl.w	r3, r2, r3
 8102d6a:	43db      	mvns	r3, r3
 8102d6c:	69ba      	ldr	r2, [r7, #24]
 8102d6e:	4013      	ands	r3, r2
 8102d70:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102d72:	683b      	ldr	r3, [r7, #0]
 8102d74:	691a      	ldr	r2, [r3, #16]
 8102d76:	69fb      	ldr	r3, [r7, #28]
 8102d78:	f003 0307 	and.w	r3, r3, #7
 8102d7c:	009b      	lsls	r3, r3, #2
 8102d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8102d82:	69ba      	ldr	r2, [r7, #24]
 8102d84:	4313      	orrs	r3, r2
 8102d86:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102d88:	69fb      	ldr	r3, [r7, #28]
 8102d8a:	08da      	lsrs	r2, r3, #3
 8102d8c:	687b      	ldr	r3, [r7, #4]
 8102d8e:	3208      	adds	r2, #8
 8102d90:	69b9      	ldr	r1, [r7, #24]
 8102d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8102d96:	687b      	ldr	r3, [r7, #4]
 8102d98:	681b      	ldr	r3, [r3, #0]
 8102d9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102d9c:	69fb      	ldr	r3, [r7, #28]
 8102d9e:	005b      	lsls	r3, r3, #1
 8102da0:	2203      	movs	r2, #3
 8102da2:	fa02 f303 	lsl.w	r3, r2, r3
 8102da6:	43db      	mvns	r3, r3
 8102da8:	69ba      	ldr	r2, [r7, #24]
 8102daa:	4013      	ands	r3, r2
 8102dac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102dae:	683b      	ldr	r3, [r7, #0]
 8102db0:	685b      	ldr	r3, [r3, #4]
 8102db2:	f003 0203 	and.w	r2, r3, #3
 8102db6:	69fb      	ldr	r3, [r7, #28]
 8102db8:	005b      	lsls	r3, r3, #1
 8102dba:	fa02 f303 	lsl.w	r3, r2, r3
 8102dbe:	69ba      	ldr	r2, [r7, #24]
 8102dc0:	4313      	orrs	r3, r2
 8102dc2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102dc4:	687b      	ldr	r3, [r7, #4]
 8102dc6:	69ba      	ldr	r2, [r7, #24]
 8102dc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8102dca:	683b      	ldr	r3, [r7, #0]
 8102dcc:	685b      	ldr	r3, [r3, #4]
 8102dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102dd2:	2b00      	cmp	r3, #0
 8102dd4:	f000 80e0 	beq.w	8102f98 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102dd8:	4b2f      	ldr	r3, [pc, #188]	; (8102e98 <HAL_GPIO_Init+0x238>)
 8102dda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102dde:	4a2e      	ldr	r2, [pc, #184]	; (8102e98 <HAL_GPIO_Init+0x238>)
 8102de0:	f043 0302 	orr.w	r3, r3, #2
 8102de4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102de8:	4b2b      	ldr	r3, [pc, #172]	; (8102e98 <HAL_GPIO_Init+0x238>)
 8102dea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102dee:	f003 0302 	and.w	r3, r3, #2
 8102df2:	60fb      	str	r3, [r7, #12]
 8102df4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102df6:	4a29      	ldr	r2, [pc, #164]	; (8102e9c <HAL_GPIO_Init+0x23c>)
 8102df8:	69fb      	ldr	r3, [r7, #28]
 8102dfa:	089b      	lsrs	r3, r3, #2
 8102dfc:	3302      	adds	r3, #2
 8102dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102e04:	69fb      	ldr	r3, [r7, #28]
 8102e06:	f003 0303 	and.w	r3, r3, #3
 8102e0a:	009b      	lsls	r3, r3, #2
 8102e0c:	220f      	movs	r2, #15
 8102e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8102e12:	43db      	mvns	r3, r3
 8102e14:	69ba      	ldr	r2, [r7, #24]
 8102e16:	4013      	ands	r3, r2
 8102e18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102e1a:	687b      	ldr	r3, [r7, #4]
 8102e1c:	4a20      	ldr	r2, [pc, #128]	; (8102ea0 <HAL_GPIO_Init+0x240>)
 8102e1e:	4293      	cmp	r3, r2
 8102e20:	d052      	beq.n	8102ec8 <HAL_GPIO_Init+0x268>
 8102e22:	687b      	ldr	r3, [r7, #4]
 8102e24:	4a1f      	ldr	r2, [pc, #124]	; (8102ea4 <HAL_GPIO_Init+0x244>)
 8102e26:	4293      	cmp	r3, r2
 8102e28:	d031      	beq.n	8102e8e <HAL_GPIO_Init+0x22e>
 8102e2a:	687b      	ldr	r3, [r7, #4]
 8102e2c:	4a1e      	ldr	r2, [pc, #120]	; (8102ea8 <HAL_GPIO_Init+0x248>)
 8102e2e:	4293      	cmp	r3, r2
 8102e30:	d02b      	beq.n	8102e8a <HAL_GPIO_Init+0x22a>
 8102e32:	687b      	ldr	r3, [r7, #4]
 8102e34:	4a1d      	ldr	r2, [pc, #116]	; (8102eac <HAL_GPIO_Init+0x24c>)
 8102e36:	4293      	cmp	r3, r2
 8102e38:	d025      	beq.n	8102e86 <HAL_GPIO_Init+0x226>
 8102e3a:	687b      	ldr	r3, [r7, #4]
 8102e3c:	4a1c      	ldr	r2, [pc, #112]	; (8102eb0 <HAL_GPIO_Init+0x250>)
 8102e3e:	4293      	cmp	r3, r2
 8102e40:	d01f      	beq.n	8102e82 <HAL_GPIO_Init+0x222>
 8102e42:	687b      	ldr	r3, [r7, #4]
 8102e44:	4a1b      	ldr	r2, [pc, #108]	; (8102eb4 <HAL_GPIO_Init+0x254>)
 8102e46:	4293      	cmp	r3, r2
 8102e48:	d019      	beq.n	8102e7e <HAL_GPIO_Init+0x21e>
 8102e4a:	687b      	ldr	r3, [r7, #4]
 8102e4c:	4a1a      	ldr	r2, [pc, #104]	; (8102eb8 <HAL_GPIO_Init+0x258>)
 8102e4e:	4293      	cmp	r3, r2
 8102e50:	d013      	beq.n	8102e7a <HAL_GPIO_Init+0x21a>
 8102e52:	687b      	ldr	r3, [r7, #4]
 8102e54:	4a19      	ldr	r2, [pc, #100]	; (8102ebc <HAL_GPIO_Init+0x25c>)
 8102e56:	4293      	cmp	r3, r2
 8102e58:	d00d      	beq.n	8102e76 <HAL_GPIO_Init+0x216>
 8102e5a:	687b      	ldr	r3, [r7, #4]
 8102e5c:	4a18      	ldr	r2, [pc, #96]	; (8102ec0 <HAL_GPIO_Init+0x260>)
 8102e5e:	4293      	cmp	r3, r2
 8102e60:	d007      	beq.n	8102e72 <HAL_GPIO_Init+0x212>
 8102e62:	687b      	ldr	r3, [r7, #4]
 8102e64:	4a17      	ldr	r2, [pc, #92]	; (8102ec4 <HAL_GPIO_Init+0x264>)
 8102e66:	4293      	cmp	r3, r2
 8102e68:	d101      	bne.n	8102e6e <HAL_GPIO_Init+0x20e>
 8102e6a:	2309      	movs	r3, #9
 8102e6c:	e02d      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e6e:	230a      	movs	r3, #10
 8102e70:	e02b      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e72:	2308      	movs	r3, #8
 8102e74:	e029      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e76:	2307      	movs	r3, #7
 8102e78:	e027      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e7a:	2306      	movs	r3, #6
 8102e7c:	e025      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e7e:	2305      	movs	r3, #5
 8102e80:	e023      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e82:	2304      	movs	r3, #4
 8102e84:	e021      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e86:	2303      	movs	r3, #3
 8102e88:	e01f      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e8a:	2302      	movs	r3, #2
 8102e8c:	e01d      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e8e:	2301      	movs	r3, #1
 8102e90:	e01b      	b.n	8102eca <HAL_GPIO_Init+0x26a>
 8102e92:	bf00      	nop
 8102e94:	580000c0 	.word	0x580000c0
 8102e98:	58024400 	.word	0x58024400
 8102e9c:	58000400 	.word	0x58000400
 8102ea0:	58020000 	.word	0x58020000
 8102ea4:	58020400 	.word	0x58020400
 8102ea8:	58020800 	.word	0x58020800
 8102eac:	58020c00 	.word	0x58020c00
 8102eb0:	58021000 	.word	0x58021000
 8102eb4:	58021400 	.word	0x58021400
 8102eb8:	58021800 	.word	0x58021800
 8102ebc:	58021c00 	.word	0x58021c00
 8102ec0:	58022000 	.word	0x58022000
 8102ec4:	58022400 	.word	0x58022400
 8102ec8:	2300      	movs	r3, #0
 8102eca:	69fa      	ldr	r2, [r7, #28]
 8102ecc:	f002 0203 	and.w	r2, r2, #3
 8102ed0:	0092      	lsls	r2, r2, #2
 8102ed2:	4093      	lsls	r3, r2
 8102ed4:	69ba      	ldr	r2, [r7, #24]
 8102ed6:	4313      	orrs	r3, r2
 8102ed8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102eda:	4938      	ldr	r1, [pc, #224]	; (8102fbc <HAL_GPIO_Init+0x35c>)
 8102edc:	69fb      	ldr	r3, [r7, #28]
 8102ede:	089b      	lsrs	r3, r3, #2
 8102ee0:	3302      	adds	r3, #2
 8102ee2:	69ba      	ldr	r2, [r7, #24]
 8102ee4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102ee8:	697b      	ldr	r3, [r7, #20]
 8102eea:	681b      	ldr	r3, [r3, #0]
 8102eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102eee:	693b      	ldr	r3, [r7, #16]
 8102ef0:	43db      	mvns	r3, r3
 8102ef2:	69ba      	ldr	r2, [r7, #24]
 8102ef4:	4013      	ands	r3, r2
 8102ef6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8102ef8:	683b      	ldr	r3, [r7, #0]
 8102efa:	685b      	ldr	r3, [r3, #4]
 8102efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102f00:	2b00      	cmp	r3, #0
 8102f02:	d003      	beq.n	8102f0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8102f04:	69ba      	ldr	r2, [r7, #24]
 8102f06:	693b      	ldr	r3, [r7, #16]
 8102f08:	4313      	orrs	r3, r2
 8102f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102f0c:	697b      	ldr	r3, [r7, #20]
 8102f0e:	69ba      	ldr	r2, [r7, #24]
 8102f10:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8102f12:	697b      	ldr	r3, [r7, #20]
 8102f14:	685b      	ldr	r3, [r3, #4]
 8102f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102f18:	693b      	ldr	r3, [r7, #16]
 8102f1a:	43db      	mvns	r3, r3
 8102f1c:	69ba      	ldr	r2, [r7, #24]
 8102f1e:	4013      	ands	r3, r2
 8102f20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8102f22:	683b      	ldr	r3, [r7, #0]
 8102f24:	685b      	ldr	r3, [r3, #4]
 8102f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102f2a:	2b00      	cmp	r3, #0
 8102f2c:	d003      	beq.n	8102f36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8102f2e:	69ba      	ldr	r2, [r7, #24]
 8102f30:	693b      	ldr	r3, [r7, #16]
 8102f32:	4313      	orrs	r3, r2
 8102f34:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102f36:	697b      	ldr	r3, [r7, #20]
 8102f38:	69ba      	ldr	r2, [r7, #24]
 8102f3a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102f3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102f40:	681b      	ldr	r3, [r3, #0]
 8102f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102f44:	693b      	ldr	r3, [r7, #16]
 8102f46:	43db      	mvns	r3, r3
 8102f48:	69ba      	ldr	r2, [r7, #24]
 8102f4a:	4013      	ands	r3, r2
 8102f4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8102f4e:	683b      	ldr	r3, [r7, #0]
 8102f50:	685b      	ldr	r3, [r3, #4]
 8102f52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102f56:	2b00      	cmp	r3, #0
 8102f58:	d003      	beq.n	8102f62 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8102f5a:	69ba      	ldr	r2, [r7, #24]
 8102f5c:	693b      	ldr	r3, [r7, #16]
 8102f5e:	4313      	orrs	r3, r2
 8102f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102f62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102f66:	69bb      	ldr	r3, [r7, #24]
 8102f68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102f6e:	685b      	ldr	r3, [r3, #4]
 8102f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102f72:	693b      	ldr	r3, [r7, #16]
 8102f74:	43db      	mvns	r3, r3
 8102f76:	69ba      	ldr	r2, [r7, #24]
 8102f78:	4013      	ands	r3, r2
 8102f7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8102f7c:	683b      	ldr	r3, [r7, #0]
 8102f7e:	685b      	ldr	r3, [r3, #4]
 8102f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102f84:	2b00      	cmp	r3, #0
 8102f86:	d003      	beq.n	8102f90 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8102f88:	69ba      	ldr	r2, [r7, #24]
 8102f8a:	693b      	ldr	r3, [r7, #16]
 8102f8c:	4313      	orrs	r3, r2
 8102f8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102f90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102f94:	69bb      	ldr	r3, [r7, #24]
 8102f96:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8102f98:	69fb      	ldr	r3, [r7, #28]
 8102f9a:	3301      	adds	r3, #1
 8102f9c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102f9e:	683b      	ldr	r3, [r7, #0]
 8102fa0:	681a      	ldr	r2, [r3, #0]
 8102fa2:	69fb      	ldr	r3, [r7, #28]
 8102fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8102fa8:	2b00      	cmp	r3, #0
 8102faa:	f47f ae63 	bne.w	8102c74 <HAL_GPIO_Init+0x14>
  }
}
 8102fae:	bf00      	nop
 8102fb0:	3724      	adds	r7, #36	; 0x24
 8102fb2:	46bd      	mov	sp, r7
 8102fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102fb8:	4770      	bx	lr
 8102fba:	bf00      	nop
 8102fbc:	58000400 	.word	0x58000400

08102fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8102fc0:	b480      	push	{r7}
 8102fc2:	b083      	sub	sp, #12
 8102fc4:	af00      	add	r7, sp, #0
 8102fc6:	6078      	str	r0, [r7, #4]
 8102fc8:	460b      	mov	r3, r1
 8102fca:	807b      	strh	r3, [r7, #2]
 8102fcc:	4613      	mov	r3, r2
 8102fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8102fd0:	787b      	ldrb	r3, [r7, #1]
 8102fd2:	2b00      	cmp	r3, #0
 8102fd4:	d003      	beq.n	8102fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8102fd6:	887a      	ldrh	r2, [r7, #2]
 8102fd8:	687b      	ldr	r3, [r7, #4]
 8102fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8102fdc:	e003      	b.n	8102fe6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8102fde:	887b      	ldrh	r3, [r7, #2]
 8102fe0:	041a      	lsls	r2, r3, #16
 8102fe2:	687b      	ldr	r3, [r7, #4]
 8102fe4:	619a      	str	r2, [r3, #24]
}
 8102fe6:	bf00      	nop
 8102fe8:	370c      	adds	r7, #12
 8102fea:	46bd      	mov	sp, r7
 8102fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ff0:	4770      	bx	lr

08102ff2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8102ff2:	b480      	push	{r7}
 8102ff4:	b083      	sub	sp, #12
 8102ff6:	af00      	add	r7, sp, #0
 8102ff8:	6078      	str	r0, [r7, #4]
 8102ffa:	460b      	mov	r3, r1
 8102ffc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8102ffe:	687b      	ldr	r3, [r7, #4]
 8103000:	695a      	ldr	r2, [r3, #20]
 8103002:	887b      	ldrh	r3, [r7, #2]
 8103004:	401a      	ands	r2, r3
 8103006:	887b      	ldrh	r3, [r7, #2]
 8103008:	429a      	cmp	r2, r3
 810300a:	d104      	bne.n	8103016 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810300c:	887b      	ldrh	r3, [r7, #2]
 810300e:	041a      	lsls	r2, r3, #16
 8103010:	687b      	ldr	r3, [r7, #4]
 8103012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8103014:	e002      	b.n	810301c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8103016:	887a      	ldrh	r2, [r7, #2]
 8103018:	687b      	ldr	r3, [r7, #4]
 810301a:	619a      	str	r2, [r3, #24]
}
 810301c:	bf00      	nop
 810301e:	370c      	adds	r7, #12
 8103020:	46bd      	mov	sp, r7
 8103022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103026:	4770      	bx	lr

08103028 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103028:	b480      	push	{r7}
 810302a:	b083      	sub	sp, #12
 810302c:	af00      	add	r7, sp, #0
 810302e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103030:	4b05      	ldr	r3, [pc, #20]	; (8103048 <HAL_HSEM_ActivateNotification+0x20>)
 8103032:	681a      	ldr	r2, [r3, #0]
 8103034:	4904      	ldr	r1, [pc, #16]	; (8103048 <HAL_HSEM_ActivateNotification+0x20>)
 8103036:	687b      	ldr	r3, [r7, #4]
 8103038:	4313      	orrs	r3, r2
 810303a:	600b      	str	r3, [r1, #0]
#endif
}
 810303c:	bf00      	nop
 810303e:	370c      	adds	r7, #12
 8103040:	46bd      	mov	sp, r7
 8103042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103046:	4770      	bx	lr
 8103048:	58026510 	.word	0x58026510

0810304c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810304c:	b580      	push	{r7, lr}
 810304e:	b084      	sub	sp, #16
 8103050:	af00      	add	r7, sp, #0
 8103052:	60f8      	str	r0, [r7, #12]
 8103054:	460b      	mov	r3, r1
 8103056:	607a      	str	r2, [r7, #4]
 8103058:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810305a:	4b35      	ldr	r3, [pc, #212]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810305c:	681b      	ldr	r3, [r3, #0]
 810305e:	f023 0201 	bic.w	r2, r3, #1
 8103062:	4933      	ldr	r1, [pc, #204]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8103064:	68fb      	ldr	r3, [r7, #12]
 8103066:	4313      	orrs	r3, r2
 8103068:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810306a:	687b      	ldr	r3, [r7, #4]
 810306c:	2b00      	cmp	r3, #0
 810306e:	d121      	bne.n	81030b4 <HAL_PWREx_EnterSTOPMode+0x68>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103070:	f7ff fde2 	bl	8102c38 <HAL_GetCurrentCPUID>
 8103074:	4603      	mov	r3, r0
 8103076:	2b03      	cmp	r3, #3
 8103078:	d154      	bne.n	8103124 <HAL_PWREx_EnterSTOPMode+0xd8>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810307a:	4b2d      	ldr	r3, [pc, #180]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810307c:	691b      	ldr	r3, [r3, #16]
 810307e:	4a2c      	ldr	r2, [pc, #176]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8103080:	f023 0301 	bic.w	r3, r3, #1
 8103084:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103086:	4b2b      	ldr	r3, [pc, #172]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8103088:	691b      	ldr	r3, [r3, #16]
 810308a:	4a2a      	ldr	r2, [pc, #168]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 810308c:	f043 0304 	orr.w	r3, r3, #4
 8103090:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103092:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8103096:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810309a:	7afb      	ldrb	r3, [r7, #11]
 810309c:	2b01      	cmp	r3, #1
 810309e:	d101      	bne.n	81030a4 <HAL_PWREx_EnterSTOPMode+0x58>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81030a0:	bf30      	wfi
 81030a2:	e000      	b.n	81030a6 <HAL_PWREx_EnterSTOPMode+0x5a>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81030a4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81030a6:	4b23      	ldr	r3, [pc, #140]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81030a8:	691b      	ldr	r3, [r3, #16]
 81030aa:	4a22      	ldr	r2, [pc, #136]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81030ac:	f023 0304 	bic.w	r3, r3, #4
 81030b0:	6113      	str	r3, [r2, #16]
 81030b2:	e03a      	b.n	810312a <HAL_PWREx_EnterSTOPMode+0xde>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81030b4:	687b      	ldr	r3, [r7, #4]
 81030b6:	2b01      	cmp	r3, #1
 81030b8:	d121      	bne.n	81030fe <HAL_PWREx_EnterSTOPMode+0xb2>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81030ba:	f7ff fdbd 	bl	8102c38 <HAL_GetCurrentCPUID>
 81030be:	4603      	mov	r3, r0
 81030c0:	2b01      	cmp	r3, #1
 81030c2:	d131      	bne.n	8103128 <HAL_PWREx_EnterSTOPMode+0xdc>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81030c4:	4b1a      	ldr	r3, [pc, #104]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81030c6:	695b      	ldr	r3, [r3, #20]
 81030c8:	4a19      	ldr	r2, [pc, #100]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81030ca:	f023 0302 	bic.w	r3, r3, #2
 81030ce:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81030d0:	4b18      	ldr	r3, [pc, #96]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81030d2:	691b      	ldr	r3, [r3, #16]
 81030d4:	4a17      	ldr	r2, [pc, #92]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81030d6:	f043 0304 	orr.w	r3, r3, #4
 81030da:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81030dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 81030e0:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81030e4:	7afb      	ldrb	r3, [r7, #11]
 81030e6:	2b01      	cmp	r3, #1
 81030e8:	d101      	bne.n	81030ee <HAL_PWREx_EnterSTOPMode+0xa2>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81030ea:	bf30      	wfi
 81030ec:	e000      	b.n	81030f0 <HAL_PWREx_EnterSTOPMode+0xa4>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81030ee:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81030f0:	4b10      	ldr	r3, [pc, #64]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81030f2:	691b      	ldr	r3, [r3, #16]
 81030f4:	4a0f      	ldr	r2, [pc, #60]	; (8103134 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81030f6:	f023 0304 	bic.w	r3, r3, #4
 81030fa:	6113      	str	r3, [r2, #16]
 81030fc:	e015      	b.n	810312a <HAL_PWREx_EnterSTOPMode+0xde>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81030fe:	f7ff fd9b 	bl	8102c38 <HAL_GetCurrentCPUID>
 8103102:	4603      	mov	r3, r0
 8103104:	2b03      	cmp	r3, #3
 8103106:	d106      	bne.n	8103116 <HAL_PWREx_EnterSTOPMode+0xca>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103108:	4b09      	ldr	r3, [pc, #36]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810310a:	691b      	ldr	r3, [r3, #16]
 810310c:	4a08      	ldr	r2, [pc, #32]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810310e:	f023 0304 	bic.w	r3, r3, #4
 8103112:	6113      	str	r3, [r2, #16]
 8103114:	e009      	b.n	810312a <HAL_PWREx_EnterSTOPMode+0xde>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8103116:	4b06      	ldr	r3, [pc, #24]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8103118:	695b      	ldr	r3, [r3, #20]
 810311a:	4a05      	ldr	r2, [pc, #20]	; (8103130 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810311c:	f023 0304 	bic.w	r3, r3, #4
 8103120:	6153      	str	r3, [r2, #20]
 8103122:	e002      	b.n	810312a <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8103124:	bf00      	nop
 8103126:	e000      	b.n	810312a <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8103128:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810312a:	3710      	adds	r7, #16
 810312c:	46bd      	mov	sp, r7
 810312e:	bd80      	pop	{r7, pc}
 8103130:	58024800 	.word	0x58024800
 8103134:	e000ed00 	.word	0xe000ed00

08103138 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103138:	b580      	push	{r7, lr}
 810313a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810313c:	f7ff fd7c 	bl	8102c38 <HAL_GetCurrentCPUID>
 8103140:	4603      	mov	r3, r0
 8103142:	2b03      	cmp	r3, #3
 8103144:	d101      	bne.n	810314a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103146:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103148:	e001      	b.n	810314e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810314a:	bf40      	sev
    __WFE ();
 810314c:	bf20      	wfe
}
 810314e:	bf00      	nop
 8103150:	bd80      	pop	{r7, pc}
	...

08103154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103154:	b480      	push	{r7}
 8103156:	b089      	sub	sp, #36	; 0x24
 8103158:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810315a:	4baf      	ldr	r3, [pc, #700]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810315c:	691b      	ldr	r3, [r3, #16]
 810315e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103162:	2b18      	cmp	r3, #24
 8103164:	f200 814e 	bhi.w	8103404 <HAL_RCC_GetSysClockFreq+0x2b0>
 8103168:	a201      	add	r2, pc, #4	; (adr r2, 8103170 <HAL_RCC_GetSysClockFreq+0x1c>)
 810316a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810316e:	bf00      	nop
 8103170:	081031d5 	.word	0x081031d5
 8103174:	08103405 	.word	0x08103405
 8103178:	08103405 	.word	0x08103405
 810317c:	08103405 	.word	0x08103405
 8103180:	08103405 	.word	0x08103405
 8103184:	08103405 	.word	0x08103405
 8103188:	08103405 	.word	0x08103405
 810318c:	08103405 	.word	0x08103405
 8103190:	081031fb 	.word	0x081031fb
 8103194:	08103405 	.word	0x08103405
 8103198:	08103405 	.word	0x08103405
 810319c:	08103405 	.word	0x08103405
 81031a0:	08103405 	.word	0x08103405
 81031a4:	08103405 	.word	0x08103405
 81031a8:	08103405 	.word	0x08103405
 81031ac:	08103405 	.word	0x08103405
 81031b0:	08103201 	.word	0x08103201
 81031b4:	08103405 	.word	0x08103405
 81031b8:	08103405 	.word	0x08103405
 81031bc:	08103405 	.word	0x08103405
 81031c0:	08103405 	.word	0x08103405
 81031c4:	08103405 	.word	0x08103405
 81031c8:	08103405 	.word	0x08103405
 81031cc:	08103405 	.word	0x08103405
 81031d0:	08103207 	.word	0x08103207
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81031d4:	4b90      	ldr	r3, [pc, #576]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81031d6:	681b      	ldr	r3, [r3, #0]
 81031d8:	f003 0320 	and.w	r3, r3, #32
 81031dc:	2b00      	cmp	r3, #0
 81031de:	d009      	beq.n	81031f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81031e0:	4b8d      	ldr	r3, [pc, #564]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	08db      	lsrs	r3, r3, #3
 81031e6:	f003 0303 	and.w	r3, r3, #3
 81031ea:	4a8c      	ldr	r2, [pc, #560]	; (810341c <HAL_RCC_GetSysClockFreq+0x2c8>)
 81031ec:	fa22 f303 	lsr.w	r3, r2, r3
 81031f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81031f2:	e10a      	b.n	810340a <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81031f4:	4b89      	ldr	r3, [pc, #548]	; (810341c <HAL_RCC_GetSysClockFreq+0x2c8>)
 81031f6:	61bb      	str	r3, [r7, #24]
    break;
 81031f8:	e107      	b.n	810340a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81031fa:	4b89      	ldr	r3, [pc, #548]	; (8103420 <HAL_RCC_GetSysClockFreq+0x2cc>)
 81031fc:	61bb      	str	r3, [r7, #24]
    break;
 81031fe:	e104      	b.n	810340a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8103200:	4b88      	ldr	r3, [pc, #544]	; (8103424 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8103202:	61bb      	str	r3, [r7, #24]
    break;
 8103204:	e101      	b.n	810340a <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103206:	4b84      	ldr	r3, [pc, #528]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8103208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810320a:	f003 0303 	and.w	r3, r3, #3
 810320e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8103210:	4b81      	ldr	r3, [pc, #516]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8103212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103214:	091b      	lsrs	r3, r3, #4
 8103216:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810321a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 810321c:	4b7e      	ldr	r3, [pc, #504]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810321e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103220:	f003 0301 	and.w	r3, r3, #1
 8103224:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8103226:	4b7c      	ldr	r3, [pc, #496]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8103228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810322a:	08db      	lsrs	r3, r3, #3
 810322c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103230:	68fa      	ldr	r2, [r7, #12]
 8103232:	fb02 f303 	mul.w	r3, r2, r3
 8103236:	ee07 3a90 	vmov	s15, r3
 810323a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810323e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8103242:	693b      	ldr	r3, [r7, #16]
 8103244:	2b00      	cmp	r3, #0
 8103246:	f000 80da 	beq.w	81033fe <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 810324a:	697b      	ldr	r3, [r7, #20]
 810324c:	2b01      	cmp	r3, #1
 810324e:	d05a      	beq.n	8103306 <HAL_RCC_GetSysClockFreq+0x1b2>
 8103250:	2b01      	cmp	r3, #1
 8103252:	d302      	bcc.n	810325a <HAL_RCC_GetSysClockFreq+0x106>
 8103254:	2b02      	cmp	r3, #2
 8103256:	d078      	beq.n	810334a <HAL_RCC_GetSysClockFreq+0x1f6>
 8103258:	e099      	b.n	810338e <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810325a:	4b6f      	ldr	r3, [pc, #444]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810325c:	681b      	ldr	r3, [r3, #0]
 810325e:	f003 0320 	and.w	r3, r3, #32
 8103262:	2b00      	cmp	r3, #0
 8103264:	d02d      	beq.n	81032c2 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103266:	4b6c      	ldr	r3, [pc, #432]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8103268:	681b      	ldr	r3, [r3, #0]
 810326a:	08db      	lsrs	r3, r3, #3
 810326c:	f003 0303 	and.w	r3, r3, #3
 8103270:	4a6a      	ldr	r2, [pc, #424]	; (810341c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8103272:	fa22 f303 	lsr.w	r3, r2, r3
 8103276:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103278:	687b      	ldr	r3, [r7, #4]
 810327a:	ee07 3a90 	vmov	s15, r3
 810327e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103282:	693b      	ldr	r3, [r7, #16]
 8103284:	ee07 3a90 	vmov	s15, r3
 8103288:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810328c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103290:	4b61      	ldr	r3, [pc, #388]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8103292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103298:	ee07 3a90 	vmov	s15, r3
 810329c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81032a0:	ed97 6a02 	vldr	s12, [r7, #8]
 81032a4:	eddf 5a60 	vldr	s11, [pc, #384]	; 8103428 <HAL_RCC_GetSysClockFreq+0x2d4>
 81032a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81032ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81032b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81032b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81032b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81032bc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81032c0:	e087      	b.n	81033d2 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81032c2:	693b      	ldr	r3, [r7, #16]
 81032c4:	ee07 3a90 	vmov	s15, r3
 81032c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81032cc:	eddf 6a57 	vldr	s13, [pc, #348]	; 810342c <HAL_RCC_GetSysClockFreq+0x2d8>
 81032d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81032d4:	4b50      	ldr	r3, [pc, #320]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81032d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81032d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81032dc:	ee07 3a90 	vmov	s15, r3
 81032e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81032e4:	ed97 6a02 	vldr	s12, [r7, #8]
 81032e8:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8103428 <HAL_RCC_GetSysClockFreq+0x2d4>
 81032ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81032f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81032f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81032f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81032fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103300:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103304:	e065      	b.n	81033d2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103306:	693b      	ldr	r3, [r7, #16]
 8103308:	ee07 3a90 	vmov	s15, r3
 810330c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103310:	eddf 6a47 	vldr	s13, [pc, #284]	; 8103430 <HAL_RCC_GetSysClockFreq+0x2dc>
 8103314:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103318:	4b3f      	ldr	r3, [pc, #252]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810331c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103320:	ee07 3a90 	vmov	s15, r3
 8103324:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103328:	ed97 6a02 	vldr	s12, [r7, #8]
 810332c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8103428 <HAL_RCC_GetSysClockFreq+0x2d4>
 8103330:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103334:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103338:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810333c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103340:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103344:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103348:	e043      	b.n	81033d2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810334a:	693b      	ldr	r3, [r7, #16]
 810334c:	ee07 3a90 	vmov	s15, r3
 8103350:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103354:	eddf 6a37 	vldr	s13, [pc, #220]	; 8103434 <HAL_RCC_GetSysClockFreq+0x2e0>
 8103358:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810335c:	4b2e      	ldr	r3, [pc, #184]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103364:	ee07 3a90 	vmov	s15, r3
 8103368:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810336c:	ed97 6a02 	vldr	s12, [r7, #8]
 8103370:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8103428 <HAL_RCC_GetSysClockFreq+0x2d4>
 8103374:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103378:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810337c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103380:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103388:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810338c:	e021      	b.n	81033d2 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810338e:	693b      	ldr	r3, [r7, #16]
 8103390:	ee07 3a90 	vmov	s15, r3
 8103394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103398:	eddf 6a25 	vldr	s13, [pc, #148]	; 8103430 <HAL_RCC_GetSysClockFreq+0x2dc>
 810339c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81033a0:	4b1d      	ldr	r3, [pc, #116]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81033a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81033a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81033a8:	ee07 3a90 	vmov	s15, r3
 81033ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81033b0:	ed97 6a02 	vldr	s12, [r7, #8]
 81033b4:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8103428 <HAL_RCC_GetSysClockFreq+0x2d4>
 81033b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81033bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81033c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81033c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81033c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81033cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81033d0:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81033d2:	4b11      	ldr	r3, [pc, #68]	; (8103418 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81033d6:	0a5b      	lsrs	r3, r3, #9
 81033d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81033dc:	3301      	adds	r3, #1
 81033de:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81033e0:	683b      	ldr	r3, [r7, #0]
 81033e2:	ee07 3a90 	vmov	s15, r3
 81033e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81033ea:	edd7 6a07 	vldr	s13, [r7, #28]
 81033ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81033f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81033f6:	ee17 3a90 	vmov	r3, s15
 81033fa:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81033fc:	e005      	b.n	810340a <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 81033fe:	2300      	movs	r3, #0
 8103400:	61bb      	str	r3, [r7, #24]
    break;
 8103402:	e002      	b.n	810340a <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8103404:	4b06      	ldr	r3, [pc, #24]	; (8103420 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8103406:	61bb      	str	r3, [r7, #24]
    break;
 8103408:	bf00      	nop
  }

  return sysclockfreq;
 810340a:	69bb      	ldr	r3, [r7, #24]
}
 810340c:	4618      	mov	r0, r3
 810340e:	3724      	adds	r7, #36	; 0x24
 8103410:	46bd      	mov	sp, r7
 8103412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103416:	4770      	bx	lr
 8103418:	58024400 	.word	0x58024400
 810341c:	03d09000 	.word	0x03d09000
 8103420:	003d0900 	.word	0x003d0900
 8103424:	007a1200 	.word	0x007a1200
 8103428:	46000000 	.word	0x46000000
 810342c:	4c742400 	.word	0x4c742400
 8103430:	4a742400 	.word	0x4a742400
 8103434:	4af42400 	.word	0x4af42400

08103438 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103438:	b580      	push	{r7, lr}
 810343a:	b082      	sub	sp, #8
 810343c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810343e:	f7ff fe89 	bl	8103154 <HAL_RCC_GetSysClockFreq>
 8103442:	4601      	mov	r1, r0
 8103444:	4b11      	ldr	r3, [pc, #68]	; (810348c <HAL_RCC_GetHCLKFreq+0x54>)
 8103446:	699b      	ldr	r3, [r3, #24]
 8103448:	0a1b      	lsrs	r3, r3, #8
 810344a:	f003 030f 	and.w	r3, r3, #15
 810344e:	4a10      	ldr	r2, [pc, #64]	; (8103490 <HAL_RCC_GetHCLKFreq+0x58>)
 8103450:	5cd3      	ldrb	r3, [r2, r3]
 8103452:	f003 031f 	and.w	r3, r3, #31
 8103456:	fa21 f303 	lsr.w	r3, r1, r3
 810345a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810345c:	4b0b      	ldr	r3, [pc, #44]	; (810348c <HAL_RCC_GetHCLKFreq+0x54>)
 810345e:	699b      	ldr	r3, [r3, #24]
 8103460:	f003 030f 	and.w	r3, r3, #15
 8103464:	4a0a      	ldr	r2, [pc, #40]	; (8103490 <HAL_RCC_GetHCLKFreq+0x58>)
 8103466:	5cd3      	ldrb	r3, [r2, r3]
 8103468:	f003 031f 	and.w	r3, r3, #31
 810346c:	687a      	ldr	r2, [r7, #4]
 810346e:	fa22 f303 	lsr.w	r3, r2, r3
 8103472:	4a08      	ldr	r2, [pc, #32]	; (8103494 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103474:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103476:	4b07      	ldr	r3, [pc, #28]	; (8103494 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	4a07      	ldr	r2, [pc, #28]	; (8103498 <HAL_RCC_GetHCLKFreq+0x60>)
 810347c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810347e:	4b05      	ldr	r3, [pc, #20]	; (8103494 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103480:	681b      	ldr	r3, [r3, #0]
}
 8103482:	4618      	mov	r0, r3
 8103484:	3708      	adds	r7, #8
 8103486:	46bd      	mov	sp, r7
 8103488:	bd80      	pop	{r7, pc}
 810348a:	bf00      	nop
 810348c:	58024400 	.word	0x58024400
 8103490:	08103adc 	.word	0x08103adc
 8103494:	10000404 	.word	0x10000404
 8103498:	10000400 	.word	0x10000400

0810349c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 810349c:	b580      	push	{r7, lr}
 810349e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81034a0:	f7ff ffca 	bl	8103438 <HAL_RCC_GetHCLKFreq>
 81034a4:	4601      	mov	r1, r0
 81034a6:	4b06      	ldr	r3, [pc, #24]	; (81034c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 81034a8:	69db      	ldr	r3, [r3, #28]
 81034aa:	091b      	lsrs	r3, r3, #4
 81034ac:	f003 0307 	and.w	r3, r3, #7
 81034b0:	4a04      	ldr	r2, [pc, #16]	; (81034c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 81034b2:	5cd3      	ldrb	r3, [r2, r3]
 81034b4:	f003 031f 	and.w	r3, r3, #31
 81034b8:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81034bc:	4618      	mov	r0, r3
 81034be:	bd80      	pop	{r7, pc}
 81034c0:	58024400 	.word	0x58024400
 81034c4:	08103adc 	.word	0x08103adc

081034c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 81034c8:	b480      	push	{r7}
 81034ca:	b083      	sub	sp, #12
 81034cc:	af00      	add	r7, sp, #0
 81034ce:	6078      	str	r0, [r7, #4]
 81034d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 81034d2:	687b      	ldr	r3, [r7, #4]
 81034d4:	223f      	movs	r2, #63	; 0x3f
 81034d6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 81034d8:	4b1a      	ldr	r3, [pc, #104]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 81034da:	691b      	ldr	r3, [r3, #16]
 81034dc:	f003 0207 	and.w	r2, r3, #7
 81034e0:	687b      	ldr	r3, [r7, #4]
 81034e2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 81034e4:	4b17      	ldr	r3, [pc, #92]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 81034e6:	699b      	ldr	r3, [r3, #24]
 81034e8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 81034ec:	687b      	ldr	r3, [r7, #4]
 81034ee:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 81034f0:	4b14      	ldr	r3, [pc, #80]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 81034f2:	699b      	ldr	r3, [r3, #24]
 81034f4:	f003 020f 	and.w	r2, r3, #15
 81034f8:	687b      	ldr	r3, [r7, #4]
 81034fa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 81034fc:	4b11      	ldr	r3, [pc, #68]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 81034fe:	699b      	ldr	r3, [r3, #24]
 8103500:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8103504:	687b      	ldr	r3, [r7, #4]
 8103506:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8103508:	4b0e      	ldr	r3, [pc, #56]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 810350a:	69db      	ldr	r3, [r3, #28]
 810350c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8103510:	687b      	ldr	r3, [r7, #4]
 8103512:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8103514:	4b0b      	ldr	r3, [pc, #44]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 8103516:	69db      	ldr	r3, [r3, #28]
 8103518:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 810351c:	687b      	ldr	r3, [r7, #4]
 810351e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8103520:	4b08      	ldr	r3, [pc, #32]	; (8103544 <HAL_RCC_GetClockConfig+0x7c>)
 8103522:	6a1b      	ldr	r3, [r3, #32]
 8103524:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8103528:	687b      	ldr	r3, [r7, #4]
 810352a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 810352c:	4b06      	ldr	r3, [pc, #24]	; (8103548 <HAL_RCC_GetClockConfig+0x80>)
 810352e:	681b      	ldr	r3, [r3, #0]
 8103530:	f003 020f 	and.w	r2, r3, #15
 8103534:	683b      	ldr	r3, [r7, #0]
 8103536:	601a      	str	r2, [r3, #0]
}
 8103538:	bf00      	nop
 810353a:	370c      	adds	r7, #12
 810353c:	46bd      	mov	sp, r7
 810353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103542:	4770      	bx	lr
 8103544:	58024400 	.word	0x58024400
 8103548:	52002000 	.word	0x52002000

0810354c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 810354c:	b580      	push	{r7, lr}
 810354e:	b082      	sub	sp, #8
 8103550:	af00      	add	r7, sp, #0
 8103552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8103554:	687b      	ldr	r3, [r7, #4]
 8103556:	2b00      	cmp	r3, #0
 8103558:	d101      	bne.n	810355e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810355a:	2301      	movs	r3, #1
 810355c:	e049      	b.n	81035f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810355e:	687b      	ldr	r3, [r7, #4]
 8103560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8103564:	b2db      	uxtb	r3, r3
 8103566:	2b00      	cmp	r3, #0
 8103568:	d106      	bne.n	8103578 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	2200      	movs	r2, #0
 810356e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8103572:	6878      	ldr	r0, [r7, #4]
 8103574:	f000 f841 	bl	81035fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103578:	687b      	ldr	r3, [r7, #4]
 810357a:	2202      	movs	r2, #2
 810357c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8103580:	687b      	ldr	r3, [r7, #4]
 8103582:	681a      	ldr	r2, [r3, #0]
 8103584:	687b      	ldr	r3, [r7, #4]
 8103586:	3304      	adds	r3, #4
 8103588:	4619      	mov	r1, r3
 810358a:	4610      	mov	r0, r2
 810358c:	f000 f9be 	bl	810390c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	2201      	movs	r2, #1
 8103594:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103598:	687b      	ldr	r3, [r7, #4]
 810359a:	2201      	movs	r2, #1
 810359c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	2201      	movs	r2, #1
 81035a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81035a8:	687b      	ldr	r3, [r7, #4]
 81035aa:	2201      	movs	r2, #1
 81035ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81035b0:	687b      	ldr	r3, [r7, #4]
 81035b2:	2201      	movs	r2, #1
 81035b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81035b8:	687b      	ldr	r3, [r7, #4]
 81035ba:	2201      	movs	r2, #1
 81035bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	2201      	movs	r2, #1
 81035c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81035c8:	687b      	ldr	r3, [r7, #4]
 81035ca:	2201      	movs	r2, #1
 81035cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81035d0:	687b      	ldr	r3, [r7, #4]
 81035d2:	2201      	movs	r2, #1
 81035d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81035d8:	687b      	ldr	r3, [r7, #4]
 81035da:	2201      	movs	r2, #1
 81035dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81035e0:	687b      	ldr	r3, [r7, #4]
 81035e2:	2201      	movs	r2, #1
 81035e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81035e8:	687b      	ldr	r3, [r7, #4]
 81035ea:	2201      	movs	r2, #1
 81035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81035f0:	2300      	movs	r3, #0
}
 81035f2:	4618      	mov	r0, r3
 81035f4:	3708      	adds	r7, #8
 81035f6:	46bd      	mov	sp, r7
 81035f8:	bd80      	pop	{r7, pc}

081035fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 81035fa:	b480      	push	{r7}
 81035fc:	b083      	sub	sp, #12
 81035fe:	af00      	add	r7, sp, #0
 8103600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8103602:	bf00      	nop
 8103604:	370c      	adds	r7, #12
 8103606:	46bd      	mov	sp, r7
 8103608:	f85d 7b04 	ldr.w	r7, [sp], #4
 810360c:	4770      	bx	lr
	...

08103610 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8103610:	b480      	push	{r7}
 8103612:	b085      	sub	sp, #20
 8103614:	af00      	add	r7, sp, #0
 8103616:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8103618:	687b      	ldr	r3, [r7, #4]
 810361a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810361e:	b2db      	uxtb	r3, r3
 8103620:	2b01      	cmp	r3, #1
 8103622:	d001      	beq.n	8103628 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8103624:	2301      	movs	r3, #1
 8103626:	e021      	b.n	810366c <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	2202      	movs	r2, #2
 810362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	681b      	ldr	r3, [r3, #0]
 8103634:	68da      	ldr	r2, [r3, #12]
 8103636:	687b      	ldr	r3, [r7, #4]
 8103638:	681b      	ldr	r3, [r3, #0]
 810363a:	f042 0201 	orr.w	r2, r2, #1
 810363e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8103640:	687b      	ldr	r3, [r7, #4]
 8103642:	681b      	ldr	r3, [r3, #0]
 8103644:	689a      	ldr	r2, [r3, #8]
 8103646:	4b0c      	ldr	r3, [pc, #48]	; (8103678 <HAL_TIM_Base_Start_IT+0x68>)
 8103648:	4013      	ands	r3, r2
 810364a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810364c:	68fb      	ldr	r3, [r7, #12]
 810364e:	2b06      	cmp	r3, #6
 8103650:	d00b      	beq.n	810366a <HAL_TIM_Base_Start_IT+0x5a>
 8103652:	68fb      	ldr	r3, [r7, #12]
 8103654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103658:	d007      	beq.n	810366a <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	681b      	ldr	r3, [r3, #0]
 810365e:	681a      	ldr	r2, [r3, #0]
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	681b      	ldr	r3, [r3, #0]
 8103664:	f042 0201 	orr.w	r2, r2, #1
 8103668:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 810366a:	2300      	movs	r3, #0
}
 810366c:	4618      	mov	r0, r3
 810366e:	3714      	adds	r7, #20
 8103670:	46bd      	mov	sp, r7
 8103672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103676:	4770      	bx	lr
 8103678:	00010007 	.word	0x00010007

0810367c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810367c:	b580      	push	{r7, lr}
 810367e:	b082      	sub	sp, #8
 8103680:	af00      	add	r7, sp, #0
 8103682:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	681b      	ldr	r3, [r3, #0]
 8103688:	691b      	ldr	r3, [r3, #16]
 810368a:	f003 0302 	and.w	r3, r3, #2
 810368e:	2b02      	cmp	r3, #2
 8103690:	d122      	bne.n	81036d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8103692:	687b      	ldr	r3, [r7, #4]
 8103694:	681b      	ldr	r3, [r3, #0]
 8103696:	68db      	ldr	r3, [r3, #12]
 8103698:	f003 0302 	and.w	r3, r3, #2
 810369c:	2b02      	cmp	r3, #2
 810369e:	d11b      	bne.n	81036d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 81036a0:	687b      	ldr	r3, [r7, #4]
 81036a2:	681b      	ldr	r3, [r3, #0]
 81036a4:	f06f 0202 	mvn.w	r2, #2
 81036a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81036aa:	687b      	ldr	r3, [r7, #4]
 81036ac:	2201      	movs	r2, #1
 81036ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81036b0:	687b      	ldr	r3, [r7, #4]
 81036b2:	681b      	ldr	r3, [r3, #0]
 81036b4:	699b      	ldr	r3, [r3, #24]
 81036b6:	f003 0303 	and.w	r3, r3, #3
 81036ba:	2b00      	cmp	r3, #0
 81036bc:	d003      	beq.n	81036c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 81036be:	6878      	ldr	r0, [r7, #4]
 81036c0:	f000 f905 	bl	81038ce <HAL_TIM_IC_CaptureCallback>
 81036c4:	e005      	b.n	81036d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81036c6:	6878      	ldr	r0, [r7, #4]
 81036c8:	f000 f8f7 	bl	81038ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81036cc:	6878      	ldr	r0, [r7, #4]
 81036ce:	f000 f908 	bl	81038e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81036d2:	687b      	ldr	r3, [r7, #4]
 81036d4:	2200      	movs	r2, #0
 81036d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 81036d8:	687b      	ldr	r3, [r7, #4]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	691b      	ldr	r3, [r3, #16]
 81036de:	f003 0304 	and.w	r3, r3, #4
 81036e2:	2b04      	cmp	r3, #4
 81036e4:	d122      	bne.n	810372c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 81036e6:	687b      	ldr	r3, [r7, #4]
 81036e8:	681b      	ldr	r3, [r3, #0]
 81036ea:	68db      	ldr	r3, [r3, #12]
 81036ec:	f003 0304 	and.w	r3, r3, #4
 81036f0:	2b04      	cmp	r3, #4
 81036f2:	d11b      	bne.n	810372c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81036f4:	687b      	ldr	r3, [r7, #4]
 81036f6:	681b      	ldr	r3, [r3, #0]
 81036f8:	f06f 0204 	mvn.w	r2, #4
 81036fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81036fe:	687b      	ldr	r3, [r7, #4]
 8103700:	2202      	movs	r2, #2
 8103702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8103704:	687b      	ldr	r3, [r7, #4]
 8103706:	681b      	ldr	r3, [r3, #0]
 8103708:	699b      	ldr	r3, [r3, #24]
 810370a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810370e:	2b00      	cmp	r3, #0
 8103710:	d003      	beq.n	810371a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8103712:	6878      	ldr	r0, [r7, #4]
 8103714:	f000 f8db 	bl	81038ce <HAL_TIM_IC_CaptureCallback>
 8103718:	e005      	b.n	8103726 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810371a:	6878      	ldr	r0, [r7, #4]
 810371c:	f000 f8cd 	bl	81038ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103720:	6878      	ldr	r0, [r7, #4]
 8103722:	f000 f8de 	bl	81038e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	2200      	movs	r2, #0
 810372a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 810372c:	687b      	ldr	r3, [r7, #4]
 810372e:	681b      	ldr	r3, [r3, #0]
 8103730:	691b      	ldr	r3, [r3, #16]
 8103732:	f003 0308 	and.w	r3, r3, #8
 8103736:	2b08      	cmp	r3, #8
 8103738:	d122      	bne.n	8103780 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 810373a:	687b      	ldr	r3, [r7, #4]
 810373c:	681b      	ldr	r3, [r3, #0]
 810373e:	68db      	ldr	r3, [r3, #12]
 8103740:	f003 0308 	and.w	r3, r3, #8
 8103744:	2b08      	cmp	r3, #8
 8103746:	d11b      	bne.n	8103780 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8103748:	687b      	ldr	r3, [r7, #4]
 810374a:	681b      	ldr	r3, [r3, #0]
 810374c:	f06f 0208 	mvn.w	r2, #8
 8103750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8103752:	687b      	ldr	r3, [r7, #4]
 8103754:	2204      	movs	r2, #4
 8103756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8103758:	687b      	ldr	r3, [r7, #4]
 810375a:	681b      	ldr	r3, [r3, #0]
 810375c:	69db      	ldr	r3, [r3, #28]
 810375e:	f003 0303 	and.w	r3, r3, #3
 8103762:	2b00      	cmp	r3, #0
 8103764:	d003      	beq.n	810376e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8103766:	6878      	ldr	r0, [r7, #4]
 8103768:	f000 f8b1 	bl	81038ce <HAL_TIM_IC_CaptureCallback>
 810376c:	e005      	b.n	810377a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810376e:	6878      	ldr	r0, [r7, #4]
 8103770:	f000 f8a3 	bl	81038ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103774:	6878      	ldr	r0, [r7, #4]
 8103776:	f000 f8b4 	bl	81038e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810377a:	687b      	ldr	r3, [r7, #4]
 810377c:	2200      	movs	r2, #0
 810377e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8103780:	687b      	ldr	r3, [r7, #4]
 8103782:	681b      	ldr	r3, [r3, #0]
 8103784:	691b      	ldr	r3, [r3, #16]
 8103786:	f003 0310 	and.w	r3, r3, #16
 810378a:	2b10      	cmp	r3, #16
 810378c:	d122      	bne.n	81037d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810378e:	687b      	ldr	r3, [r7, #4]
 8103790:	681b      	ldr	r3, [r3, #0]
 8103792:	68db      	ldr	r3, [r3, #12]
 8103794:	f003 0310 	and.w	r3, r3, #16
 8103798:	2b10      	cmp	r3, #16
 810379a:	d11b      	bne.n	81037d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 810379c:	687b      	ldr	r3, [r7, #4]
 810379e:	681b      	ldr	r3, [r3, #0]
 81037a0:	f06f 0210 	mvn.w	r2, #16
 81037a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81037a6:	687b      	ldr	r3, [r7, #4]
 81037a8:	2208      	movs	r2, #8
 81037aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 81037ac:	687b      	ldr	r3, [r7, #4]
 81037ae:	681b      	ldr	r3, [r3, #0]
 81037b0:	69db      	ldr	r3, [r3, #28]
 81037b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81037b6:	2b00      	cmp	r3, #0
 81037b8:	d003      	beq.n	81037c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81037ba:	6878      	ldr	r0, [r7, #4]
 81037bc:	f000 f887 	bl	81038ce <HAL_TIM_IC_CaptureCallback>
 81037c0:	e005      	b.n	81037ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81037c2:	6878      	ldr	r0, [r7, #4]
 81037c4:	f000 f879 	bl	81038ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81037c8:	6878      	ldr	r0, [r7, #4]
 81037ca:	f000 f88a 	bl	81038e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81037ce:	687b      	ldr	r3, [r7, #4]
 81037d0:	2200      	movs	r2, #0
 81037d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	681b      	ldr	r3, [r3, #0]
 81037d8:	691b      	ldr	r3, [r3, #16]
 81037da:	f003 0301 	and.w	r3, r3, #1
 81037de:	2b01      	cmp	r3, #1
 81037e0:	d10e      	bne.n	8103800 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 81037e2:	687b      	ldr	r3, [r7, #4]
 81037e4:	681b      	ldr	r3, [r3, #0]
 81037e6:	68db      	ldr	r3, [r3, #12]
 81037e8:	f003 0301 	and.w	r3, r3, #1
 81037ec:	2b01      	cmp	r3, #1
 81037ee:	d107      	bne.n	8103800 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81037f0:	687b      	ldr	r3, [r7, #4]
 81037f2:	681b      	ldr	r3, [r3, #0]
 81037f4:	f06f 0201 	mvn.w	r2, #1
 81037f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81037fa:	6878      	ldr	r0, [r7, #4]
 81037fc:	f7fe fe38 	bl	8102470 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8103800:	687b      	ldr	r3, [r7, #4]
 8103802:	681b      	ldr	r3, [r3, #0]
 8103804:	691b      	ldr	r3, [r3, #16]
 8103806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810380a:	2b80      	cmp	r3, #128	; 0x80
 810380c:	d10e      	bne.n	810382c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 810380e:	687b      	ldr	r3, [r7, #4]
 8103810:	681b      	ldr	r3, [r3, #0]
 8103812:	68db      	ldr	r3, [r3, #12]
 8103814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103818:	2b80      	cmp	r3, #128	; 0x80
 810381a:	d107      	bne.n	810382c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 810381c:	687b      	ldr	r3, [r7, #4]
 810381e:	681b      	ldr	r3, [r3, #0]
 8103820:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8103824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8103826:	6878      	ldr	r0, [r7, #4]
 8103828:	f000 f914 	bl	8103a54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 810382c:	687b      	ldr	r3, [r7, #4]
 810382e:	681b      	ldr	r3, [r3, #0]
 8103830:	691b      	ldr	r3, [r3, #16]
 8103832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103836:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810383a:	d10e      	bne.n	810385a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 810383c:	687b      	ldr	r3, [r7, #4]
 810383e:	681b      	ldr	r3, [r3, #0]
 8103840:	68db      	ldr	r3, [r3, #12]
 8103842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103846:	2b80      	cmp	r3, #128	; 0x80
 8103848:	d107      	bne.n	810385a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810384a:	687b      	ldr	r3, [r7, #4]
 810384c:	681b      	ldr	r3, [r3, #0]
 810384e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8103852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8103854:	6878      	ldr	r0, [r7, #4]
 8103856:	f000 f907 	bl	8103a68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	681b      	ldr	r3, [r3, #0]
 810385e:	691b      	ldr	r3, [r3, #16]
 8103860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103864:	2b40      	cmp	r3, #64	; 0x40
 8103866:	d10e      	bne.n	8103886 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8103868:	687b      	ldr	r3, [r7, #4]
 810386a:	681b      	ldr	r3, [r3, #0]
 810386c:	68db      	ldr	r3, [r3, #12]
 810386e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103872:	2b40      	cmp	r3, #64	; 0x40
 8103874:	d107      	bne.n	8103886 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8103876:	687b      	ldr	r3, [r7, #4]
 8103878:	681b      	ldr	r3, [r3, #0]
 810387a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 810387e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8103880:	6878      	ldr	r0, [r7, #4]
 8103882:	f000 f838 	bl	81038f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8103886:	687b      	ldr	r3, [r7, #4]
 8103888:	681b      	ldr	r3, [r3, #0]
 810388a:	691b      	ldr	r3, [r3, #16]
 810388c:	f003 0320 	and.w	r3, r3, #32
 8103890:	2b20      	cmp	r3, #32
 8103892:	d10e      	bne.n	81038b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8103894:	687b      	ldr	r3, [r7, #4]
 8103896:	681b      	ldr	r3, [r3, #0]
 8103898:	68db      	ldr	r3, [r3, #12]
 810389a:	f003 0320 	and.w	r3, r3, #32
 810389e:	2b20      	cmp	r3, #32
 81038a0:	d107      	bne.n	81038b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 81038a2:	687b      	ldr	r3, [r7, #4]
 81038a4:	681b      	ldr	r3, [r3, #0]
 81038a6:	f06f 0220 	mvn.w	r2, #32
 81038aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 81038ac:	6878      	ldr	r0, [r7, #4]
 81038ae:	f000 f8c7 	bl	8103a40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 81038b2:	bf00      	nop
 81038b4:	3708      	adds	r7, #8
 81038b6:	46bd      	mov	sp, r7
 81038b8:	bd80      	pop	{r7, pc}

081038ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 81038ba:	b480      	push	{r7}
 81038bc:	b083      	sub	sp, #12
 81038be:	af00      	add	r7, sp, #0
 81038c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 81038c2:	bf00      	nop
 81038c4:	370c      	adds	r7, #12
 81038c6:	46bd      	mov	sp, r7
 81038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038cc:	4770      	bx	lr

081038ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 81038ce:	b480      	push	{r7}
 81038d0:	b083      	sub	sp, #12
 81038d2:	af00      	add	r7, sp, #0
 81038d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 81038d6:	bf00      	nop
 81038d8:	370c      	adds	r7, #12
 81038da:	46bd      	mov	sp, r7
 81038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038e0:	4770      	bx	lr

081038e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 81038e2:	b480      	push	{r7}
 81038e4:	b083      	sub	sp, #12
 81038e6:	af00      	add	r7, sp, #0
 81038e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 81038ea:	bf00      	nop
 81038ec:	370c      	adds	r7, #12
 81038ee:	46bd      	mov	sp, r7
 81038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038f4:	4770      	bx	lr

081038f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 81038f6:	b480      	push	{r7}
 81038f8:	b083      	sub	sp, #12
 81038fa:	af00      	add	r7, sp, #0
 81038fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 81038fe:	bf00      	nop
 8103900:	370c      	adds	r7, #12
 8103902:	46bd      	mov	sp, r7
 8103904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103908:	4770      	bx	lr
	...

0810390c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 810390c:	b480      	push	{r7}
 810390e:	b085      	sub	sp, #20
 8103910:	af00      	add	r7, sp, #0
 8103912:	6078      	str	r0, [r7, #4]
 8103914:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8103916:	687b      	ldr	r3, [r7, #4]
 8103918:	681b      	ldr	r3, [r3, #0]
 810391a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810391c:	687b      	ldr	r3, [r7, #4]
 810391e:	4a40      	ldr	r2, [pc, #256]	; (8103a20 <TIM_Base_SetConfig+0x114>)
 8103920:	4293      	cmp	r3, r2
 8103922:	d013      	beq.n	810394c <TIM_Base_SetConfig+0x40>
 8103924:	687b      	ldr	r3, [r7, #4]
 8103926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810392a:	d00f      	beq.n	810394c <TIM_Base_SetConfig+0x40>
 810392c:	687b      	ldr	r3, [r7, #4]
 810392e:	4a3d      	ldr	r2, [pc, #244]	; (8103a24 <TIM_Base_SetConfig+0x118>)
 8103930:	4293      	cmp	r3, r2
 8103932:	d00b      	beq.n	810394c <TIM_Base_SetConfig+0x40>
 8103934:	687b      	ldr	r3, [r7, #4]
 8103936:	4a3c      	ldr	r2, [pc, #240]	; (8103a28 <TIM_Base_SetConfig+0x11c>)
 8103938:	4293      	cmp	r3, r2
 810393a:	d007      	beq.n	810394c <TIM_Base_SetConfig+0x40>
 810393c:	687b      	ldr	r3, [r7, #4]
 810393e:	4a3b      	ldr	r2, [pc, #236]	; (8103a2c <TIM_Base_SetConfig+0x120>)
 8103940:	4293      	cmp	r3, r2
 8103942:	d003      	beq.n	810394c <TIM_Base_SetConfig+0x40>
 8103944:	687b      	ldr	r3, [r7, #4]
 8103946:	4a3a      	ldr	r2, [pc, #232]	; (8103a30 <TIM_Base_SetConfig+0x124>)
 8103948:	4293      	cmp	r3, r2
 810394a:	d108      	bne.n	810395e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 810394c:	68fb      	ldr	r3, [r7, #12]
 810394e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103952:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8103954:	683b      	ldr	r3, [r7, #0]
 8103956:	685b      	ldr	r3, [r3, #4]
 8103958:	68fa      	ldr	r2, [r7, #12]
 810395a:	4313      	orrs	r3, r2
 810395c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 810395e:	687b      	ldr	r3, [r7, #4]
 8103960:	4a2f      	ldr	r2, [pc, #188]	; (8103a20 <TIM_Base_SetConfig+0x114>)
 8103962:	4293      	cmp	r3, r2
 8103964:	d01f      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810396c:	d01b      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 810396e:	687b      	ldr	r3, [r7, #4]
 8103970:	4a2c      	ldr	r2, [pc, #176]	; (8103a24 <TIM_Base_SetConfig+0x118>)
 8103972:	4293      	cmp	r3, r2
 8103974:	d017      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 8103976:	687b      	ldr	r3, [r7, #4]
 8103978:	4a2b      	ldr	r2, [pc, #172]	; (8103a28 <TIM_Base_SetConfig+0x11c>)
 810397a:	4293      	cmp	r3, r2
 810397c:	d013      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 810397e:	687b      	ldr	r3, [r7, #4]
 8103980:	4a2a      	ldr	r2, [pc, #168]	; (8103a2c <TIM_Base_SetConfig+0x120>)
 8103982:	4293      	cmp	r3, r2
 8103984:	d00f      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	4a29      	ldr	r2, [pc, #164]	; (8103a30 <TIM_Base_SetConfig+0x124>)
 810398a:	4293      	cmp	r3, r2
 810398c:	d00b      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 810398e:	687b      	ldr	r3, [r7, #4]
 8103990:	4a28      	ldr	r2, [pc, #160]	; (8103a34 <TIM_Base_SetConfig+0x128>)
 8103992:	4293      	cmp	r3, r2
 8103994:	d007      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 8103996:	687b      	ldr	r3, [r7, #4]
 8103998:	4a27      	ldr	r2, [pc, #156]	; (8103a38 <TIM_Base_SetConfig+0x12c>)
 810399a:	4293      	cmp	r3, r2
 810399c:	d003      	beq.n	81039a6 <TIM_Base_SetConfig+0x9a>
 810399e:	687b      	ldr	r3, [r7, #4]
 81039a0:	4a26      	ldr	r2, [pc, #152]	; (8103a3c <TIM_Base_SetConfig+0x130>)
 81039a2:	4293      	cmp	r3, r2
 81039a4:	d108      	bne.n	81039b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 81039a6:	68fb      	ldr	r3, [r7, #12]
 81039a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81039ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 81039ae:	683b      	ldr	r3, [r7, #0]
 81039b0:	68db      	ldr	r3, [r3, #12]
 81039b2:	68fa      	ldr	r2, [r7, #12]
 81039b4:	4313      	orrs	r3, r2
 81039b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 81039b8:	68fb      	ldr	r3, [r7, #12]
 81039ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 81039be:	683b      	ldr	r3, [r7, #0]
 81039c0:	695b      	ldr	r3, [r3, #20]
 81039c2:	4313      	orrs	r3, r2
 81039c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 81039c6:	687b      	ldr	r3, [r7, #4]
 81039c8:	68fa      	ldr	r2, [r7, #12]
 81039ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81039cc:	683b      	ldr	r3, [r7, #0]
 81039ce:	689a      	ldr	r2, [r3, #8]
 81039d0:	687b      	ldr	r3, [r7, #4]
 81039d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81039d4:	683b      	ldr	r3, [r7, #0]
 81039d6:	681a      	ldr	r2, [r3, #0]
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81039dc:	687b      	ldr	r3, [r7, #4]
 81039de:	4a10      	ldr	r2, [pc, #64]	; (8103a20 <TIM_Base_SetConfig+0x114>)
 81039e0:	4293      	cmp	r3, r2
 81039e2:	d00f      	beq.n	8103a04 <TIM_Base_SetConfig+0xf8>
 81039e4:	687b      	ldr	r3, [r7, #4]
 81039e6:	4a12      	ldr	r2, [pc, #72]	; (8103a30 <TIM_Base_SetConfig+0x124>)
 81039e8:	4293      	cmp	r3, r2
 81039ea:	d00b      	beq.n	8103a04 <TIM_Base_SetConfig+0xf8>
 81039ec:	687b      	ldr	r3, [r7, #4]
 81039ee:	4a11      	ldr	r2, [pc, #68]	; (8103a34 <TIM_Base_SetConfig+0x128>)
 81039f0:	4293      	cmp	r3, r2
 81039f2:	d007      	beq.n	8103a04 <TIM_Base_SetConfig+0xf8>
 81039f4:	687b      	ldr	r3, [r7, #4]
 81039f6:	4a10      	ldr	r2, [pc, #64]	; (8103a38 <TIM_Base_SetConfig+0x12c>)
 81039f8:	4293      	cmp	r3, r2
 81039fa:	d003      	beq.n	8103a04 <TIM_Base_SetConfig+0xf8>
 81039fc:	687b      	ldr	r3, [r7, #4]
 81039fe:	4a0f      	ldr	r2, [pc, #60]	; (8103a3c <TIM_Base_SetConfig+0x130>)
 8103a00:	4293      	cmp	r3, r2
 8103a02:	d103      	bne.n	8103a0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8103a04:	683b      	ldr	r3, [r7, #0]
 8103a06:	691a      	ldr	r2, [r3, #16]
 8103a08:	687b      	ldr	r3, [r7, #4]
 8103a0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8103a0c:	687b      	ldr	r3, [r7, #4]
 8103a0e:	2201      	movs	r2, #1
 8103a10:	615a      	str	r2, [r3, #20]
}
 8103a12:	bf00      	nop
 8103a14:	3714      	adds	r7, #20
 8103a16:	46bd      	mov	sp, r7
 8103a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a1c:	4770      	bx	lr
 8103a1e:	bf00      	nop
 8103a20:	40010000 	.word	0x40010000
 8103a24:	40000400 	.word	0x40000400
 8103a28:	40000800 	.word	0x40000800
 8103a2c:	40000c00 	.word	0x40000c00
 8103a30:	40010400 	.word	0x40010400
 8103a34:	40014000 	.word	0x40014000
 8103a38:	40014400 	.word	0x40014400
 8103a3c:	40014800 	.word	0x40014800

08103a40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8103a40:	b480      	push	{r7}
 8103a42:	b083      	sub	sp, #12
 8103a44:	af00      	add	r7, sp, #0
 8103a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8103a48:	bf00      	nop
 8103a4a:	370c      	adds	r7, #12
 8103a4c:	46bd      	mov	sp, r7
 8103a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a52:	4770      	bx	lr

08103a54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8103a54:	b480      	push	{r7}
 8103a56:	b083      	sub	sp, #12
 8103a58:	af00      	add	r7, sp, #0
 8103a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8103a5c:	bf00      	nop
 8103a5e:	370c      	adds	r7, #12
 8103a60:	46bd      	mov	sp, r7
 8103a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a66:	4770      	bx	lr

08103a68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8103a68:	b480      	push	{r7}
 8103a6a:	b083      	sub	sp, #12
 8103a6c:	af00      	add	r7, sp, #0
 8103a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8103a70:	bf00      	nop
 8103a72:	370c      	adds	r7, #12
 8103a74:	46bd      	mov	sp, r7
 8103a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a7a:	4770      	bx	lr

08103a7c <__libc_init_array>:
 8103a7c:	b570      	push	{r4, r5, r6, lr}
 8103a7e:	4e0d      	ldr	r6, [pc, #52]	; (8103ab4 <__libc_init_array+0x38>)
 8103a80:	4c0d      	ldr	r4, [pc, #52]	; (8103ab8 <__libc_init_array+0x3c>)
 8103a82:	1ba4      	subs	r4, r4, r6
 8103a84:	10a4      	asrs	r4, r4, #2
 8103a86:	2500      	movs	r5, #0
 8103a88:	42a5      	cmp	r5, r4
 8103a8a:	d109      	bne.n	8103aa0 <__libc_init_array+0x24>
 8103a8c:	4e0b      	ldr	r6, [pc, #44]	; (8103abc <__libc_init_array+0x40>)
 8103a8e:	4c0c      	ldr	r4, [pc, #48]	; (8103ac0 <__libc_init_array+0x44>)
 8103a90:	f000 f818 	bl	8103ac4 <_init>
 8103a94:	1ba4      	subs	r4, r4, r6
 8103a96:	10a4      	asrs	r4, r4, #2
 8103a98:	2500      	movs	r5, #0
 8103a9a:	42a5      	cmp	r5, r4
 8103a9c:	d105      	bne.n	8103aaa <__libc_init_array+0x2e>
 8103a9e:	bd70      	pop	{r4, r5, r6, pc}
 8103aa0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8103aa4:	4798      	blx	r3
 8103aa6:	3501      	adds	r5, #1
 8103aa8:	e7ee      	b.n	8103a88 <__libc_init_array+0xc>
 8103aaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8103aae:	4798      	blx	r3
 8103ab0:	3501      	adds	r5, #1
 8103ab2:	e7f2      	b.n	8103a9a <__libc_init_array+0x1e>
 8103ab4:	08103bc4 	.word	0x08103bc4
 8103ab8:	08103bc4 	.word	0x08103bc4
 8103abc:	08103bc4 	.word	0x08103bc4
 8103ac0:	08103bc8 	.word	0x08103bc8

08103ac4 <_init>:
 8103ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103ac6:	bf00      	nop
 8103ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103aca:	bc08      	pop	{r3}
 8103acc:	469e      	mov	lr, r3
 8103ace:	4770      	bx	lr

08103ad0 <_fini>:
 8103ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103ad2:	bf00      	nop
 8103ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103ad6:	bc08      	pop	{r3}
 8103ad8:	469e      	mov	lr, r3
 8103ada:	4770      	bx	lr
