// Seed: 4142921715
`default_nettype id_2
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  always @(posedge id_3 or negedge 1'd0);
  type_0 id_4 (
      id_3,
      1 - 1
  );
  type_8(
      1, id_3, id_1[1 : 1'h0]
  ); defparam id_5.id_6 = 1;
endmodule
