<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SSS Orbital<span id="projectnumber">&#160;v1.0.0</span>
   </div>
   <div id="projectbrief">API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_g.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_g" name="index_g"></a>- g -</h3><ul>
<li>GPIO_AFRH_AFSEL10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">stm32l476xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">stm32l476xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc83ece34f2d0f069d18aa06e9917ef2">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab185ee42aeacba65ea08929a2a4576c8">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac53d9856d1d4eac5987f300c61965b78">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadee7b725d78cef15b063038fb9ad7664">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f7fcbd2688f2e44558bf10b6142a0">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga580a3272e07c346e23f8c699d65f5db4">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c06934e985bb3551f1f419b009998fd">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e982bd577c89e04c20cf9c1ca1dc17c">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf373a7aa00e00a49069d7d39dc65e1d4">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6249a8de204733ab712277f518237ab6">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad69279ba126046b6298876eb34244d2e">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga113d6e810f492b2fc8bda85417960441">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga116f30438259573caa53e2145bb99f11">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f84ebea8fc425b1228b6175551d037">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a09fd7f3347e63d808a816c740e4">stm32l476xx.h</a></li>
<li>GPIO_ASCR_ASC9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41925626b8123066f7eb4fe7927fceea">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">stm32l476xx.h</a></li>
<li>GPIO_BRR_BR9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BR9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">stm32l476xx.h</a></li>
<li>GPIO_BSRR_BS9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">stm32l476xx.h</a></li>
<li>GPIO_IDR_ID9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCK9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">stm32l476xx.h</a></li>
<li>GPIO_LCKR_LCKK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">stm32l476xx.h</a></li>
<li>GPIO_MODER_MODE9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">stm32l476xx.h</a></li>
<li>GPIO_ODR_OD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">stm32l476xx.h</a></li>
<li>GPIO_OSPEEDR_OSPEED9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">stm32l476xx.h</a></li>
<li>GPIO_OTYPER_OT9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">stm32l476xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
