
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 673.94

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: l_o_r[36]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     4    2.76    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  200.00 ^ _714_/B (AOI21x1_ASAP7_75t_R)
     1    0.55    3.48    3.61  203.61 v _714_/Y (AOI21x1_ASAP7_75t_R)
                                         _138_ (net)
                  3.48    0.00  203.61 v l_o_r[36]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                203.61   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ l_o_r[36]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.88    8.88   library hold time
                                  8.88   data required time
-----------------------------------------------------------------------------
                                  8.88   data required time
                               -203.61   data arrival time
-----------------------------------------------------------------------------
                                194.73   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0_i[36] (input port clocked by core_clock)
Endpoint: u0_o_r[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     2    1.38    0.00    0.00  200.00 ^ u0_i[36] (in)
                                         u0_i[36] (net)
                  0.00    0.00  200.00 ^ _495_/A (BUFx3_ASAP7_75t_R)
    10    6.80   16.64   15.63  215.63 ^ _495_/Y (BUFx3_ASAP7_75t_R)
                                         _218_ (net)
                 16.64    0.00  215.63 ^ _862_/A (AND3x1_ASAP7_75t_R)
     1    0.69   10.42   21.46  237.09 ^ _862_/Y (AND3x1_ASAP7_75t_R)
                                         _403_ (net)
                 10.42    0.00  237.09 ^ _863_/A (BUFx3_ASAP7_75t_R)
     9    6.77   16.66   18.71  255.80 ^ _863_/Y (BUFx3_ASAP7_75t_R)
                                         _404_ (net)
                 16.66    0.00  255.80 ^ _869_/A (BUFx2_ASAP7_75t_R)
    10    5.70   19.92   22.50  278.31 ^ _869_/Y (BUFx2_ASAP7_75t_R)
                                         _410_ (net)
                 19.92    0.00  278.31 ^ _870_/A2 (OA211x2_ASAP7_75t_R)
     1    0.63    7.82   21.32  299.63 ^ _870_/Y (OA211x2_ASAP7_75t_R)
                                         _411_ (net)
                  7.82    0.00  299.63 ^ _871_/B (AO21x2_ASAP7_75t_R)
     1    0.62    6.12   11.43  311.06 ^ _871_/Y (AO21x2_ASAP7_75t_R)
                                         _182_ (net)
                  6.12    0.00  311.06 ^ u0_o_r[0]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                311.06   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[0]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.01  984.99   library setup time
                                984.99   data required time
-----------------------------------------------------------------------------
                                984.99   data required time
                               -311.06   data arrival time
-----------------------------------------------------------------------------
                                673.94   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0_i[36] (input port clocked by core_clock)
Endpoint: u0_o_r[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     2    1.38    0.00    0.00  200.00 ^ u0_i[36] (in)
                                         u0_i[36] (net)
                  0.00    0.00  200.00 ^ _495_/A (BUFx3_ASAP7_75t_R)
    10    6.80   16.64   15.63  215.63 ^ _495_/Y (BUFx3_ASAP7_75t_R)
                                         _218_ (net)
                 16.64    0.00  215.63 ^ _862_/A (AND3x1_ASAP7_75t_R)
     1    0.69   10.42   21.46  237.09 ^ _862_/Y (AND3x1_ASAP7_75t_R)
                                         _403_ (net)
                 10.42    0.00  237.09 ^ _863_/A (BUFx3_ASAP7_75t_R)
     9    6.77   16.66   18.71  255.80 ^ _863_/Y (BUFx3_ASAP7_75t_R)
                                         _404_ (net)
                 16.66    0.00  255.80 ^ _869_/A (BUFx2_ASAP7_75t_R)
    10    5.70   19.92   22.50  278.31 ^ _869_/Y (BUFx2_ASAP7_75t_R)
                                         _410_ (net)
                 19.92    0.00  278.31 ^ _870_/A2 (OA211x2_ASAP7_75t_R)
     1    0.63    7.82   21.32  299.63 ^ _870_/Y (OA211x2_ASAP7_75t_R)
                                         _411_ (net)
                  7.82    0.00  299.63 ^ _871_/B (AO21x2_ASAP7_75t_R)
     1    0.62    6.12   11.43  311.06 ^ _871_/Y (AO21x2_ASAP7_75t_R)
                                         _182_ (net)
                  6.12    0.00  311.06 ^ u0_o_r[0]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                311.06   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[0]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.01  984.99   library setup time
                                984.99   data required time
-----------------------------------------------------------------------------
                                984.99   data required time
                               -311.06   data arrival time
-----------------------------------------------------------------------------
                                673.94   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.81e-04   2.93e-06   1.74e-08   1.84e-04  81.6%
Combinational          2.62e-05   1.53e-05   3.63e-08   4.15e-05  18.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-04   1.83e-05   5.38e-08   2.26e-04 100.0%
                          91.9%       8.1%       0.0%
