

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 20 16:46:13 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_1b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     16.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  281|  281|  282|  282|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  279|  279|        25|         17|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1861|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    473|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    236|
|Register         |        -|      -|    1057|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1405|   2570|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    |matmul_hw_mux_42_dEe_U3  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U4  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U5  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U6  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  473|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_319_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_313_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_1102_p2                 |     +    |      0|  0|   3|           1|           3|
    |tmp_18_fu_412_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_20_fu_598_p2               |     +    |      0|  0|   6|           5|           6|
    |tmp_21_fu_1123_p2              |     +    |      0|  0|   7|           7|           7|
    |exitcond_flatten_fu_307_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_325_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_436_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_449_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_423_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_337_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_404_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_331_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_13_fu_1030_p2              |    or    |      0|  0|   6|           5|           2|
    |tmp_15_fu_1057_p2              |    or    |      0|  0|   6|           5|           2|
    |tmp_8_fu_1013_p2               |    or    |      0|  0|   6|           5|           1|
    |a_row_load_1_fu_1044_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1084_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_1077_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_574_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_494_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_502_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_517_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_524_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_531_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_454_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_510_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_441_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_462_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_470_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_478_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_486_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_428_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_694_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_701_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_893_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_900_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_907_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_659_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_886_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_652_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_666_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_673_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_680_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_687_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_645_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_754_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_761_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_865_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_872_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_879_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_721_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_858_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_714_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_728_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_734_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_741_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_748_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_708_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_816_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_823_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_837_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_844_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_851_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_781_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_830_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_774_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_788_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_795_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_802_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_809_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_767_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_372_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_2_mid2_v_v_v_fu_351_p3     |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_343_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1861|         121|        1845|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  64|         10|   32|        320|
    |a_WEN_A                       |   4|          2|    4|          8|
    |ap_NS_fsm                     |  18|         20|    1|         20|
    |grp_fu_280_p0                 |  32|          4|   32|        128|
    |grp_fu_280_p1                 |  32|          5|   32|        160|
    |grp_fu_287_p0                 |  32|          5|   32|        160|
    |grp_fu_287_p1                 |  32|          5|   32|        160|
    |i_phi_fu_261_p4               |   3|          2|    3|          6|
    |i_reg_257                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_250_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_246        |   5|          2|    5|         10|
    |j_phi_fu_272_p4               |   3|          2|    3|          6|
    |j_reg_268                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 236|         63|  187|       1000|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_row_load_3_reg_1447                                |  32|   0|   32|          0|
    |a_row_load_7_fu_102                                  |  32|   0|   32|          0|
    |a_row_load_8_fu_98                                   |  32|   0|   32|          0|
    |a_row_load_9_fu_94                                   |  32|   0|   32|          0|
    |a_row_load_s_fu_90                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1254  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_1306            |   3|   0|    3|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_mid2_v_v_v_reg_1288  |   3|   0|    3|          0|
    |b_copy_0_3_11_fu_106                                 |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_114                                 |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_118                                  |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_110                                  |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_122                                 |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_130                                 |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_134                                  |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_126                                  |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_138                                 |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_146                                 |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1404                               |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_150                                  |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_142                                  |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_154                                 |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_162                                 |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_166                                  |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_158                                  |  32|   0|   32|          0|
    |exitcond_flatten_reg_1254                            |   1|   0|    1|          0|
    |exitcond_reg_1263                                    |   1|   0|    1|          0|
    |i_reg_257                                            |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1258                         |   5|   0|    5|          0|
    |indvar_flatten_reg_246                               |   5|   0|    5|          0|
    |j_1_reg_1467                                         |   3|   0|    3|          0|
    |j_mid2_reg_1306                                      |   3|   0|    3|          0|
    |j_reg_268                                            |   3|   0|    3|          0|
    |reg_292                                              |  32|   0|   32|          0|
    |reg_296                                              |  32|   0|   32|          0|
    |reg_302                                              |  32|   0|   32|          0|
    |sel_tmp2_reg_1355                                    |   1|   0|    1|          0|
    |sel_tmp4_reg_1368                                    |   1|   0|    1|          0|
    |sel_tmp_reg_1345                                     |   1|   0|    1|          0|
    |tmp_10_reg_1417                                      |  32|   0|   32|          0|
    |tmp_11_2_reg_1457                                    |  32|   0|   32|          0|
    |tmp_11_3_reg_1462                                    |  32|   0|   32|          0|
    |tmp_11_reg_1422                                      |  32|   0|   32|          0|
    |tmp_2_mid2_v_v_v_reg_1288                            |   3|   0|    3|          0|
    |tmp_3_reg_1294                                       |   3|   0|    5|          2|
    |tmp_5_reg_1332                                       |   1|   0|    1|          0|
    |tmp_6_reg_1384                                       |  32|   0|   32|          0|
    |tmp_9_reg_1412                                       |  32|   0|   32|          0|
    |tmp_mid2_reg_1268                                    |   1|   0|    1|          0|
    |tmp_reg_1321                                         |   2|   0|    2|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1057|   0| 1059|          2|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
+----------+-----+-----+------------+--------------+--------------+

