// Seed: 749972702
`timescale 1 ps / 1 ps
module module_0;
  reg id_0, id_1, id_2, id_3;
  logic id_4;
  reg   id_5;
  initial id_5 <= id_0;
  logic id_6;
  logic id_7, id_8, id_9;
  type_16(
      .id_0(1'b0), .id_1(1)
  );
  logic id_10;
endmodule
