Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Nov 30 13:48:46 2025
| Host              : HOFUD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file chaos_fifo_timing_summary_routed.rpt -pb chaos_fifo_timing_summary_routed.pb -rpx chaos_fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : chaos_fifo
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.180        0.000                      0                33172        0.046        0.000                      0                33172        4.725        0.000                       0                 16597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.180        0.000                      0                33172        0.046        0.000                      0                33172        4.725        0.000                       0                 16597  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[49][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 0.612ns (7.143%)  route 7.955ns (92.857%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.955    10.567    wr_data_IBUF[2]
    SLICE_X133Y467       FDRE                                         r  mem_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.087    11.757    clk_IBUF_BUFG
    SLICE_X133Y467       FDRE                                         r  mem_reg[49][2]/C
                         clock pessimism              0.000    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X133Y467       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.747    mem_reg[49][2]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[867][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 0.612ns (7.174%)  route 7.917ns (92.826%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.082ns (routing 0.155ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.917    10.529    wr_data_IBUF[2]
    SLICE_X132Y465       FDRE                                         r  mem_reg[867][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.082    11.752    clk_IBUF_BUFG
    SLICE_X132Y465       FDRE                                         r  mem_reg[867][2]/C
                         clock pessimism              0.000    11.752    
                         clock uncertainty           -0.035    11.717    
    SLICE_X132Y465       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.742    mem_reg[867][2]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[459][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.612ns (7.139%)  route 7.959ns (92.861%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.812ns = ( 11.812 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.155ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.959    10.571    wr_data_IBUF[2]
    SLICE_X143Y485       FDRE                                         r  mem_reg[459][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.142    11.812    clk_IBUF_BUFG
    SLICE_X143Y485       FDRE                                         r  mem_reg[459][2]/C
                         clock pessimism              0.000    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X143Y485       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.802    mem_reg[459][2]
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1367][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.612ns (7.201%)  route 7.886ns (92.799%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 11.741 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.071ns (routing 0.155ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.886    10.498    wr_data_IBUF[2]
    SLICE_X119Y423       FDRE                                         r  mem_reg[1367][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.071    11.741    clk_IBUF_BUFG
    SLICE_X119Y423       FDRE                                         r  mem_reg[1367][2]/C
                         clock pessimism              0.000    11.741    
                         clock uncertainty           -0.035    11.706    
    SLICE_X119Y423       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.731    mem_reg[1367][2]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[58][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 0.612ns (7.195%)  route 7.893ns (92.805%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 11.753 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.893    10.505    wr_data_IBUF[2]
    SLICE_X132Y467       FDRE                                         r  mem_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.083    11.753    clk_IBUF_BUFG
    SLICE_X132Y467       FDRE                                         r  mem_reg[58][2]/C
                         clock pessimism              0.000    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X132Y467       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.743    mem_reg[58][2]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1368][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 0.612ns (7.214%)  route 7.870ns (92.786%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.069ns (routing 0.155ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.870    10.482    wr_data_IBUF[2]
    SLICE_X119Y425       FDRE                                         r  mem_reg[1368][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.069    11.739    clk_IBUF_BUFG
    SLICE_X119Y425       FDRE                                         r  mem_reg[1368][2]/C
                         clock pessimism              0.000    11.739    
                         clock uncertainty           -0.035    11.704    
    SLICE_X119Y425       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.729    mem_reg[1368][2]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[48][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 0.612ns (7.206%)  route 7.880ns (92.794%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 11.755 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.155ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.880    10.492    wr_data_IBUF[2]
    SLICE_X132Y467       FDRE                                         r  mem_reg[48][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.085    11.755    clk_IBUF_BUFG
    SLICE_X132Y467       FDRE                                         r  mem_reg[48][2]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty           -0.035    11.720    
    SLICE_X132Y467       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.745    mem_reg[48][2]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1366][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.612ns (7.239%)  route 7.841ns (92.761%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.155ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.841    10.453    wr_data_IBUF[2]
    SLICE_X119Y423       FDRE                                         r  mem_reg[1366][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.070    11.740    clk_IBUF_BUFG
    SLICE_X119Y423       FDRE                                         r  mem_reg[1366][2]/C
                         clock pessimism              0.000    11.740    
                         clock uncertainty           -0.035    11.705    
    SLICE_X119Y423       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.730    mem_reg[1366][2]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1372][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 0.612ns (7.245%)  route 7.834ns (92.755%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.155ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.834    10.446    wr_data_IBUF[2]
    SLICE_X119Y425       FDRE                                         r  mem_reg[1372][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.070    11.740    clk_IBUF_BUFG
    SLICE_X119Y425       FDRE                                         r  mem_reg[1372][2]/C
                         clock pessimism              0.000    11.740    
                         clock uncertainty           -0.035    11.705    
    SLICE_X119Y425       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.730    mem_reg[1372][2]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 wr_data[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[397][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.612ns (7.234%)  route 7.847ns (92.766%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 11.754 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV14                                              0.000     2.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     2.000    wr_data_IBUF[2]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     2.612 r  wr_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.612    wr_data_IBUF[2]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.612 r  wr_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        7.847    10.459    wr_data_IBUF[2]
    SLICE_X141Y484       FDRE                                         r  mem_reg[397][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AR14                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359    10.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.084    11.754    clk_IBUF_BUFG
    SLICE_X141Y484       FDRE                                         r  mem_reg[397][2]/C
                         clock pessimism              0.000    11.754    
                         clock uncertainty           -0.035    11.719    
    SLICE_X141Y484       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.744    mem_reg[397][2]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 wr_data[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[699][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.358ns (15.643%)  route 1.933ns (84.357%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.171ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU14                                              0.000     0.000 r  wr_data[4] (IN)
                         net (fo=0)                   0.000     0.000    wr_data_IBUF[4]_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  wr_data_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    wr_data_IBUF[4]_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  wr_data_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        1.933     2.291    wr_data_IBUF[4]
    SLICE_X118Y470       FDRE                                         r  mem_reg[699][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.222     2.183    clk_IBUF_BUFG
    SLICE_X118Y470       FDRE                                         r  mem_reg[699][4]/C
                         clock pessimism              0.000     2.183    
    SLICE_X118Y470       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.245    mem_reg[699][4]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rd_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.092ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.687     1.092    clk_IBUF_BUFG
    SLICE_X124Y461       FDCE                                         r  rd_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y461       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.131 r  rd_ptr_reg[8]/Q
                         net (fo=19, routed)          0.032     1.163    rd_ptr_reg__0[8]
    SLICE_X124Y461       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.177 r  rd_data[1]_i_2/O
                         net (fo=1, routed)           0.007     1.184    rd_data[1]_i_2_n_0
    SLICE_X124Y461       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.194 r  rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.007     1.201    rd_data_reg[1]_i_1_n_0
    SLICE_X124Y461       FDCE                                         r  rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.783     1.413    clk_IBUF_BUFG
    SLICE_X124Y461       FDCE                                         r  rd_data_reg[1]/C
                         clock pessimism             -0.315     1.098    
    SLICE_X124Y461       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.144    rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 wr_ptr_reg[4]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_ptr_reg[4]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.053ns (48.182%)  route 0.057ns (51.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      0.693ns (routing 0.096ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.693     1.098    clk_IBUF_BUFG
    SLICE_X135Y449       FDCE                                         r  wr_ptr_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y449       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.137 r  wr_ptr_reg[4]_rep__5/Q
                         net (fo=80, routed)          0.031     1.168    wr_ptr_reg[4]_rep__5_n_0
    SLICE_X135Y449       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.182 r  wr_ptr[4]_rep__5_i_1/O
                         net (fo=1, routed)           0.026     1.208    wr_ptr[4]_rep__5_i_1_n_0
    SLICE_X135Y449       FDCE                                         r  wr_ptr_reg[4]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.791     1.421    clk_IBUF_BUFG
    SLICE_X135Y449       FDCE                                         r  wr_ptr_reg[4]_rep__5/C
                         clock pessimism             -0.317     1.104    
    SLICE_X135Y449       FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.150    wr_ptr_reg[4]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rd_ptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_ptr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.053ns (47.748%)  route 0.058ns (52.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      0.690ns (routing 0.096ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.690     1.095    clk_IBUF_BUFG
    SLICE_X123Y461       FDCE                                         r  rd_ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y461       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.134 r  rd_ptr_reg[7]/Q
                         net (fo=68, routed)          0.034     1.168    rd_ptr_reg__0[7]
    SLICE_X123Y461       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.182 r  rd_ptr[10]_i_1/O
                         net (fo=1, routed)           0.024     1.206    p_0_in__0[10]
    SLICE_X123Y461       FDCE                                         r  rd_ptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.788     1.418    clk_IBUF_BUFG
    SLICE_X123Y461       FDCE                                         r  rd_ptr_reg[10]/C
                         clock pessimism             -0.317     1.101    
    SLICE_X123Y461       FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.147    rd_ptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 wr_data[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[691][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.358ns (15.568%)  route 1.944ns (84.432%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.171ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU14                                              0.000     0.000 r  wr_data[4] (IN)
                         net (fo=0)                   0.000     0.000    wr_data_IBUF[4]_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  wr_data_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    wr_data_IBUF[4]_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  wr_data_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        1.944     2.302    wr_data_IBUF[4]
    SLICE_X118Y470       FDRE                                         r  mem_reg[691][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.222     2.183    clk_IBUF_BUFG
    SLICE_X118Y470       FDRE                                         r  mem_reg[691][4]/C
                         clock pessimism              0.000     2.183    
    SLICE_X118Y470       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.243    mem_reg[691][4]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rd_ptr_reg[1]_rep__28/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_ptr_reg[3]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.062ns (54.867%)  route 0.051ns (45.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.108ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.698     1.103    clk_IBUF_BUFG
    SLICE_X131Y469       FDCE                                         r  rd_ptr_reg[1]_rep__28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y469       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.142 r  rd_ptr_reg[1]_rep__28/Q
                         net (fo=85, routed)          0.033     1.175    rd_ptr_reg[1]_rep__28_n_0
    SLICE_X131Y469       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     1.198 r  rd_ptr[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.018     1.216    rd_ptr[3]_rep__2_i_1_n_0
    SLICE_X131Y469       FDCE                                         r  rd_ptr_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.797     1.427    clk_IBUF_BUFG
    SLICE_X131Y469       FDCE                                         r  rd_ptr_reg[3]_rep__2/C
                         clock pessimism             -0.318     1.109    
    SLICE_X131Y469       FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.155    rd_ptr_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 wr_data[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[52][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.360ns (15.333%)  route 1.986ns (84.667%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.261ns (routing 0.171ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AV13                                              0.000     0.000 r  wr_data[3] (IN)
                         net (fo=0)                   0.000     0.000    wr_data_IBUF[3]_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     0.360 r  wr_data_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.360    wr_data_IBUF[3]_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.360 r  wr_data_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2048, routed)        1.986     2.346    wr_data_IBUF[3]
    SLICE_X133Y468       FDRE                                         r  mem_reg[52][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       1.261     2.222    clk_IBUF_BUFG
    SLICE_X133Y468       FDRE                                         r  mem_reg[52][3]/C
                         clock pessimism              0.000     2.222    
    SLICE_X133Y468       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.284    mem_reg[52][3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rd_ptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_ptr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.060ns (49.587%)  route 0.061ns (50.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.689     1.094    clk_IBUF_BUFG
    SLICE_X123Y461       FDCE                                         r  rd_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y461       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.133 r  rd_ptr_reg[6]/Q
                         net (fo=133, routed)         0.054     1.187    rd_ptr_reg__0[6]
    SLICE_X124Y461       LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     1.208 r  rd_ptr[9]_i_1/O
                         net (fo=1, routed)           0.007     1.215    p_0_in__0[9]
    SLICE_X124Y461       FDCE                                         r  rd_ptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.783     1.413    clk_IBUF_BUFG
    SLICE_X124Y461       FDCE                                         r  rd_ptr_reg[9]/C
                         clock pessimism             -0.308     1.105    
    SLICE_X124Y461       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.152    rd_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.070ns (60.870%)  route 0.045ns (39.130%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.661     1.066    clk_IBUF_BUFG
    SLICE_X112Y531       FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y531       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.105 r  count_reg[11]/Q
                         net (fo=4, routed)           0.030     1.135    count_reg__0[11]
    SLICE_X112Y531       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.149 r  count[11]_i_3/O
                         net (fo=1, routed)           0.008     1.157    count[11]_i_3_n_0
    SLICE_X112Y531       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.174 r  count_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.007     1.181    count[11]
    SLICE_X112Y531       FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.751     1.381    clk_IBUF_BUFG
    SLICE_X112Y531       FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.309     1.072    
    SLICE_X112Y531       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.118    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.071ns (61.207%)  route 0.045ns (38.793%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.661     1.066    clk_IBUF_BUFG
    SLICE_X112Y530       FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y530       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.105 r  count_reg[2]/Q
                         net (fo=6, routed)           0.031     1.136    count_reg__0[2]
    SLICE_X112Y530       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.151 r  count[8]_i_9/O
                         net (fo=1, routed)           0.007     1.158    count[8]_i_9_n_0
    SLICE_X112Y530       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.175 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.182    count[2]
    SLICE_X112Y530       FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=16596, routed)       0.751     1.381    clk_IBUF_BUFG
    SLICE_X112Y530       FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.309     1.072    
    SLICE_X112Y530       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.118    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X113Y530  count_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X112Y531  count_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X112Y531  count_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X142Y449  mem_reg[1119][6]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X142Y449  mem_reg[1119][7]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X143Y467  mem_reg[111][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X143Y465  mem_reg[111][1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X143Y465  mem_reg[111][2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X141Y465  mem_reg[111][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X141Y465  mem_reg[111][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X141Y463  mem_reg[111][6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X132Y456  mem_reg[1120][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X132Y456  mem_reg[1120][2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X129Y458  mem_reg[1120][4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X131Y457  mem_reg[1121][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X126Y425  mem_reg[1287][6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X122Y428  mem_reg[1454][4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X126Y426  mem_reg[1454][5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X126Y427  mem_reg[1455][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X132Y456  mem_reg[1120][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X132Y456  mem_reg[1120][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X119Y445  mem_reg[1622][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X130Y482  mem_reg[447][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X125Y470  mem_reg[613][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X125Y470  mem_reg[613][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X125Y470  mem_reg[613][4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y468  mem_reg[781][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X129Y457  mem_reg[1122][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X129Y457  mem_reg[1122][1]/C



