<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - systemverilog (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2025-08-20T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>urn:github:adam-maj:tiny-gpu:1755648000</ns0:id>
    <ns0:title>adam-maj/tiny-gpu</ns0:title>
    <ns0:link href="https://github.com/adam-maj/tiny-gpu"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/adam-maj/tiny-gpu"&gt;https://github.com/adam-maj/tiny-gpu&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;A minimal GPU design in Verilog to learn how GPUs work from the ground up&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:aws:aws-fpga:1755648000</ns0:id>
    <ns0:title>aws/aws-fpga</ns0:title>
    <ns0:link href="https://github.com/aws/aws-fpga"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/aws/aws-fpga"&gt;https://github.com/aws/aws-fpga&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Official repository of the AWS EC2 FPGA Hardware and Software Development Kit&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:chipsalliance:Cores-VeeR-EL2:1755648000</ns0:id>
    <ns0:title>chipsalliance/Cores-VeeR-EL2</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/Cores-VeeR-EL2"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/chipsalliance/Cores-VeeR-EL2"&gt;https://github.com/chipsalliance/Cores-VeeR-EL2&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;VeeR EL2 Core&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:lowRISC:ibex:1755648000</ns0:id>
    <ns0:title>lowRISC/ibex</ns0:title>
    <ns0:link href="https://github.com/lowRISC/ibex"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/lowRISC/ibex"&gt;https://github.com/lowRISC/ibex&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:lowRISC:opentitan:1755648000</ns0:id>
    <ns0:title>lowRISC/opentitan</ns0:title>
    <ns0:link href="https://github.com/lowRISC/opentitan"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/lowRISC/opentitan"&gt;https://github.com/lowRISC/opentitan&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;OpenTitan: Open source silicon root of trust&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:axi:1755648000</ns0:id>
    <ns0:title>pulp-platform/axi</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/axi"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/axi"&gt;https://github.com/pulp-platform/axi&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:common_cells:1755648000</ns0:id>
    <ns0:title>pulp-platform/common_cells</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/common_cells"/>
    <ns0:updated>2025-08-20T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/common_cells"&gt;https://github.com/pulp-platform/common_cells&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Common SystemVerilog components&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
</ns0:feed>