// Seed: 2827717712
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge id_2) 1)
  else $display(1, 1, 1, id_2 == 1, id_2, 1, 1'd0, id_2, 1, 1, 1, 1'b0);
  wire id_4;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    output wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply1 id_15
    , id_20,
    input tri0 id_16,
    output wor id_17,
    input wor id_18
);
  genvar id_21;
  module_0(
      id_21, id_20
  );
endmodule
