# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6182 kB (elbread=256 elab2=5787 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:36 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Error: COMP96_0078: adder16.vhd : (6, 9): Unknown identifier "signed".
# Error: COMP96_0064: adder16.vhd : (6, 9): Unknown type.
# Error: COMP96_0078: adder16.vhd : (7, 9): Unknown identifier "signed".
# Error: COMP96_0064: adder16.vhd : (7, 9): Unknown type.
# Error: COMP96_0078: adder16.vhd : (9, 12): Unknown identifier "signed".
# Error: COMP96_0064: adder16.vhd : (9, 12): Unknown type.
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Error: COMP96_0078: adder16.vhd : (7, 9): Unknown identifier "signed".
# Error: COMP96_0064: adder16.vhd : (7, 9): Unknown type.
# Error: COMP96_0078: adder16.vhd : (9, 12): Unknown identifier "signed".
# Error: COMP96_0064: adder16.vhd : (9, 12): Unknown type.
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:44 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:44 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0015: TestBench/adder16_TB.vhd : (46, 21): ')' expected.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:47 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:48 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:49 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (49, 17): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  10:52 AM, Sunday, October 19, 2025
#  Simulation has been initialized
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (49, 17): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0617: TestBench/adder16_TB.vhd : (46, 7): Assignment target incompatible with right side. Cannot convert 'SIGNED' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0617: TestBench/adder16_TB.vhd : (47, 7): Assignment target incompatible with right side. Cannot convert 'SIGNED' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (48, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (49, 17): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (49, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 9 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (46, 17): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (46, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (47, 17): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (47, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 7 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0019: TestBench/adder16_TB.vhd : (30, 3): Keyword 'begin' expected.
# Error: COMP96_0016: TestBench/adder16_TB.vhd : (30, 12): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 5 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0019: TestBench/adder16_TB.vhd : (30, 4): Keyword 'begin' expected.
# Error: COMP96_0016: TestBench/adder16_TB.vhd : (30, 13): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (47, 17): Illegal operand for type conversion.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 5 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (47, 17): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (47, 34): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (47, 34): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0015: TestBench/adder16_TB.vhd : (47, 30): ';' expected.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  11:01 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (47, 17): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0617: TestBench/adder16_TB.vhd : (46, 7): Assignment target incompatible with right side. Cannot convert 'SIGNED' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0617: TestBench/adder16_TB.vhd : (47, 7): Assignment target incompatible with right side. Cannot convert 'SIGNED' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (48, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (33, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (33, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (33, 0): Types do not match for port "Sum".
# Compile failure 7 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (48, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 34): Illegal operand for type conversion.
# Error: COMP96_0077: TestBench/adder16_TB.vhd : (48, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0093: TestBench/adder16_TB.vhd : (48, 20): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0617: TestBench/adder16_TB.vhd : (48, 10): Assignment target incompatible with right side. Cannot convert 'SIGNED' to 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "stuctural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0019: TestBench/adder16_TB.vhd : (30, 2): Keyword 'begin' expected.
# Error: COMP96_0016: TestBench/adder16_TB.vhd : (30, 11): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 5 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0093: TestBench/adder16_TB.vhd : (48, 20): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/adder16_TB.vhd : (34, 0): Types do not match for port "Sum".
# Compile failure 4 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5809 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  11:13 AM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Error: COMP96_0131: TestBench/adder16_TB.vhd : (48, 17): Illegal operand for type conversion.
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
