#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct  7 11:42:23 2020
# Process ID: 2296
# Current directory: C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/synth_1/clock.vds
# Journal file: C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
Command: synth_design -top clock -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:39]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/control.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/control.vhd:28]
INFO: [Synth 8-638] synthesizing module 'time_cnt' [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/time_cnt.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'time_cnt' (2#1) [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/time_cnt.vhd:28]
INFO: [Synth 8-638] synthesizing module 'displ7seg_blink' [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/displ7seg_blink.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'displ7seg_blink' (3#1) [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/displ7seg_blink.vhd:38]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clock' (5#1) [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/sources_1/imports/Laborator 1/clock.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1024.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1038.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.430 ; gain = 13.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.430 ; gain = 13.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.430 ; gain = 13.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.430 ; gain = 13.613
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mode_i' (debounce) to 'up_i'
INFO: [Synth 8-223] decloning instance 'mode_i' (debounce) to 'down_i'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	  11 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1038.430 ; gain = 13.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.430 ; gain = 13.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1045.887 ; gain = 21.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.887 ; gain = 21.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.887 ; gain = 21.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.887 ; gain = 21.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     1|
|4     |LUT2   |    51|
|5     |LUT3   |    17|
|6     |LUT4   |    83|
|7     |LUT5   |    51|
|8     |LUT6   |    53|
|9     |FDRE   |   107|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.887 ; gain = 21.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1045.887 ; gain = 7.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.887 ; gain = 21.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1045.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1057.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1057.328 ; gain = 32.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 11:42:58 2020...
