{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747899135132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747899135132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 11:32:15 2025 " "Processing started: Thu May 22 11:32:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747899135132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747899135132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca -c rca --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rca -c rca --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747899135132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747899135976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747899135976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_8bit " "Found entity 1: rca_8bit" {  } { { "rca_8bit.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_8bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_8bit_tb " "Found entity 1: rca_8bit_tb" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747899144610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rca_8bit_tb " "Elaborating entity \"rca_8bit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1747899144711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(24) " "Verilog HDL assignment warning at rca_8bit_tb.v(24): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(25) " "Verilog HDL assignment warning at rca_8bit_tb.v(25): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(26) " "Verilog HDL assignment warning at rca_8bit_tb.v(26): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(27) " "Verilog HDL assignment warning at rca_8bit_tb.v(27): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(28) " "Verilog HDL assignment warning at rca_8bit_tb.v(28): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(29) " "Verilog HDL assignment warning at rca_8bit_tb.v(29): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(30) " "Verilog HDL assignment warning at rca_8bit_tb.v(30): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(31) " "Verilog HDL assignment warning at rca_8bit_tb.v(31): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(32) " "Verilog HDL assignment warning at rca_8bit_tb.v(32): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(33) " "Verilog HDL assignment warning at rca_8bit_tb.v(33): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(34) " "Verilog HDL assignment warning at rca_8bit_tb.v(34): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 rca_8bit_tb.v(35) " "Verilog HDL assignment warning at rca_8bit_tb.v(35): truncated value with size 17 to match size of target (9)" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 0: A=00 B=00 Cin=0 => Sum=00 (expected 00) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 0: A=00 B=00 Cin=0 => Sum=00 (expected 00) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rca_8bit_tb.v(53) " "Verilog HDL warning at rca_8bit_tb.v(53): ignoring unsupported system task" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 1: A=ff B=01 Cin=0 => Sum=00 (expected 00) Cout=. (expected 1) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 1: A=ff B=01 Cin=0 => Sum=00 (expected 00) Cout=. (expected 1) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 2: A=ff B=01 Cin=0 => Sum=00 (expected 00) Cout=. (expected 1) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 2: A=ff B=01 Cin=0 => Sum=00 (expected 00) Cout=. (expected 1) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 3: A=ff B=01 Cin=0 => Sum=00 (expected 00) Cout=. (expected 1) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 3: A=ff B=01 Cin=0 => Sum=00 (expected 00) Cout=. (expected 1) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 4: A=aa B=01 Cin=0 => Sum=00 (expected ab) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 4: A=aa B=01 Cin=0 => Sum=00 (expected ab) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 5: A=3c B=01 Cin=0 => Sum=00 (expected 3d) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 5: A=3c B=01 Cin=0 => Sum=00 (expected 3d) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 6: A=01 B=01 Cin=0 => Sum=00 (expected 02) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 6: A=01 B=01 Cin=0 => Sum=00 (expected 02) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 7: A=80 B=00 Cin=0 => Sum=00 (expected 80) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 7: A=80 B=00 Cin=0 => Sum=00 (expected 80) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 8: A=55 B=00 Cin=0 => Sum=00 (expected 55) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 8: A=55 B=00 Cin=0 => Sum=00 (expected 55) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 9: A=00 B=01 Cin=0 => Sum=00 (expected 01) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 9: A=00 B=01 Cin=0 => Sum=00 (expected 01) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 10: A=7f B=01 Cin=0 => Sum=00 (expected 80) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 10: A=7f B=01 Cin=0 => Sum=00 (expected 80) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test 11: A=04 B=00 Cin=0 => Sum=00 (expected 04) Cout=. (expected 0) <non-constant> rca_8bit_tb.v(44) " "Verilog HDL Display System Task info at rca_8bit_tb.v(44): Test 11: A=04 B=00 Cin=0 => Sum=00 (expected 04) Cout=. (expected 0) <non-constant>" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Mismatch detected! rca_8bit_tb.v(52) " "Verilog HDL Display System Task info at rca_8bit_tb.v(52): ERROR: Mismatch detected!" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "All tests completed successfully rca_8bit_tb.v(57) " "Verilog HDL Display System Task info at rca_8bit_tb.v(57): All tests completed successfully" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rca_8bit_tb.v(58) " "Verilog HDL warning at rca_8bit_tb.v(58): ignoring unsupported system task" {  } { { "rca_8bit_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 58 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1747899144729 "|rca_8bit_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_8bit rca_8bit:inst " "Elaborating entity \"rca_8bit\" for hierarchy \"rca_8bit:inst\"" {  } { { "rca_8bit_tb.v" "inst" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit_tb.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747899144755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder rca_8bit:inst\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"rca_8bit:inst\|full_adder:fa0\"" {  } { { "rca_8bit.v" "fa0" { Text "C:/Users/admin/Desktop/Quartus/rca/rca_8bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747899144795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747899144996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 11:32:24 2025 " "Processing ended: Thu May 22 11:32:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747899144996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747899144996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747899144996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747899144996 ""}
