Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dht11_behav xil_defaultlib.tb_dht11 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.select_io
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.count_5sec
Compiling module xil_defaultlib.start_signal
Compiling module xil_defaultlib.receive_data
Compiling module xil_defaultlib.dht11_control
Compiling module xil_defaultlib.tb_dht11
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dht11_behav
