<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 29 22:41:47 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28380</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16062</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
<td>clk_hdmi</td>
<td>clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>172.916(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>65.528(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>34.582(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.674</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.779</td>
</tr>
<tr>
<td>2</td>
<td>1.716</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_18_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.035</td>
<td>16.739</td>
</tr>
<tr>
<td>3</td>
<td>1.719</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.035</td>
<td>16.736</td>
</tr>
<tr>
<td>4</td>
<td>1.790</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.662</td>
</tr>
<tr>
<td>5</td>
<td>1.790</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_7_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.662</td>
</tr>
<tr>
<td>6</td>
<td>1.790</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.662</td>
</tr>
<tr>
<td>7</td>
<td>1.790</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.662</td>
</tr>
<tr>
<td>8</td>
<td>1.790</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_19_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.662</td>
</tr>
<tr>
<td>9</td>
<td>1.790</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_23_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.032</td>
<td>16.662</td>
</tr>
<tr>
<td>10</td>
<td>2.239</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.229</td>
</tr>
<tr>
<td>11</td>
<td>2.260</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.201</td>
</tr>
<tr>
<td>12</td>
<td>2.260</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.201</td>
</tr>
<tr>
<td>13</td>
<td>2.260</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.201</td>
</tr>
<tr>
<td>14</td>
<td>2.260</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_20_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.201</td>
</tr>
<tr>
<td>15</td>
<td>2.260</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_21_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.201</td>
</tr>
<tr>
<td>16</td>
<td>2.260</td>
<td>a2bus_stream/es5503_counter_r_6_s0/Q</td>
<td>hdmi/video_data_22_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.042</td>
<td>16.201</td>
</tr>
<tr>
<td>17</td>
<td>3.258</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.036</td>
<td>14.914</td>
</tr>
<tr>
<td>18</td>
<td>3.258</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.036</td>
<td>14.914</td>
</tr>
<tr>
<td>19</td>
<td>3.258</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.036</td>
<td>14.914</td>
</tr>
<tr>
<td>20</td>
<td>3.549</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.031</td>
<td>14.627</td>
</tr>
<tr>
<td>21</td>
<td>3.549</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.031</td>
<td>14.627</td>
</tr>
<tr>
<td>22</td>
<td>3.549</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.031</td>
<td>14.627</td>
</tr>
<tr>
<td>23</td>
<td>3.552</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.003</td>
<td>14.652</td>
</tr>
<tr>
<td>24</td>
<td>3.634</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.039</td>
<td>14.534</td>
</tr>
<tr>
<td>25</td>
<td>3.654</td>
<td>apple_bus/addr_r_13_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.022</td>
<td>14.531</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.231</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.282</td>
</tr>
<tr>
<td>2</td>
<td>0.231</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.282</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>mockingboard/psg_right/cnt_div_0_s1/Q</td>
<td>mockingboard/psg_right/cnt_div_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>mockingboard/psg_right/cnt_div_1_s0/Q</td>
<td>mockingboard/psg_right/cnt_div_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/Q</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/Q</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>hdmi/cy_6_s0/Q</td>
<td>hdmi/cy_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.249</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.017</td>
<td>6.939</td>
</tr>
<tr>
<td>2</td>
<td>11.249</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.017</td>
<td>6.939</td>
</tr>
<tr>
<td>3</td>
<td>11.249</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.017</td>
<td>6.939</td>
</tr>
<tr>
<td>4</td>
<td>11.249</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.017</td>
<td>6.939</td>
</tr>
<tr>
<td>5</td>
<td>11.249</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.017</td>
<td>6.939</td>
</tr>
<tr>
<td>6</td>
<td>11.253</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>6.942</td>
</tr>
<tr>
<td>7</td>
<td>11.253</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>6.942</td>
</tr>
<tr>
<td>8</td>
<td>11.253</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>6.942</td>
</tr>
<tr>
<td>9</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.034</td>
<td>6.947</td>
</tr>
<tr>
<td>10</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.034</td>
<td>6.947</td>
</tr>
<tr>
<td>11</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.034</td>
<td>6.947</td>
</tr>
<tr>
<td>12</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.034</td>
<td>6.947</td>
</tr>
<tr>
<td>13</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.034</td>
<td>6.947</td>
</tr>
<tr>
<td>14</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.034</td>
<td>6.947</td>
</tr>
<tr>
<td>15</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.027</td>
<td>6.940</td>
</tr>
<tr>
<td>16</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>6.944</td>
</tr>
<tr>
<td>17</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>6.944</td>
</tr>
<tr>
<td>18</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>6.944</td>
</tr>
<tr>
<td>19</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
<tr>
<td>20</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
<tr>
<td>21</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
<tr>
<td>22</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
<tr>
<td>23</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
<tr>
<td>24</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
<tr>
<td>25</td>
<td>11.258</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>6.942</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.318</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.292</td>
</tr>
<tr>
<td>2</td>
<td>1.322</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.292</td>
</tr>
<tr>
<td>3</td>
<td>1.322</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.311</td>
</tr>
<tr>
<td>4</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_16_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.309</td>
</tr>
<tr>
<td>5</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_17_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.309</td>
</tr>
<tr>
<td>6</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.308</td>
</tr>
<tr>
<td>7</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.308</td>
</tr>
<tr>
<td>8</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.308</td>
</tr>
<tr>
<td>9</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.308</td>
</tr>
<tr>
<td>10</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_25_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.305</td>
</tr>
<tr>
<td>11</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/load_strobe_r_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.305</td>
</tr>
<tr>
<td>12</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_18_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.305</td>
</tr>
<tr>
<td>13</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_19_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.305</td>
</tr>
<tr>
<td>14</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.305</td>
</tr>
<tr>
<td>15</td>
<td>1.325</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_23_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.305</td>
</tr>
<tr>
<td>16</td>
<td>1.326</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.316</td>
</tr>
<tr>
<td>17</td>
<td>1.326</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.311</td>
</tr>
<tr>
<td>18</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.300</td>
</tr>
<tr>
<td>19</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.300</td>
</tr>
<tr>
<td>20</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.296</td>
</tr>
<tr>
<td>21</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.296</td>
</tr>
<tr>
<td>22</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.296</td>
</tr>
<tr>
<td>23</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.304</td>
</tr>
<tr>
<td>24</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.296</td>
</tr>
<tr>
<td>25</td>
<td>1.327</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.296</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>7.023</td>
<td>8.023</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.714</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td>debug_overlay/debug_b_w_3_s/I2</td>
</tr>
<tr>
<td>37.211</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_3_s/F</td>
</tr>
<tr>
<td>37.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td>hdmi/video_data_3_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[3][A]</td>
<td>hdmi/video_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.811, 46.554%; route: 8.585, 51.166%; tC2Q: 0.382, 2.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>37.171</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[3][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.986</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[3][A]</td>
<td>hdmi/video_data_18_s0/CLK</td>
</tr>
<tr>
<td>38.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C66[3][A]</td>
<td>hdmi/video_data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.314, 43.694%; route: 9.042, 54.021%; tC2Q: 0.382, 2.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.906</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td>debug_overlay/debug_g_w_4_s/I2</td>
</tr>
<tr>
<td>37.169</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_4_s/F</td>
</tr>
<tr>
<td>37.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.986</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td>hdmi/video_data_12_s0/CLK</td>
</tr>
<tr>
<td>38.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C66[0][A]</td>
<td>hdmi/video_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 45.269%; route: 8.777, 52.446%; tC2Q: 0.382, 2.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.579</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>debug_overlay/debug_b_w_4_s/I2</td>
</tr>
<tr>
<td>37.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_4_s/F</td>
</tr>
<tr>
<td>37.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>hdmi/video_data_4_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>hdmi/video_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 46.992%; route: 8.450, 50.713%; tC2Q: 0.382, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.579</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td>debug_overlay/debug_b_w_7_s/I2</td>
</tr>
<tr>
<td>37.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_7_s/F</td>
</tr>
<tr>
<td>37.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td>hdmi/video_data_7_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[2][B]</td>
<td>hdmi/video_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 46.992%; route: 8.450, 50.713%; tC2Q: 0.382, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.579</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td>debug_overlay/debug_g_w_3_s/I2</td>
</tr>
<tr>
<td>37.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_3_s/F</td>
</tr>
<tr>
<td>37.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td>hdmi/video_data_11_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[2][A]</td>
<td>hdmi/video_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 46.992%; route: 8.450, 50.713%; tC2Q: 0.382, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.579</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td>debug_overlay/debug_g_w_7_s/I2</td>
</tr>
<tr>
<td>37.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_7_s/F</td>
</tr>
<tr>
<td>37.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td>hdmi/video_data_15_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[1][B]</td>
<td>hdmi/video_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 46.992%; route: 8.450, 50.713%; tC2Q: 0.382, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.579</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>debug_overlay/debug_r_w_3_s/I2</td>
</tr>
<tr>
<td>37.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_3_s/F</td>
</tr>
<tr>
<td>37.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>hdmi/video_data_19_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>hdmi/video_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 46.992%; route: 8.450, 50.713%; tC2Q: 0.382, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.579</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>debug_overlay/debug_r_w_7_s/I2</td>
</tr>
<tr>
<td>37.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_7_s/F</td>
</tr>
<tr>
<td>37.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>hdmi/video_data_23_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>hdmi/video_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 46.992%; route: 8.450, 50.713%; tC2Q: 0.382, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>debug_overlay/debug_b_w_5_s/I2</td>
</tr>
<tr>
<td>36.661</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_5_s/F</td>
</tr>
<tr>
<td>36.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>hdmi/video_data_5_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.900</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>hdmi/video_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.604, 46.854%; route: 8.242, 50.789%; tC2Q: 0.382, 2.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td>debug_overlay/debug_b_w_6_s/I2</td>
</tr>
<tr>
<td>36.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_6_s/F</td>
</tr>
<tr>
<td>36.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td>hdmi/video_data_6_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[2][B]</td>
<td>hdmi/video_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 46.763%; route: 8.242, 50.876%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td>debug_overlay/debug_g_w_5_s/I2</td>
</tr>
<tr>
<td>36.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_5_s/F</td>
</tr>
<tr>
<td>36.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td>hdmi/video_data_13_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[2][A]</td>
<td>hdmi/video_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 46.763%; route: 8.242, 50.876%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td>debug_overlay/debug_g_w_6_s/I2</td>
</tr>
<tr>
<td>36.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_6_s/F</td>
</tr>
<tr>
<td>36.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td>hdmi/video_data_14_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[1][B]</td>
<td>hdmi/video_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 46.763%; route: 8.242, 50.876%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>debug_overlay/debug_r_w_4_s/I2</td>
</tr>
<tr>
<td>36.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_4_s/F</td>
</tr>
<tr>
<td>36.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>hdmi/video_data_20_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>hdmi/video_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 46.763%; route: 8.242, 50.876%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td>debug_overlay/debug_r_w_5_s/I2</td>
</tr>
<tr>
<td>36.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_5_s/F</td>
</tr>
<tr>
<td>36.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td>hdmi/video_data_21_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[0][B]</td>
<td>hdmi/video_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 46.763%; route: 8.242, 50.876%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[2][B]</td>
<td>a2bus_stream/es5503_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C19[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.777</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>debug_overlay/n956_s13/I1</td>
</tr>
<tr>
<td>22.192</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s13/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>debug_overlay/n956_s11/I1</td>
</tr>
<tr>
<td>22.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.280</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td>debug_overlay/n1090_s1329/I0</td>
</tr>
<tr>
<td>24.570</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C62[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1329/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>debug_overlay/n1090_s1318/I2</td>
</tr>
<tr>
<td>25.036</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1318/F</td>
</tr>
<tr>
<td>25.039</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[3][B]</td>
<td>debug_overlay/n1090_s1289/I2</td>
</tr>
<tr>
<td>25.304</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C62[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1289/F</td>
</tr>
<tr>
<td>26.062</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][A]</td>
<td>debug_overlay/n1090_s1334/I2</td>
</tr>
<tr>
<td>26.579</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1334/F</td>
</tr>
<tr>
<td>26.855</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td>debug_overlay/n1090_s1241/I1</td>
</tr>
<tr>
<td>27.316</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.917</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[3][A]</td>
<td>debug_overlay/n1090_s1226/I0</td>
</tr>
<tr>
<td>28.439</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R16C63[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1226/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[3][B]</td>
<td>debug_overlay/n1090_s1233/I1</td>
</tr>
<tr>
<td>29.636</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C61[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1233/F</td>
</tr>
<tr>
<td>29.799</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td>debug_overlay/n1090_s1337/I3</td>
</tr>
<tr>
<td>30.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1337/F</td>
</tr>
<tr>
<td>30.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s21/I3</td>
</tr>
<tr>
<td>30.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s21/F</td>
</tr>
<tr>
<td>30.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td>debug_overlay/n1092_s15/I0</td>
</tr>
<tr>
<td>31.080</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s15/O</td>
</tr>
<tr>
<td>31.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>debug_overlay/n1092_s12/I0</td>
</tr>
<tr>
<td>31.166</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s12/O</td>
</tr>
<tr>
<td>31.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td>debug_overlay/n1092_s10/I1</td>
</tr>
<tr>
<td>31.252</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s10/O</td>
</tr>
<tr>
<td>31.871</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td>debug_overlay/pixel_on_s84/I1</td>
</tr>
<tr>
<td>32.387</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s84/F</td>
</tr>
<tr>
<td>32.390</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>debug_overlay/pixel_on_s57/I0</td>
</tr>
<tr>
<td>32.916</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C63[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s57/F</td>
</tr>
<tr>
<td>34.125</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td>debug_overlay/pixel_on_s20/I0</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s20/F</td>
</tr>
<tr>
<td>34.644</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>debug_overlay/pixel_on_s5/I3</td>
</tr>
<tr>
<td>35.160</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s5/F</td>
</tr>
<tr>
<td>35.507</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>debug_overlay/pixel_on_s1/I3</td>
</tr>
<tr>
<td>35.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>36.371</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>debug_overlay/debug_r_w_6_s/I2</td>
</tr>
<tr>
<td>36.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_6_s/F</td>
</tr>
<tr>
<td>36.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.993</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>hdmi/video_data_22_s0/CLK</td>
</tr>
<tr>
<td>38.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>hdmi/video_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 46.763%; route: 8.242, 50.876%; tC2Q: 0.382, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>14.646</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>supersprite/ssp_psg/n2436_s0/I2</td>
</tr>
<tr>
<td>15.333</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C15[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>16.873</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.442</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_0_s0/CLK</td>
</tr>
<tr>
<td>20.130</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.446, 29.813%; route: 10.085, 67.622%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>14.646</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>supersprite/ssp_psg/n2436_s0/I2</td>
</tr>
<tr>
<td>15.333</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C15[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>16.873</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.442</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>supersprite/ssp_psg/ymreg[12]_1_s0/CLK</td>
</tr>
<tr>
<td>20.130</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>supersprite/ssp_psg/ymreg[12]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.446, 29.813%; route: 10.085, 67.622%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>14.646</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>supersprite/ssp_psg/n2436_s0/I2</td>
</tr>
<tr>
<td>15.333</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C15[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>16.873</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.442</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_3_s0/CLK</td>
</tr>
<tr>
<td>20.130</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.446, 29.813%; route: 10.085, 67.622%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[3][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I2</td>
</tr>
<tr>
<td>14.651</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>supersprite/ssp_psg/n2428_s1/I2</td>
</tr>
<tr>
<td>15.123</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C15[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s1/F</td>
</tr>
<tr>
<td>16.586</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.446</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0/CLK</td>
</tr>
<tr>
<td>20.135</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.386, 29.986%; route: 9.859, 67.399%; tC2Q: 0.382, 2.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.928, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[3][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I2</td>
</tr>
<tr>
<td>14.651</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>supersprite/ssp_psg/n2428_s1/I2</td>
</tr>
<tr>
<td>15.123</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C15[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s1/F</td>
</tr>
<tr>
<td>16.586</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.446</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0/CLK</td>
</tr>
<tr>
<td>20.135</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.386, 29.986%; route: 9.859, 67.399%; tC2Q: 0.382, 2.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.928, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[3][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I2</td>
</tr>
<tr>
<td>14.651</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>supersprite/ssp_psg/n2428_s1/I2</td>
</tr>
<tr>
<td>15.123</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C15[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s1/F</td>
</tr>
<tr>
<td>16.586</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.446</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>20.135</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.386, 29.986%; route: 9.859, 67.399%; tC2Q: 0.382, 2.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.928, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>14.646</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>14.809</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[3][A]</td>
<td>supersprite/ssp_psg/n2460_s1/I2</td>
</tr>
<tr>
<td>15.330</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s1/F</td>
</tr>
<tr>
<td>16.611</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.475</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0/CLK</td>
</tr>
<tr>
<td>20.164</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C12[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 30.311%; route: 9.829, 67.079%; tC2Q: 0.382, 2.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>14.646</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>supersprite/ssp_psg/n2436_s0/I2</td>
</tr>
<tr>
<td>15.333</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C15[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>16.493</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0/CLK</td>
</tr>
<tr>
<td>20.127</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.446, 30.593%; route: 9.705, 66.776%; tC2Q: 0.382, 2.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.959</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>2.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_13_s0/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][B]</td>
<td>superserial/n87_s11/I1</td>
</tr>
<tr>
<td>4.750</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C48[1][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>5.525</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>apple_memory/n173_s4/I3</td>
</tr>
<tr>
<td>6.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>apple_memory/n51_s7/I3</td>
</tr>
<tr>
<td>6.936</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C50[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s7/F</td>
</tr>
<tr>
<td>9.034</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>10.264</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.941</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>supersprite/ssp_psg/n2341_s2/I3</td>
</tr>
<tr>
<td>12.463</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>13.276</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[3][B]</td>
<td>supersprite/ssp_psg/n2444_s2/I2</td>
</tr>
<tr>
<td>13.798</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C14[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2444_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>14.646</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>supersprite/ssp_psg/n2436_s0/I2</td>
</tr>
<tr>
<td>15.333</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C15[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>16.490</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_2_s0/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.446, 30.598%; route: 9.703, 66.770%; tC2Q: 0.382, 2.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.937, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.829</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_4_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.736</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.829</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.736</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n173_s0/I2</td>
</tr>
<tr>
<td>1.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n173_s0/F</td>
</tr>
<tr>
<td>1.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n171_s0/I2</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C56[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n171_s0/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.715</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.856</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.862</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n164_s0/I2</td>
</tr>
<tr>
<td>1.015</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n164_s0/F</td>
</tr>
<tr>
<td>1.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.715</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n194_s0/I1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n194_s0/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n186_s0/I2</td>
</tr>
<tr>
<td>1.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n186_s0/F</td>
</tr>
<tr>
<td>1.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/cnt_div_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/cnt_div_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C56[0][A]</td>
<td>mockingboard/psg_right/cnt_div_0_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_0_s1/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C56[0][A]</td>
<td>mockingboard/psg_right/n911_s5/I0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C56[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n911_s5/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C56[0][A]</td>
<td>mockingboard/psg_right/cnt_div_0_s1/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C56[0][A]</td>
<td>mockingboard/psg_right/cnt_div_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C57[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>mockingboard/psg_right/n2680_s1/I2</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2680_s1/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C57[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C57[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C57[0][A]</td>
<td>mockingboard/psg_right/n2686_s1/I0</td>
</tr>
<tr>
<td>1.004</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C57[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2686_s1/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C57[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C57[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0/CLK</td>
</tr>
<tr>
<td>0.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C57[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C61[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td>mockingboard/psg_right/n2663_s1/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2663_s1/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C57[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_2_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>mockingboard/psg_right/n1233_s0/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1233_s0/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/cnt_div_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/cnt_div_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td>mockingboard/psg_right/cnt_div_1_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_1_s0/Q</td>
</tr>
<tr>
<td>0.847</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td>mockingboard/psg_right/n910_s0/I1</td>
</tr>
<tr>
<td>1.000</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n910_s0/F</td>
</tr>
<tr>
<td>1.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td>mockingboard/psg_right/cnt_div_1_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C56[0][A]</td>
<td>mockingboard/psg_right/cnt_div_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C81[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C81[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C81[0][A]</td>
<td>mockingboard/psg_left/n2680_s1/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C81[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n2680_s1/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C81[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C81[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C81[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C66[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C66[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/Q</td>
</tr>
<tr>
<td>0.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C66[0][A]</td>
<td>mockingboard/m6522_left/n736_s1/I1</td>
</tr>
<tr>
<td>1.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C66[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n736_s1/F</td>
</tr>
<tr>
<td>1.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C66[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C66[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/CLK</td>
</tr>
<tr>
<td>0.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C66[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[1][A]</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C11[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[1][A]</td>
<td>supersprite/ssp_psg/n2628_s1/I2</td>
</tr>
<tr>
<td>1.004</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2628_s1/F</td>
</tr>
<tr>
<td>1.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[1][A]</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C11[1][A]</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0/Q</td>
</tr>
<tr>
<td>0.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_x_0_s9/I2</td>
</tr>
<tr>
<td>1.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_x_0_s9/F</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xcnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_x_3_s12/I1</td>
</tr>
<tr>
<td>1.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/bml_xloc_x_3_s12/F</td>
</tr>
<tr>
<td>1.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n626_s7/I0</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_cpu/n626_s7/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/addr_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0/Q</td>
</tr>
<tr>
<td>0.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n596_s9/I2</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_cpu/n596_s9/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/io_state_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_12_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>esp32_spi_connector/proto/n84_s4/I2</td>
</tr>
<tr>
<td>1.005</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/proto/n84_s4/F</td>
</tr>
<tr>
<td>1.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R34C46[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_16_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>esp32_spi_connector/proto/n80_s4/I2</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/proto/n80_s4/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R35C46[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_28_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>esp32_spi_connector/proto/n68_s4/I2</td>
</tr>
<tr>
<td>1.003</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/proto/n68_s4/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1/CLK</td>
</tr>
<tr>
<td>0.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C72[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C72[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.837</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C72[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n942_s3/I1</td>
</tr>
<tr>
<td>0.990</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C72[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n942_s3/F</td>
</tr>
<tr>
<td>0.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C72[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C72[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C72[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>hdmi/cy_6_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C75[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_6_s0/Q</td>
</tr>
<tr>
<td>0.845</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>hdmi/n344_s2/I0</td>
</tr>
<tr>
<td>0.998</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n344_s2/F</td>
</tr>
<tr>
<td>0.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>hdmi/cy_6_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>hdmi/cy_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.868</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[2][A]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.387%; route: 6.321, 91.101%; tC2Q: 0.382, 5.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.868</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[1][B]</td>
<td>superserial/COM2/CMD_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[1][B]</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.387%; route: 6.321, 91.101%; tC2Q: 0.382, 5.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.868</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][A]</td>
<td>superserial/COM2/CMD_REG_2_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[3][A]</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.387%; route: 6.321, 91.101%; tC2Q: 0.382, 5.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.868</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][B]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[0][B]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.387%; route: 6.321, 91.101%; tC2Q: 0.382, 5.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.868</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][A]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[0][A]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.387%; route: 6.321, 91.101%; tC2Q: 0.382, 5.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.872</td>
<td>3.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[1][A]</td>
<td>superserial/COM2/CTL_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C48[1][A]</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.325, 91.105%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.872</td>
<td>3.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C48[0][A]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.325, 91.105%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.872</td>
<td>3.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C48[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[0][B]</td>
<td>superserial/COM2/CTL_REG_3_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C48[0][B]</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.325, 91.105%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.877</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[0][B]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C59[0][B]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.383%; route: 6.330, 91.112%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.877</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[0][A]</td>
<td>superserial/COM2/RX_REG_1_s1/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C59[0][A]</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.383%; route: 6.330, 91.112%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.877</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[2][B]</td>
<td>superserial/COM2/RX_REG_3_s1/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C59[2][B]</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.383%; route: 6.330, 91.112%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.877</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td>superserial/COM2/RX_REG_4_s1/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C59[2][A]</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.383%; route: 6.330, 91.112%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.877</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>superserial/COM2/RX_REG_5_s1/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.383%; route: 6.330, 91.112%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.877</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][A]</td>
<td>superserial/COM2/RX_REG_7_s1/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C59[1][A]</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.383%; route: 6.330, 91.112%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.869</td>
<td>3.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C56[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.475</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C56[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.127</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C56[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.386%; route: 6.323, 91.102%; tC2Q: 0.382, 5.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.874</td>
<td>3.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.384%; route: 6.327, 91.108%; tC2Q: 0.382, 5.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.874</td>
<td>3.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.384%; route: 6.327, 91.108%; tC2Q: 0.382, 5.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.874</td>
<td>3.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C49[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.384%; route: 6.327, 91.108%; tC2Q: 0.382, 5.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[1][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[1][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[0][A]</td>
<td>superserial/COM2/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C53[0][A]</td>
<td>superserial/COM2/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.366</td>
<td>3.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.601</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.871</td>
<td>3.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[0][B]</td>
<td>superserial/COM2/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>20.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C53[0][B]</td>
<td>superserial/COM2/cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.385%; route: 6.324, 91.104%; tC2Q: 0.382, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.029</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C65[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.728</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C65[0][A]</td>
<td>audio_cdc_left/sync_ff1_7_s0/CLK</td>
</tr>
<tr>
<td>37.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.710</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C65[0][A]</td>
<td>audio_cdc_left/sync_ff1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 88.854%; tC2Q: 0.144, 11.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.029</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.724</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td>audio_cdc_right/sync_ff1_7_s0/CLK</td>
</tr>
<tr>
<td>37.759</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.706</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C62[0][A]</td>
<td>audio_cdc_right/sync_ff1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 88.854%; tC2Q: 0.144, 11.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.048</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C73[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.743</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C73[0][A]</td>
<td>audio_cdc_left/sync_ff2_11_s0/CLK</td>
</tr>
<tr>
<td>37.778</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.725</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C73[0][A]</td>
<td>audio_cdc_left/sync_ff2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.167, 89.016%; tC2Q: 0.144, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.046</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>audio_timing/acc_lr_16_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>audio_timing/acc_lr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.165, 88.999%; tC2Q: 0.144, 11.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.046</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][A]</td>
<td>audio_timing/acc_lr_17_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[3][A]</td>
<td>audio_timing/acc_lr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.165, 88.999%; tC2Q: 0.144, 11.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.044</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][B]</td>
<td>audio_timing/acc_fs_2_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[1][B]</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.164, 88.989%; tC2Q: 0.144, 11.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.044</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>audio_timing/acc_fs_3_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.164, 88.989%; tC2Q: 0.144, 11.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.044</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>audio_timing/acc_fs_4_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.164, 88.989%; tC2Q: 0.144, 11.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.044</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>audio_timing/acc_fs_5_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.164, 88.989%; tC2Q: 0.144, 11.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.042</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>audio_timing/acc_fs_25_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.968%; tC2Q: 0.144, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/load_strobe_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.042</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" font-weight:bold;">audio_timing/load_strobe_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>audio_timing/load_strobe_r_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>audio_timing/load_strobe_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.968%; tC2Q: 0.144, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.042</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>audio_timing/acc_fs_18_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>audio_timing/acc_fs_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.968%; tC2Q: 0.144, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.042</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][B]</td>
<td>audio_timing/acc_fs_19_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[1][B]</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.968%; tC2Q: 0.144, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.042</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.968%; tC2Q: 0.144, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.042</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>audio_timing/acc_fs_23_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>audio_timing/acc_fs_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.968%; tC2Q: 0.144, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.053</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.744</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td>audio_cdc_left/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.779</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.726</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C66[2][B]</td>
<td>audio_cdc_left/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.048</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C74[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C74[1][A]</td>
<td>audio_cdc_left/sync_ff2_8_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C74[1][A]</td>
<td>audio_cdc_left/sync_ff2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.167, 89.016%; tC2Q: 0.144, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.037</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C68[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C68[2][A]</td>
<td>audio_cdc_left/sync_ff2_9_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C68[2][A]</td>
<td>audio_cdc_left/sync_ff2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.156, 88.923%; tC2Q: 0.144, 11.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.037</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C68[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C68[3][A]</td>
<td>audio_cdc_left/sync_ff2_10_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C68[3][A]</td>
<td>audio_cdc_left/sync_ff2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.156, 88.923%; tC2Q: 0.144, 11.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.033</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.723</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLK</td>
</tr>
<tr>
<td>37.758</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.705</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C64[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.889%; tC2Q: 0.144, 11.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.033</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.723</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[1][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.758</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.705</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C64[1][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.889%; tC2Q: 0.144, 11.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.033</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.723</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_3_s0/CLK</td>
</tr>
<tr>
<td>37.758</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.705</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.889%; tC2Q: 0.144, 11.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.041</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C64[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.731</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_12_s0/CLK</td>
</tr>
<tr>
<td>37.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.713</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.160, 88.957%; tC2Q: 0.144, 11.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.033</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C68[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.723</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C68[0][B]</td>
<td>audio_cdc_left/sync_ff2_4_s0/CLK</td>
</tr>
<tr>
<td>37.758</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.705</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C68[0][B]</td>
<td>audio_cdc_left/sync_ff2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.889%; tC2Q: 0.144, 11.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3600</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.737</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.881</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>39.033</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C68[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.723</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C68[1][B]</td>
<td>audio_cdc_left/sync_ff2_5_s0/CLK</td>
</tr>
<tr>
<td>37.758</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.705</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C68[1][B]</td>
<td>audio_cdc_left/sync_ff2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.889%; tC2Q: 0.144, 11.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.199</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.222</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3600</td>
<td>a2bus_if.clk_logic</td>
<td>1.674</td>
<td>1.987</td>
</tr>
<tr>
<td>1121</td>
<td>a2bus_if.clk_pixel</td>
<td>7.421</td>
<td>2.117</td>
</tr>
<tr>
<td>783</td>
<td>n29_11</td>
<td>10.162</td>
<td>2.142</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>32.093</td>
<td>2.953</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>31.006</td>
<td>2.890</td>
</tr>
<tr>
<td>229</td>
<td>a2bus_if.device_reset_n</td>
<td>3.733</td>
<td>3.326</td>
</tr>
<tr>
<td>210</td>
<td>a2bus_if.addr[0]</td>
<td>8.502</td>
<td>5.123</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>31.364</td>
<td>3.729</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>10.710</td>
<td>2.502</td>
</tr>
<tr>
<td>159</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>10.306</td>
<td>4.073</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C70</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C91</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C32</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 25 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_ports {clk}] -master_clock clk -divide_by 10 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}] -master_clock clk_hdmi -divide_by 5 -multiply_by 1 -add [get_pins {clkdiv_inst/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
