// Seed: 1507920821
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output wire id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output tri id_2,
    output wire id_3,
    input tri id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    output tri1 id_8
);
  wire  id_10;
  logic id_11;
  ;
  wire id_12;
  ;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_1
  );
  wire [-1 : -1] id_14;
endmodule
