[2025-09-17 03:55:10] START suite=qualcomm_srv trace=srv230_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv230_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2793441 heartbeat IPC: 3.58 cumulative IPC: 3.58 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5366168 cumulative IPC: 3.727 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5366168 cumulative IPC: 3.727 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5366169 heartbeat IPC: 3.887 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14554246 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 23721516 heartbeat IPC: 1.091 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 33041887 heartbeat IPC: 1.073 cumulative IPC: 1.084 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 42433622 heartbeat IPC: 1.065 cumulative IPC: 1.079 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 51768226 heartbeat IPC: 1.071 cumulative IPC: 1.078 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 61011575 heartbeat IPC: 1.082 cumulative IPC: 1.078 (Simulation time: 00 hr 08 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv230_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000023 cycles: 70185536 heartbeat IPC: 1.09 cumulative IPC: 1.08 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 79298916 heartbeat IPC: 1.097 cumulative IPC: 1.082 (Simulation time: 00 hr 10 min 47 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 88309986 heartbeat IPC: 1.11 cumulative IPC: 1.085 (Simulation time: 00 hr 11 min 59 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 91941635 cumulative IPC: 1.088 (Simulation time: 00 hr 13 min 09 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 91941635 cumulative IPC: 1.088 (Simulation time: 00 hr 13 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv230_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.088 instructions: 100000004 cycles: 91941635
CPU 0 Branch Prediction Accuracy: 92.57% MPKI: 13.44 Average ROB Occupancy at Mispredict: 29.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06619
BRANCH_INDIRECT: 0.3267
BRANCH_CONDITIONAL: 11.81
BRANCH_DIRECT_CALL: 0.3927
BRANCH_INDIRECT_CALL: 0.4692
BRANCH_RETURN: 0.3687


====Backend Stall Breakdown====
ROB_STALL: 229003
LQ_STALL: 0
SQ_STALL: 862775


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 104.34303
REPLAY_LOAD: 50.718212
NON_REPLAY_LOAD: 18.048355

== Total ==
ADDR_TRANS: 50189
REPLAY_LOAD: 29518
NON_REPLAY_LOAD: 149296

== Counts ==
ADDR_TRANS: 481
REPLAY_LOAD: 582
NON_REPLAY_LOAD: 8272

cpu0->cpu0_STLB TOTAL        ACCESS:    2078223 HIT:    2043521 MISS:      34702 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2078223 HIT:    2043521 MISS:      34702 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 136.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9633900 HIT:    8587021 MISS:    1046879 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7808409 HIT:    6894738 MISS:     913671 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598494 HIT:     524931 MISS:      73563 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150340 HIT:    1142879 MISS:       7461 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      76657 HIT:      24473 MISS:      52184 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14798222 HIT:    7459073 MISS:    7339149 MSHR_MERGE:    1789235
cpu0->cpu0_L1I LOAD         ACCESS:   14798222 HIT:    7459073 MISS:    7339149 MSHR_MERGE:    1789235
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29504056 HIT:   24872982 MISS:    4631074 MSHR_MERGE:    1697426
cpu0->cpu0_L1D LOAD         ACCESS:   16458039 HIT:   13679718 MISS:    2778321 MSHR_MERGE:     519824
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12960662 HIT:   11184705 MISS:    1775957 MSHR_MERGE:    1177463
cpu0->cpu0_L1D TRANSLATION  ACCESS:      85355 HIT:       8559 MISS:      76796 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12159686 HIT:   10111444 MISS:    2048242 MSHR_MERGE:    1029500
cpu0->cpu0_ITLB LOAD         ACCESS:   12159686 HIT:   10111444 MISS:    2048242 MSHR_MERGE:    1029500
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.536 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28019015 HIT:   26583324 MISS:    1435691 MSHR_MERGE:     376210
cpu0->cpu0_DTLB LOAD         ACCESS:   28019015 HIT:   26583324 MISS:    1435691 MSHR_MERGE:     376210
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.894 cycles
cpu0->LLC TOTAL        ACCESS:    1181501 HIT:    1095634 MISS:      85867 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     913671 HIT:     853321 MISS:      60350 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73563 HIT:      65088 MISS:       8475 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     142083 HIT:     141458 MISS:        625 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      52184 HIT:      35767 MISS:      16417 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1786
  ROW_BUFFER_MISS:      83456
  AVG DBUS CONGESTED CYCLE: 4.61
Channel 0 WQ ROW_BUFFER_HIT:       1193
  ROW_BUFFER_MISS:       8358
  FULL:          0
Channel 0 REFRESHES ISSUED:       7661

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       481271       587119        92615         9737
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         2957         3949         1924
  STLB miss resolved @ L2C                0         1698         7998         8377         5666
  STLB miss resolved @ LLC                0          192         8712        16061        11440
  STLB miss resolved @ MEM                0            1         2651         8190        12727

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185301        46903      1366874       135072          574
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         3014          646           47
  STLB miss resolved @ L2C                0         1984         7195         2560           21
  STLB miss resolved @ LLC                0          448         5778         3564          121
  STLB miss resolved @ MEM                0            0          562          511          193
[2025-09-17 04:08:19] END   suite=qualcomm_srv trace=srv230_ap (rc=0)
