// Seed: 2361661309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : 1] id_5;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output supply0 id_0,
    output uwire id_1,
    input tri0 _id_2,
    input wand id_3,
    input supply0 id_4,
    output wire id_5,
    output wand id_6,
    input wor id_7,
    input wand id_8,
    output supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri0 id_12
);
  wire [1 : id_2  -  {  -1 'b0 , "" }] id_14;
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_14,
      id_15
  );
endmodule
