Running in Lattice mode

Starting:    C:\lscc\radiant\1.1\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\1.1\synpbase
Hostname:    IVAN-PC
Date:        Sun Aug 25 11:57:38 2019
Version:     N-2018.03LR-SP1

Arguments:   -product synplify_pro -batch spin_clock_impl_1_synplify.tcl
ProductType: synplify_pro




"force_gsr" is unrecognized option for current device
log file: "C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srr"
Running: impl_1 in foreground

Running proj_1|impl_1

Running Flow: compile (Compile) on proj_1|impl_1
# Sun Aug 25 11:57:38 2019

Running Flow: compile_flow (Compile Process) on proj_1|impl_1
# Sun Aug 25 11:57:38 2019

Running: compiler (Compile Input) on proj_1|impl_1
# Sun Aug 25 11:57:38 2019
Copied C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_comp.srs to C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srs

compiler completed
# Sun Aug 25 11:57:40 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl_1
# Sun Aug 25 11:57:40 2019

multi_srs_gen completed
# Sun Aug 25 11:57:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_mult.srs to C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srs
Copied C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srr to C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srf
Complete: Compile Process on proj_1|impl_1

Running: premap (Premap) on proj_1|impl_1
# Sun Aug 25 11:57:40 2019

premap completed with warnings
# Sun Aug 25 11:57:41 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl_1

Running Flow: map (Map) on proj_1|impl_1
# Sun Aug 25 11:57:41 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl_1
# Sun Aug 25 11:57:41 2019
Copied C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_m.srm to C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srm

fpga_mapper completed with warnings
# Sun Aug 25 11:57:48 2019

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on proj_1|impl_1
Copied C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srr to C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srf
Complete: Logic Synthesis on proj_1|impl_1
TCL script complete: "spin_clock_impl_1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\development\FPGA\spin_clock_ice\impl_1\proj_1.prj
batch mode default:no
