# <img src="/README.assets/cpu.png" width="40" align=center /> RISCV-CPU 2022

> [Project Introduction](https://github.com/ACMClassCourses/RISCV-CPU)

## Designment

![design](/README.assets/designment.png)

## Progress

- [x] Memory Controller

- [x] ICache

- [x] IFetcher

- [x] Issue

  - 关于 JALR 的处理： 丢给 ALU 算完以后直接发给 PC

- [x] RoB

- [x] RS

- [x] LSB

- [ ] DCache

- [ ] ALU

- [x] Reg

- [ ] cpu.v