{'l_cycle': {'CDeps': [[[]]],
             'CLines': [[None]],
             'Clocked': True,
             'DDeps': [['rd', 'cs']],
             'DLines': ['57:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5bead0>]},
 'l_raddr': {'CDeps': [[[]]],
             'CLines': [[None]],
             'Clocked': True,
             'DDeps': [['raddr']],
             'DLines': ['56:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5be910>]},
 'mem': {'CDeps': [[[], ['wr', 'cs']]],
         'CLines': [[None, '49:C']],
         'Clocked': True,
         'DDeps': [['wdata']],
         'DLines': ['49:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca5be3d0>]},
 'rdata': {'CDeps': [[[]], [[], ['rd', 'cs']], [[], ['rd', 'cs']]],
           'CLines': [[None], [None, '76:C'], [None, '76:C']],
           'Clocked': False,
           'DDeps': [['tmp_rdata'], [], ['mem', 'raddr']],
           'DLines': ['70:D', '77:D', '76:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbfca9935d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca993f10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbfca993c90>]},
 'tmp_rdata': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['l_cycle', 'mem', 'l_raddr', 'ADDR', 'WIDTH']],
               'DLines': ['69:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbfca993290>]}}
