

================================================================
== Vitis HLS Report for 'process_images'
================================================================
* Date:           Fri May 16 00:07:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.837 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
        |                                                                      |                                                           |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                    |
        |                               Instance                               |                           Module                          |   min   |         max         |    min    |     max     | min |         max         |                      Type                      |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
        |grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198    |process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2    |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224    |process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4    |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237    |process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8    |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252   |process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10   |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275  |process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        3|  1152921502459363328|  24.000 ns|  9.2e+09 sec|    1|  1152921502459363328|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1098|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   32|   11742|   9590|    -|
|Memory           |      104|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    996|    -|
|Register         |        -|    -|     947|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      104|   32|   12689|  11684|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       37|   14|      11|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                       |control_s_axi                                              |        0|   0|   112|   168|    0|
    |mul_30ns_30ns_60_3_1_U101                                             |mul_30ns_30ns_60_3_1                                       |        0|   4|   119|    47|    0|
    |mul_31ns_31ns_61_3_1_U102                                             |mul_31ns_31ns_61_3_1                                       |        0|   4|   142|    48|    0|
    |mul_31ns_31ns_62_3_1_U103                                             |mul_31ns_31ns_62_3_1                                       |        0|   4|   142|    48|    0|
    |mul_31ns_33ns_63_3_1_U105                                             |mul_31ns_33ns_63_3_1                                       |        0|   4|   170|    51|    0|
    |mul_32ns_32ns_64_3_1_U104                                             |mul_32ns_32ns_64_3_1                                       |        0|   4|   166|    49|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198    |process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2    |        0|   0|  2738|  2172|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224    |process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4    |        0|   8|  3627|  3064|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237    |process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8    |        0|   4|  3972|  2897|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252   |process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10   |        0|   0|   265|   503|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275  |process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        0|   0|   289|   543|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                 |                                                           |        0|  32| 11742|  9590|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_result_U  |conv_result_RAM_AUTO_1R1W  |       32|  0|   0|    0|  65536|    8|     1|       524288|
    |image_U        |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_1_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_2_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_3_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_4_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_5_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |max_result_U   |max_result_RAM_AUTO_1R1W   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |min_result_U   |max_result_RAM_AUTO_1R1W   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |avg_result_U   |max_result_RAM_AUTO_1R1W   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                           |      104|  0|   0|    0| 180736|   80|    10|      1445888|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_451_p2                                                                 |         +|   0|  0|  39|          32|           3|
    |add_ln37_2_fu_480_p2                                                                 |         +|   0|  0|  39|          32|           3|
    |add_ln53_1_fu_543_p2                                                                 |         +|   0|  0|  40|          33|           1|
    |add_ln53_fu_572_p2                                                                   |         +|   0|  0|  40|          33|           1|
    |sub17_fu_430_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub199_fu_673_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub202_fu_680_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub_fu_425_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |sub_ln95_1_fu_508_p2                                                                 |         -|   0|  0|  38|           1|          31|
    |sub_ln95_fu_493_p2                                                                   |         -|   0|  0|  39|           1|          32|
    |sub_ln96_1_fu_619_p2                                                                 |         -|   0|  0|  38|           1|          31|
    |sub_ln96_fu_604_p2                                                                   |         -|   0|  0|  39|           1|          32|
    |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |empty_33_fu_367_p2                                                                   |      icmp|   0|  0|  39|          32|           1|
    |empty_34_fu_538_p2                                                                   |      icmp|   0|  0|  39|          32|           1|
    |empty_35_fu_567_p2                                                                   |      icmp|   0|  0|  39|          32|           1|
    |empty_36_fu_635_p2                                                                   |      icmp|   0|  0|  38|          31|           1|
    |empty_37_fu_647_p2                                                                   |      icmp|   0|  0|  38|          31|           1|
    |empty_fu_353_p2                                                                      |      icmp|   0|  0|  39|          32|           1|
    |icmp68_fu_474_p2                                                                     |      icmp|   0|  0|  38|          31|           1|
    |icmp_fu_445_p2                                                                       |      icmp|   0|  0|  38|          31|           1|
    |ap_block_state10_on_subcall_done                                                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state13                                                                     |        or|   0|  0|   2|           1|           1|
    |out_h_fu_514_p3                                                                      |    select|   0|  0|  31|           1|          31|
    |out_w_fu_625_p3                                                                      |    select|   0|  0|  31|           1|          31|
    |select_ln37_1_fu_485_p3                                                              |    select|   0|  0|  32|           1|          32|
    |select_ln37_fu_456_p3                                                                |    select|   0|  0|  32|           1|          32|
    |select_ln53_1_fu_588_p3                                                              |    select|   0|  0|  31|           1|          31|
    |select_ln53_fu_559_p3                                                                |    select|   0|  0|  31|           1|          31|
    |smax1_fu_373_p3                                                                      |    select|   0|  0|  31|           1|          31|
    |smax39_fu_640_p3                                                                     |    select|   0|  0|  30|           1|          30|
    |smax40_fu_652_p3                                                                     |    select|   0|  0|  30|           1|          30|
    |smax_fu_359_p3                                                                       |    select|   0|  0|  31|           1|          31|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0|1098|         530|         466|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         14|    1|         14|
    |avg_out_TDATA_int_regslice     |   9|          2|    8|         16|
    |avg_out_TDEST_int_regslice     |   9|          2|    1|          2|
    |avg_out_TID_int_regslice       |   9|          2|    1|          2|
    |avg_out_TKEEP_int_regslice     |   9|          2|    1|          2|
    |avg_out_TLAST_int_regslice     |   9|          2|    1|          2|
    |avg_out_TSTRB_int_regslice     |   9|          2|    1|          2|
    |avg_out_TUSER_int_regslice     |   9|          2|    1|          2|
    |avg_result_address0            |  14|          3|   14|         42|
    |avg_result_ce0                 |  14|          3|    1|          3|
    |avg_result_we0                 |   9|          2|    1|          2|
    |conv_out_TDATA_int_regslice    |   9|          2|    8|         16|
    |conv_out_TDEST_int_regslice    |   9|          2|    1|          2|
    |conv_out_TID_int_regslice      |   9|          2|    1|          2|
    |conv_out_TKEEP_int_regslice    |   9|          2|    1|          2|
    |conv_out_TLAST_int_regslice    |   9|          2|    1|          2|
    |conv_out_TSTRB_int_regslice    |   9|          2|    1|          2|
    |conv_out_TUSER_int_regslice    |   9|          2|    1|          2|
    |conv_result_address0           |  14|          3|   16|         48|
    |conv_result_ce0                |  14|          3|    1|          3|
    |conv_result_we0                |   9|          2|    1|          2|
    |grp_fu_873_ce                  |  20|          4|    1|          4|
    |grp_fu_873_p0                  |  20|          4|   31|        124|
    |grp_fu_873_p1                  |  20|          4|   33|        132|
    |image_1_address0               |  20|          4|   14|         56|
    |image_1_address1               |  14|          3|   14|         42|
    |image_1_ce0                    |  20|          4|    1|          4|
    |image_1_ce1                    |  14|          3|    1|          3|
    |image_1_we0                    |   9|          2|    1|          2|
    |image_2_address0               |  20|          4|   14|         56|
    |image_2_address1               |  14|          3|   14|         42|
    |image_2_ce0                    |  20|          4|    1|          4|
    |image_2_ce1                    |  14|          3|    1|          3|
    |image_2_we0                    |   9|          2|    1|          2|
    |image_3_address0               |  20|          4|   14|         56|
    |image_3_address1               |  14|          3|   14|         42|
    |image_3_ce0                    |  20|          4|    1|          4|
    |image_3_ce1                    |  14|          3|    1|          3|
    |image_3_we0                    |   9|          2|    1|          2|
    |image_4_address0               |  20|          4|   14|         56|
    |image_4_address1               |  14|          3|   14|         42|
    |image_4_ce0                    |  20|          4|    1|          4|
    |image_4_ce1                    |  14|          3|    1|          3|
    |image_4_we0                    |   9|          2|    1|          2|
    |image_5_address0               |  20|          4|   14|         56|
    |image_5_address1               |  14|          3|   14|         42|
    |image_5_ce0                    |  20|          4|    1|          4|
    |image_5_ce1                    |  14|          3|    1|          3|
    |image_5_we0                    |   9|          2|    1|          2|
    |image_address0                 |  20|          4|   14|         56|
    |image_address1                 |  14|          3|   14|         42|
    |image_ce0                      |  20|          4|    1|          4|
    |image_ce1                      |  14|          3|    1|          3|
    |image_we0                      |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |max_out_TDATA_int_regslice     |   9|          2|    8|         16|
    |max_out_TDEST_int_regslice     |   9|          2|    1|          2|
    |max_out_TID_int_regslice       |   9|          2|    1|          2|
    |max_out_TKEEP_int_regslice     |   9|          2|    1|          2|
    |max_out_TLAST_int_regslice     |   9|          2|    1|          2|
    |max_out_TSTRB_int_regslice     |   9|          2|    1|          2|
    |max_out_TUSER_int_regslice     |   9|          2|    1|          2|
    |max_result_address0            |  14|          3|   14|         42|
    |max_result_ce0                 |  14|          3|    1|          3|
    |max_result_we0                 |   9|          2|    1|          2|
    |min_out_TDATA_int_regslice     |   9|          2|    8|         16|
    |min_out_TDEST_int_regslice     |   9|          2|    1|          2|
    |min_out_TID_int_regslice       |   9|          2|    1|          2|
    |min_out_TKEEP_int_regslice     |   9|          2|    1|          2|
    |min_out_TLAST_int_regslice     |   9|          2|    1|          2|
    |min_out_TSTRB_int_regslice     |   9|          2|    1|          2|
    |min_out_TUSER_int_regslice     |   9|          2|    1|          2|
    |min_result_address0            |  14|          3|   14|         42|
    |min_result_ce0                 |  14|          3|    1|          3|
    |min_result_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 996|        212|  375|       1224|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  13|   0|   13|          0|
    |avg_out_TDATA_reg                                                                  |   8|   0|    8|          0|
    |avg_out_TDEST_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TID_reg                                                                    |   1|   0|    1|          0|
    |avg_out_TKEEP_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TLAST_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TSTRB_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TUSER_reg                                                                  |   1|   0|    1|          0|
    |conv_out_TDATA_reg                                                                 |   8|   0|    8|          0|
    |conv_out_TDEST_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TID_reg                                                                   |   1|   0|    1|          0|
    |conv_out_TKEEP_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TLAST_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TSTRB_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TUSER_reg                                                                 |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg    |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg    |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg    |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg   |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg  |   1|   0|    1|          0|
    |img_height_read_reg_696                                                            |  32|   0|   32|          0|
    |img_width_read_reg_687                                                             |  32|   0|   32|          0|
    |lshr_ln95_2_reg_718                                                                |  31|   0|   31|          0|
    |lshr_ln96_2_reg_728                                                                |  31|   0|   31|          0|
    |max_out_TDATA_reg                                                                  |   8|   0|    8|          0|
    |max_out_TDEST_reg                                                                  |   1|   0|    1|          0|
    |max_out_TID_reg                                                                    |   1|   0|    1|          0|
    |max_out_TKEEP_reg                                                                  |   1|   0|    1|          0|
    |max_out_TLAST_reg                                                                  |   1|   0|    1|          0|
    |max_out_TSTRB_reg                                                                  |   1|   0|    1|          0|
    |max_out_TUSER_reg                                                                  |   1|   0|    1|          0|
    |min_out_TDATA_reg                                                                  |   8|   0|    8|          0|
    |min_out_TDEST_reg                                                                  |   1|   0|    1|          0|
    |min_out_TID_reg                                                                    |   1|   0|    1|          0|
    |min_out_TKEEP_reg                                                                  |   1|   0|    1|          0|
    |min_out_TLAST_reg                                                                  |   1|   0|    1|          0|
    |min_out_TSTRB_reg                                                                  |   1|   0|    1|          0|
    |min_out_TUSER_reg                                                                  |   1|   0|    1|          0|
    |mul_ln21_reg_806                                                                   |  64|   0|   64|          0|
    |mul_ln37_reg_833                                                                   |  61|   0|   61|          0|
    |mul_ln3_reg_780                                                                    |  62|   0|   62|          0|
    |mul_ln82_reg_868                                                                   |  60|   0|   60|          0|
    |out_h_reg_769                                                                      |  31|   0|   31|          0|
    |out_w_reg_821                                                                      |  31|   0|   31|          0|
    |select_ln37_1_reg_764                                                              |  32|   0|   32|          0|
    |select_ln37_reg_759                                                                |  32|   0|   32|          0|
    |select_ln53_1_reg_801                                                              |  31|   0|   31|          0|
    |select_ln53_reg_796                                                                |  31|   0|   31|          0|
    |smax1_reg_708                                                                      |  31|   0|   31|          0|
    |smax39_reg_838                                                                     |  30|   0|   30|          0|
    |smax40_reg_843                                                                     |  30|   0|   30|          0|
    |smax_reg_703                                                                       |  31|   0|   31|          0|
    |sub17_reg_750                                                                      |  32|   0|   32|          0|
    |sub199_reg_858                                                                     |  32|   0|   32|          0|
    |sub202_reg_863                                                                     |  32|   0|   32|          0|
    |sub_reg_743                                                                        |  32|   0|   32|          0|
    |tmp_5_reg_713                                                                      |   1|   0|    1|          0|
    |tmp_6_reg_723                                                                      |   1|   0|    1|          0|
    |trunc_ln95_reg_775                                                                 |  30|   0|   30|          0|
    |trunc_ln96_reg_828                                                                 |  30|   0|   30|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 947|   0|  947|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      process_images|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      process_images|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      process_images|  return value|
|in_stream_TDATA        |   in|    8|        axis|  in_stream_V_data_V|       pointer|
|in_stream_TVALID       |   in|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TREADY       |  out|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TDEST        |   in|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TKEEP        |   in|    1|        axis|  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB        |   in|    1|        axis|  in_stream_V_strb_V|       pointer|
|in_stream_TUSER        |   in|    1|        axis|  in_stream_V_user_V|       pointer|
|in_stream_TLAST        |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TID          |   in|    1|        axis|    in_stream_V_id_V|       pointer|
|conv_out_TDATA         |  out|    8|        axis|   conv_out_V_data_V|       pointer|
|conv_out_TVALID        |  out|    1|        axis|   conv_out_V_dest_V|       pointer|
|conv_out_TREADY        |   in|    1|        axis|   conv_out_V_dest_V|       pointer|
|conv_out_TDEST         |  out|    1|        axis|   conv_out_V_dest_V|       pointer|
|conv_out_TKEEP         |  out|    1|        axis|   conv_out_V_keep_V|       pointer|
|conv_out_TSTRB         |  out|    1|        axis|   conv_out_V_strb_V|       pointer|
|conv_out_TUSER         |  out|    1|        axis|   conv_out_V_user_V|       pointer|
|conv_out_TLAST         |  out|    1|        axis|   conv_out_V_last_V|       pointer|
|conv_out_TID           |  out|    1|        axis|     conv_out_V_id_V|       pointer|
|max_out_TDATA          |  out|    8|        axis|    max_out_V_data_V|       pointer|
|max_out_TVALID         |  out|    1|        axis|    max_out_V_dest_V|       pointer|
|max_out_TREADY         |   in|    1|        axis|    max_out_V_dest_V|       pointer|
|max_out_TDEST          |  out|    1|        axis|    max_out_V_dest_V|       pointer|
|max_out_TKEEP          |  out|    1|        axis|    max_out_V_keep_V|       pointer|
|max_out_TSTRB          |  out|    1|        axis|    max_out_V_strb_V|       pointer|
|max_out_TUSER          |  out|    1|        axis|    max_out_V_user_V|       pointer|
|max_out_TLAST          |  out|    1|        axis|    max_out_V_last_V|       pointer|
|max_out_TID            |  out|    1|        axis|      max_out_V_id_V|       pointer|
|min_out_TDATA          |  out|    8|        axis|    min_out_V_data_V|       pointer|
|min_out_TVALID         |  out|    1|        axis|    min_out_V_dest_V|       pointer|
|min_out_TREADY         |   in|    1|        axis|    min_out_V_dest_V|       pointer|
|min_out_TDEST          |  out|    1|        axis|    min_out_V_dest_V|       pointer|
|min_out_TKEEP          |  out|    1|        axis|    min_out_V_keep_V|       pointer|
|min_out_TSTRB          |  out|    1|        axis|    min_out_V_strb_V|       pointer|
|min_out_TUSER          |  out|    1|        axis|    min_out_V_user_V|       pointer|
|min_out_TLAST          |  out|    1|        axis|    min_out_V_last_V|       pointer|
|min_out_TID            |  out|    1|        axis|      min_out_V_id_V|       pointer|
|avg_out_TDATA          |  out|    8|        axis|    avg_out_V_data_V|       pointer|
|avg_out_TVALID         |  out|    1|        axis|    avg_out_V_dest_V|       pointer|
|avg_out_TREADY         |   in|    1|        axis|    avg_out_V_dest_V|       pointer|
|avg_out_TDEST          |  out|    1|        axis|    avg_out_V_dest_V|       pointer|
|avg_out_TKEEP          |  out|    1|        axis|    avg_out_V_keep_V|       pointer|
|avg_out_TSTRB          |  out|    1|        axis|    avg_out_V_strb_V|       pointer|
|avg_out_TUSER          |  out|    1|        axis|    avg_out_V_user_V|       pointer|
|avg_out_TLAST          |  out|    1|        axis|    avg_out_V_last_V|       pointer|
|avg_out_TID            |  out|    1|        axis|      avg_out_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %img_width" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 14 'read' 'img_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %img_height" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 15 'read' 'img_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln3 = trunc i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 16 'trunc' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln3_1 = trunc i32 %img_height_read" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 17 'trunc' 'trunc_ln3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%image = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 18 'alloca' 'image' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%image_1 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 19 'alloca' 'image_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%image_2 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 20 'alloca' 'image_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%image_3 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 21 'alloca' 'image_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%image_4 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 22 'alloca' 'image_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%image_5 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 23 'alloca' 'image_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%conv_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:15]   --->   Operation 24 'alloca' 'conv_result' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%max_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:16]   --->   Operation 25 'alloca' 'max_result' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%min_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:17]   --->   Operation 26 'alloca' 'min_result' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%avg_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:18]   --->   Operation 27 'alloca' 'avg_result' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%empty = icmp_sgt  i32 %img_height_read, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 28 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.73ns)   --->   "%smax = select i1 %empty, i31 %trunc_ln3_1, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 29 'select' 'smax' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%empty_33 = icmp_sgt  i32 %img_width_read, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 30 'icmp' 'empty_33' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%smax1 = select i1 %empty_33, i31 %trunc_ln3, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 31 'select' 'smax1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_height_read, i32 31" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 32 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln95_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_height_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 33 'partselect' 'lshr_ln95_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 34 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln96_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_width_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 35 'partselect' 'lshr_ln96_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln3 = zext i31 %smax" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 36 'zext' 'zext_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln3_1 = zext i31 %smax1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 37 'zext' 'zext_ln3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (5.74ns)   --->   "%mul_ln3 = mul i62 %zext_ln3, i62 %zext_ln3_1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 38 'mul' 'mul_ln3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 39 [2/3] (5.74ns)   --->   "%mul_ln3 = mul i62 %zext_ln3, i62 %zext_ln3_1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 39 'mul' 'mul_ln3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%sub = add i32 %img_height_read, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 40 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%sub17 = add i32 %img_width_read, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 41 'add' 'sub17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.52ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 43 'icmp' 'icmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln37_1 = add i32 %img_height_read, i32 4294967294" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 44 'add' 'add_ln37_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln37 = select i1 %icmp, i32 %add_ln37_1, i32 0" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 45 'select' 'select_ln37' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub17, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.52ns)   --->   "%icmp68 = icmp_sgt  i31 %tmp_4, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 47 'icmp' 'icmp68' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln37_2 = add i32 %img_width_read, i32 4294967294" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 48 'add' 'add_ln37_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.69ns)   --->   "%select_ln37_1 = select i1 %icmp68, i32 %add_ln37_2, i32 0" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 49 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%sub_ln95 = sub i32 0, i32 %img_height_read" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 50 'sub' 'sub_ln95' <Predicate = (tmp_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln95, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 51 'partselect' 'lshr_ln95_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.52ns)   --->   "%sub_ln95_1 = sub i31 0, i31 %lshr_ln95_1" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 52 'sub' 'sub_ln95_1' <Predicate = (tmp_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "%out_h = select i1 %tmp_5, i31 %sub_ln95_1, i31 %lshr_ln95_2" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 53 'select' 'out_h' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i31 %out_h" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 54 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 55 [1/3] (5.74ns)   --->   "%mul_ln3 = mul i62 %zext_ln3, i62 %zext_ln3_1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 55 'mul' 'mul_ln3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i32 %select_ln37" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 56 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %select_ln37_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 57 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (5.74ns)   --->   "%mul_ln21 = mul i64 %zext_ln21, i64 %zext_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 58 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 59 [2/2] (3.77ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %img_width_read, i62 %mul_ln3, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 59 'call' 'call_ln3' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %sub17" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 60 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i32 %sub" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 61 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [2/3] (5.74ns)   --->   "%mul_ln21 = mul i64 %zext_ln21, i64 %zext_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 62 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%empty_34 = icmp_sgt  i32 %sub, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 63 'icmp' 'empty_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%add_ln53_1 = add i33 %sext_ln37_1, i33 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 64 'add' 'add_ln53_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %add_ln53_1, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 65 'partselect' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.73ns)   --->   "%select_ln53 = select i1 %empty_34, i31 %tmp_5_cast, i31 0" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 66 'select' 'select_ln53' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%empty_35 = icmp_sgt  i32 %sub17, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 67 'icmp' 'empty_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln53 = add i33 %sext_ln37, i33 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 68 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %add_ln53, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 69 'partselect' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.73ns)   --->   "%select_ln53_1 = select i1 %empty_35, i31 %tmp_6_cast, i31 0" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 70 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %img_width_read, i62 %mul_ln3, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 71 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 72 [1/3] (5.74ns)   --->   "%mul_ln21 = mul i64 %zext_ln21, i64 %zext_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 72 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %select_ln53" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 73 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i31 %select_ln53_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 74 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [3/3] (5.74ns)   --->   "%mul_ln37 = mul i61 %zext_ln37, i61 %zext_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 75 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4, i32 %sub17, i64 %mul_ln21, i8 %conv_result, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 76 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 77 [2/3] (5.74ns)   --->   "%mul_ln37 = mul i61 %zext_ln37, i61 %zext_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 77 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.55ns)   --->   "%sub_ln96 = sub i32 0, i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 78 'sub' 'sub_ln96' <Predicate = (tmp_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln96_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln96, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 79 'partselect' 'lshr_ln96_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.52ns)   --->   "%sub_ln96_1 = sub i31 0, i31 %lshr_ln96_1" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 80 'sub' 'sub_ln96_1' <Predicate = (tmp_6)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.73ns)   --->   "%out_w = select i1 %tmp_6, i31 %sub_ln96_1, i31 %lshr_ln96_2" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 81 'select' 'out_w' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i31 %out_w" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 82 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4, i32 %sub17, i64 %mul_ln21, i8 %conv_result, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 83 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 84 [1/3] (5.74ns)   --->   "%mul_ln37 = mul i61 %zext_ln37, i61 %zext_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 84 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (2.52ns)   --->   "%empty_36 = icmp_sgt  i31 %out_h, i31 0" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 85 'icmp' 'empty_36' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.76ns)   --->   "%smax39 = select i1 %empty_36, i30 %trunc_ln95, i30 0" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 86 'select' 'smax39' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.52ns)   --->   "%empty_37 = icmp_sgt  i31 %out_w, i31 0" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 87 'icmp' 'empty_37' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.76ns)   --->   "%smax40 = select i1 %empty_37, i30 %trunc_ln96, i30 0" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 88 'select' 'smax40' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8, i32 %sub17, i61 %mul_ln37, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %max_result, i8 %min_result, i8 %avg_result" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 89 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, i32 %img_width_read, i62 %mul_ln3, i32 %sub, i8 %conv_result, i32 %sub17, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 90 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i30 %smax39" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 91 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i30 %smax40" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 92 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln82 = mul i60 %zext_ln82, i60 %zext_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 93 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8, i32 %sub17, i61 %mul_ln37, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %max_result, i8 %min_result, i8 %avg_result" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 94 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 95 [1/2] (4.82ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, i32 %img_width_read, i62 %mul_ln3, i32 %sub, i8 %conv_result, i32 %sub17, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 95 'call' 'call_ln3' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 96 [2/3] (5.74ns)   --->   "%mul_ln82 = mul i60 %zext_ln82, i60 %zext_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 96 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i31 %out_h" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 97 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i31 %out_w" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 98 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (2.52ns)   --->   "%sub199 = add i32 %sext_ln95, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 99 'add' 'sub199' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (2.52ns)   --->   "%sub202 = add i32 %sext_ln96, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 100 'add' 'sub202' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/3] (5.74ns)   --->   "%mul_ln82 = mul i60 %zext_ln82, i60 %zext_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 101 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln96 = call void @process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12, i31 %out_w, i60 %mul_ln82, i32 %sub199, i8 %max_result, i8 %min_result, i8 %avg_result, i32 %sub202, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 102 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.82>
ST_12 : Operation 103 [1/2] (4.82ns)   --->   "%call_ln96 = call void @process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12, i31 %out_w, i60 %mul_ln82, i32 %sub199, i8 %max_result, i8 %min_result, i8 %avg_result, i32 %sub202, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 103 'call' 'call_ln96' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 104 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_data_V"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_keep_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_strb_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %conv_out_V_data_V"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_keep_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_strb_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_user_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_last_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_id_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_dest_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %max_out_V_data_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_keep_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_strb_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_user_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_last_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_id_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_dest_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %min_out_V_data_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_keep_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_strb_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_user_V"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_last_V"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_id_V"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_dest_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %avg_out_V_data_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_keep_V"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_strb_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_user_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_last_V"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_id_V"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_dest_V"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_height"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_height, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_height, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_width"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, void @empty_7" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 152 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, void @empty_8" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 153 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, void @empty_9" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 154 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, void @empty_10" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 155 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_11" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 156 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [HLSEindoefening/hls_process_images.cpp:117]   --->   Operation 157 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_width_read           (read               ) [ 00111111111000]
img_height_read          (read               ) [ 00110000000000]
trunc_ln3                (trunc              ) [ 00000000000000]
trunc_ln3_1              (trunc              ) [ 00000000000000]
image                    (alloca             ) [ 00111111111000]
image_1                  (alloca             ) [ 00111111111000]
image_2                  (alloca             ) [ 00111111111000]
image_3                  (alloca             ) [ 00111111111000]
image_4                  (alloca             ) [ 00111111111000]
image_5                  (alloca             ) [ 00111111111000]
conv_result              (alloca             ) [ 00111111111000]
max_result               (alloca             ) [ 00111111111110]
min_result               (alloca             ) [ 00111111111110]
avg_result               (alloca             ) [ 00111111111110]
empty                    (icmp               ) [ 00000000000000]
smax                     (select             ) [ 00100000000000]
empty_33                 (icmp               ) [ 00000000000000]
smax1                    (select             ) [ 00100000000000]
tmp_5                    (bitselect          ) [ 00110000000000]
lshr_ln95_2              (partselect         ) [ 00110000000000]
tmp_6                    (bitselect          ) [ 00111111000000]
lshr_ln96_2              (partselect         ) [ 00111111000000]
zext_ln3                 (zext               ) [ 00011000000000]
zext_ln3_1               (zext               ) [ 00011000000000]
sub                      (add                ) [ 00001111111000]
sub17                    (add                ) [ 00001111111000]
tmp                      (partselect         ) [ 00000000000000]
icmp                     (icmp               ) [ 00000000000000]
add_ln37_1               (add                ) [ 00000000000000]
select_ln37              (select             ) [ 00001000000000]
tmp_4                    (partselect         ) [ 00000000000000]
icmp68                   (icmp               ) [ 00000000000000]
add_ln37_2               (add                ) [ 00000000000000]
select_ln37_1            (select             ) [ 00001000000000]
sub_ln95                 (sub                ) [ 00000000000000]
lshr_ln95_1              (partselect         ) [ 00000000000000]
sub_ln95_1               (sub                ) [ 00000000000000]
out_h                    (select             ) [ 00001111111100]
trunc_ln95               (trunc              ) [ 00001111100000]
mul_ln3                  (mul                ) [ 00000111111000]
zext_ln21                (zext               ) [ 00000110000000]
zext_ln21_1              (zext               ) [ 00000110000000]
sext_ln37                (sext               ) [ 00000000000000]
sext_ln37_1              (sext               ) [ 00000000000000]
empty_34                 (icmp               ) [ 00000000000000]
add_ln53_1               (add                ) [ 00000000000000]
tmp_5_cast               (partselect         ) [ 00000000000000]
select_ln53              (select             ) [ 00000010000000]
empty_35                 (icmp               ) [ 00000000000000]
add_ln53                 (add                ) [ 00000000000000]
tmp_6_cast               (partselect         ) [ 00000000000000]
select_ln53_1            (select             ) [ 00000010000000]
call_ln3                 (call               ) [ 00000000000000]
mul_ln21                 (mul                ) [ 00000001100000]
zext_ln37                (zext               ) [ 00000001100000]
zext_ln37_1              (zext               ) [ 00000001100000]
sub_ln96                 (sub                ) [ 00000000000000]
lshr_ln96_1              (partselect         ) [ 00000000000000]
sub_ln96_1               (sub                ) [ 00000000000000]
out_w                    (select             ) [ 00000000111110]
trunc_ln96               (trunc              ) [ 00000000100000]
call_ln3                 (call               ) [ 00000000000000]
mul_ln37                 (mul                ) [ 00000000011000]
empty_36                 (icmp               ) [ 00000000000000]
smax39                   (select             ) [ 00000000010000]
empty_37                 (icmp               ) [ 00000000000000]
smax40                   (select             ) [ 00000000010000]
zext_ln82                (zext               ) [ 00000000001100]
zext_ln82_1              (zext               ) [ 00000000001100]
call_ln3                 (call               ) [ 00000000000000]
call_ln3                 (call               ) [ 00000000000000]
sext_ln95                (sext               ) [ 00000000000000]
sext_ln96                (sext               ) [ 00000000000000]
sub199                   (add                ) [ 00000000000010]
sub202                   (add                ) [ 00000000000010]
mul_ln82                 (mul                ) [ 00000000000010]
call_ln96                (call               ) [ 00000000000000]
spectopmodule_ln3        (spectopmodule      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specaxissidechannel_ln21 (specaxissidechannel) [ 00000000000000]
specaxissidechannel_ln21 (specaxissidechannel) [ 00000000000000]
specaxissidechannel_ln21 (specaxissidechannel) [ 00000000000000]
specaxissidechannel_ln21 (specaxissidechannel) [ 00000000000000]
specaxissidechannel_ln21 (specaxissidechannel) [ 00000000000000]
ret_ln117                (ret                ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="max_out_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max_out_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_out_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_out_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="max_out_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="max_out_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_out_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="min_out_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="min_out_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="min_out_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="min_out_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="min_out_V_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="min_out_V_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="min_out_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="avg_out_V_data_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="avg_out_V_keep_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="avg_out_V_strb_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="avg_out_V_user_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="avg_out_V_last_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="avg_out_V_id_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="avg_out_V_dest_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="img_height">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="img_width">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="image_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="image_1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="image_2_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="image_3_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="image_4_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="image_5_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_result_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_result/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="max_result_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_result/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="min_result_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_result/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="avg_result_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="avg_result/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="img_width_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="img_height_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="4"/>
<pin id="201" dir="0" index="2" bw="62" slack="1"/>
<pin id="202" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="9" bw="8" slack="0"/>
<pin id="209" dir="0" index="10" bw="1" slack="0"/>
<pin id="210" dir="0" index="11" bw="1" slack="0"/>
<pin id="211" dir="0" index="12" bw="1" slack="0"/>
<pin id="212" dir="0" index="13" bw="1" slack="0"/>
<pin id="213" dir="0" index="14" bw="1" slack="0"/>
<pin id="214" dir="0" index="15" bw="1" slack="0"/>
<pin id="215" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="4"/>
<pin id="227" dir="0" index="2" bw="64" slack="1"/>
<pin id="228" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="235" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="6"/>
<pin id="240" dir="0" index="2" bw="61" slack="1"/>
<pin id="241" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="250" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="8"/>
<pin id="255" dir="0" index="2" bw="62" slack="5"/>
<pin id="256" dir="0" index="3" bw="32" slack="6"/>
<pin id="257" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="5" bw="32" slack="6"/>
<pin id="259" dir="0" index="6" bw="8" slack="0"/>
<pin id="260" dir="0" index="7" bw="1" slack="0"/>
<pin id="261" dir="0" index="8" bw="1" slack="0"/>
<pin id="262" dir="0" index="9" bw="1" slack="0"/>
<pin id="263" dir="0" index="10" bw="1" slack="0"/>
<pin id="264" dir="0" index="11" bw="1" slack="0"/>
<pin id="265" dir="0" index="12" bw="1" slack="0"/>
<pin id="266" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="31" slack="4"/>
<pin id="278" dir="0" index="2" bw="60" slack="0"/>
<pin id="279" dir="0" index="3" bw="32" slack="0"/>
<pin id="280" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="7" bw="32" slack="0"/>
<pin id="284" dir="0" index="8" bw="8" slack="0"/>
<pin id="285" dir="0" index="9" bw="1" slack="0"/>
<pin id="286" dir="0" index="10" bw="1" slack="0"/>
<pin id="287" dir="0" index="11" bw="1" slack="0"/>
<pin id="288" dir="0" index="12" bw="1" slack="0"/>
<pin id="289" dir="0" index="13" bw="1" slack="0"/>
<pin id="290" dir="0" index="14" bw="1" slack="0"/>
<pin id="291" dir="0" index="15" bw="8" slack="0"/>
<pin id="292" dir="0" index="16" bw="1" slack="0"/>
<pin id="293" dir="0" index="17" bw="1" slack="0"/>
<pin id="294" dir="0" index="18" bw="1" slack="0"/>
<pin id="295" dir="0" index="19" bw="1" slack="0"/>
<pin id="296" dir="0" index="20" bw="1" slack="0"/>
<pin id="297" dir="0" index="21" bw="1" slack="0"/>
<pin id="298" dir="0" index="22" bw="8" slack="0"/>
<pin id="299" dir="0" index="23" bw="1" slack="0"/>
<pin id="300" dir="0" index="24" bw="1" slack="0"/>
<pin id="301" dir="0" index="25" bw="1" slack="0"/>
<pin id="302" dir="0" index="26" bw="1" slack="0"/>
<pin id="303" dir="0" index="27" bw="1" slack="0"/>
<pin id="304" dir="0" index="28" bw="1" slack="0"/>
<pin id="305" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="30" slack="0"/>
<pin id="330" dir="0" index="1" bw="30" slack="0"/>
<pin id="331" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="31" slack="0"/>
<pin id="336" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="31" slack="0"/>
<pin id="340" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln3_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln3_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="empty_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="smax_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="31" slack="0"/>
<pin id="362" dir="0" index="2" bw="31" slack="0"/>
<pin id="363" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_33_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="smax1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="31" slack="0"/>
<pin id="376" dir="0" index="2" bw="31" slack="0"/>
<pin id="377" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lshr_ln95_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln95_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_6_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="lshr_ln96_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln96_2/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="1"/>
<pin id="419" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln3_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="1"/>
<pin id="423" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sub_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub17_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub17/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="0"/>
<pin id="447" dir="0" index="1" bw="31" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln37_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln37_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp68_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="31" slack="0"/>
<pin id="476" dir="0" index="1" bw="31" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp68/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln37_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln37_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln95_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="2"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="lshr_ln95_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="6" slack="0"/>
<pin id="503" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln95_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln95_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="31" slack="0"/>
<pin id="511" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="out_h_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="2"/>
<pin id="516" dir="0" index="1" bw="31" slack="0"/>
<pin id="517" dir="0" index="2" bw="31" slack="2"/>
<pin id="518" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln95_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="0"/>
<pin id="522" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln21_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln21_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln37_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2"/>
<pin id="534" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln37_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="2"/>
<pin id="537" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="empty_34_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_34/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln53_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_5_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="0" index="1" bw="33" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln53_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="31" slack="0"/>
<pin id="562" dir="0" index="2" bw="31" slack="0"/>
<pin id="563" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="empty_35_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="2"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_35/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln53_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_6_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="0"/>
<pin id="580" dir="0" index="1" bw="33" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln53_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="31" slack="0"/>
<pin id="591" dir="0" index="2" bw="31" slack="0"/>
<pin id="592" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln37_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="1"/>
<pin id="598" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln37_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="1"/>
<pin id="602" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sub_ln96_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="6"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="lshr_ln96_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln96_1/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sub_ln96_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="31" slack="0"/>
<pin id="622" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96_1/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="out_w_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="6"/>
<pin id="627" dir="0" index="1" bw="31" slack="0"/>
<pin id="628" dir="0" index="2" bw="31" slack="6"/>
<pin id="629" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln96_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="31" slack="0"/>
<pin id="633" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="empty_36_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="5"/>
<pin id="637" dir="0" index="1" bw="31" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_36/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="smax39_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="30" slack="5"/>
<pin id="643" dir="0" index="2" bw="30" slack="0"/>
<pin id="644" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax39/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="empty_37_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="31" slack="1"/>
<pin id="649" dir="0" index="1" bw="31" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_37/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="smax40_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="30" slack="1"/>
<pin id="655" dir="0" index="2" bw="30" slack="0"/>
<pin id="656" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax40/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln82_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="30" slack="1"/>
<pin id="661" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln82_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="30" slack="1"/>
<pin id="665" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln95_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="8"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln96_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="4"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/11 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sub199_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="31" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub199/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sub202_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="31" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub202/11 "/>
</bind>
</comp>

<comp id="687" class="1005" name="img_width_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2"/>
<pin id="689" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="img_height_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="smax_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="1"/>
<pin id="705" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="708" class="1005" name="smax1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="31" slack="1"/>
<pin id="710" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_5_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="2"/>
<pin id="715" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="lshr_ln95_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="31" slack="2"/>
<pin id="720" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln95_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_6_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="6"/>
<pin id="725" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="728" class="1005" name="lshr_ln96_2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="6"/>
<pin id="730" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln96_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="zext_ln3_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="62" slack="1"/>
<pin id="735" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="zext_ln3_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="62" slack="1"/>
<pin id="740" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln3_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="sub_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2"/>
<pin id="745" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="750" class="1005" name="sub17_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub17 "/>
</bind>
</comp>

<comp id="759" class="1005" name="select_ln37_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="764" class="1005" name="select_ln37_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="out_h_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="5"/>
<pin id="771" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="775" class="1005" name="trunc_ln95_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="30" slack="5"/>
<pin id="777" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln95 "/>
</bind>
</comp>

<comp id="780" class="1005" name="mul_ln3_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="62" slack="1"/>
<pin id="782" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="zext_ln21_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln21_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="1"/>
<pin id="793" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="select_ln53_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="31" slack="1"/>
<pin id="798" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="801" class="1005" name="select_ln53_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="31" slack="1"/>
<pin id="803" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln53_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="mul_ln21_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln21 "/>
</bind>
</comp>

<comp id="811" class="1005" name="zext_ln37_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="61" slack="1"/>
<pin id="813" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="816" class="1005" name="zext_ln37_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="61" slack="1"/>
<pin id="818" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="out_w_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="31" slack="1"/>
<pin id="823" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="828" class="1005" name="trunc_ln96_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="30" slack="1"/>
<pin id="830" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mul_ln37_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="61" slack="1"/>
<pin id="835" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="838" class="1005" name="smax39_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="30" slack="1"/>
<pin id="840" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="smax39 "/>
</bind>
</comp>

<comp id="843" class="1005" name="smax40_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="30" slack="1"/>
<pin id="845" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="smax40 "/>
</bind>
</comp>

<comp id="848" class="1005" name="zext_ln82_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="60" slack="1"/>
<pin id="850" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82 "/>
</bind>
</comp>

<comp id="853" class="1005" name="zext_ln82_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="60" slack="1"/>
<pin id="855" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="sub199_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub199 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sub202_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub202 "/>
</bind>
</comp>

<comp id="868" class="1005" name="mul_ln82_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="60" slack="1"/>
<pin id="870" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

<comp id="873" class="1004" name="grp_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="875" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="876" dir="1" index="2" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/5 mul_ln37/5 mul60/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="76" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="76" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="198" pin=9"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="198" pin=10"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="198" pin=11"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="198" pin=12"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="198" pin=13"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="198" pin=14"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="198" pin=15"/></net>

<net id="236"><net_src comp="100" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="251"><net_src comp="104" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="267"><net_src comp="106" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="252" pin=6"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="252" pin=7"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="252" pin=8"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="252" pin=9"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="252" pin=10"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="252" pin=11"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="252" pin=12"/></net>

<net id="306"><net_src comp="108" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="275" pin=8"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="275" pin=9"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="275" pin=10"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="275" pin=11"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="275" pin=12"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="275" pin=13"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="275" pin=14"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="275" pin=15"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="275" pin=16"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="275" pin=17"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="275" pin=18"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="275" pin=19"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="275" pin=20"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="275" pin=21"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="275" pin=22"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="275" pin=23"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="275" pin=24"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="275" pin=25"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="275" pin=26"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="275" pin=27"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="275" pin=28"/></net>

<net id="332"><net_src comp="328" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="348"><net_src comp="186" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="192" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="192" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="80" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="186" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="345" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="192" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="86" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="192" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="82" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="186" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="84" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="413"><net_src comp="86" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="186" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="88" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="84" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="92" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="78" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="470"><net_src comp="86" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="430" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="88" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="84" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="474" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="78" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="88" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="80" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="498" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="535" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="96" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="88" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="564"><net_src comp="538" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="549" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="80" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="532" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="96" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="98" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="84" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="593"><net_src comp="567" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="578" pin="4"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="80" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="596" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="86" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="88" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="84" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="623"><net_src comp="80" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="609" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="102" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="80" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="102" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="90" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="673" pin="2"/><net_sink comp="275" pin=3"/></net>

<net id="684"><net_src comp="670" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="90" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="686"><net_src comp="680" pin="2"/><net_sink comp="275" pin=7"/></net>

<net id="690"><net_src comp="186" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="699"><net_src comp="192" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="706"><net_src comp="359" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="711"><net_src comp="373" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="716"><net_src comp="381" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="721"><net_src comp="389" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="726"><net_src comp="399" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="731"><net_src comp="407" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="736"><net_src comp="417" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="741"><net_src comp="421" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="746"><net_src comp="425" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="753"><net_src comp="430" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="758"><net_src comp="750" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="762"><net_src comp="456" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="767"><net_src comp="485" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="772"><net_src comp="514" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="778"><net_src comp="520" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="783"><net_src comp="337" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="789"><net_src comp="524" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="794"><net_src comp="528" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="799"><net_src comp="559" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="804"><net_src comp="588" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="809"><net_src comp="341" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="814"><net_src comp="596" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="819"><net_src comp="600" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="824"><net_src comp="625" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="831"><net_src comp="631" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="836"><net_src comp="333" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="841"><net_src comp="640" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="846"><net_src comp="652" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="851"><net_src comp="659" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="856"><net_src comp="663" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="861"><net_src comp="673" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="866"><net_src comp="680" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="275" pin=7"/></net>

<net id="871"><net_src comp="328" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="275" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V_data_V | {9 10 }
	Port: conv_out_V_keep_V | {9 10 }
	Port: conv_out_V_strb_V | {9 10 }
	Port: conv_out_V_user_V | {9 10 }
	Port: conv_out_V_last_V | {9 10 }
	Port: conv_out_V_id_V | {9 10 }
	Port: conv_out_V_dest_V | {9 10 }
	Port: max_out_V_data_V | {11 12 }
	Port: max_out_V_keep_V | {11 12 }
	Port: max_out_V_strb_V | {11 12 }
	Port: max_out_V_user_V | {11 12 }
	Port: max_out_V_last_V | {11 12 }
	Port: max_out_V_id_V | {11 12 }
	Port: max_out_V_dest_V | {11 12 }
	Port: min_out_V_data_V | {11 12 }
	Port: min_out_V_keep_V | {11 12 }
	Port: min_out_V_strb_V | {11 12 }
	Port: min_out_V_user_V | {11 12 }
	Port: min_out_V_last_V | {11 12 }
	Port: min_out_V_id_V | {11 12 }
	Port: min_out_V_dest_V | {11 12 }
	Port: avg_out_V_data_V | {11 12 }
	Port: avg_out_V_keep_V | {11 12 }
	Port: avg_out_V_strb_V | {11 12 }
	Port: avg_out_V_user_V | {11 12 }
	Port: avg_out_V_last_V | {11 12 }
	Port: avg_out_V_id_V | {11 12 }
	Port: avg_out_V_dest_V | {11 12 }
 - Input state : 
	Port: process_images : in_stream_V_data_V | {5 6 }
	Port: process_images : in_stream_V_keep_V | {5 6 }
	Port: process_images : in_stream_V_strb_V | {5 6 }
	Port: process_images : in_stream_V_user_V | {5 6 }
	Port: process_images : in_stream_V_last_V | {5 6 }
	Port: process_images : in_stream_V_id_V | {5 6 }
	Port: process_images : in_stream_V_dest_V | {5 6 }
	Port: process_images : img_height | {1 }
	Port: process_images : img_width | {1 }
  - Chain level:
	State 1
		smax : 1
		smax1 : 1
	State 2
		mul_ln3 : 1
	State 3
		tmp : 1
		icmp : 2
		select_ln37 : 3
		tmp_4 : 1
		icmp68 : 2
		select_ln37_1 : 3
		lshr_ln95_1 : 1
		sub_ln95_1 : 2
		out_h : 3
		trunc_ln95 : 4
	State 4
		mul_ln21 : 1
	State 5
		add_ln53_1 : 1
		tmp_5_cast : 2
		select_ln53 : 3
		add_ln53 : 1
		tmp_6_cast : 2
		select_ln53_1 : 3
	State 6
		mul_ln37 : 1
	State 7
		lshr_ln96_1 : 1
		sub_ln96_1 : 2
		out_w : 3
		trunc_ln96 : 4
	State 8
		smax39 : 1
		smax40 : 1
	State 9
		mul_ln82 : 1
	State 10
	State 11
		sub199 : 1
		sub202 : 1
		call_ln96 : 2
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198  |    4    |  1.588  |   2795  |   2051  |
|          |  grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224  |    12   | 29.5464 |   3968  |   2939  |
|   call   |  grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237  |    8    |  22.232 |   3561  |   2554  |
|          |  grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252 |    0    |  1.588  |   428   |   427   |
|          | grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 |    0    |  4.764  |   444   |   464   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_328                              |    4    |    0    |   119   |    47   |
|          |                              grp_fu_333                              |    4    |    0    |   142   |    48   |
|    mul   |                              grp_fu_337                              |    4    |    0    |   142   |    48   |
|          |                              grp_fu_341                              |    4    |    0    |   166   |    49   |
|          |                              grp_fu_873                              |    4    |    0    |   170   |    51   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              smax_fu_359                             |    0    |    0    |    0    |    31   |
|          |                             smax1_fu_373                             |    0    |    0    |    0    |    31   |
|          |                          select_ln37_fu_456                          |    0    |    0    |    0    |    32   |
|          |                         select_ln37_1_fu_485                         |    0    |    0    |    0    |    32   |
|  select  |                             out_h_fu_514                             |    0    |    0    |    0    |    31   |
|          |                          select_ln53_fu_559                          |    0    |    0    |    0    |    31   |
|          |                         select_ln53_1_fu_588                         |    0    |    0    |    0    |    31   |
|          |                             out_w_fu_625                             |    0    |    0    |    0    |    31   |
|          |                             smax39_fu_640                            |    0    |    0    |    0    |    30   |
|          |                             smax40_fu_652                            |    0    |    0    |    0    |    30   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              sub_fu_425                              |    0    |    0    |    0    |    39   |
|          |                             sub17_fu_430                             |    0    |    0    |    0    |    39   |
|          |                           add_ln37_1_fu_451                          |    0    |    0    |    0    |    39   |
|    add   |                           add_ln37_2_fu_480                          |    0    |    0    |    0    |    39   |
|          |                           add_ln53_1_fu_543                          |    0    |    0    |    0    |    39   |
|          |                            add_ln53_fu_572                           |    0    |    0    |    0    |    39   |
|          |                             sub199_fu_673                            |    0    |    0    |    0    |    38   |
|          |                             sub202_fu_680                            |    0    |    0    |    0    |    38   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             empty_fu_353                             |    0    |    0    |    0    |    39   |
|          |                            empty_33_fu_367                           |    0    |    0    |    0    |    39   |
|          |                              icmp_fu_445                             |    0    |    0    |    0    |    38   |
|   icmp   |                             icmp68_fu_474                            |    0    |    0    |    0    |    38   |
|          |                            empty_34_fu_538                           |    0    |    0    |    0    |    39   |
|          |                            empty_35_fu_567                           |    0    |    0    |    0    |    39   |
|          |                            empty_36_fu_635                           |    0    |    0    |    0    |    38   |
|          |                            empty_37_fu_647                           |    0    |    0    |    0    |    38   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln95_fu_493                           |    0    |    0    |    0    |    39   |
|    sub   |                           sub_ln95_1_fu_508                          |    0    |    0    |    0    |    38   |
|          |                            sub_ln96_fu_604                           |    0    |    0    |    0    |    39   |
|          |                           sub_ln96_1_fu_619                          |    0    |    0    |    0    |    38   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      img_width_read_read_fu_186                      |    0    |    0    |    0    |    0    |
|          |                      img_height_read_read_fu_192                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           trunc_ln3_fu_345                           |    0    |    0    |    0    |    0    |
|   trunc  |                          trunc_ln3_1_fu_349                          |    0    |    0    |    0    |    0    |
|          |                           trunc_ln95_fu_520                          |    0    |    0    |    0    |    0    |
|          |                           trunc_ln96_fu_631                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                             tmp_5_fu_381                             |    0    |    0    |    0    |    0    |
|          |                             tmp_6_fu_399                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          lshr_ln95_2_fu_389                          |    0    |    0    |    0    |    0    |
|          |                          lshr_ln96_2_fu_407                          |    0    |    0    |    0    |    0    |
|          |                              tmp_fu_435                              |    0    |    0    |    0    |    0    |
|partselect|                             tmp_4_fu_464                             |    0    |    0    |    0    |    0    |
|          |                          lshr_ln95_1_fu_498                          |    0    |    0    |    0    |    0    |
|          |                           tmp_5_cast_fu_549                          |    0    |    0    |    0    |    0    |
|          |                           tmp_6_cast_fu_578                          |    0    |    0    |    0    |    0    |
|          |                          lshr_ln96_1_fu_609                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln3_fu_417                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln3_1_fu_421                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln21_fu_524                           |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln21_1_fu_528                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln37_fu_596                           |    0    |    0    |    0    |    0    |
|          |                          zext_ln37_1_fu_600                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln82_fu_659                           |    0    |    0    |    0    |    0    |
|          |                          zext_ln82_1_fu_663                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           sext_ln37_fu_532                           |    0    |    0    |    0    |    0    |
|   sext   |                          sext_ln37_1_fu_535                          |    0    |    0    |    0    |    0    |
|          |                           sext_ln95_fu_667                           |    0    |    0    |    0    |    0    |
|          |                           sext_ln96_fu_670                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    44   | 59.7184 |  11935  |   9760  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| avg_result|    8   |    0   |    0   |    0   |
|conv_result|   32   |    0   |    0   |    0   |
|   image   |    8   |    0   |    0   |    0   |
|  image_1  |    8   |    0   |    0   |    0   |
|  image_2  |    8   |    0   |    0   |    0   |
|  image_3  |    8   |    0   |    0   |    0   |
|  image_4  |    8   |    0   |    0   |    0   |
|  image_5  |    8   |    0   |    0   |    0   |
| max_result|    8   |    0   |    0   |    0   |
| min_result|    8   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |   104  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|img_height_read_reg_696|   32   |
| img_width_read_reg_687|   32   |
|  lshr_ln95_2_reg_718  |   31   |
|  lshr_ln96_2_reg_728  |   31   |
|    mul_ln21_reg_806   |   64   |
|    mul_ln37_reg_833   |   61   |
|    mul_ln3_reg_780    |   62   |
|    mul_ln82_reg_868   |   60   |
|     out_h_reg_769     |   31   |
|     out_w_reg_821     |   31   |
| select_ln37_1_reg_764 |   32   |
|  select_ln37_reg_759  |   32   |
| select_ln53_1_reg_801 |   31   |
|  select_ln53_reg_796  |   31   |
|     smax1_reg_708     |   31   |
|     smax39_reg_838    |   30   |
|     smax40_reg_843    |   30   |
|      smax_reg_703     |   31   |
|     sub17_reg_750     |   32   |
|     sub199_reg_858    |   32   |
|     sub202_reg_863    |   32   |
|      sub_reg_743      |   32   |
|     tmp_5_reg_713     |    1   |
|     tmp_6_reg_723     |    1   |
|   trunc_ln95_reg_775  |   30   |
|   trunc_ln96_reg_828  |   30   |
|  zext_ln21_1_reg_791  |   64   |
|   zext_ln21_reg_786   |   64   |
|  zext_ln37_1_reg_816  |   61   |
|   zext_ln37_reg_811   |   61   |
|   zext_ln3_1_reg_738  |   62   |
|    zext_ln3_reg_733   |   62   |
|  zext_ln82_1_reg_853  |   60   |
|   zext_ln82_reg_848   |   60   |
+-----------------------+--------+
|         Total         |  1367  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 |  p2  |   2  |  60  |   120  ||    0    ||    9    |
| grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
| grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 |  p7  |   2  |  32  |   64   ||    0    ||    9    |
|                              grp_fu_328                              |  p0  |   2  |  30  |   60   ||    0    ||    9    |
|                              grp_fu_328                              |  p1  |   2  |  30  |   60   ||    0    ||    9    |
|                              grp_fu_333                              |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                              grp_fu_333                              |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|                              grp_fu_337                              |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                              grp_fu_337                              |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|                              grp_fu_341                              |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                              grp_fu_341                              |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Total                                |      |      |      |   744  ||  17.468 ||    0    ||    99   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   44   |   59   |  11935 |  9760  |    -   |
|   Memory  |   104  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    0   |   99   |    -   |
|  Register |    -   |    -   |    -   |  1367  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   104  |   44   |   77   |  13302 |  9859  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
