//
// Generated by LLVM NVPTX Back-End
//

.version 8.7
.target sm_80
.address_size 64

	// .globl	matmul_kernel           // -- Begin function matmul_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @matmul_kernel
.visible .entry matmul_kernel(
	.param .u64 .ptr .global .align 1 matmul_kernel_param_0,
	.param .u64 .ptr .global .align 1 matmul_kernel_param_1,
	.param .u64 .ptr .global .align 1 matmul_kernel_param_2,
	.param .u32 matmul_kernel_param_3,
	.param .u32 matmul_kernel_param_4,
	.param .u32 matmul_kernel_param_5,
	.param .u32 matmul_kernel_param_6,
	.param .u32 matmul_kernel_param_7,
	.param .u32 matmul_kernel_param_8,
	.param .u64 .ptr .global .align 1 matmul_kernel_param_9,
	.param .u64 .ptr .global .align 1 matmul_kernel_param_10
)
.reqntid 128
{
	.reg .pred 	%p<66>;
	.reg .b32 	%r<1964>;
	.reg .b64 	%rd<69>;
	.loc	1 8 0                           // triton_gemm.py:8:0
$L__func_begin0:
	.loc	1 8 0                           // triton_gemm.py:8:0

// %bb.0:
	ld.param.b32 	%r439, [matmul_kernel_param_8];
	ld.param.b32 	%r438, [matmul_kernel_param_7];
	ld.param.b32 	%r437, [matmul_kernel_param_5];
	ld.param.b32 	%r436, [matmul_kernel_param_4];
	ld.param.b32 	%r435, [matmul_kernel_param_3];
	ld.param.b64 	%rd7, [matmul_kernel_param_2];
	ld.param.b64 	%rd24, [matmul_kernel_param_0];
	ld.param.b64 	%rd25, [matmul_kernel_param_1];
$L__tmp0:
	.loc	1 19 26                         // triton_gemm.py:19:26
	mov.u32 	%r472, %ctaid.x;
	.loc	1 20 26                         // triton_gemm.py:20:26
	mov.u32 	%r473, %ctaid.y;
	.loc	1 23 21                         // triton_gemm.py:23:21
	shl.b32 	%r1, %r472, 7;
	.loc	1 23 49                         // triton_gemm.py:23:49
	mov.u32 	%r2, %tid.x;
	bfe.u32 	%r474, %r2, 2, 5;
	ld.param.b32 	%r475, [matmul_kernel_param_6];
	and.b32 	%r476, %r2, 112;
	bfe.u32 	%r3, %r2, 4, 3;
	or.b32 	%r4, %r3, 8;
	or.b32 	%r5, %r3, 16;
	or.b32 	%r6, %r3, 24;
	and.b32 	%r7, %r2, 15;
	shl.b32 	%r477, %r7, 3;
	.loc	1 23 36                         // triton_gemm.py:23:36
	or.b32 	%r8, %r474, %r1;
	or.b32 	%r9, %r8, 32;
	or.b32 	%r10, %r8, 64;
	or.b32 	%r11, %r8, 96;
	.loc	1 24 21                         // triton_gemm.py:24:21
	shl.b32 	%r478, %r473, 7;
	.loc	1 24 36                         // triton_gemm.py:24:36
	or.b32 	%r479, %r477, %r478;
	.loc	1 33 43                         // triton_gemm.py:33:43
	mul.lo.s32 	%r480, %r475, %r8;
	shl.b32 	%r481, %r475, 5;
	add.s32 	%r482, %r480, %r481;
	add.s32 	%r483, %r482, %r481;
	add.s32 	%r484, %r483, %r481;
	.loc	1 33 25                         // triton_gemm.py:33:25
	mad.wide.s32 	%rd1, %r480, 2, %rd24;
	mad.wide.s32 	%rd2, %r482, 2, %rd24;
	mad.wide.s32 	%rd3, %r483, 2, %rd24;
	mad.wide.s32 	%rd4, %r484, 2, %rd24;
	.loc	1 33 67                         // triton_gemm.py:33:67
	and.b32 	%r12, %r2, 3;
	shl.b32 	%r13, %r12, 3;
	.loc	1 34 36                         // triton_gemm.py:34:36
	setp.lt.s32 	%p1, %r8, %r435;
	setp.lt.s32 	%p2, %r9, %r435;
	setp.lt.s32 	%p3, %r10, %r435;
	setp.lt.s32 	%p4, %r11, %r435;
	.loc	1 39 66                         // triton_gemm.py:39:66
	setp.lt.s32 	%p5, %r479, %r436;
	.loc	1 31 25                         // triton_gemm.py:31:25
	setp.gt.s32 	%p6, %r437, 0;
	.loc	1 33 55                         // triton_gemm.py:33:55
	mul.wide.u32 	%rd26, %r13, 2;
	add.s64 	%rd8, %rd1, %rd26;
	add.s64 	%rd9, %rd2, %rd26;
	add.s64 	%rd10, %rd3, %rd26;
	add.s64 	%rd11, %rd4, %rd26;
	.loc	1 34 66                         // triton_gemm.py:34:66
	setp.lt.s32 	%p7, %r13, %r437;
	.loc	1 35 20                         // triton_gemm.py:35:20
	shl.b32 	%r14, %r2, 4;
	and.b32 	%r485, %r14, 2032;
	and.b32 	%r15, %r2, 24;
	shl.b32 	%r486, %r15, 1;
	xor.b32 	%r16, %r485, %r486;
	mov.b32 	%r487, global_smem;
	add.s32 	%r440, %r487, %r16;
	selp.b32 	%r488, 16, 0, %p7;
	selp.b32 	%r489, %r488, 0, %p1;
	selp.b32 	%r441, %r489, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r440 + 0 ], [ %rd8 + 0 ], 0x10, %r441;
	// end inline asm
	add.s32 	%r442, %r440, 2048;
	selp.b32 	%r490, %r488, 0, %p2;
	selp.b32 	%r443, %r490, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r442 + 0 ], [ %rd9 + 0 ], 0x10, %r443;
	// end inline asm
	add.s32 	%r444, %r440, 4096;
	selp.b32 	%r491, %r488, 0, %p3;
	selp.b32 	%r445, %r491, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r444 + 0 ], [ %rd10 + 0 ], 0x10, %r445;
	// end inline asm
	add.s32 	%r446, %r440, 6144;
	selp.b32 	%r492, %r488, 0, %p4;
	selp.b32 	%r447, %r492, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r446 + 0 ], [ %rd11 + 0 ], 0x10, %r447;
	// end inline asm
	cp.async.commit_group;
	.loc	1 38 49                         // triton_gemm.py:38:49
	mul.lo.s32 	%r493, %r438, %r3;
	shl.b32 	%r494, %r438, 3;
	add.s32 	%r495, %r493, %r494;
	add.s32 	%r496, %r495, %r494;
	add.s32 	%r497, %r496, %r494;
	.loc	1 38 61                         // triton_gemm.py:38:61
	cvt.u64.u32 	%rd5, %r479;
	.loc	1 31 25                         // triton_gemm.py:31:25
	mad.wide.u32 	%rd6, %r479, 2, %rd25;
	.loc	1 38 61                         // triton_gemm.py:38:61
	mad.wide.s32 	%rd12, %r493, 2, %rd6;
	mad.wide.s32 	%rd13, %r495, 2, %rd6;
	mad.wide.s32 	%rd14, %r496, 2, %rd6;
	mad.wide.s32 	%rd15, %r497, 2, %rd6;
	.loc	1 39 42                         // triton_gemm.py:39:42
	setp.lt.s32 	%p8, %r3, %r437;
	setp.lt.s32 	%p9, %r4, %r437;
	setp.lt.s32 	%p10, %r5, %r437;
	setp.lt.s32 	%p11, %r6, %r437;
	.loc	1 40 20                         // triton_gemm.py:40:20
	xor.b32 	%r17, %r485, %r476;
	add.s32 	%r498, %r487, %r17;
	add.s32 	%r448, %r498, 16384;
	selp.b32 	%r499, 16, 0, %p8;
	selp.b32 	%r449, %r499, 0, %p5;
	// begin inline asm
	cp.async.cg.shared.global [ %r448 + 0 ], [ %rd12 + 0 ], 0x10, %r449;
	// end inline asm
	add.s32 	%r450, %r498, 18432;
	selp.b32 	%r500, 16, 0, %p9;
	selp.b32 	%r501, %r500, 0, %p5;
	selp.b32 	%r451, %r501, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r450 + 0 ], [ %rd13 + 0 ], 0x10, %r451;
	// end inline asm
	add.s32 	%r452, %r498, 20480;
	selp.b32 	%r502, 16, 0, %p10;
	selp.b32 	%r503, %r502, 0, %p5;
	selp.b32 	%r453, %r503, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r452 + 0 ], [ %rd14 + 0 ], 0x10, %r453;
	// end inline asm
	add.s32 	%r454, %r498, 22528;
	selp.b32 	%r504, 16, 0, %p11;
	selp.b32 	%r505, %r504, 0, %p5;
	selp.b32 	%r455, %r505, 0, %p6;
	// begin inline asm
	cp.async.cg.shared.global [ %r454 + 0 ], [ %rd15 + 0 ], 0x10, %r455;
	// end inline asm
	cp.async.commit_group;
	.loc	1 31 25                         // triton_gemm.py:31:25
	setp.gt.s32 	%p12, %r437, 32;
	.loc	1 33 60                         // triton_gemm.py:33:60
	or.b32 	%r506, %r13, 32;
	.loc	1 33 55                         // triton_gemm.py:33:55
	add.s64 	%rd16, %rd8, 64;
	add.s64 	%rd17, %rd9, 64;
	add.s64 	%rd18, %rd10, 64;
	add.s64 	%rd19, %rd11, 64;
	.loc	1 34 66                         // triton_gemm.py:34:66
	setp.lt.s32 	%p13, %r506, %r437;
	.loc	1 35 20                         // triton_gemm.py:35:20
	bar.sync 	0;
	add.s32 	%r456, %r440, 8192;
	selp.b32 	%r507, 16, 0, %p13;
	selp.b32 	%r508, %r507, 0, %p1;
	selp.b32 	%r457, %r508, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r456 + 0 ], [ %rd16 + 0 ], 0x10, %r457;
	// end inline asm
	add.s32 	%r458, %r440, 10240;
	selp.b32 	%r509, %r507, 0, %p2;
	selp.b32 	%r459, %r509, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r458 + 0 ], [ %rd17 + 0 ], 0x10, %r459;
	// end inline asm
	add.s32 	%r460, %r440, 12288;
	selp.b32 	%r510, %r507, 0, %p3;
	selp.b32 	%r461, %r510, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r460 + 0 ], [ %rd18 + 0 ], 0x10, %r461;
	// end inline asm
	add.s32 	%r462, %r440, 14336;
	selp.b32 	%r511, %r507, 0, %p4;
	selp.b32 	%r463, %r511, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r462 + 0 ], [ %rd19 + 0 ], 0x10, %r463;
	// end inline asm
	cp.async.commit_group;
	.loc	1 38 30                         // triton_gemm.py:38:30
	or.b32 	%r18, %r3, 32;
	or.b32 	%r19, %r3, 40;
	or.b32 	%r20, %r3, 48;
	or.b32 	%r21, %r3, 56;
	.loc	1 38 49                         // triton_gemm.py:38:49
	add.s32 	%r512, %r497, %r494;
	add.s32 	%r513, %r512, %r494;
	add.s32 	%r514, %r513, %r494;
	add.s32 	%r515, %r514, %r494;
	.loc	1 38 61                         // triton_gemm.py:38:61
	mad.wide.s32 	%rd20, %r512, 2, %rd6;
	mad.wide.s32 	%rd21, %r513, 2, %rd6;
	mad.wide.s32 	%rd22, %r514, 2, %rd6;
	mad.wide.s32 	%rd23, %r515, 2, %rd6;
	.loc	1 39 42                         // triton_gemm.py:39:42
	setp.lt.s32 	%p14, %r18, %r437;
	setp.lt.s32 	%p15, %r19, %r437;
	setp.lt.s32 	%p16, %r20, %r437;
	setp.lt.s32 	%p17, %r21, %r437;
	.loc	1 40 20                         // triton_gemm.py:40:20
	add.s32 	%r464, %r498, 24576;
	selp.b32 	%r516, 16, 0, %p14;
	selp.b32 	%r517, %r516, 0, %p5;
	selp.b32 	%r465, %r517, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r464 + 0 ], [ %rd20 + 0 ], 0x10, %r465;
	// end inline asm
	add.s32 	%r466, %r498, 26624;
	selp.b32 	%r518, 16, 0, %p15;
	selp.b32 	%r519, %r518, 0, %p5;
	selp.b32 	%r467, %r519, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r466 + 0 ], [ %rd21 + 0 ], 0x10, %r467;
	// end inline asm
	add.s32 	%r468, %r498, 28672;
	selp.b32 	%r520, 16, 0, %p16;
	selp.b32 	%r521, %r520, 0, %p5;
	selp.b32 	%r469, %r521, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r468 + 0 ], [ %rd22 + 0 ], 0x10, %r469;
	// end inline asm
	add.s32 	%r470, %r498, 30720;
	selp.b32 	%r522, 16, 0, %p17;
	selp.b32 	%r523, %r522, 0, %p5;
	selp.b32 	%r471, %r523, 0, %p12;
	// begin inline asm
	cp.async.cg.shared.global [ %r470 + 0 ], [ %rd23 + 0 ], 0x10, %r471;
	// end inline asm
	cp.async.commit_group;
	shl.b32 	%r22, %r2, 3;
	and.b32 	%r23, %r2, 16;
	cvt.u32.u64 	%r1765, %rd5;
	.loc	1 31 25                         // triton_gemm.py:31:25
	@%p6 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph
	.loc	1 0 25                          // triton_gemm.py:0:25
	add.s32 	%r26, %r437, -64;
	shl.b32 	%r593, %r7, 6;
	and.b32 	%r594, %r22, 48;
	and.b32 	%r595, %r14, 1024;
	or.b32 	%r596, %r593, %r594;
	xor.b32 	%r597, %r596, %r23;
	or.b32 	%r27, %r597, %r595;
	xor.b32 	%r28, %r27, 32;
	shl.b32 	%r598, %r2, 8;
	and.b32 	%r599, %r598, 7936;
	and.b32 	%r1898, %r14, 112;
	shr.u32 	%r600, %r2, 1;
	and.b32 	%r1899, %r600, 16;
	xor.b32 	%r601, %r1898, %r1899;
	or.b32 	%r31, %r601, %r599;
	xor.b32 	%r32, %r31, 32;
	xor.b32 	%r33, %r31, 64;
	xor.b32 	%r34, %r31, 96;
	.loc	1 31 25                         // triton_gemm.py:31:25
	or.b32 	%r602, %r3, 88;
	mul.lo.s32 	%r35, %r438, %r602;
	shl.b32 	%r36, %r438, 5;
	or.b32 	%r603, %r3, 80;
	mul.lo.s32 	%r37, %r438, %r603;
	or.b32 	%r604, %r3, 72;
	mul.lo.s32 	%r38, %r438, %r604;
	or.b32 	%r605, %r3, 64;
	mul.lo.s32 	%r39, %r438, %r605;
	or.b32 	%r40, %r13, 64;
	mov.b32 	%r1769, 0f00000000;
	mov.b32 	%r1768, 1;
	mov.b32 	%r1767, -1;
	mov.b32 	%r1766, 0;
	mov.b32 	%r1770, %r1769;
	mov.b32 	%r1771, %r1769;
	mov.b32 	%r1772, %r1769;
	mov.b32 	%r1773, %r1769;
	mov.b32 	%r1774, %r1769;
	mov.b32 	%r1775, %r1769;
	mov.b32 	%r1776, %r1769;
	mov.b32 	%r1777, %r1769;
	mov.b32 	%r1778, %r1769;
	mov.b32 	%r1779, %r1769;
	mov.b32 	%r1780, %r1769;
	mov.b32 	%r1781, %r1769;
	mov.b32 	%r1782, %r1769;
	mov.b32 	%r1783, %r1769;
	mov.b32 	%r1784, %r1769;
	mov.b32 	%r1785, %r1769;
	mov.b32 	%r1786, %r1769;
	mov.b32 	%r1787, %r1769;
	mov.b32 	%r1788, %r1769;
	mov.b32 	%r1789, %r1769;
	mov.b32 	%r1790, %r1769;
	mov.b32 	%r1791, %r1769;
	mov.b32 	%r1792, %r1769;
	mov.b32 	%r1793, %r1769;
	mov.b32 	%r1794, %r1769;
	mov.b32 	%r1795, %r1769;
	mov.b32 	%r1796, %r1769;
	mov.b32 	%r1797, %r1769;
	mov.b32 	%r1798, %r1769;
	mov.b32 	%r1799, %r1769;
	mov.b32 	%r1800, %r1769;
	mov.b32 	%r1801, %r1769;
	mov.b32 	%r1802, %r1769;
	mov.b32 	%r1803, %r1769;
	mov.b32 	%r1804, %r1769;
	mov.b32 	%r1805, %r1769;
	mov.b32 	%r1806, %r1769;
	mov.b32 	%r1807, %r1769;
	mov.b32 	%r1808, %r1769;
	mov.b32 	%r1809, %r1769;
	mov.b32 	%r1810, %r1769;
	mov.b32 	%r1811, %r1769;
	mov.b32 	%r1812, %r1769;
	mov.b32 	%r1813, %r1769;
	mov.b32 	%r1814, %r1769;
	mov.b32 	%r1815, %r1769;
	mov.b32 	%r1816, %r1769;
	mov.b32 	%r1817, %r1769;
	mov.b32 	%r1818, %r1769;
	mov.b32 	%r1819, %r1769;
	mov.b32 	%r1820, %r1769;
	mov.b32 	%r1821, %r1769;
	mov.b32 	%r1822, %r1769;
	mov.b32 	%r1823, %r1769;
	mov.b32 	%r1824, %r1769;
	mov.b32 	%r1825, %r1769;
	mov.b32 	%r1826, %r1769;
	mov.b32 	%r1827, %r1769;
	mov.b32 	%r1828, %r1769;
	mov.b32 	%r1829, %r1769;
	mov.b32 	%r1830, %r1769;
	mov.b32 	%r1831, %r1769;
	mov.b32 	%r1832, %r1769;
	mov.b32 	%r1833, %r1769;
	mov.b32 	%r1834, %r1769;
	mov.b32 	%r1835, %r1769;
	mov.b32 	%r1836, %r1769;
	mov.b32 	%r1837, %r1769;
	mov.b32 	%r1838, %r1769;
	mov.b32 	%r1839, %r1769;
	mov.b32 	%r1840, %r1769;
	mov.b32 	%r1841, %r1769;
	mov.b32 	%r1842, %r1769;
	mov.b32 	%r1843, %r1769;
	mov.b32 	%r1844, %r1769;
	mov.b32 	%r1845, %r1769;
	mov.b32 	%r1846, %r1769;
	mov.b32 	%r1847, %r1769;
	mov.b32 	%r1848, %r1769;
	mov.b32 	%r1849, %r1769;
	mov.b32 	%r1850, %r1769;
	mov.b32 	%r1851, %r1769;
	mov.b32 	%r1852, %r1769;
	mov.b32 	%r1853, %r1769;
	mov.b32 	%r1854, %r1769;
	mov.b32 	%r1855, %r1769;
	mov.b32 	%r1856, %r1769;
	mov.b32 	%r1857, %r1769;
	mov.b32 	%r1858, %r1769;
	mov.b32 	%r1859, %r1769;
	mov.b32 	%r1860, %r1769;
	mov.b32 	%r1861, %r1769;
	mov.b32 	%r1862, %r1769;
	mov.b32 	%r1863, %r1769;
	mov.b32 	%r1864, %r1769;
	mov.b32 	%r1865, %r1769;
	mov.b32 	%r1866, %r1769;
	mov.b32 	%r1867, %r1769;
	mov.b32 	%r1868, %r1769;
	mov.b32 	%r1869, %r1769;
	mov.b32 	%r1870, %r1769;
	mov.b32 	%r1871, %r1769;
	mov.b32 	%r1872, %r1769;
	mov.b32 	%r1873, %r1769;
	mov.b32 	%r1874, %r1769;
	mov.b32 	%r1875, %r1769;
	mov.b32 	%r1876, %r1769;
	mov.b32 	%r1877, %r1769;
	mov.b32 	%r1878, %r1769;
	mov.b32 	%r1879, %r1769;
	mov.b32 	%r1880, %r1769;
	mov.b32 	%r1881, %r1769;
	mov.b32 	%r1882, %r1769;
	mov.b32 	%r1883, %r1769;
	mov.b32 	%r1884, %r1769;
	mov.b32 	%r1885, %r1769;
	mov.b32 	%r1886, %r1769;
	mov.b32 	%r1887, %r1769;
	mov.b32 	%r1888, %r1769;
	mov.b32 	%r1889, %r1769;
	mov.b32 	%r1890, %r1769;
	mov.b32 	%r1891, %r1769;
	mov.b32 	%r1892, %r1769;
	mov.b32 	%r1893, %r1769;
	mov.b32 	%r1894, %r1769;
	mov.b32 	%r1895, %r1769;
	mov.b32 	%r1896, %r1769;
	mov.b32 	%r1897, %r1766;
$L__BB0_3:                              // =>This Inner Loop Header: Depth=1
	.loc	1 39 66                         // triton_gemm.py:39:66
	setp.lt.s32 	%p18, %r1765, %r436;
	.loc	1 31 25                         // triton_gemm.py:31:25
	setp.lt.s32 	%p23, %r1897, %r26;
	add.s32 	%r1599, %r1767, 1;
	setp.gt.s32 	%p24, %r1599, 1;
	selp.b32 	%r1767, 0, %r1599, %p24;
	.loc	1 35 20                         // triton_gemm.py:35:20
	cp.async.wait_group 	2;
	bar.sync 	0;
	shl.b32 	%r1600, %r1767, 13;
	add.s32 	%r1602, %r487, %r1600;
	add.s32 	%r610, %r1602, %r27;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r694, %r695, %r696, %r697}, [%r610];
	// end inline asm
	add.s32 	%r615, %r610, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r806, %r807, %r808, %r809}, [%r615];
	// end inline asm
	add.s32 	%r620, %r610, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r918, %r919, %r920, %r921}, [%r620];
	// end inline asm
	add.s32 	%r625, %r610, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1030, %r1031, %r1032, %r1033}, [%r625];
	// end inline asm
	add.s32 	%r630, %r1602, %r28;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1142, %r1143, %r1144, %r1145}, [%r630];
	// end inline asm
	add.s32 	%r635, %r630, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1254, %r1255, %r1256, %r1257}, [%r635];
	// end inline asm
	add.s32 	%r640, %r630, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1366, %r1367, %r1368, %r1369}, [%r640];
	// end inline asm
	add.s32 	%r645, %r630, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1478, %r1479, %r1480, %r1481}, [%r645];
	// end inline asm
	.loc	1 40 20                         // triton_gemm.py:40:20
	add.s32 	%r1603, %r487, 16384;
	add.s32 	%r1604, %r1603, %r1600;
	add.s32 	%r650, %r1604, %r31;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r698, %r699, %r1146, %r1147}, [%r650];
	// end inline asm
	add.s32 	%r655, %r650, 128;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r754, %r755, %r1202, %r1203}, [%r655];
	// end inline asm
	add.s32 	%r660, %r1604, %r32;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r712, %r713, %r1160, %r1161}, [%r660];
	// end inline asm
	add.s32 	%r665, %r660, 128;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r768, %r769, %r1216, %r1217}, [%r665];
	// end inline asm
	add.s32 	%r670, %r1604, %r33;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r726, %r727, %r1174, %r1175}, [%r670];
	// end inline asm
	add.s32 	%r675, %r670, 128;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r782, %r783, %r1230, %r1231}, [%r675];
	// end inline asm
	add.s32 	%r680, %r1604, %r34;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r740, %r741, %r1188, %r1189}, [%r680];
	// end inline asm
	add.s32 	%r685, %r680, 128;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r796, %r797, %r1244, %r1245}, [%r685];
	// end inline asm
	.loc	1 43 35                         // triton_gemm.py:43:35
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1769, %r1770, %r1771, %r1772 }, { %r694, %r695, %r696, %r697 }, { %r698, %r699 }, { %r1769, %r1770, %r1771, %r1772 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1773, %r1774, %r1775, %r1776 }, { %r694, %r695, %r696, %r697 }, { %r712, %r713 }, { %r1773, %r1774, %r1775, %r1776 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1777, %r1778, %r1779, %r1780 }, { %r694, %r695, %r696, %r697 }, { %r726, %r727 }, { %r1777, %r1778, %r1779, %r1780 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1781, %r1782, %r1783, %r1784 }, { %r694, %r695, %r696, %r697 }, { %r740, %r741 }, { %r1781, %r1782, %r1783, %r1784 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1785, %r1786, %r1787, %r1788 }, { %r694, %r695, %r696, %r697 }, { %r754, %r755 }, { %r1785, %r1786, %r1787, %r1788 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1789, %r1790, %r1791, %r1792 }, { %r694, %r695, %r696, %r697 }, { %r768, %r769 }, { %r1789, %r1790, %r1791, %r1792 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1793, %r1794, %r1795, %r1796 }, { %r694, %r695, %r696, %r697 }, { %r782, %r783 }, { %r1793, %r1794, %r1795, %r1796 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1797, %r1798, %r1799, %r1800 }, { %r694, %r695, %r696, %r697 }, { %r796, %r797 }, { %r1797, %r1798, %r1799, %r1800 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1801, %r1802, %r1803, %r1804 }, { %r806, %r807, %r808, %r809 }, { %r698, %r699 }, { %r1801, %r1802, %r1803, %r1804 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1805, %r1806, %r1807, %r1808 }, { %r806, %r807, %r808, %r809 }, { %r712, %r713 }, { %r1805, %r1806, %r1807, %r1808 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1809, %r1810, %r1811, %r1812 }, { %r806, %r807, %r808, %r809 }, { %r726, %r727 }, { %r1809, %r1810, %r1811, %r1812 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1813, %r1814, %r1815, %r1816 }, { %r806, %r807, %r808, %r809 }, { %r740, %r741 }, { %r1813, %r1814, %r1815, %r1816 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1817, %r1818, %r1819, %r1820 }, { %r806, %r807, %r808, %r809 }, { %r754, %r755 }, { %r1817, %r1818, %r1819, %r1820 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1821, %r1822, %r1823, %r1824 }, { %r806, %r807, %r808, %r809 }, { %r768, %r769 }, { %r1821, %r1822, %r1823, %r1824 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1825, %r1826, %r1827, %r1828 }, { %r806, %r807, %r808, %r809 }, { %r782, %r783 }, { %r1825, %r1826, %r1827, %r1828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1829, %r1830, %r1831, %r1832 }, { %r806, %r807, %r808, %r809 }, { %r796, %r797 }, { %r1829, %r1830, %r1831, %r1832 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1833, %r1834, %r1835, %r1836 }, { %r918, %r919, %r920, %r921 }, { %r698, %r699 }, { %r1833, %r1834, %r1835, %r1836 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1837, %r1838, %r1839, %r1840 }, { %r918, %r919, %r920, %r921 }, { %r712, %r713 }, { %r1837, %r1838, %r1839, %r1840 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1841, %r1842, %r1843, %r1844 }, { %r918, %r919, %r920, %r921 }, { %r726, %r727 }, { %r1841, %r1842, %r1843, %r1844 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1845, %r1846, %r1847, %r1848 }, { %r918, %r919, %r920, %r921 }, { %r740, %r741 }, { %r1845, %r1846, %r1847, %r1848 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1849, %r1850, %r1851, %r1852 }, { %r918, %r919, %r920, %r921 }, { %r754, %r755 }, { %r1849, %r1850, %r1851, %r1852 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1853, %r1854, %r1855, %r1856 }, { %r918, %r919, %r920, %r921 }, { %r768, %r769 }, { %r1853, %r1854, %r1855, %r1856 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1857, %r1858, %r1859, %r1860 }, { %r918, %r919, %r920, %r921 }, { %r782, %r783 }, { %r1857, %r1858, %r1859, %r1860 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1861, %r1862, %r1863, %r1864 }, { %r918, %r919, %r920, %r921 }, { %r796, %r797 }, { %r1861, %r1862, %r1863, %r1864 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1865, %r1866, %r1867, %r1868 }, { %r1030, %r1031, %r1032, %r1033 }, { %r698, %r699 }, { %r1865, %r1866, %r1867, %r1868 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1869, %r1870, %r1871, %r1872 }, { %r1030, %r1031, %r1032, %r1033 }, { %r712, %r713 }, { %r1869, %r1870, %r1871, %r1872 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1873, %r1874, %r1875, %r1876 }, { %r1030, %r1031, %r1032, %r1033 }, { %r726, %r727 }, { %r1873, %r1874, %r1875, %r1876 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1877, %r1878, %r1879, %r1880 }, { %r1030, %r1031, %r1032, %r1033 }, { %r740, %r741 }, { %r1877, %r1878, %r1879, %r1880 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1881, %r1882, %r1883, %r1884 }, { %r1030, %r1031, %r1032, %r1033 }, { %r754, %r755 }, { %r1881, %r1882, %r1883, %r1884 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1885, %r1886, %r1887, %r1888 }, { %r1030, %r1031, %r1032, %r1033 }, { %r768, %r769 }, { %r1885, %r1886, %r1887, %r1888 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1889, %r1890, %r1891, %r1892 }, { %r1030, %r1031, %r1032, %r1033 }, { %r782, %r783 }, { %r1889, %r1890, %r1891, %r1892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1893, %r1894, %r1895, %r1896 }, { %r1030, %r1031, %r1032, %r1033 }, { %r796, %r797 }, { %r1893, %r1894, %r1895, %r1896 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1769, %r1770, %r1771, %r1772 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1146, %r1147 }, { %r1769, %r1770, %r1771, %r1772 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1773, %r1774, %r1775, %r1776 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1160, %r1161 }, { %r1773, %r1774, %r1775, %r1776 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1777, %r1778, %r1779, %r1780 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1174, %r1175 }, { %r1777, %r1778, %r1779, %r1780 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1781, %r1782, %r1783, %r1784 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1188, %r1189 }, { %r1781, %r1782, %r1783, %r1784 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1785, %r1786, %r1787, %r1788 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1202, %r1203 }, { %r1785, %r1786, %r1787, %r1788 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1789, %r1790, %r1791, %r1792 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1216, %r1217 }, { %r1789, %r1790, %r1791, %r1792 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1793, %r1794, %r1795, %r1796 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1230, %r1231 }, { %r1793, %r1794, %r1795, %r1796 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1797, %r1798, %r1799, %r1800 }, { %r1142, %r1143, %r1144, %r1145 }, { %r1244, %r1245 }, { %r1797, %r1798, %r1799, %r1800 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1801, %r1802, %r1803, %r1804 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1146, %r1147 }, { %r1801, %r1802, %r1803, %r1804 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1805, %r1806, %r1807, %r1808 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1160, %r1161 }, { %r1805, %r1806, %r1807, %r1808 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1809, %r1810, %r1811, %r1812 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1174, %r1175 }, { %r1809, %r1810, %r1811, %r1812 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1813, %r1814, %r1815, %r1816 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1188, %r1189 }, { %r1813, %r1814, %r1815, %r1816 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1817, %r1818, %r1819, %r1820 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1202, %r1203 }, { %r1817, %r1818, %r1819, %r1820 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1821, %r1822, %r1823, %r1824 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1216, %r1217 }, { %r1821, %r1822, %r1823, %r1824 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1825, %r1826, %r1827, %r1828 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1230, %r1231 }, { %r1825, %r1826, %r1827, %r1828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1829, %r1830, %r1831, %r1832 }, { %r1254, %r1255, %r1256, %r1257 }, { %r1244, %r1245 }, { %r1829, %r1830, %r1831, %r1832 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1833, %r1834, %r1835, %r1836 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1146, %r1147 }, { %r1833, %r1834, %r1835, %r1836 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1837, %r1838, %r1839, %r1840 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1160, %r1161 }, { %r1837, %r1838, %r1839, %r1840 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1841, %r1842, %r1843, %r1844 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1174, %r1175 }, { %r1841, %r1842, %r1843, %r1844 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1845, %r1846, %r1847, %r1848 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1188, %r1189 }, { %r1845, %r1846, %r1847, %r1848 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1849, %r1850, %r1851, %r1852 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1202, %r1203 }, { %r1849, %r1850, %r1851, %r1852 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1853, %r1854, %r1855, %r1856 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1216, %r1217 }, { %r1853, %r1854, %r1855, %r1856 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1857, %r1858, %r1859, %r1860 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1230, %r1231 }, { %r1857, %r1858, %r1859, %r1860 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1861, %r1862, %r1863, %r1864 }, { %r1366, %r1367, %r1368, %r1369 }, { %r1244, %r1245 }, { %r1861, %r1862, %r1863, %r1864 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1865, %r1866, %r1867, %r1868 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1146, %r1147 }, { %r1865, %r1866, %r1867, %r1868 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1869, %r1870, %r1871, %r1872 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1160, %r1161 }, { %r1869, %r1870, %r1871, %r1872 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1873, %r1874, %r1875, %r1876 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1174, %r1175 }, { %r1873, %r1874, %r1875, %r1876 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1877, %r1878, %r1879, %r1880 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1188, %r1189 }, { %r1877, %r1878, %r1879, %r1880 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1881, %r1882, %r1883, %r1884 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1202, %r1203 }, { %r1881, %r1882, %r1883, %r1884 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1885, %r1886, %r1887, %r1888 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1216, %r1217 }, { %r1885, %r1886, %r1887, %r1888 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1889, %r1890, %r1891, %r1892 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1230, %r1231 }, { %r1889, %r1890, %r1891, %r1892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %r1893, %r1894, %r1895, %r1896 }, { %r1478, %r1479, %r1480, %r1481 }, { %r1244, %r1245 }, { %r1893, %r1894, %r1895, %r1896 };
	// end inline asm
	.loc	1 31 25                         // triton_gemm.py:31:25
	add.s32 	%r1605, %r1768, 1;
	setp.gt.s32 	%p25, %r1605, 1;
	selp.b32 	%r1768, 0, %r1605, %p25;
	.loc	1 33 55                         // triton_gemm.py:33:55
	add.s32 	%r1606, %r40, %r1897;
	mul.wide.s32 	%rd35, %r1606, 2;
	add.s64 	%rd27, %rd1, %rd35;
	add.s64 	%rd28, %rd2, %rd35;
	add.s64 	%rd29, %rd3, %rd35;
	add.s64 	%rd30, %rd4, %rd35;
	.loc	1 34 66                         // triton_gemm.py:34:66
	setp.lt.s32 	%p26, %r1606, %r437;
	.loc	1 35 20                         // triton_gemm.py:35:20
	shl.b32 	%r1607, %r1768, 13;
	add.s32 	%r1608, %r487, %r1607;
	bar.sync 	0;
	add.s32 	%r1582, %r1608, %r16;
	selp.b32 	%r1609, 16, 0, %p26;
	selp.b32 	%r1610, %r1609, 0, %p1;
	selp.b32 	%r1583, %r1610, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1582 + 0 ], [ %rd27 + 0 ], 0x10, %r1583;
	// end inline asm
	add.s32 	%r1584, %r1582, 2048;
	selp.b32 	%r1611, %r1609, 0, %p2;
	selp.b32 	%r1585, %r1611, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1584 + 0 ], [ %rd28 + 0 ], 0x10, %r1585;
	// end inline asm
	add.s32 	%r1586, %r1582, 4096;
	selp.b32 	%r1612, %r1609, 0, %p3;
	selp.b32 	%r1587, %r1612, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1586 + 0 ], [ %rd29 + 0 ], 0x10, %r1587;
	// end inline asm
	add.s32 	%r1588, %r1582, 6144;
	selp.b32 	%r1613, %r1609, 0, %p4;
	selp.b32 	%r1589, %r1613, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1588 + 0 ], [ %rd30 + 0 ], 0x10, %r1589;
	// end inline asm
	cp.async.commit_group;
	.loc	1 38 30                         // triton_gemm.py:38:30
	add.s32 	%r1614, %r3, %r1897;
	add.s32 	%r1615, %r1614, 64;
	add.s32 	%r1616, %r1614, 72;
	add.s32 	%r1617, %r1614, 80;
	.loc	1 38 49                         // triton_gemm.py:38:49
	add.s32 	%r1618, %r1614, 88;
	add.s32 	%r1619, %r39, %r1766;
	add.s32 	%r1620, %r38, %r1766;
	add.s32 	%r1621, %r37, %r1766;
	.loc	1 38 25                         // triton_gemm.py:38:25
	add.s32 	%r1622, %r35, %r1766;
	.loc	1 38 61                         // triton_gemm.py:38:61
	mad.wide.s32 	%rd31, %r1619, 2, %rd6;
	mad.wide.s32 	%rd32, %r1620, 2, %rd6;
	mad.wide.s32 	%rd33, %r1621, 2, %rd6;
	mad.wide.s32 	%rd34, %r1622, 2, %rd6;
	.loc	1 39 42                         // triton_gemm.py:39:42
	setp.lt.s32 	%p27, %r1615, %r437;
	setp.lt.s32 	%p28, %r1616, %r437;
	setp.lt.s32 	%p29, %r1617, %r437;
	setp.lt.s32 	%p30, %r1618, %r437;
	.loc	1 40 20                         // triton_gemm.py:40:20
	add.s32 	%r1623, %r1603, %r1607;
	add.s32 	%r1590, %r1623, %r17;
	selp.b32 	%r1624, 16, 0, %p27;
	selp.b32 	%r1625, %r1624, 0, %p18;
	selp.b32 	%r1591, %r1625, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1590 + 0 ], [ %rd31 + 0 ], 0x10, %r1591;
	// end inline asm
	add.s32 	%r1592, %r1590, 2048;
	selp.b32 	%r1626, 16, 0, %p28;
	selp.b32 	%r1627, %r1626, 0, %p18;
	selp.b32 	%r1593, %r1627, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1592 + 0 ], [ %rd32 + 0 ], 0x10, %r1593;
	// end inline asm
	add.s32 	%r1594, %r1590, 4096;
	selp.b32 	%r1628, 16, 0, %p29;
	selp.b32 	%r1629, %r1628, 0, %p18;
	selp.b32 	%r1595, %r1629, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1594 + 0 ], [ %rd33 + 0 ], 0x10, %r1595;
	// end inline asm
	add.s32 	%r1596, %r1590, 6144;
	selp.b32 	%r1630, 16, 0, %p30;
	selp.b32 	%r1631, %r1630, 0, %p18;
	selp.b32 	%r1597, %r1631, 0, %p23;
	// begin inline asm
	cp.async.cg.shared.global [ %r1596 + 0 ], [ %rd34 + 0 ], 0x10, %r1597;
	// end inline asm
	cp.async.commit_group;
	.loc	1 31 25                         // triton_gemm.py:31:25
	add.s32 	%r1897, %r1897, 32;
	add.s32 	%r1766, %r1766, %r36;
	setp.lt.s32 	%p31, %r1897, %r437;
	@%p31 bra 	$L__BB0_3;
// %bb.4:                               // %._crit_edge.loopexit
	.loc	1 48 36                         // triton_gemm.py:48:36
	cvt.rn.f16x2.f32 	%r1963, %r1896, %r1895;
	cvt.rn.f16x2.f32 	%r1962, %r1894, %r1893;
	cvt.rn.f16x2.f32 	%r1961, %r1864, %r1863;
	cvt.rn.f16x2.f32 	%r1960, %r1862, %r1861;
	cvt.rn.f16x2.f32 	%r1959, %r1880, %r1879;
	cvt.rn.f16x2.f32 	%r1958, %r1878, %r1877;
	cvt.rn.f16x2.f32 	%r1957, %r1848, %r1847;
	cvt.rn.f16x2.f32 	%r1956, %r1846, %r1845;
	cvt.rn.f16x2.f32 	%r1955, %r1892, %r1891;
	cvt.rn.f16x2.f32 	%r1954, %r1890, %r1889;
	cvt.rn.f16x2.f32 	%r1953, %r1860, %r1859;
	cvt.rn.f16x2.f32 	%r1952, %r1858, %r1857;
	cvt.rn.f16x2.f32 	%r1951, %r1876, %r1875;
	cvt.rn.f16x2.f32 	%r1950, %r1874, %r1873;
	cvt.rn.f16x2.f32 	%r1949, %r1844, %r1843;
	cvt.rn.f16x2.f32 	%r1948, %r1842, %r1841;
	cvt.rn.f16x2.f32 	%r1947, %r1888, %r1887;
	cvt.rn.f16x2.f32 	%r1946, %r1886, %r1885;
	cvt.rn.f16x2.f32 	%r1945, %r1856, %r1855;
	cvt.rn.f16x2.f32 	%r1944, %r1854, %r1853;
	cvt.rn.f16x2.f32 	%r1943, %r1872, %r1871;
	cvt.rn.f16x2.f32 	%r1942, %r1870, %r1869;
	cvt.rn.f16x2.f32 	%r1941, %r1840, %r1839;
	cvt.rn.f16x2.f32 	%r1940, %r1838, %r1837;
	cvt.rn.f16x2.f32 	%r1939, %r1884, %r1883;
	cvt.rn.f16x2.f32 	%r1938, %r1882, %r1881;
	cvt.rn.f16x2.f32 	%r1937, %r1852, %r1851;
	cvt.rn.f16x2.f32 	%r1936, %r1850, %r1849;
	cvt.rn.f16x2.f32 	%r1935, %r1868, %r1867;
	cvt.rn.f16x2.f32 	%r1934, %r1866, %r1865;
	cvt.rn.f16x2.f32 	%r1933, %r1836, %r1835;
	cvt.rn.f16x2.f32 	%r1932, %r1834, %r1833;
	cvt.rn.f16x2.f32 	%r1931, %r1832, %r1831;
	cvt.rn.f16x2.f32 	%r1930, %r1830, %r1829;
	cvt.rn.f16x2.f32 	%r1929, %r1800, %r1799;
	cvt.rn.f16x2.f32 	%r1928, %r1798, %r1797;
	cvt.rn.f16x2.f32 	%r1927, %r1816, %r1815;
	cvt.rn.f16x2.f32 	%r1926, %r1814, %r1813;
	cvt.rn.f16x2.f32 	%r1925, %r1784, %r1783;
	cvt.rn.f16x2.f32 	%r1924, %r1782, %r1781;
	cvt.rn.f16x2.f32 	%r1923, %r1828, %r1827;
	cvt.rn.f16x2.f32 	%r1922, %r1826, %r1825;
	cvt.rn.f16x2.f32 	%r1921, %r1796, %r1795;
	cvt.rn.f16x2.f32 	%r1920, %r1794, %r1793;
	cvt.rn.f16x2.f32 	%r1919, %r1812, %r1811;
	cvt.rn.f16x2.f32 	%r1918, %r1810, %r1809;
	cvt.rn.f16x2.f32 	%r1917, %r1780, %r1779;
	cvt.rn.f16x2.f32 	%r1916, %r1778, %r1777;
	cvt.rn.f16x2.f32 	%r1915, %r1824, %r1823;
	cvt.rn.f16x2.f32 	%r1914, %r1822, %r1821;
	cvt.rn.f16x2.f32 	%r1913, %r1792, %r1791;
	cvt.rn.f16x2.f32 	%r1912, %r1790, %r1789;
	cvt.rn.f16x2.f32 	%r1911, %r1808, %r1807;
	cvt.rn.f16x2.f32 	%r1910, %r1806, %r1805;
	cvt.rn.f16x2.f32 	%r1909, %r1776, %r1775;
	cvt.rn.f16x2.f32 	%r1908, %r1774, %r1773;
	cvt.rn.f16x2.f32 	%r1907, %r1820, %r1819;
	cvt.rn.f16x2.f32 	%r1906, %r1818, %r1817;
	cvt.rn.f16x2.f32 	%r1905, %r1788, %r1787;
	cvt.rn.f16x2.f32 	%r1904, %r1786, %r1785;
	cvt.rn.f16x2.f32 	%r1903, %r1804, %r1803;
	cvt.rn.f16x2.f32 	%r1902, %r1802, %r1801;
	cvt.rn.f16x2.f32 	%r1901, %r1772, %r1771;
	cvt.rn.f16x2.f32 	%r1900, %r1770, %r1769;
	bra.uni 	$L__BB0_5;
$L__BB0_1:                              // %.._crit_edge_crit_edge
	.loc	1 48 21                         // triton_gemm.py:48:21
	shr.u32 	%r588, %r2, 1;
	and.b32 	%r1899, %r588, 16;
	and.b32 	%r1898, %r14, 112;
	mov.b32 	%r1900, 0;
	mov.b32 	%r1901, %r1900;
	mov.b32 	%r1902, %r1900;
	mov.b32 	%r1903, %r1900;
	mov.b32 	%r1904, %r1900;
	mov.b32 	%r1905, %r1900;
	mov.b32 	%r1906, %r1900;
	mov.b32 	%r1907, %r1900;
	mov.b32 	%r1908, %r1900;
	mov.b32 	%r1909, %r1900;
	mov.b32 	%r1910, %r1900;
	mov.b32 	%r1911, %r1900;
	mov.b32 	%r1912, %r1900;
	mov.b32 	%r1913, %r1900;
	mov.b32 	%r1914, %r1900;
	mov.b32 	%r1915, %r1900;
	mov.b32 	%r1916, %r1900;
	mov.b32 	%r1917, %r1900;
	mov.b32 	%r1918, %r1900;
	mov.b32 	%r1919, %r1900;
	mov.b32 	%r1920, %r1900;
	mov.b32 	%r1921, %r1900;
	mov.b32 	%r1922, %r1900;
	mov.b32 	%r1923, %r1900;
	mov.b32 	%r1924, %r1900;
	mov.b32 	%r1925, %r1900;
	mov.b32 	%r1926, %r1900;
	mov.b32 	%r1927, %r1900;
	mov.b32 	%r1928, %r1900;
	mov.b32 	%r1929, %r1900;
	mov.b32 	%r1930, %r1900;
	mov.b32 	%r1931, %r1900;
	mov.b32 	%r1932, %r1900;
	mov.b32 	%r1933, %r1900;
	mov.b32 	%r1934, %r1900;
	mov.b32 	%r1935, %r1900;
	mov.b32 	%r1936, %r1900;
	mov.b32 	%r1937, %r1900;
	mov.b32 	%r1938, %r1900;
	mov.b32 	%r1939, %r1900;
	mov.b32 	%r1940, %r1900;
	mov.b32 	%r1941, %r1900;
	mov.b32 	%r1942, %r1900;
	mov.b32 	%r1943, %r1900;
	mov.b32 	%r1944, %r1900;
	mov.b32 	%r1945, %r1900;
	mov.b32 	%r1946, %r1900;
	mov.b32 	%r1947, %r1900;
	mov.b32 	%r1948, %r1900;
	mov.b32 	%r1949, %r1900;
	mov.b32 	%r1950, %r1900;
	mov.b32 	%r1951, %r1900;
	mov.b32 	%r1952, %r1900;
	mov.b32 	%r1953, %r1900;
	mov.b32 	%r1954, %r1900;
	mov.b32 	%r1955, %r1900;
	mov.b32 	%r1956, %r1900;
	mov.b32 	%r1957, %r1900;
	mov.b32 	%r1958, %r1900;
	mov.b32 	%r1959, %r1900;
	mov.b32 	%r1960, %r1900;
	mov.b32 	%r1961, %r1900;
	mov.b32 	%r1962, %r1900;
	mov.b32 	%r1963, %r1900;
$L__BB0_5:                              // %._crit_edge
	.loc	1 39 66                         // triton_gemm.py:39:66
	setp.lt.s32 	%p48, %r1765, %r436;
	.loc	1 23 49                         // triton_gemm.py:23:49
	or.b32 	%r1697, %r3, %r1;
	.loc	1 23 36                         // triton_gemm.py:23:36
	or.b32 	%r1698, %r1697, 120;
	or.b32 	%r1699, %r1697, 112;
	or.b32 	%r1700, %r1697, 104;
	or.b32 	%r1701, %r1697, 96;
	or.b32 	%r1702, %r1697, 88;
	or.b32 	%r1703, %r1697, 80;
	or.b32 	%r1704, %r1697, 72;
	or.b32 	%r1705, %r1697, 64;
	or.b32 	%r1706, %r21, %r1;
	or.b32 	%r1707, %r20, %r1;
	or.b32 	%r1708, %r19, %r1;
	or.b32 	%r1709, %r18, %r1;
	or.b32 	%r1710, %r6, %r1;
	or.b32 	%r1711, %r5, %r1;
	or.b32 	%r1712, %r4, %r1;
	.loc	1 31 25                         // triton_gemm.py:31:25
	cp.async.wait_group 	0;
	bar.sync 	0;
	.loc	1 46 39                         // triton_gemm.py:46:39
	mul.lo.s32 	%r1713, %r439, %r1697;
	mul.lo.s32 	%r1714, %r439, %r1712;
	mul.lo.s32 	%r1715, %r439, %r1711;
	mul.lo.s32 	%r1716, %r439, %r1710;
	mul.lo.s32 	%r1717, %r439, %r1709;
	mul.lo.s32 	%r1718, %r439, %r1708;
	mul.lo.s32 	%r1719, %r439, %r1707;
	mul.lo.s32 	%r1720, %r439, %r1706;
	shl.b32 	%r1721, %r439, 6;
	add.s32 	%r1722, %r1713, %r1721;
	shl.b32 	%r1723, %r439, 3;
	add.s32 	%r1724, %r1722, %r1723;
	add.s32 	%r1725, %r1724, %r1723;
	add.s32 	%r1726, %r1725, %r1723;
	add.s32 	%r1727, %r1726, %r1723;
	add.s32 	%r1728, %r1727, %r1723;
	add.s32 	%r1729, %r1728, %r1723;
	add.s32 	%r1730, %r1729, %r1723;
	.loc	1 46 21                         // triton_gemm.py:46:21
	mad.wide.s32 	%rd52, %r1713, 2, %rd7;
	mad.wide.s32 	%rd53, %r1714, 2, %rd7;
	mad.wide.s32 	%rd54, %r1715, 2, %rd7;
	mad.wide.s32 	%rd55, %r1716, 2, %rd7;
	mad.wide.s32 	%rd56, %r1717, 2, %rd7;
	mad.wide.s32 	%rd57, %r1718, 2, %rd7;
	mad.wide.s32 	%rd58, %r1719, 2, %rd7;
	mad.wide.s32 	%rd59, %r1720, 2, %rd7;
	mad.wide.s32 	%rd60, %r1722, 2, %rd7;
	mad.wide.s32 	%rd61, %r1724, 2, %rd7;
	mad.wide.s32 	%rd62, %r1725, 2, %rd7;
	mad.wide.s32 	%rd63, %r1726, 2, %rd7;
	mad.wide.s32 	%rd64, %r1727, 2, %rd7;
	mad.wide.s32 	%rd65, %r1728, 2, %rd7;
	mad.wide.s32 	%rd66, %r1729, 2, %rd7;
	mad.wide.s32 	%rd67, %r1730, 2, %rd7;
	.loc	1 46 51                         // triton_gemm.py:46:51
	shl.b64 	%rd68, %rd5, 1;
	add.s64 	%rd36, %rd52, %rd68;
	add.s64 	%rd37, %rd53, %rd68;
	add.s64 	%rd38, %rd54, %rd68;
	add.s64 	%rd39, %rd55, %rd68;
	add.s64 	%rd40, %rd56, %rd68;
	add.s64 	%rd41, %rd57, %rd68;
	add.s64 	%rd42, %rd58, %rd68;
	add.s64 	%rd43, %rd59, %rd68;
	add.s64 	%rd44, %rd60, %rd68;
	add.s64 	%rd45, %rd61, %rd68;
	add.s64 	%rd46, %rd62, %rd68;
	add.s64 	%rd47, %rd63, %rd68;
	add.s64 	%rd48, %rd64, %rd68;
	add.s64 	%rd49, %rd65, %rd68;
	add.s64 	%rd50, %rd66, %rd68;
	add.s64 	%rd51, %rd67, %rd68;
	.loc	1 47 32                         // triton_gemm.py:47:32
	setp.lt.s32 	%p49, %r1697, %r435;
	setp.lt.s32 	%p50, %r1712, %r435;
	setp.lt.s32 	%p51, %r1711, %r435;
	setp.lt.s32 	%p52, %r1710, %r435;
	setp.lt.s32 	%p53, %r1709, %r435;
	setp.lt.s32 	%p54, %r1708, %r435;
	setp.lt.s32 	%p55, %r1707, %r435;
	setp.lt.s32 	%p56, %r1706, %r435;
	setp.lt.s32 	%p57, %r1705, %r435;
	setp.lt.s32 	%p58, %r1704, %r435;
	setp.lt.s32 	%p59, %r1703, %r435;
	setp.lt.s32 	%p60, %r1702, %r435;
	setp.lt.s32 	%p61, %r1701, %r435;
	setp.lt.s32 	%p62, %r1700, %r435;
	setp.lt.s32 	%p63, %r1699, %r435;
	setp.lt.s32 	%p64, %r1698, %r435;
	.loc	1 47 38                         // triton_gemm.py:47:38
	and.pred 	%p32, %p49, %p48;
	and.pred 	%p33, %p50, %p48;
	and.pred 	%p34, %p51, %p48;
	and.pred 	%p35, %p52, %p48;
	and.pred 	%p36, %p53, %p48;
	and.pred 	%p37, %p54, %p48;
	and.pred 	%p38, %p55, %p48;
	and.pred 	%p39, %p56, %p48;
	and.pred 	%p40, %p57, %p48;
	and.pred 	%p41, %p58, %p48;
	and.pred 	%p42, %p59, %p48;
	and.pred 	%p43, %p60, %p48;
	and.pred 	%p44, %p61, %p48;
	and.pred 	%p45, %p62, %p48;
	and.pred 	%p46, %p63, %p48;
	and.pred 	%p47, %p64, %p48;
	.loc	1 48 21                         // triton_gemm.py:48:21
	shl.b32 	%r1731, %r12, 12;
	shl.b32 	%r1732, %r12, 5;
	shl.b32 	%r1733, %r15, 4;
	bfe.s32 	%r1734, %r2, 2, 1;
	and.b32 	%r1735, %r1734, 2064;
	and.b32 	%r1736, %r22, 512;
	or.b32 	%r1737, %r1731, %r1736;
	or.b32 	%r1738, %r1732, %r1733;
	xor.b32 	%r1739, %r1735, %r1899;
	or.b32 	%r1740, %r1739, %r1738;
	or.b32 	%r1741, %r1740, %r1737;
	add.s32 	%r1743, %r487, %r1741;
	st.shared.v4.b32 	[%r1743], {%r1900, %r1901, %r1902, %r1903};
	st.shared.v4.b32 	[%r1743+1024], {%r1904, %r1905, %r1906, %r1907};
	xor.b32 	%r1744, %r1741, 32;
	add.s32 	%r1745, %r487, %r1744;
	st.shared.v4.b32 	[%r1745], {%r1908, %r1909, %r1910, %r1911};
	st.shared.v4.b32 	[%r1745+1024], {%r1912, %r1913, %r1914, %r1915};
	xor.b32 	%r1746, %r1741, 64;
	add.s32 	%r1747, %r487, %r1746;
	st.shared.v4.b32 	[%r1747], {%r1916, %r1917, %r1918, %r1919};
	st.shared.v4.b32 	[%r1747+1024], {%r1920, %r1921, %r1922, %r1923};
	xor.b32 	%r1748, %r1741, 96;
	add.s32 	%r1749, %r487, %r1748;
	st.shared.v4.b32 	[%r1749], {%r1924, %r1925, %r1926, %r1927};
	st.shared.v4.b32 	[%r1749+1024], {%r1928, %r1929, %r1930, %r1931};
	bar.sync 	0;
	shl.b32 	%r1750, %r2, 2;
	and.b32 	%r1751, %r1750, 384;
	shl.b32 	%r1752, %r2, 7;
	and.b32 	%r1753, %r1752, 1024;
	setp.eq.b32 	%p65, %r23, 0;
	selp.b32 	%r1754, 0, 2064, %p65;
	or.b32 	%r1755, %r1898, %r1751;
	xor.b32 	%r1756, %r1755, %r1754;
	or.b32 	%r1757, %r1756, %r1753;
	add.s32 	%r1758, %r487, %r1757;
	ld.shared.v4.b32 	{%r1632, %r1636, %r1648, %r1652}, [%r1758];
	ld.shared.v4.b32 	{%r1640, %r1644, %r1656, %r1660}, [%r1758+512];
	xor.b32 	%r1759, %r1757, 32;
	add.s32 	%r1760, %r487, %r1759;
	ld.shared.v4.b32 	{%r1633, %r1637, %r1649, %r1653}, [%r1760+4096];
	ld.shared.v4.b32 	{%r1641, %r1645, %r1657, %r1661}, [%r1760+4608];
	xor.b32 	%r1761, %r1757, 64;
	add.s32 	%r1762, %r487, %r1761;
	ld.shared.v4.b32 	{%r1634, %r1638, %r1650, %r1654}, [%r1762+8192];
	ld.shared.v4.b32 	{%r1642, %r1646, %r1658, %r1662}, [%r1762+8704];
	xor.b32 	%r1763, %r1757, 96;
	add.s32 	%r1764, %r487, %r1763;
	ld.shared.v4.b32 	{%r1635, %r1639, %r1651, %r1655}, [%r1764+12288];
	ld.shared.v4.b32 	{%r1643, %r1647, %r1659, %r1663}, [%r1764+12800];
	bar.sync 	0;
	st.shared.v4.b32 	[%r1743], {%r1932, %r1933, %r1934, %r1935};
	st.shared.v4.b32 	[%r1743+1024], {%r1936, %r1937, %r1938, %r1939};
	st.shared.v4.b32 	[%r1745], {%r1940, %r1941, %r1942, %r1943};
	st.shared.v4.b32 	[%r1745+1024], {%r1944, %r1945, %r1946, %r1947};
	st.shared.v4.b32 	[%r1747], {%r1948, %r1949, %r1950, %r1951};
	st.shared.v4.b32 	[%r1747+1024], {%r1952, %r1953, %r1954, %r1955};
	st.shared.v4.b32 	[%r1749], {%r1956, %r1957, %r1958, %r1959};
	st.shared.v4.b32 	[%r1749+1024], {%r1960, %r1961, %r1962, %r1963};
	bar.sync 	0;
	ld.shared.v4.b32 	{%r1664, %r1668, %r1680, %r1684}, [%r1758];
	ld.shared.v4.b32 	{%r1672, %r1676, %r1688, %r1692}, [%r1758+512];
	ld.shared.v4.b32 	{%r1665, %r1669, %r1681, %r1685}, [%r1760+4096];
	ld.shared.v4.b32 	{%r1673, %r1677, %r1689, %r1693}, [%r1760+4608];
	ld.shared.v4.b32 	{%r1666, %r1670, %r1682, %r1686}, [%r1762+8192];
	ld.shared.v4.b32 	{%r1674, %r1678, %r1690, %r1694}, [%r1762+8704];
	ld.shared.v4.b32 	{%r1667, %r1671, %r1683, %r1687}, [%r1764+12288];
	ld.shared.v4.b32 	{%r1675, %r1679, %r1691, %r1695}, [%r1764+12800];
	// begin inline asm
	@%p32 st.global.v4.b32 [ %rd36 + 0 ], { %r1632, %r1633, %r1634, %r1635 };
	// end inline asm
	// begin inline asm
	@%p33 st.global.v4.b32 [ %rd37 + 0 ], { %r1636, %r1637, %r1638, %r1639 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.v4.b32 [ %rd38 + 0 ], { %r1640, %r1641, %r1642, %r1643 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.v4.b32 [ %rd39 + 0 ], { %r1644, %r1645, %r1646, %r1647 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.v4.b32 [ %rd40 + 0 ], { %r1648, %r1649, %r1650, %r1651 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.v4.b32 [ %rd41 + 0 ], { %r1652, %r1653, %r1654, %r1655 };
	// end inline asm
	// begin inline asm
	@%p38 st.global.v4.b32 [ %rd42 + 0 ], { %r1656, %r1657, %r1658, %r1659 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd43 + 0 ], { %r1660, %r1661, %r1662, %r1663 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.v4.b32 [ %rd44 + 0 ], { %r1664, %r1665, %r1666, %r1667 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.v4.b32 [ %rd45 + 0 ], { %r1668, %r1669, %r1670, %r1671 };
	// end inline asm
	// begin inline asm
	@%p42 st.global.v4.b32 [ %rd46 + 0 ], { %r1672, %r1673, %r1674, %r1675 };
	// end inline asm
	// begin inline asm
	@%p43 st.global.v4.b32 [ %rd47 + 0 ], { %r1676, %r1677, %r1678, %r1679 };
	// end inline asm
	// begin inline asm
	@%p44 st.global.v4.b32 [ %rd48 + 0 ], { %r1680, %r1681, %r1682, %r1683 };
	// end inline asm
	// begin inline asm
	@%p45 st.global.v4.b32 [ %rd49 + 0 ], { %r1684, %r1685, %r1686, %r1687 };
	// end inline asm
	// begin inline asm
	@%p46 st.global.v4.b32 [ %rd50 + 0 ], { %r1688, %r1689, %r1690, %r1691 };
	// end inline asm
	// begin inline asm
	@%p47 st.global.v4.b32 [ %rd51 + 0 ], { %r1692, %r1693, %r1694, %r1695 };
	// end inline asm
	.loc	1 48 4                          // triton_gemm.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/data/hanker/kernels/triton/triton_gemm.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 64                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x39 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 103
.b8 101
.b8 109
.b8 109
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 100
.b8 97
.b8 116
.b8 97
.b8 47
.b8 104
.b8 97
.b8 110
.b8 107
.b8 101
.b8 114
.b8 47
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 115
.b8 47
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
