{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 17:09:01 2012 " "Info: Processing started: Sun Dec 09 17:09:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab8 -c QP_Lab8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab8 -c QP_Lab8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 173.37 MHz 5.768 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 173.37 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 5.768 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.670 ns + Longest register register " "Info: + Longest register to register delay is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X22_Y27_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y27_N9; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.376 ns) 0.714 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X22_Y27_N14 3 " "Info: 2: + IC(0.338 ns) + CELL(0.376 ns) = 0.714 ns; Loc. = LCCOMB_X22_Y27_N14; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/winapps/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.419 ns) 1.409 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X22_Y27_N10 1 " "Info: 3: + IC(0.276 ns) + CELL(0.419 ns) = 1.409 ns; Loc. = LCCOMB_X22_Y27_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.801 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X22_Y27_N12 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 1.801 ns; Loc. = LCCOMB_X22_Y27_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 2.193 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X22_Y27_N30 1 " "Info: 5: + IC(0.243 ns) + CELL(0.149 ns) = 2.193 ns; Loc. = LCCOMB_X22_Y27_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.586 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X22_Y27_N18 1 " "Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y27_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.670 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X22_Y27_N19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.670 ns; Loc. = LCFF_X22_Y27_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 49.74 % ) " "Info: Total cell delay = 1.328 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 50.26 % ) " "Info: Total interconnect delay = 1.342 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.338ns 0.276ns 0.242ns 0.243ns 0.243ns 0.000ns } { 0.000ns 0.376ns 0.419ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.408 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 4.408 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X22_Y27_N19 2 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 4.408 ns; Loc. = LCFF_X22_Y27_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.871 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.871 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.408 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 4.408 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X22_Y27_N9 10 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 4.408 ns; Loc. = LCFF_X22_Y27_N9; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.871 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.871 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.338ns 0.276ns 0.242ns 0.243ns 0.243ns 0.000ns } { 0.000ns 0.376ns 0.419ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_data_aligned_or_div\[1\] register Lab8Nios:n\|cpu_0:the_cpu_0\|M_alu_result\[0\] 93.62 MHz 10.682 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 93.62 MHz between source register \"Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_data_aligned_or_div\[1\]\" and destination register \"Lab8Nios:n\|cpu_0:the_cpu_0\|M_alu_result\[0\]\" (period= 10.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.433 ns + Longest register register " "Info: + Longest register to register delay is 10.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_data_aligned_or_div\[1\] 1 REG LCFF_X32_Y18_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N7; Fanout = 1; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_data_aligned_or_div\[1\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.510 ns) + CELL(0.438 ns) 2.948 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[1\]~7 2 COMB LCCOMB_X36_Y22_N2 10 " "Info: 2: + IC(2.510 ns) + CELL(0.438 ns) = 2.948 ns; Loc. = LCCOMB_X36_Y22_N2; Fanout = 10; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[1\]~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.351 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_mul_src2\[1\]~1 3 COMB LCCOMB_X36_Y22_N10 19 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 3.351 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 19; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_mul_src2\[1\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~7 Lab8Nios:n|cpu_0:the_cpu_0|M_mul_src2[1]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6815 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.393 ns) 4.474 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~3 4 COMB LCCOMB_X36_Y22_N18 2 " "Info: 4: + IC(0.730 ns) + CELL(0.393 ns) = 4.474 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { Lab8Nios:n|cpu_0:the_cpu_0|M_mul_src2[1]~1 Lab8Nios:n|cpu_0:the_cpu_0|Add7~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.545 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~5 5 COMB LCCOMB_X36_Y22_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.545 ns; Loc. = LCCOMB_X36_Y22_N20; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~3 Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.616 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~7 6 COMB LCCOMB_X36_Y22_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.616 ns; Loc. = LCCOMB_X36_Y22_N22; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.687 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~9 7 COMB LCCOMB_X36_Y22_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.687 ns; Loc. = LCCOMB_X36_Y22_N24; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~9'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.758 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~11 8 COMB LCCOMB_X36_Y22_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.758 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~11'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.829 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~13 9 COMB LCCOMB_X36_Y22_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.829 ns; Loc. = LCCOMB_X36_Y22_N28; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~13'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.975 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~15 10 COMB LCCOMB_X36_Y22_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 4.975 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.046 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~17 11 COMB LCCOMB_X36_Y21_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.046 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~17'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.117 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~19 12 COMB LCCOMB_X36_Y21_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.117 ns; Loc. = LCCOMB_X36_Y21_N2; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~19'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.188 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~21 13 COMB LCCOMB_X36_Y21_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.188 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~21'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.259 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~23 14 COMB LCCOMB_X36_Y21_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.259 ns; Loc. = LCCOMB_X36_Y21_N6; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.330 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~25 15 COMB LCCOMB_X36_Y21_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.330 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~25'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.401 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~27 16 COMB LCCOMB_X36_Y21_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.401 ns; Loc. = LCCOMB_X36_Y21_N10; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~27'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.472 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~29 17 COMB LCCOMB_X36_Y21_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.472 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.631 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~31 18 COMB LCCOMB_X36_Y21_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 5.631 ns; Loc. = LCCOMB_X36_Y21_N14; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.702 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~33 19 COMB LCCOMB_X36_Y21_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.702 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~33'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.773 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~35 20 COMB LCCOMB_X36_Y21_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.773 ns; Loc. = LCCOMB_X36_Y21_N18; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.844 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~37 21 COMB LCCOMB_X36_Y21_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.844 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~37'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.915 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~39 22 COMB LCCOMB_X36_Y21_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.915 ns; Loc. = LCCOMB_X36_Y21_N22; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~39'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.986 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~41 23 COMB LCCOMB_X36_Y21_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.986 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~41'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.057 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~43 24 COMB LCCOMB_X36_Y21_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.057 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~43'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.128 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~45 25 COMB LCCOMB_X36_Y21_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.128 ns; Loc. = LCCOMB_X36_Y21_N28; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~45'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.274 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~47 26 COMB LCCOMB_X36_Y21_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 6.274 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.345 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~49 27 COMB LCCOMB_X36_Y20_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.345 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.416 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~51 28 COMB LCCOMB_X36_Y20_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.416 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.487 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~53 29 COMB LCCOMB_X36_Y20_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.487 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.558 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~55 30 COMB LCCOMB_X36_Y20_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.558 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.629 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~57 31 COMB LCCOMB_X36_Y20_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.629 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.700 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~59 32 COMB LCCOMB_X36_Y20_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.700 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.771 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~61 33 COMB LCCOMB_X36_Y20_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.771 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.930 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~63 34 COMB LCCOMB_X36_Y20_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 6.930 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.340 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~64 35 COMB LCCOMB_X36_Y20_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 7.340 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.271 ns) 8.290 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 36 COMB LCCOMB_X38_Y20_N18 1 " "Info: 36: + IC(0.679 ns) + CELL(0.271 ns) = 8.290 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 3594 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.683 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_br_result~0 37 COMB LCCOMB_X38_Y20_N28 3 " "Info: 37: + IC(0.243 ns) + CELL(0.150 ns) = 8.683 ns; Loc. = LCCOMB_X38_Y20_N28; Fanout = 3; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 3600 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 9.094 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~4 38 COMB LCCOMB_X38_Y20_N22 4 " "Info: 38: + IC(0.261 ns) + CELL(0.150 ns) = 9.094 ns; Loc. = LCCOMB_X38_Y20_N22; Fanout = 4; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.366 ns) 10.433 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_alu_result\[0\] 39 REG LCFF_X35_Y22_N7 3 " "Info: 39: + IC(0.973 ns) + CELL(0.366 ns) = 10.433 ns; Loc. = LCFF_X35_Y22_N7; Fanout = 3; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_alu_result\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.784 ns ( 45.85 % ) " "Info: Total cell delay = 4.784 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.649 ns ( 54.15 % ) " "Info: Total interconnect delay = 5.649 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.433 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~7 Lab8Nios:n|cpu_0:the_cpu_0|M_mul_src2[1]~1 Lab8Nios:n|cpu_0:the_cpu_0|Add7~3 Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.433 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~7 {} Lab8Nios:n|cpu_0:the_cpu_0|M_mul_src2[1]~1 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~3 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 {} Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 {} Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 {} Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 2.510ns 0.253ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.243ns 0.261ns 0.973ns } { 0.000ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.035 ns - Smallest " "Info: - Smallest clock skew is -0.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.663 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3236; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_alu_result\[0\] 3 REG LCFF_X35_Y22_N7 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X35_Y22_N7; Fanout = 3; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_alu_result\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3236; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_data_aligned_or_div\[1\] 3 REG LCFF_X32_Y18_N7 1 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X32_Y18_N7; Fanout = 1; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_data_aligned_or_div\[1\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6226 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6159 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.433 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~7 Lab8Nios:n|cpu_0:the_cpu_0|M_mul_src2[1]~1 Lab8Nios:n|cpu_0:the_cpu_0|Add7~3 Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.433 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~7 {} Lab8Nios:n|cpu_0:the_cpu_0|M_mul_src2[1]~1 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~3 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 {} Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 {} Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 {} Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 2.510ns 0.253ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.679ns 0.243ns 0.261ns 0.973ns } { 0.000ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|irf_reg\[2\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.294 ns register " "Info: tsu for register \"sld_hub:auto_hub\|irf_reg\[2\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.294 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.746 ns + Longest pin register " "Info: + Longest pin to register delay is 5.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.438 ns) 3.105 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X21_Y27_N10 4 " "Info: 2: + IC(2.667 ns) + CELL(0.438 ns) = 3.105 ns; Loc. = LCCOMB_X21_Y27_N10; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.389 ns) 4.260 ns sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2 3 COMB LCCOMB_X22_Y26_N28 2 " "Info: 3: + IC(0.766 ns) + CELL(0.389 ns) = 4.260 ns; Loc. = LCCOMB_X22_Y26_N28; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.661 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\]~10 4 COMB LCCOMB_X22_Y26_N4 5 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 4.661 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]~10'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.660 ns) 5.746 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\] 5 REG LCFF_X21_Y26_N17 10 " "Info: 5: + IC(0.425 ns) + CELL(0.660 ns) = 5.746 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 28.49 % ) " "Info: Total cell delay = 1.637 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.109 ns ( 71.51 % ) " "Info: Total interconnect delay = 4.109 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[2][0]~10 {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.667ns 0.766ns 0.251ns 0.425ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.416 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 4.416 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\] 3 REG LCFF_X21_Y26_N17 10 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 4.416 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.879 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.879 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[2][0]~10 {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.667ns 0.766ns 0.251ns 0.425ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.660ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO_0\[6\] Lab8Nios:n\|spi_0:the_spi_0\|SSO_reg 9.464 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO_0\[6\]\" through register \"Lab8Nios:n\|spi_0:the_spi_0\|SSO_reg\" is 9.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3236; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns Lab8Nios:n\|spi_0:the_spi_0\|SSO_reg 3 REG LCFF_X44_Y20_N17 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X44_Y20_N17; Fanout = 3; REG Node = 'Lab8Nios:n\|spi_0:the_spi_0\|SSO_reg'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK_50~clkctrl Lab8Nios:n|spi_0:the_spi_0|SSO_reg } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|spi_0:the_spi_0|SSO_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|spi_0:the_spi_0|SSO_reg {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 211 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.533 ns + Longest register pin " "Info: + Longest register to pin delay is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab8Nios:n\|spi_0:the_spi_0\|SSO_reg 1 REG LCFF_X44_Y20_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y20_N17; Fanout = 3; REG Node = 'Lab8Nios:n\|spi_0:the_spi_0\|SSO_reg'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab8Nios:n|spi_0:the_spi_0|SSO_reg } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.420 ns) 1.421 ns Lab8Nios:n\|spi_0:the_spi_0\|SS_n~0 2 COMB LCCOMB_X45_Y21_N16 1 " "Info: 2: + IC(1.001 ns) + CELL(0.420 ns) = 1.421 ns; Loc. = LCCOMB_X45_Y21_N16; Fanout = 1; COMB Node = 'Lab8Nios:n\|spi_0:the_spi_0\|SS_n~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { Lab8Nios:n|spi_0:the_spi_0|SSO_reg Lab8Nios:n|spi_0:the_spi_0|SS_n~0 } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(2.632 ns) 6.533 ns GPIO_0\[6\] 3 PIN PIN_J21 0 " "Info: 3: + IC(2.480 ns) + CELL(2.632 ns) = 6.533 ns; Loc. = PIN_J21; Fanout = 0; PIN Node = 'GPIO_0\[6\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.112 ns" { Lab8Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 46.72 % ) " "Info: Total cell delay = 3.052 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.481 ns ( 53.28 % ) " "Info: Total interconnect delay = 3.481 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { Lab8Nios:n|spi_0:the_spi_0|SSO_reg Lab8Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { Lab8Nios:n|spi_0:the_spi_0|SSO_reg {} Lab8Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 1.001ns 2.480ns } { 0.000ns 0.420ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|spi_0:the_spi_0|SSO_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|spi_0:the_spi_0|SSO_reg {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { Lab8Nios:n|spi_0:the_spi_0|SSO_reg Lab8Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { Lab8Nios:n|spi_0:the_spi_0|SSO_reg {} Lab8Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 1.001ns 2.480ns } { 0.000ns 0.420ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.692 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.418 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.418 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] 3 REG LCFF_X23_Y26_N1 4 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 4.418 ns; Loc. = LCFF_X23_Y26_N1; Fanout = 4; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.881 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.881 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.418 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.418 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.874ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.992 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(0.271 ns) 2.908 ns sld_hub:auto_hub\|virtual_ir_dr_scan_proc~0 2 COMB LCCOMB_X23_Y26_N0 3 " "Info: 2: + IC(2.637 ns) + CELL(0.271 ns) = 2.908 ns; Loc. = LCCOMB_X23_Y26_N0; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|virtual_ir_dr_scan_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.992 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] 3 REG LCFF_X23_Y26_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.992 ns; Loc. = LCFF_X23_Y26_N1; Fanout = 4; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 11.86 % ) " "Info: Total cell delay = 0.355 ns ( 11.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 88.14 % ) " "Info: Total interconnect delay = 2.637 ns ( 88.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.637ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.418 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.418 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.874ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.637ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 17:09:05 2012 " "Info: Processing ended: Sun Dec 09 17:09:05 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
