;redcode
;assert 1
	SPL 0, -815
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-130
	SUB <-127, 100
	SPL 0, -815
	SUB #72, @205
	SUB @-127, 100
	SUB #21, 3
	ADD -602, @0
	JMN 12, 905
	JMN 12, 905
	MOV @-127, 100
	MOV 0, @12
	ADD #270, 0
	MOV -7, <-120
	MOV -7, <-120
	MOV -7, <-120
	JMZ 0, -815
	CMP 1, @191
	SUB -7, <-120
	DJN <0, 90
	JMN 0, -815
	MOV <-127, 100
	JMN 0, -815
	MOV <-127, 100
	SLT #-11, 0
	SUB @-127, 100
	SUB 1, @191
	SUB @-127, 100
	SLT #-11, 0
	MOV @-127, 100
	MOV -207, @130
	CMP -207, <-130
	MOV -7, <-120
	MOV <-127, -100
	JMN 0, -815
	ADD 1, <90
	SUB -7, <-120
	DJN @270, @1
	SUB -7, <-130
	MOV 12, @10
	JMP -127, 100
	CMP -207, <-130
	CMP -207, <-130
	CMP -907, <-130
	CMP -907, <-130
	SPL 0, -815
	SPL 0, -815
	MOV -1, <-20
	MOV -7, <-20
