Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  2 20:54:04 2018
| Host         : LAPTOP-BJA1B3DR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw5_wrapper_timing_summary_routed.rpt -pb hw5_wrapper_timing_summary_routed.pb -rpx hw5_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hw5_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.033   -10519.954                   3306                 7162        0.052        0.000                      0                 7162        3.500        0.000                       0                  2674  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.033     -227.392                     57                 3946        0.052        0.000                      0                 3946        4.020        0.000                       0                  1600  
sys_clk_pin         1.199        0.000                      0                 1106        0.252        0.000                      0                 1106        3.500        0.000                       0                  1074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -1.895      -38.652                     65                   77        0.081        0.000                      0                   77  
clk_fpga_0    sys_clk_pin        -4.432   -10253.911                   3184                 3184        0.349        0.000                      0                 3184  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           57  Failing Endpoints,  Worst Slack       -7.033ns,  Total Violation     -227.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.033ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.927ns  (logic 5.666ns (33.473%)  route 11.261ns (66.527%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          1.107    19.195    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.124    19.319 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[13]_i_4/O
                         net (fo=1, routed)           0.412    19.731    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[13]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.124    19.855 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    19.855    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X55Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.536    12.715    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.032    12.822    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -19.855    
  -------------------------------------------------------------------
                         slack                                 -7.033    

Slack (VIOLATED) :        -7.030ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.936ns  (logic 5.666ns (33.455%)  route 11.270ns (66.545%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          0.953    19.041    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124    19.165 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[8]_i_4/O
                         net (fo=1, routed)           0.575    19.740    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[8]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124    19.864 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    19.864    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X50Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.467    12.646    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.079    12.834    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -19.864    
  -------------------------------------------------------------------
                         slack                                 -7.030    

Slack (VIOLATED) :        -7.023ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.918ns  (logic 5.666ns (33.490%)  route 11.252ns (66.510%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          1.208    19.296    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.420 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.302    19.722    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[12]_i_4_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124    19.846 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    19.846    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X57Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.537    12.716    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)        0.032    12.823    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -19.846    
  -------------------------------------------------------------------
                         slack                                 -7.023    

Slack (VIOLATED) :        -6.960ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.819ns  (logic 5.666ns (33.688%)  route 11.153ns (66.312%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          0.979    19.067    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    19.191 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_4/O
                         net (fo=1, routed)           0.432    19.623    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_4_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I4_O)        0.124    19.747 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    19.747    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X51Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.467    12.646    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.032    12.787    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -19.747    
  -------------------------------------------------------------------
                         slack                                 -6.960    

Slack (VIOLATED) :        -6.926ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.817ns  (logic 5.666ns (33.693%)  route 11.151ns (66.307%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          1.254    19.342    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124    19.466 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.154    19.621    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    19.745 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    19.745    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X55Y96         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.536    12.715    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029    12.819    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 -6.926    

Slack (VIOLATED) :        -6.903ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.846ns  (logic 5.666ns (33.634%)  route 11.180ns (66.366%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          1.135    19.223    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.124    19.347 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_4/O
                         net (fo=1, routed)           0.303    19.650    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_4_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I4_O)        0.124    19.774 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    19.774    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X54Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.536    12.715    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.081    12.871    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                 -6.903    

Slack (VIOLATED) :        -6.860ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.752ns  (logic 5.666ns (33.823%)  route 11.086ns (66.177%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          1.182    19.270    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.394 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.162    19.556    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_4_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I4_O)        0.124    19.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    19.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X56Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.537    12.716    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.029    12.820    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -19.680    
  -------------------------------------------------------------------
                         slack                                 -6.860    

Slack (VIOLATED) :        -6.859ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.798ns  (logic 5.666ns (33.731%)  route 11.132ns (66.269%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          1.225    19.313    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.437 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[11]_i_4/O
                         net (fo=1, routed)           0.165    19.602    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[11]_i_4_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I4_O)        0.124    19.726 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    19.726    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X54Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.536    12.715    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.077    12.867    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                 -6.859    

Slack (VIOLATED) :        -6.824ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.680ns  (logic 5.666ns (33.969%)  route 11.014ns (66.031%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          0.975    19.063    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.124    19.187 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[24]_i_4/O
                         net (fo=1, routed)           0.297    19.484    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[24]_i_4_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.124    19.608 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    19.608    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X51Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.467    12.646    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.029    12.784    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -19.608    
  -------------------------------------------------------------------
                         slack                                 -6.824    

Slack (VIOLATED) :        -6.816ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 5.666ns (33.981%)  route 11.008ns (66.019%))
  Logic Levels:           29  (CARRY4=17 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.634     2.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=12, routed)          0.846     4.230    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/q1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.354    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/S[0]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.886 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__0_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_carry__2/CO[3]
                         net (fo=256, routed)         1.279     6.507    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.631 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2/O
                         net (fo=2, routed)           0.686     7.317    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_9__2_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry__2_i_1__3/O
                         net (fo=1, routed)           0.491     7.932    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg2_reg[30][3]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.317 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__0/i__carry__2/CO[3]
                         net (fo=160, routed)         1.133     9.450    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.574 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0/O
                         net (fo=1, routed)           0.436    10.010    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_16__0_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    10.637    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg0_reg[7][1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.144 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.144    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.258    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.372    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__2/i__carry__2/CO[3]
                         net (fo=80, routed)          1.117    12.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_3
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_12__1/O
                         net (fo=4, routed)           0.822    13.548    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_2_in[4]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.672 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.495    14.168    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg3_reg[7]_0[2]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.566 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.566    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.680 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.794 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.794    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.908 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__3/i__carry__2/CO[3]
                         net (fo=64, routed)          1.041    15.949    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_4
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124    16.073 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1/O
                         net (fo=3, routed)           0.428    16.501    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_23__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28/O
                         net (fo=1, routed)           0.465    17.090    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_28_n_0
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.214    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/slv_reg1_reg[7][0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.746 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.746    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.860 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.860    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.974 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.974    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.088 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535/q1_inferred__4/i__carry__2/CO[3]
                         net (fo=32, routed)          0.973    19.061    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/nolabel_line535_n_5
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    19.185 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_4/O
                         net (fo=1, routed)           0.292    19.478    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_4_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    19.602 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    19.602    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X53Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.467    12.646    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X53Y99         FDRE (Setup_fdre_C_D)        0.031    12.786    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                 -6.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.018%)  route 0.246ns (56.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.639     0.975    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X45Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/Q
                         net (fo=14, routed)          0.246     1.362    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d
    SLICE_X50Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.407 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.407    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_36
    SLICE_X50Y102        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.907     1.273    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X50Y102        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.121     1.355    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.353%)  route 0.156ns (45.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.660     0.996    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y100        FDRE                                         r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=1, routed)           0.156     1.293    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.338 r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.338    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X60Y99         FDRE                                         r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.849     1.215    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y99         FDRE                                         r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.092     1.272    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X45Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=4, routed)           0.256     1.371    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_awaddr[3]
    SLICE_X51Y105        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.906     1.272    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y105        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.066     1.299    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.374%)  route 0.269ns (65.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=4, routed)           0.269     1.384    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_awaddr[2]
    SLICE_X51Y105        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.906     1.272    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y105        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.070     1.303    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.575     0.911    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.157    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y92         SRLC32E                                      r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.842     1.208    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.850%)  route 0.252ns (64.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.639     0.975    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.252     1.368    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y99         SRLC32E                                      r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.826     1.192    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.267%)  route 0.169ns (44.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.660     0.996    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y100        FDRE                                         r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.160 r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.169     1.329    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.374 r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.374    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X60Y99         FDRE                                         r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.849     1.215    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y99         FDRE                                         r  hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.092     1.272    hw5_i/djb2_0/inst/djb2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.659     0.995    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y101        FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3_reg[21]/Q
                         net (fo=1, routed)           0.056     1.192    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg3[21]
    SLICE_X54Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.237 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.237    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X54Y101        FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.932     1.298    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y101        FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.290     1.008    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.120     1.128    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.553     0.889    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.056     1.086    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/slv_reg2_reg[31][18]
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.131 r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.131    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X38Y87         FDRE                                         r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.820     1.186    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y87         FDRE                                         r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.284     0.902    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.120     1.022    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.552     0.888    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y85         FDRE                                         r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.056     1.085    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/slv_reg2_reg[31][2]
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.130 r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.130    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X36Y85         FDRE                                         r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.819     1.185    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.120     1.021    hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y97    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y101   hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y104   hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y104   hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y105   hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y104   hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y104   hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y82    hw5_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y82    hw5_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.718ns (11.049%)  route 5.780ns (88.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.351     8.341    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[16]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.205     9.540    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[16]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.718ns (11.049%)  route 5.780ns (88.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.351     8.341    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[19]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.205     9.540    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[19]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.718ns (11.049%)  route 5.780ns (88.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.351     8.341    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[20]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.205     9.540    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[20]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.718ns (11.049%)  route 5.780ns (88.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.351     8.341    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y114        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[23]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.205     9.540    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[23]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.718ns (11.061%)  route 5.773ns (88.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.345     8.334    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[17]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X38Y113        FDRE (Setup_fdre_C_CE)      -0.169     9.576    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.718ns (11.061%)  route 5.773ns (88.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.345     8.334    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[18]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X38Y113        FDRE (Setup_fdre_C_CE)      -0.169     9.576    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[18]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.718ns (11.061%)  route 5.773ns (88.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.345     8.334    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[21]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X38Y113        FDRE (Setup_fdre_C_CE)      -0.169     9.576    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[21]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.718ns (11.061%)  route 5.773ns (88.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 9.648 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         5.429     7.691    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I5_O)        0.299     7.990 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1/O
                         net (fo=8, routed)           0.345     8.334    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.648     9.648    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[22]/C
                         clock pessimism              0.132     9.780    
                         clock uncertainty           -0.035     9.745    
    SLICE_X38Y113        FDRE (Setup_fdre_C_CE)      -0.169     9.576    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg28_reg[22]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.718ns (11.465%)  route 5.545ns (88.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 9.654 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         4.568     6.830    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X28Y101        LUT6 (Prop_lut6_I4_O)        0.299     7.129 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1/O
                         net (fo=8, routed)           0.976     8.106    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.654     9.654    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y102        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[1]/C
                         clock pessimism              0.132     9.786    
                         clock uncertainty           -0.035     9.751    
    SLICE_X40Y102        FDRE (Setup_fdre_C_CE)      -0.205     9.546    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[1]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.718ns (11.465%)  route 5.545ns (88.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 9.654 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     1.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.419     2.262 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=128, routed)         4.568     6.830    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_0_in[4]
    SLICE_X28Y101        LUT6 (Prop_lut6_I4_O)        0.299     7.129 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1/O
                         net (fo=8, routed)           0.976     8.106    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.654     9.654    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y102        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[5]/C
                         clock pessimism              0.132     9.786    
                         clock uncertainty           -0.035     9.751    
    SLICE_X40Y102        FDRE (Setup_fdre_C_CE)      -0.205     9.546    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg16_reg[5]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  1.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.024%)  route 0.151ns (41.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.151     0.953    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.045     0.998 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[20]
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.256     0.654    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.092     0.746    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.545%)  route 0.154ns (42.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.154     0.956    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.001 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.001    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[23]
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.256     0.654    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.092     0.746    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.217%)  route 0.177ns (48.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.634     0.634    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           0.177     0.952    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/S_AXI_ARREADY
    SLICE_X53Y106        LUT4 (Prop_lut4_I0_O)        0.045     0.997 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     0.997    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X53Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.906     0.906    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.256     0.650    
    SLICE_X53Y106        FDRE (Hold_fdre_C_D)         0.091     0.741    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.735%)  route 0.166ns (44.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q
                         net (fo=32, routed)          0.166     0.968    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X44Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.013 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.013    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[22]
    SLICE_X44Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.256     0.654    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.092     0.746    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.637     0.637    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDSE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDSE (Prop_fdse_C_Q)         0.141     0.778 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=3, routed)           0.185     0.963    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X48Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     1.008    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X48Y104        FDSE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDSE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism             -0.273     0.637    
    SLICE_X48Y104        FDSE (Hold_fdse_C_D)         0.091     0.728    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.165%)  route 0.234ns (52.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.234     1.036    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X42Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.081    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[21]
    SLICE_X42Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.238     0.672    
    SLICE_X42Y104        FDRE (Hold_fdre_C_D)         0.121     0.793    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.359ns (47.453%)  route 0.398ns (52.547%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.557     0.557    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg4_reg[18]/Q
                         net (fo=1, routed)           0.257     0.954    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg4[18]
    SLICE_X45Y105        LUT6 (Prop_lut6_I5_O)        0.045     0.999 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[18]_i_13/O
                         net (fo=1, routed)           0.000     0.999    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[18]_i_13_n_0
    SLICE_X45Y105        MUXF7 (Prop_muxf7_I1_O)      0.065     1.064 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_5/O
                         net (fo=1, routed)           0.141     1.205    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_5_n_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I5_O)        0.108     1.313 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.313    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[18]
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.092     0.997    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.556%)  route 0.282ns (57.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.282     1.084    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X42Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.129 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.129    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[5]
    SLICE_X42Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.238     0.672    
    SLICE_X42Y104        FDRE (Hold_fdre_C_D)         0.121     0.793    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.841%)  route 0.237ns (53.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.237     1.039    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.084 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.084    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/reg_data_out__0[17]
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.256     0.654    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.091     0.745    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.733%)  route 0.249ns (57.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.637     0.637    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.249     1.027    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_bvalid
    SLICE_X48Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.072 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.072    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X48Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.273     0.637    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.092     0.729    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hw5_i/PWM_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X48Y104  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y105  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y105  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y105  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X51Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y104  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X51Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X49Y109  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y97   hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X48Y104  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X51Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y104  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y109  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y109  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y109  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y110  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y109  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y110  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y106  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rvalid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :           65  Failing Endpoints,  Worst Slack       -1.895ns,  Total Violation      -38.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.771ns  (logic 0.828ns (21.957%)  route 2.943ns (78.043%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.456    10.298 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.981    11.279    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I1_O)        0.124    11.403 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.163    11.566    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_2
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.690 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.655    12.345    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X41Y103        LUT5 (Prop_lut5_I4_O)        0.124    12.469 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.144    13.613    hw5_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.562    12.742    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.014    12.756    
                         clock uncertainty           -0.154    12.601    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.718    hw5_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.477ns  (logic 0.828ns (18.495%)  route 3.649ns (81.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.456    10.298 f  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.981    11.279    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I1_O)        0.124    11.403 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           1.158    12.561    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_2
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.685 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3/O
                         net (fo=5, routed)           1.510    14.195    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.319 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    14.319    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.640    12.819    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X50Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.032    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X50Y105        FDRE (Setup_fdre_C_D)        0.077    12.774    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                 -1.545    

Slack (VIOLATED) :        -1.428ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.457ns  (logic 0.828ns (18.579%)  route 3.629ns (81.422%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.456    10.298 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.981    11.279    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I1_O)        0.124    11.403 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           1.158    12.561    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_2
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.685 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3/O
                         net (fo=5, routed)           1.490    14.175    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[1]
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124    14.299 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    14.299    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    12.830    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X49Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.166    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)        0.029    12.871    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                 -1.428    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.485ns  (logic 0.856ns (19.087%)  route 3.629ns (80.913%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.456    10.298 f  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.981    11.279    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I1_O)        0.124    11.403 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           1.158    12.561    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_2
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.685 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3/O
                         net (fo=5, routed)           1.490    14.175    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[1]
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.152    14.327 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000    14.327    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    12.830    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X49Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.166    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)        0.075    12.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.273ns  (logic 0.828ns (19.375%)  route 3.445ns (80.625%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 9.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     9.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456    10.299 f  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.049    11.348    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[0]
    SLICE_X47Y104        LUT5 (Prop_lut5_I1_O)        0.124    11.472 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_7/O
                         net (fo=2, routed)           0.996    12.469    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.593 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4/O
                         net (fo=2, routed)           1.400    13.992    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.116 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    14.116    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X40Y101        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.654    12.833    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y101        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.132    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X40Y101        FDRE (Setup_fdre_C_D)        0.031    12.842    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.099%)  route 3.292ns (79.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 9.831 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.831     9.831    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.456    10.287 f  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           0.825    11.112    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[0]
    SLICE_X51Y106        LUT5 (Prop_lut5_I1_O)        0.124    11.236 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_6/O
                         net (fo=2, routed)           1.209    12.445    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.569 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=2, routed)           1.258    13.827    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124    13.951 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    13.951    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X46Y101        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.653    12.832    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X46Y101        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.032    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)        0.081    12.791    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.725ns  (logic 0.704ns (18.898%)  route 3.021ns (81.102%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 9.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.843     9.843    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.456    10.299 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           1.451    11.750    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[52]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.874 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_3/O
                         net (fo=1, routed)           0.469    12.343    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_3_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.467 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           1.101    13.568    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X47Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.478    12.657    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.014    12.671    
                         clock uncertainty           -0.154    12.517    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)       -0.067    12.450    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.624ns  (logic 0.704ns (19.426%)  route 2.920ns (80.574%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y107        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    10.298 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           1.090    11.388    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    11.512 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           1.219    12.731    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.855 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.611    13.466    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X39Y95         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.479    12.658    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.014    12.672    
                         clock uncertainty           -0.154    12.518    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)       -0.081    12.437    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.804ns  (logic 0.952ns (25.027%)  route 2.852ns (74.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    10.298 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.945    11.243    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[0]
    SLICE_X52Y104        LUT5 (Prop_lut5_I1_O)        0.124    11.367 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.314    11.681    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.805 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.303    12.108    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X50Y105        LUT5 (Prop_lut5_I4_O)        0.124    12.232 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.658    12.890    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.124    13.014 r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.632    13.646    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X51Y111        FDRE                                         r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.637    12.816    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X51Y111        FDRE                                         r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.032    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.067    12.627    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.607ns  (logic 0.766ns (21.237%)  route 2.841ns (78.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 9.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.842     9.842    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y107        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    10.360 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           1.711    12.071    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[48]
    SLICE_X46Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.195 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_3/O
                         net (fo=1, routed)           0.483    12.678    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_3_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.802 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           0.646    13.449    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X45Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.479    12.658    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.014    12.672    
                         clock uncertainty           -0.154    12.518    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)       -0.067    12.451    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                 -0.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.609%)  route 0.606ns (72.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.636     0.636    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y110        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.284     1.061    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[62]
    SLICE_X49Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.106 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_3/O
                         net (fo=1, routed)           0.049     1.155    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_3_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.200 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.273     1.473    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X42Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.052     1.392    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.231ns (25.650%)  route 0.670ns (74.350%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.637     0.637    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y108        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.353     1.131    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[46]
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.176 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_3/O
                         net (fo=1, routed)           0.135     1.311    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.356 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.181     1.538    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X39Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.824     1.190    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism             -0.005     1.185    
                         clock uncertainty            0.154     1.339    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.070     1.409    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.670%)  route 0.669ns (74.330%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.637     0.637    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y108        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.353     1.131    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[46]
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.176 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_3/O
                         net (fo=1, routed)           0.135     1.311    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.356 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.181     1.537    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X41Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.066     1.406    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.231ns (25.632%)  route 0.670ns (74.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.637     0.637    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.443     1.221    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.266 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3/O
                         net (fo=1, routed)           0.099     1.365    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.410 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.129     1.538    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X48Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.066     1.406    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.543%)  route 0.673ns (74.457%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.636     0.636    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y110        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.446     1.223    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.268 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3/O
                         net (fo=1, routed)           0.099     1.367    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3_n_0
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.412 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.129     1.540    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X44Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.066     1.406    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.618ns (31.639%)  route 1.335ns (68.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.653     1.653    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.418     2.071 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.950     3.021    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[53]
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.100     3.121 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_3/O
                         net (fo=1, routed)           0.385     3.506    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_3_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.100     3.606 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=2, routed)           0.000     3.606    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X47Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.844     3.138    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                         clock pessimism             -0.132     3.006    
                         clock uncertainty            0.154     3.160    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.269     3.429    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.231ns (24.247%)  route 0.722ns (75.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.637     0.637    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.443     1.221    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.266 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3/O
                         net (fo=1, routed)           0.099     1.365    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.410 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.180     1.590    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X48Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.066     1.406    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.012%)  route 0.731ns (75.988%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.636     0.636    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y110        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.446     1.223    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.268 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3/O
                         net (fo=1, routed)           0.099     1.367    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3_n_0
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.412 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.186     1.598    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X40Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.072     1.412    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.231ns (23.284%)  route 0.761ns (76.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.584     1.363    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[50]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.408 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_3/O
                         net (fo=1, routed)           0.178     1.585    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_3_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.630 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=2, routed)           0.000     1.630    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X47Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.825     1.191    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.091     1.431    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.231ns (27.108%)  route 0.621ns (72.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.638    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.451     1.230    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[55]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.275 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3/O
                         net (fo=1, routed)           0.170     1.445    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.490 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.000     1.490    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X48Y101        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.911     1.277    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y101        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism             -0.238     1.039    
                         clock uncertainty            0.154     1.193    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.092     1.285    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :         3184  Failing Endpoints,  Worst Slack       -4.432ns,  Total Violation   -10253.911ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[16]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[16]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[17]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[17]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[18]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[18]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[19]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[19]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[20]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[20]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[21]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[21]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[22]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[22]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.707ns  (logic 1.706ns (36.246%)  route 3.001ns (63.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 33.651 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.436    35.732    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.856 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.142    36.998    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    37.122 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           0.615    37.737    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.651    33.651    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y109        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[23]/C
                         clock pessimism              0.014    33.665    
                         clock uncertainty           -0.154    33.511    
    SLICE_X39Y109        FDRE (Setup_fdre_C_CE)      -0.205    33.306    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg31_reg[23]
  -------------------------------------------------------------------
                         required time                         33.306    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.696ns  (logic 1.706ns (36.332%)  route 2.990ns (63.668%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 33.653 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.435    35.731    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.855 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=64, routed)          0.718    36.573    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    36.697 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1/O
                         net (fo=8, routed)           1.029    37.726    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0
    SLICE_X35Y108        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.653    33.653    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y108        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[14]/C
                         clock pessimism              0.014    33.667    
                         clock uncertainty           -0.154    33.513    
    SLICE_X35Y108        FDRE (Setup_fdre_C_CE)      -0.205    33.308    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[14]
  -------------------------------------------------------------------
                         required time                         33.308    
                         arrival time                         -37.726    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.696ns  (logic 1.706ns (36.332%)  route 2.990ns (63.668%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 33.653 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.808    35.173    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.124    35.297 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.435    35.731    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    35.855 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=64, routed)          0.718    36.573    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    36.697 r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1/O
                         net (fo=8, routed)           1.029    37.726    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0
    SLICE_X35Y108        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        1.653    33.653    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y108        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[9]/C
                         clock pessimism              0.014    33.667    
                         clock uncertainty           -0.154    33.513    
    SLICE_X35Y108        FDRE (Setup_fdre_C_CE)      -0.205    33.308    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg30_reg[9]
  -------------------------------------------------------------------
                         required time                         33.308    
                         arrival time                         -37.726    
  -------------------------------------------------------------------
                         slack                                 -4.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X45Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=4, routed)           0.114     1.229    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_awaddr[3]
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.072     0.880    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=4, routed)           0.122     1.237    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_awaddr[2]
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.070     0.878    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=2, routed)           0.128     1.243    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_araddr[4]
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                         clock pessimism             -0.259     0.651    
                         clock uncertainty            0.154     0.805    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.063     0.868    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=11, routed)          0.147     1.262    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X47Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.070     0.878    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.428%)  route 0.144ns (50.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=11, routed)          0.144     1.259    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.066     0.874    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.370%)  route 0.177ns (55.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=2, routed)           0.177     1.292    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_awaddr[4]
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.075     0.883    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.789%)  route 0.196ns (58.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=11, routed)          0.196     1.311    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X47Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.070     0.878    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.070%)  route 0.179ns (55.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X45Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=4, routed)           0.179     1.294    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_araddr[3]
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.052     0.860    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.351ns (56.052%)  route 0.275ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=53, routed)          0.275     1.577    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_wdata[26]
    SLICE_X26Y100        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.930     0.930    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.059     1.138    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.465%)  route 0.199ns (58.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.638     0.974    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y105        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=11, routed)          0.199     1.314    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X47Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2674, routed)        0.910     0.910    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                         clock pessimism             -0.256     0.654    
                         clock uncertainty            0.154     0.808    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.066     0.874    hw5_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.440    





