INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1 opened at Mon Sep 18 21:54:26 EDT 2023
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Command       ap_part_info done; 2.84 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.09 sec.
Execute     create_clock -period 3.33 
Execute       config_clock -quiet -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -dump_post_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling systolic_array.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.systolic_array.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E systolic_array.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.systolic_array.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.systolic_array.cpp.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.87 sec.
Execute         clang_tidy xilinx-directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.7 seconds per iteration
Execute         clang_tidy -errorcheck xilinx-top-parameters /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 2.65 sec.
Command         clang_tidy done; 2.66 sec.
Execute         clang_tidy -errorcheck xilinx-array-stream-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 2.91 sec.
Command         clang_tidy done; 2.91 sec.
Execute         clang_tidy -errorcheck xilinx-stream-in-struct /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-stream-in-struct -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 2.8 sec.
Command         clang_tidy done; 2.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.systolic_array.pp.0.cpp.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.systolic_array.pp.0.cpp.err.log 
Command         ap_eval done; 2.48 sec.
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:43:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:55:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:65:2
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:29:2
Execute         send_msg_by_id WARNING @200-471@%s%s 4 systolic_array.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file systolic_array.cpp
Execute         clang_tidy -errorcheck xilinx-infer-storage-only-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-infer-storage-only-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 3.48 sec.
Command         clang_tidy done; 3.49 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.systolic_array.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.systolic_array.pragma.2.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.systolic_array.pragma.2.cpp.err.log 
Command         ap_eval done; 2.87 sec.
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gemm_systolic_array.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.gemm_systolic_array.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E gemm_systolic_array.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.gemm_systolic_array.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.gemm_systolic_array.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.72 sec.
Execute         clang_tidy xilinx-directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.69 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.4 seconds per iteration
Execute         clang_tidy -errorcheck xilinx-top-parameters /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 2.89 sec.
Command         clang_tidy done; 2.9 sec.
Execute         clang_tidy -errorcheck xilinx-array-stream-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 2.87 sec.
Command         clang_tidy done; 2.88 sec.
Execute         clang_tidy -errorcheck xilinx-stream-in-struct /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-stream-in-struct -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 2.77 sec.
Command         clang_tidy done; 2.77 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.gemm_systolic_array.pp.0.cpp.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.gemm_systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.gemm_systolic_array.pp.0.cpp.err.log 
Command         ap_eval done; 2.48 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:32:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:32:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:32:56
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:36:3
Execute         send_msg_by_id WARNING @200-471@%s%s 5 gemm_systolic_array.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file gemm_systolic_array.cpp
Execute         clang_tidy -errorcheck xilinx-infer-storage-only-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-infer-storage-only-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.gemm_systolic_array.pp.0.cpp.err.log 
Command           ap_eval done; 3.99 sec.
Command         clang_tidy done; 4.01 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.gemm_systolic_array.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.gemm_systolic_array.pragma.2.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.gemm_systolic_array.pragma.2.cpp.err.log 
Command         ap_eval done; 2.52 sec.
INFO: [HLS 200-10] Analyzing design file 'kernel_test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_test.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.kernel_test.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E kernel_test.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.kernel_test.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.kernel_test.cpp.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
INFO-FLOW: Setting directive 'TOP' name=Bert_layer 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 84.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 92.6 sec.
Execute         clang_tidy xilinx-directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 86.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 178.8 seconds per iteration
Execute         clang_tidy -errorcheck xilinx-top-parameters /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.err.log 
Command           ap_eval done; 82.39 sec.
Command         clang_tidy done; 82.4 sec.
Execute         clang_tidy -errorcheck xilinx-array-stream-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.err.log 
Command           ap_eval done; 85.59 sec.
Command         clang_tidy done; 85.6 sec.
Execute         clang_tidy -errorcheck xilinx-stream-in-struct /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-stream-in-struct -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.err.log 
Command           ap_eval done; 84.52 sec.
Command         clang_tidy done; 84.53 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_test.pp.0.cpp.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_test.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_test.pp.0.cpp.err.log 
Command         ap_eval done; 82.9 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:145:18
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:145:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:145:30
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:146:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:146:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:146:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:146:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:146:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:147:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:147:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:147:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:148:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel_test.cpp:148:33
Execute         send_msg_by_id WARNING @200-471@%s%s 13 kernel_test.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file kernel_test.cpp
Execute         clang_tidy -errorcheck xilinx-infer-storage-only-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-infer-storage-only-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang-tidy.kernel_test.pp.0.cpp.err.log 
Command           ap_eval done; 93.45 sec.
Command         clang_tidy done; 93.46 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.kernel_test.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.kernel_test.pragma.2.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/clang.kernel_test.pragma.2.cpp.err.log 
Command         ap_eval done; 88.31 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.g.bc" "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.g.bc" "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.g.bc /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.g.bc /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; error code: 1; 0.18 sec.
INFO-FLOW: {#0 0x000000000058d23a llvm::sys::PrintStackTrace(llvm::raw_ostream&) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x58d23a)} {#1 0x000000000058b42e llvm::sys::RunSignalHandlers() (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x58b42e)} {#2 0x000000000058b552 SignalHandler(int) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x58b552)} {#3 0x00007faef9c4c630 __restore_rt (/lib64/libpthread.so.0+0xf630)} {#4 0x0000000000421175 llvm::Use::set(llvm::Value*) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x421175)} {#5 0x00000000004a2920 llvm::ConstantExprKeyType::create(llvm::Type*) const (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x4a2920)} {#6 0x00000000004ada70 llvm::ConstantUniqueMap<llvm::ConstantExpr>::getOrCreate(llvm::Type*, llvm::ConstantExprKeyType) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x4ada70)} {#7 0x00000000004ae102 llvm::ConstantExpr::get(unsigned int, llvm::Constant*, llvm::Constant*, unsigned int, llvm::Type*) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x4ae102)} {#8 0x00000000004af158 llvm::ConstantExpr::getWithOperands(llvm::ArrayRef<llvm::Constant*>, llvm::Type*, bool, llvm::Type*) const (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x4af158)} {#9 0x0000000000593190 (anonymous namespace)::Mapper::mapValue(llvm::Value const*) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x593190)} {#10 0x00000000005976c4 (anonymous namespace)::Mapper::remapInstruction(llvm::Instruction*) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x5976c4)} {#11 0x0000000000597e2b (anonymous namespace)::Mapper::remapFunction(llvm::Function&) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x597e2b)} {#12 0x000000000059847b (anonymous namespace)::Mapper::flush() (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x59847b)} {#13 0x000000000059881c llvm::ValueMapper::mapValue(llvm::Value const&) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x59881c)} {#14 0x0000000000537bc3 (anonymous namespace)::IRLinker::run() (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x537bc3)} {#15 0x0000000000539e2c llvm::IRMover::move(std::unique_ptr<llvm::Module, std::default_delete<llvm::Module> >, llvm::ArrayRef<llvm::GlobalValue*>, std::function<void (llvm::GlobalValue&, std::function<void (llvm::GlobalValue&)>)>, bool) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x539e2c)} {#16 0x000000000053fefe (anonymous namespace)::ModuleLinker::run() (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x53fefe)} {#17 0x000000000054224a llvm::Linker::linkInModule(std::unique_ptr<llvm::Module, std::default_delete<llvm::Module> >, unsigned int, std::function<void (llvm::Module&, llvm::StringSet<llvm::MallocAllocator> const&)>) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x54224a)} {#18 0x000000000041e310 linkFiles(char const*, llvm::LLVMContext&, llvm::Linker&, llvm::cl::list<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >, bool, llvm::cl::parser<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > > > const&, unsigned int) (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x41e310)} {#19 0x000000000040e030 main (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x40e030)} {#20 0x00007faef87ad555 __libc_start_main (/lib64/libc.so.6+0x22555)} {#21 0x000000000041b0b9 _start (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link+0x41b0b9)} {Stack dump:} {0.	Program arguments: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/systolic_array.g.bc /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/gemm_systolic_array.g.bc /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/kernel_test.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1/.autopilot/db/a.g.ld.0.bc }
Command         run_link_or_opt done; error code: 2; 0.19 sec.
Command       elaborate done; error code: 2; 834.92 sec.
Command     csynth_design done; error code: 2; 834.93 sec.
Command   ap_source done; error code: 1; 838.2 sec.
Execute   cleanup_all 
