#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12d804170 .scope module, "ControlUnit_tb" "ControlUnit_tb" 2 3;
 .timescale -9 -12;
v0x12d815020_0 .net "ALUC", 3 0, v0x12d804690_0;  1 drivers
v0x12d8150b0_0 .net "ALUImm", 0 0, v0x12d814750_0;  1 drivers
v0x12d815140_0 .net "Branch", 0 0, v0x12d8147f0_0;  1 drivers
v0x12d8151d0_0 .var "Func", 5 0;
v0x12d815280_0 .net "Jump", 0 0, v0x12d814950_0;  1 drivers
v0x12d815350_0 .net "Mem2Reg", 0 0, v0x12d814a30_0;  1 drivers
v0x12d815400_0 .var "OP", 5 0;
v0x12d8154b0_0 .net "REGRT", 0 0, v0x12d814b80_0;  1 drivers
v0x12d815560_0 .net "SEXT", 0 0, v0x12d814c20_0;  1 drivers
v0x12d815690_0 .net "WriteMem", 0 0, v0x12d814d30_0;  1 drivers
v0x12d815720_0 .net "WriteReg", 0 0, v0x12d814dc0_0;  1 drivers
v0x12d8157b0_0 .var "Zero", 0 0;
S_0x12d8042f0 .scope module, "uut" "ControlUnit" 2 18, 3 1 0, S_0x12d804170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 6 "OP";
    .port_info 2 /INPUT 6 "Func";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Mem2Reg";
    .port_info 6 /OUTPUT 1 "WriteMem";
    .port_info 7 /OUTPUT 1 "WriteReg";
    .port_info 8 /OUTPUT 4 "ALUC";
    .port_info 9 /OUTPUT 1 "ALUImm";
    .port_info 10 /OUTPUT 1 "REGRT";
    .port_info 11 /OUTPUT 1 "SEXT";
v0x12d804690_0 .var "ALUC", 3 0;
v0x12d814750_0 .var "ALUImm", 0 0;
v0x12d8147f0_0 .var "Branch", 0 0;
v0x12d8148a0_0 .net "Func", 5 0, v0x12d8151d0_0;  1 drivers
v0x12d814950_0 .var "Jump", 0 0;
v0x12d814a30_0 .var "Mem2Reg", 0 0;
v0x12d814ad0_0 .net "OP", 5 0, v0x12d815400_0;  1 drivers
v0x12d814b80_0 .var "REGRT", 0 0;
v0x12d814c20_0 .var "SEXT", 0 0;
v0x12d814d30_0 .var "WriteMem", 0 0;
v0x12d814dc0_0 .var "WriteReg", 0 0;
v0x12d814e60_0 .net "Zero", 0 0, v0x12d8157b0_0;  1 drivers
E_0x12d804640 .event anyedge, v0x12d814ad0_0, v0x12d8148a0_0, v0x12d814e60_0;
    .scope S_0x12d8042f0;
T_0 ;
    %wait E_0x12d804640;
    %load/vec4 v0x12d814ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %load/vec4 v0x12d8148a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v0x12d814e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
T_0.18 ;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d804690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d8147f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d814d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d814750_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12d804170;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d8157b0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12d815400_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12d8151d0_0, 0, 6;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12d815400_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x12d8151d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "R-type (add): Jump=%b, Branch=%b, WriteReg=%b, ALUC=%b", v0x12d815280_0, v0x12d815140_0, v0x12d815720_0, v0x12d815020_0 {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x12d815400_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "I-type (addi): Jump=%b, Branch=%b, WriteReg=%b, ALUC=%b, ALUImm=%b, SEXT=%b", v0x12d815280_0, v0x12d815140_0, v0x12d815720_0, v0x12d815020_0, v0x12d8150b0_0, v0x12d815560_0 {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x12d815400_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "J-type (j): Jump=%b, Branch=%b, WriteReg=%b", v0x12d815280_0, v0x12d815140_0, v0x12d815720_0 {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x12d815400_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d8157b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "Branch (beq): Jump=%b, Branch=%b, WriteReg=%b, Zero=%b", v0x12d815280_0, v0x12d815140_0, v0x12d815720_0, v0x12d8157b0_0 {0 0 0};
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12d815400_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "Load (lw): Jump=%b, Branch=%b, Mem2Reg=%b, WriteReg=%b", v0x12d815280_0, v0x12d815140_0, v0x12d815350_0, v0x12d815720_0 {0 0 0};
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12d804170;
T_2 ;
    %vpi_call 2 75 "$dumpfile", "tb_ControlUnit/tb_control_unit.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12d804170 {0 0 0};
    %vpi_call 2 78 "$monitor", "At time %t, OP=%b, Func=%b, Jump=%b, Branch=%b, Mem2Reg=%b, WriteMem=%b, WriteReg=%b, ALUC=%b, ALUImm=%b, REGRT=%b, SEXT=%b", $time, v0x12d815400_0, v0x12d8151d0_0, v0x12d815280_0, v0x12d815140_0, v0x12d815350_0, v0x12d815690_0, v0x12d815720_0, v0x12d815020_0, v0x12d8150b0_0, v0x12d8154b0_0, v0x12d815560_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ControlUnit/tb_ControlUnit.v";
    "ControlUnit.v";
