# rtl2gds

<details>
  <summary>Inception of open-source EDA, OpenLANE and Sky130 PDK  </summary>
  
![image](https://github.com/user-attachments/assets/51bb7bea-3309-4f75-b56f-43431fba601a)

</details>

<details>
  <summary> Good floorplan vs bad floorplan and introduction to library cells  </summary>

![image](https://github.com/user-attachments/assets/ecfa04f7-6f66-4207-a730-6d27609e5b47)

</details>

<details>
  <summary> Design library cell using Magic Layout and ngspice characterization  </summary>
  
![image](https://github.com/user-attachments/assets/4526c5dc-1411-41a0-bc48-9e602bbfd233)


</details>

<details>
  <summary>Pre-layout timing analysis and importance of good clock tree  </summary>

  ![image](https://github.com/user-attachments/assets/568d5c15-9eb0-4d5d-8e20-1f8bb54f48ed)



</details>

<details>
  <summary> Final steps for RTL2GDS using tritonRoute and openSTA </summary>
  
![image](https://github.com/user-attachments/assets/0317a60e-b1e7-4b9e-b6fb-84ff59a04230)


</details>

<details>
  <summary> Acknowledgements </summary>

[Kunal P Ghosh](https://github.com/kunalg123)  : Director and co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd.
[Nickson Jose](https://github.com/nickson-jose) : Technical Lead @HCLTech , Ex-Intel
[R. Timothy Edwards](https://github.com/RTimothyEdwards) : Senior Vice President of Analog and Design at efabless corporation

</details>
