
Haptic_Hearing_Aid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b300  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001407c  0800b4d0  0800b4d0  0000c4d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f54c  0801f54c  00021218  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801f54c  0801f54c  0002054c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f554  0801f554  00021218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f554  0801f554  00020554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f558  0801f558  00020558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0801f55c  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009c28  20000218  0801f774  00021218  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009e40  0801f774  00021e40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ae9  00000000  00000000  00021248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039dc  00000000  00000000  00037d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  0003b710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d9b  00000000  00000000  0003c9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026333  00000000  00000000  0003d743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ae78  00000000  00000000  00063a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4d83  00000000  00000000  0007e8ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b1  00000000  00000000  00163671  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006050  00000000  00000000  00163724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00169774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002b32  00000000  00000000  001697e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000070  00000000  00000000  0016c319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000218 	.word	0x20000218
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b4b8 	.word	0x0800b4b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000021c 	.word	0x2000021c
 800020c:	0800b4b8 	.word	0x0800b4b8

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2uiz>:
 8000ca8:	004a      	lsls	r2, r1, #1
 8000caa:	d211      	bcs.n	8000cd0 <__aeabi_d2uiz+0x28>
 8000cac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000cb0:	d211      	bcs.n	8000cd6 <__aeabi_d2uiz+0x2e>
 8000cb2:	d50d      	bpl.n	8000cd0 <__aeabi_d2uiz+0x28>
 8000cb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000cb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cbc:	d40e      	bmi.n	8000cdc <__aeabi_d2uiz+0x34>
 8000cbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cca:	fa23 f002 	lsr.w	r0, r3, r2
 8000cce:	4770      	bx	lr
 8000cd0:	f04f 0000 	mov.w	r0, #0
 8000cd4:	4770      	bx	lr
 8000cd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cda:	d102      	bne.n	8000ce2 <__aeabi_d2uiz+0x3a>
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce0:	4770      	bx	lr
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2f>:
 8000ce8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cf0:	bf24      	itt	cs
 8000cf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cfa:	d90d      	bls.n	8000d18 <__aeabi_d2f+0x30>
 8000cfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000d0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d10:	bf08      	it	eq
 8000d12:	f020 0001 	biceq.w	r0, r0, #1
 8000d16:	4770      	bx	lr
 8000d18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d1c:	d121      	bne.n	8000d62 <__aeabi_d2f+0x7a>
 8000d1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d22:	bfbc      	itt	lt
 8000d24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d28:	4770      	bxlt	lr
 8000d2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d32:	f1c2 0218 	rsb	r2, r2, #24
 8000d36:	f1c2 0c20 	rsb	ip, r2, #32
 8000d3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d42:	bf18      	it	ne
 8000d44:	f040 0001 	orrne.w	r0, r0, #1
 8000d48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d54:	ea40 000c 	orr.w	r0, r0, ip
 8000d58:	fa23 f302 	lsr.w	r3, r3, r2
 8000d5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d60:	e7cc      	b.n	8000cfc <__aeabi_d2f+0x14>
 8000d62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d66:	d107      	bne.n	8000d78 <__aeabi_d2f+0x90>
 8000d68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d6c:	bf1e      	ittt	ne
 8000d6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d76:	4770      	bxne	lr
 8000d78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <__aeabi_uldivmod>:
 8000d88:	b953      	cbnz	r3, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8a:	b94a      	cbnz	r2, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	bf08      	it	eq
 8000d90:	2800      	cmpeq	r0, #0
 8000d92:	bf1c      	itt	ne
 8000d94:	f04f 31ff 	movne.w	r1, #4294967295
 8000d98:	f04f 30ff 	movne.w	r0, #4294967295
 8000d9c:	f000 b988 	b.w	80010b0 <__aeabi_idiv0>
 8000da0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000da4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000da8:	f000 f806 	bl	8000db8 <__udivmoddi4>
 8000dac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db4:	b004      	add	sp, #16
 8000db6:	4770      	bx	lr

08000db8 <__udivmoddi4>:
 8000db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dbc:	9d08      	ldr	r5, [sp, #32]
 8000dbe:	468e      	mov	lr, r1
 8000dc0:	4604      	mov	r4, r0
 8000dc2:	4688      	mov	r8, r1
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d14a      	bne.n	8000e5e <__udivmoddi4+0xa6>
 8000dc8:	428a      	cmp	r2, r1
 8000dca:	4617      	mov	r7, r2
 8000dcc:	d962      	bls.n	8000e94 <__udivmoddi4+0xdc>
 8000dce:	fab2 f682 	clz	r6, r2
 8000dd2:	b14e      	cbz	r6, 8000de8 <__udivmoddi4+0x30>
 8000dd4:	f1c6 0320 	rsb	r3, r6, #32
 8000dd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ddc:	fa20 f303 	lsr.w	r3, r0, r3
 8000de0:	40b7      	lsls	r7, r6
 8000de2:	ea43 0808 	orr.w	r8, r3, r8
 8000de6:	40b4      	lsls	r4, r6
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f fc87 	uxth.w	ip, r7
 8000df0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000df4:	0c23      	lsrs	r3, r4, #16
 8000df6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x62>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e0c:	f080 80ea 	bcs.w	8000fe4 <__udivmoddi4+0x22c>
 8000e10:	429a      	cmp	r2, r3
 8000e12:	f240 80e7 	bls.w	8000fe4 <__udivmoddi4+0x22c>
 8000e16:	3902      	subs	r1, #2
 8000e18:	443b      	add	r3, r7
 8000e1a:	1a9a      	subs	r2, r3, r2
 8000e1c:	b2a3      	uxth	r3, r4
 8000e1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e2e:	459c      	cmp	ip, r3
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0x8e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e38:	f080 80d6 	bcs.w	8000fe8 <__udivmoddi4+0x230>
 8000e3c:	459c      	cmp	ip, r3
 8000e3e:	f240 80d3 	bls.w	8000fe8 <__udivmoddi4+0x230>
 8000e42:	443b      	add	r3, r7
 8000e44:	3802      	subs	r0, #2
 8000e46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e4a:	eba3 030c 	sub.w	r3, r3, ip
 8000e4e:	2100      	movs	r1, #0
 8000e50:	b11d      	cbz	r5, 8000e5a <__udivmoddi4+0xa2>
 8000e52:	40f3      	lsrs	r3, r6
 8000e54:	2200      	movs	r2, #0
 8000e56:	e9c5 3200 	strd	r3, r2, [r5]
 8000e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d905      	bls.n	8000e6e <__udivmoddi4+0xb6>
 8000e62:	b10d      	cbz	r5, 8000e68 <__udivmoddi4+0xb0>
 8000e64:	e9c5 0100 	strd	r0, r1, [r5]
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e7f5      	b.n	8000e5a <__udivmoddi4+0xa2>
 8000e6e:	fab3 f183 	clz	r1, r3
 8000e72:	2900      	cmp	r1, #0
 8000e74:	d146      	bne.n	8000f04 <__udivmoddi4+0x14c>
 8000e76:	4573      	cmp	r3, lr
 8000e78:	d302      	bcc.n	8000e80 <__udivmoddi4+0xc8>
 8000e7a:	4282      	cmp	r2, r0
 8000e7c:	f200 8105 	bhi.w	800108a <__udivmoddi4+0x2d2>
 8000e80:	1a84      	subs	r4, r0, r2
 8000e82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e86:	2001      	movs	r0, #1
 8000e88:	4690      	mov	r8, r2
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	d0e5      	beq.n	8000e5a <__udivmoddi4+0xa2>
 8000e8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e92:	e7e2      	b.n	8000e5a <__udivmoddi4+0xa2>
 8000e94:	2a00      	cmp	r2, #0
 8000e96:	f000 8090 	beq.w	8000fba <__udivmoddi4+0x202>
 8000e9a:	fab2 f682 	clz	r6, r2
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	f040 80a4 	bne.w	8000fec <__udivmoddi4+0x234>
 8000ea4:	1a8a      	subs	r2, r1, r2
 8000ea6:	0c03      	lsrs	r3, r0, #16
 8000ea8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eac:	b280      	uxth	r0, r0
 8000eae:	b2bc      	uxth	r4, r7
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000eb6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000eba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ebe:	fb04 f20c 	mul.w	r2, r4, ip
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d907      	bls.n	8000ed6 <__udivmoddi4+0x11e>
 8000ec6:	18fb      	adds	r3, r7, r3
 8000ec8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ecc:	d202      	bcs.n	8000ed4 <__udivmoddi4+0x11c>
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	f200 80e0 	bhi.w	8001094 <__udivmoddi4+0x2dc>
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	1a9b      	subs	r3, r3, r2
 8000ed8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000edc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ee0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ee4:	fb02 f404 	mul.w	r4, r2, r4
 8000ee8:	429c      	cmp	r4, r3
 8000eea:	d907      	bls.n	8000efc <__udivmoddi4+0x144>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ef2:	d202      	bcs.n	8000efa <__udivmoddi4+0x142>
 8000ef4:	429c      	cmp	r4, r3
 8000ef6:	f200 80ca 	bhi.w	800108e <__udivmoddi4+0x2d6>
 8000efa:	4602      	mov	r2, r0
 8000efc:	1b1b      	subs	r3, r3, r4
 8000efe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f02:	e7a5      	b.n	8000e50 <__udivmoddi4+0x98>
 8000f04:	f1c1 0620 	rsb	r6, r1, #32
 8000f08:	408b      	lsls	r3, r1
 8000f0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	fa0e f401 	lsl.w	r4, lr, r1
 8000f14:	fa20 f306 	lsr.w	r3, r0, r6
 8000f18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f20:	4323      	orrs	r3, r4
 8000f22:	fa00 f801 	lsl.w	r8, r0, r1
 8000f26:	fa1f fc87 	uxth.w	ip, r7
 8000f2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000f2e:	0c1c      	lsrs	r4, r3, #16
 8000f30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f3c:	45a6      	cmp	lr, r4
 8000f3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f42:	d909      	bls.n	8000f58 <__udivmoddi4+0x1a0>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f4a:	f080 809c 	bcs.w	8001086 <__udivmoddi4+0x2ce>
 8000f4e:	45a6      	cmp	lr, r4
 8000f50:	f240 8099 	bls.w	8001086 <__udivmoddi4+0x2ce>
 8000f54:	3802      	subs	r0, #2
 8000f56:	443c      	add	r4, r7
 8000f58:	eba4 040e 	sub.w	r4, r4, lr
 8000f5c:	fa1f fe83 	uxth.w	lr, r3
 8000f60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f64:	fb09 4413 	mls	r4, r9, r3, r4
 8000f68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f70:	45a4      	cmp	ip, r4
 8000f72:	d908      	bls.n	8000f86 <__udivmoddi4+0x1ce>
 8000f74:	193c      	adds	r4, r7, r4
 8000f76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f7a:	f080 8082 	bcs.w	8001082 <__udivmoddi4+0x2ca>
 8000f7e:	45a4      	cmp	ip, r4
 8000f80:	d97f      	bls.n	8001082 <__udivmoddi4+0x2ca>
 8000f82:	3b02      	subs	r3, #2
 8000f84:	443c      	add	r4, r7
 8000f86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f8a:	eba4 040c 	sub.w	r4, r4, ip
 8000f8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f92:	4564      	cmp	r4, ip
 8000f94:	4673      	mov	r3, lr
 8000f96:	46e1      	mov	r9, ip
 8000f98:	d362      	bcc.n	8001060 <__udivmoddi4+0x2a8>
 8000f9a:	d05f      	beq.n	800105c <__udivmoddi4+0x2a4>
 8000f9c:	b15d      	cbz	r5, 8000fb6 <__udivmoddi4+0x1fe>
 8000f9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000fa2:	eb64 0409 	sbc.w	r4, r4, r9
 8000fa6:	fa04 f606 	lsl.w	r6, r4, r6
 8000faa:	fa22 f301 	lsr.w	r3, r2, r1
 8000fae:	431e      	orrs	r6, r3
 8000fb0:	40cc      	lsrs	r4, r1
 8000fb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	e74f      	b.n	8000e5a <__udivmoddi4+0xa2>
 8000fba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fbe:	0c01      	lsrs	r1, r0, #16
 8000fc0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fc4:	b280      	uxth	r0, r0
 8000fc6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4638      	mov	r0, r7
 8000fce:	463c      	mov	r4, r7
 8000fd0:	46b8      	mov	r8, r7
 8000fd2:	46be      	mov	lr, r7
 8000fd4:	2620      	movs	r6, #32
 8000fd6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fda:	eba2 0208 	sub.w	r2, r2, r8
 8000fde:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fe2:	e766      	b.n	8000eb2 <__udivmoddi4+0xfa>
 8000fe4:	4601      	mov	r1, r0
 8000fe6:	e718      	b.n	8000e1a <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e72c      	b.n	8000e46 <__udivmoddi4+0x8e>
 8000fec:	f1c6 0220 	rsb	r2, r6, #32
 8000ff0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ff4:	40b7      	lsls	r7, r6
 8000ff6:	40b1      	lsls	r1, r6
 8000ff8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ffc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001000:	430a      	orrs	r2, r1
 8001002:	fbb3 f8fe 	udiv	r8, r3, lr
 8001006:	b2bc      	uxth	r4, r7
 8001008:	fb0e 3318 	mls	r3, lr, r8, r3
 800100c:	0c11      	lsrs	r1, r2, #16
 800100e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001012:	fb08 f904 	mul.w	r9, r8, r4
 8001016:	40b0      	lsls	r0, r6
 8001018:	4589      	cmp	r9, r1
 800101a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800101e:	b280      	uxth	r0, r0
 8001020:	d93e      	bls.n	80010a0 <__udivmoddi4+0x2e8>
 8001022:	1879      	adds	r1, r7, r1
 8001024:	f108 3cff 	add.w	ip, r8, #4294967295
 8001028:	d201      	bcs.n	800102e <__udivmoddi4+0x276>
 800102a:	4589      	cmp	r9, r1
 800102c:	d81f      	bhi.n	800106e <__udivmoddi4+0x2b6>
 800102e:	eba1 0109 	sub.w	r1, r1, r9
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	fb0e 1119 	mls	r1, lr, r9, r1
 800103e:	b292      	uxth	r2, r2
 8001040:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001044:	4542      	cmp	r2, r8
 8001046:	d229      	bcs.n	800109c <__udivmoddi4+0x2e4>
 8001048:	18ba      	adds	r2, r7, r2
 800104a:	f109 31ff 	add.w	r1, r9, #4294967295
 800104e:	d2c4      	bcs.n	8000fda <__udivmoddi4+0x222>
 8001050:	4542      	cmp	r2, r8
 8001052:	d2c2      	bcs.n	8000fda <__udivmoddi4+0x222>
 8001054:	f1a9 0102 	sub.w	r1, r9, #2
 8001058:	443a      	add	r2, r7
 800105a:	e7be      	b.n	8000fda <__udivmoddi4+0x222>
 800105c:	45f0      	cmp	r8, lr
 800105e:	d29d      	bcs.n	8000f9c <__udivmoddi4+0x1e4>
 8001060:	ebbe 0302 	subs.w	r3, lr, r2
 8001064:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001068:	3801      	subs	r0, #1
 800106a:	46e1      	mov	r9, ip
 800106c:	e796      	b.n	8000f9c <__udivmoddi4+0x1e4>
 800106e:	eba7 0909 	sub.w	r9, r7, r9
 8001072:	4449      	add	r1, r9
 8001074:	f1a8 0c02 	sub.w	ip, r8, #2
 8001078:	fbb1 f9fe 	udiv	r9, r1, lr
 800107c:	fb09 f804 	mul.w	r8, r9, r4
 8001080:	e7db      	b.n	800103a <__udivmoddi4+0x282>
 8001082:	4673      	mov	r3, lr
 8001084:	e77f      	b.n	8000f86 <__udivmoddi4+0x1ce>
 8001086:	4650      	mov	r0, sl
 8001088:	e766      	b.n	8000f58 <__udivmoddi4+0x1a0>
 800108a:	4608      	mov	r0, r1
 800108c:	e6fd      	b.n	8000e8a <__udivmoddi4+0xd2>
 800108e:	443b      	add	r3, r7
 8001090:	3a02      	subs	r2, #2
 8001092:	e733      	b.n	8000efc <__udivmoddi4+0x144>
 8001094:	f1ac 0c02 	sub.w	ip, ip, #2
 8001098:	443b      	add	r3, r7
 800109a:	e71c      	b.n	8000ed6 <__udivmoddi4+0x11e>
 800109c:	4649      	mov	r1, r9
 800109e:	e79c      	b.n	8000fda <__udivmoddi4+0x222>
 80010a0:	eba1 0109 	sub.w	r1, r1, r9
 80010a4:	46c4      	mov	ip, r8
 80010a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80010aa:	fb09 f804 	mul.w	r8, r9, r4
 80010ae:	e7c4      	b.n	800103a <__udivmoddi4+0x282>

080010b0 <__aeabi_idiv0>:
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop

080010b4 <performFFT>:
 *
 * @author		Francis Liechti (FL)
 * @date		27.05.2025	FL	Created
 *
 ****************************************************************************/
void performFFT(float *Result, float32_t *audiodata){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
	// 1. Fill input
	for (int i = 0; i < FFT_SIZE; i++) {
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	e016      	b.n	80010f2 <performFFT+0x3e>
//		// Normalize if desired: value ∈ [-131072, +131071]
////		float normalized = ((float) audiodata[i]) / 131072.0f;
//
		input[2*i] = audiodata[i];      // Real part
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	441a      	add	r2, r3
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	6812      	ldr	r2, [r2, #0]
 80010d2:	4929      	ldr	r1, [pc, #164]	@ (8001178 <performFFT+0xc4>)
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	440b      	add	r3, r1
 80010d8:	601a      	str	r2, [r3, #0]
		input[2*i + 1] = 0.0f;        // Imaginary part (0 for real signals)
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	3301      	adds	r3, #1
 80010e0:	4a25      	ldr	r2, [pc, #148]	@ (8001178 <performFFT+0xc4>)
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	4413      	add	r3, r2
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < FFT_SIZE; i++) {
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	3301      	adds	r3, #1
 80010f0:	617b      	str	r3, [r7, #20]
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010f8:	dbe4      	blt.n	80010c4 <performFFT+0x10>
	}

	// 2. Perform the complex FFT in-place
	arm_cfft_f32(&arm_cfft_sR_f32_len512, input, 0, 1);  // Forward FFT, with bit reversal
 80010fa:	2301      	movs	r3, #1
 80010fc:	2200      	movs	r2, #0
 80010fe:	491e      	ldr	r1, [pc, #120]	@ (8001178 <performFFT+0xc4>)
 8001100:	481e      	ldr	r0, [pc, #120]	@ (800117c <performFFT+0xc8>)
 8001102:	f006 fd6b 	bl	8007bdc <arm_cfft_f32>

	// 3. Compute magnitude from real and imaginary parts
	for (int i = 0; i < FFT_SIZE; i++) {
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	e02b      	b.n	8001164 <performFFT+0xb0>
		float real = input[2*i];
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	4a19      	ldr	r2, [pc, #100]	@ (8001178 <performFFT+0xc4>)
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	4413      	add	r3, r2
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	60fb      	str	r3, [r7, #12]
		float imag = input[2*i + 1];
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	3301      	adds	r3, #1
 8001120:	4a15      	ldr	r2, [pc, #84]	@ (8001178 <performFFT+0xc4>)
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	60bb      	str	r3, [r7, #8]
		Result[i] = 10.0f * log10f(real * real + imag * imag); //instead of 20*log10(sqrtf) for time optimization
 800112a:	edd7 7a03 	vldr	s15, [r7, #12]
 800112e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001132:	edd7 7a02 	vldr	s15, [r7, #8]
 8001136:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800113a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113e:	eeb0 0a67 	vmov.f32	s0, s15
 8001142:	f009 ffdf 	bl	800b104 <log10f>
 8001146:	eef0 7a40 	vmov.f32	s15, s0
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < FFT_SIZE; i++) {
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	3301      	adds	r3, #1
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800116a:	dbcf      	blt.n	800110c <performFFT+0x58>
	}
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000254 	.word	0x20000254
 800117c:	0800b554 	.word	0x0800b554

08001180 <process_signal>:
 *
 * @author		Francis Liechti (FL)
 * @date		27.05.2025	FL	Created
 *
 ****************************************************************************/
void process_signal(double* amplitudes, int32_t* audioData_Left, int32_t* audioData_Right, float* fftSignal, float* WindowedSignal) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b08e      	sub	sp, #56	@ 0x38
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
 800118c:	603b      	str	r3, [r7, #0]

	// Beamforming
	uint8_t direction = 0; //0 = dominating left, 1 = dominating right
 800118e:	2300      	movs	r3, #0
 8001190:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	float scaleValue = 0; // for the non-dominating side
 8001194:	f04f 0300 	mov.w	r3, #0
 8001198:	613b      	str	r3, [r7, #16]
	applyWindow(audioData_Left, windowed_Signal_Left);
 800119a:	4988      	ldr	r1, [pc, #544]	@ (80013bc <process_signal+0x23c>)
 800119c:	68b8      	ldr	r0, [r7, #8]
 800119e:	f000 fa13 	bl	80015c8 <applyWindow>
	applyWindow(audioData_Right, windowed_Signal_Right);
 80011a2:	4987      	ldr	r1, [pc, #540]	@ (80013c0 <process_signal+0x240>)
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f000 fa0f 	bl	80015c8 <applyWindow>

	// direction detection
	direction = beamform_direction(windowed_Signal_Left, windowed_Signal_Right, &scaleValue);
 80011aa:	f107 0310 	add.w	r3, r7, #16
 80011ae:	461a      	mov	r2, r3
 80011b0:	4983      	ldr	r1, [pc, #524]	@ (80013c0 <process_signal+0x240>)
 80011b2:	4882      	ldr	r0, [pc, #520]	@ (80013bc <process_signal+0x23c>)
 80011b4:	f000 fa72 	bl	800169c <beamform_direction>
 80011b8:	4603      	mov	r3, r0
 80011ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	// FFT
	if(direction == 1){
 80011be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d104      	bne.n	80011d0 <process_signal+0x50>
		performFFT(fftSignal, windowed_Signal_Left);
 80011c6:	497d      	ldr	r1, [pc, #500]	@ (80013bc <process_signal+0x23c>)
 80011c8:	6838      	ldr	r0, [r7, #0]
 80011ca:	f7ff ff73 	bl	80010b4 <performFFT>
 80011ce:	e003      	b.n	80011d8 <process_signal+0x58>
	} else {
		performFFT(fftSignal, windowed_Signal_Right);
 80011d0:	497b      	ldr	r1, [pc, #492]	@ (80013c0 <process_signal+0x240>)
 80011d2:	6838      	ldr	r0, [r7, #0]
 80011d4:	f7ff ff6e 	bl	80010b4 <performFFT>
	}

	for(int i=0; i<NUM_FREQ_BANDS; i++){
 80011d8:	2300      	movs	r3, #0
 80011da:	637b      	str	r3, [r7, #52]	@ 0x34
 80011dc:	e0c7      	b.n	800136e <process_signal+0x1ee>
		amplitudeMeans[i] = mean(fftSignal, freqbands[i], freqbands[i+1]);
 80011de:	4a79      	ldr	r2, [pc, #484]	@ (80013c4 <process_signal+0x244>)
 80011e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011e2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a76      	ldr	r2, [pc, #472]	@ (80013c4 <process_signal+0x244>)
 80011ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f0:	461a      	mov	r2, r3
 80011f2:	6838      	ldr	r0, [r7, #0]
 80011f4:	f000 f8ea 	bl	80013cc <mean>
 80011f8:	eef0 7a40 	vmov.f32	s15, s0
 80011fc:	4a72      	ldr	r2, [pc, #456]	@ (80013c8 <process_signal+0x248>)
 80011fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	4413      	add	r3, r2
 8001204:	edc3 7a00 	vstr	s15, [r3]
		float diff_upper = 0;
 8001208:	f04f 0300 	mov.w	r3, #0
 800120c:	633b      	str	r3, [r7, #48]	@ 0x30
		float diff_lower = 0;
 800120e:	f04f 0300 	mov.w	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if(i == 0){
 8001214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001216:	2b00      	cmp	r3, #0
 8001218:	d125      	bne.n	8001266 <process_signal+0xe6>
			diff_lower = 0;
 800121a:	f04f 0300 	mov.w	r3, #0
 800121e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			int num = (freqbands[i] + freqbands[i+1]) / 2; // calculate half bandwidth
 8001220:	4a68      	ldr	r2, [pc, #416]	@ (80013c4 <process_signal+0x244>)
 8001222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001224:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800122a:	3301      	adds	r3, #1
 800122c:	4965      	ldr	r1, [pc, #404]	@ (80013c4 <process_signal+0x244>)
 800122e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001232:	4413      	add	r3, r2
 8001234:	0fda      	lsrs	r2, r3, #31
 8001236:	4413      	add	r3, r2
 8001238:	105b      	asrs	r3, r3, #1
 800123a:	617b      	str	r3, [r7, #20]
			diff_upper = mean(fftSignal, freqbands[i+1] - num, freqbands[i+1] + num);
 800123c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800123e:	3301      	adds	r3, #1
 8001240:	4a60      	ldr	r2, [pc, #384]	@ (80013c4 <process_signal+0x244>)
 8001242:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	1ad1      	subs	r1, r2, r3
 800124a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800124c:	3301      	adds	r3, #1
 800124e:	4a5d      	ldr	r2, [pc, #372]	@ (80013c4 <process_signal+0x244>)
 8001250:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	4413      	add	r3, r2
 8001258:	461a      	mov	r2, r3
 800125a:	6838      	ldr	r0, [r7, #0]
 800125c:	f000 f8b6 	bl	80013cc <mean>
 8001260:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
 8001264:	e068      	b.n	8001338 <process_signal+0x1b8>
		} else if (i== (NUM_FREQ_BANDS-1)){
 8001266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001268:	2b07      	cmp	r3, #7
 800126a:	d123      	bne.n	80012b4 <process_signal+0x134>
			diff_upper = 0;
 800126c:	f04f 0300 	mov.w	r3, #0
 8001270:	633b      	str	r3, [r7, #48]	@ 0x30
			int num = (freqbands[i-1] + freqbands[i]) / 2; // calculate half bandwidth
 8001272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001274:	3b01      	subs	r3, #1
 8001276:	4a53      	ldr	r2, [pc, #332]	@ (80013c4 <process_signal+0x244>)
 8001278:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800127c:	4951      	ldr	r1, [pc, #324]	@ (80013c4 <process_signal+0x244>)
 800127e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001280:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001284:	4413      	add	r3, r2
 8001286:	0fda      	lsrs	r2, r3, #31
 8001288:	4413      	add	r3, r2
 800128a:	105b      	asrs	r3, r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
			diff_lower = mean(fftSignal, freqbands[i] - num, freqbands[i] + num);
 800128e:	4a4d      	ldr	r2, [pc, #308]	@ (80013c4 <process_signal+0x244>)
 8001290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001292:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	1ad1      	subs	r1, r2, r3
 800129a:	4a4a      	ldr	r2, [pc, #296]	@ (80013c4 <process_signal+0x244>)
 800129c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800129e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	4413      	add	r3, r2
 80012a6:	461a      	mov	r2, r3
 80012a8:	6838      	ldr	r0, [r7, #0]
 80012aa:	f000 f88f 	bl	80013cc <mean>
 80012ae:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 80012b2:	e041      	b.n	8001338 <process_signal+0x1b8>
		}
		else {
			int num_low = (freqbands[i-1] + freqbands[i]) / 2;
 80012b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b6:	3b01      	subs	r3, #1
 80012b8:	4a42      	ldr	r2, [pc, #264]	@ (80013c4 <process_signal+0x244>)
 80012ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012be:	4941      	ldr	r1, [pc, #260]	@ (80013c4 <process_signal+0x244>)
 80012c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012c6:	4413      	add	r3, r2
 80012c8:	0fda      	lsrs	r2, r3, #31
 80012ca:	4413      	add	r3, r2
 80012cc:	105b      	asrs	r3, r3, #1
 80012ce:	623b      	str	r3, [r7, #32]
			diff_lower = mean(fftSignal, freqbands[i] - num_low, freqbands[i] + num_low);
 80012d0:	4a3c      	ldr	r2, [pc, #240]	@ (80013c4 <process_signal+0x244>)
 80012d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012d8:	6a3b      	ldr	r3, [r7, #32]
 80012da:	1ad1      	subs	r1, r2, r3
 80012dc:	4a39      	ldr	r2, [pc, #228]	@ (80013c4 <process_signal+0x244>)
 80012de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012e4:	6a3b      	ldr	r3, [r7, #32]
 80012e6:	4413      	add	r3, r2
 80012e8:	461a      	mov	r2, r3
 80012ea:	6838      	ldr	r0, [r7, #0]
 80012ec:	f000 f86e 	bl	80013cc <mean>
 80012f0:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			int num_upper = (freqbands[i] + freqbands[i+1]) / 2;
 80012f4:	4a33      	ldr	r2, [pc, #204]	@ (80013c4 <process_signal+0x244>)
 80012f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012fe:	3301      	adds	r3, #1
 8001300:	4930      	ldr	r1, [pc, #192]	@ (80013c4 <process_signal+0x244>)
 8001302:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001306:	4413      	add	r3, r2
 8001308:	0fda      	lsrs	r2, r3, #31
 800130a:	4413      	add	r3, r2
 800130c:	105b      	asrs	r3, r3, #1
 800130e:	61fb      	str	r3, [r7, #28]
			diff_upper = mean(fftSignal, freqbands[i+1] - num_upper, freqbands[i+1] + num_upper);
 8001310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001312:	3301      	adds	r3, #1
 8001314:	4a2b      	ldr	r2, [pc, #172]	@ (80013c4 <process_signal+0x244>)
 8001316:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	1ad1      	subs	r1, r2, r3
 800131e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001320:	3301      	adds	r3, #1
 8001322:	4a28      	ldr	r2, [pc, #160]	@ (80013c4 <process_signal+0x244>)
 8001324:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	4413      	add	r3, r2
 800132c:	461a      	mov	r2, r3
 800132e:	6838      	ldr	r0, [r7, #0]
 8001330:	f000 f84c 	bl	80013cc <mean>
 8001334:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
		}
		// add some magical scaling
		amplitudeMeans[i] = amplitudeMeans[i] + (diff_upper + diff_lower)/4;
 8001338:	4a23      	ldr	r2, [pc, #140]	@ (80013c8 <process_signal+0x248>)
 800133a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001348:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800134c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001350:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8001354:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135c:	4a1a      	ldr	r2, [pc, #104]	@ (80013c8 <process_signal+0x248>)
 800135e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<NUM_FREQ_BANDS; i++){
 8001368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800136a:	3301      	adds	r3, #1
 800136c:	637b      	str	r3, [r7, #52]	@ 0x34
 800136e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001370:	2b07      	cmp	r3, #7
 8001372:	f77f af34 	ble.w	80011de <process_signal+0x5e>
	}

	for(int i=0; i<NUM_SAMPLES; i++){
 8001376:	2300      	movs	r3, #0
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800137a:	e00c      	b.n	8001396 <process_signal+0x216>
		WindowedSignal[i] = windowed_Signal_Left[i];
 800137c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001382:	4413      	add	r3, r2
 8001384:	490d      	ldr	r1, [pc, #52]	@ (80013bc <process_signal+0x23c>)
 8001386:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001388:	0092      	lsls	r2, r2, #2
 800138a:	440a      	add	r2, r1
 800138c:	6812      	ldr	r2, [r2, #0]
 800138e:	601a      	str	r2, [r3, #0]
	for(int i=0; i<NUM_SAMPLES; i++){
 8001390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001392:	3301      	adds	r3, #1
 8001394:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800139c:	dbee      	blt.n	800137c <process_signal+0x1fc>
	}
	// Set amplitudes
	sortvalues(amplitudes, amplitudeMeans, direction, scaleValue);
 800139e:	edd7 7a04 	vldr	s15, [r7, #16]
 80013a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013a6:	eeb0 0a67 	vmov.f32	s0, s15
 80013aa:	461a      	mov	r2, r3
 80013ac:	4906      	ldr	r1, [pc, #24]	@ (80013c8 <process_signal+0x248>)
 80013ae:	68f8      	ldr	r0, [r7, #12]
 80013b0:	f000 f842 	bl	8001438 <sortvalues>
}
 80013b4:	bf00      	nop
 80013b6:	3738      	adds	r7, #56	@ 0x38
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20001a54 	.word	0x20001a54
 80013c0:	20002254 	.word	0x20002254
 80013c4:	0800b4d0 	.word	0x0800b4d0
 80013c8:	20000234 	.word	0x20000234

080013cc <mean>:
 *
 * @author		Francis Liechti (FL)
 * @date		28.05.2025	FL	Created
 *
 ****************************************************************************/
float mean(float* signal, int startpoint, int endpoint){
 80013cc:	b480      	push	{r7}
 80013ce:	b089      	sub	sp, #36	@ 0x24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
	int size = endpoint-startpoint;
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	617b      	str	r3, [r7, #20]
	float sum = 0;
 80013e0:	f04f 0300 	mov.w	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]

	for(int i=startpoint; i<=endpoint; i++){
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	61bb      	str	r3, [r7, #24]
 80013ea:	e00e      	b.n	800140a <mean+0x3e>
		sum += signal[i];
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4413      	add	r3, r2
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80013fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001400:	edc7 7a07 	vstr	s15, [r7, #28]
	for(int i=startpoint; i<=endpoint; i++){
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	3301      	adds	r3, #1
 8001408:	61bb      	str	r3, [r7, #24]
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	429a      	cmp	r2, r3
 8001410:	ddec      	ble.n	80013ec <mean+0x20>
	}
	return (sum/size);
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	ee07 3a90 	vmov	s15, r3
 8001418:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001420:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001424:	eef0 7a66 	vmov.f32	s15, s13
}
 8001428:	eeb0 0a67 	vmov.f32	s0, s15
 800142c:	3724      	adds	r7, #36	@ 0x24
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <sortvalues>:
 *
 * @author		Francis Liechti (FL)
 * @date		28.05.2025	FL	Created
 *
 ****************************************************************************/
void sortvalues(double* amplitudes, float *meanValues, uint8_t direction, float scaleValue){
 8001438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143a:	b087      	sub	sp, #28
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	4613      	mov	r3, r2
 8001444:	ed87 0a00 	vstr	s0, [r7]
 8001448:	71fb      	strb	r3, [r7, #7]

	if(direction == 1){
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d13a      	bne.n	80014c6 <sortvalues+0x8e>
		for(int i=0; i<NUM_FREQ_BANDS; i++){
 8001450:	2300      	movs	r3, #0
 8001452:	617b      	str	r3, [r7, #20]
 8001454:	e033      	b.n	80014be <sortvalues+0x86>
			amplitudes[sort_frequencies_left[i]] = (double) meanValues[i];
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	4413      	add	r3, r2
 800145e:	6819      	ldr	r1, [r3, #0]
 8001460:	4a38      	ldr	r2, [pc, #224]	@ (8001544 <sortvalues+0x10c>)
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	4608      	mov	r0, r1
 8001470:	f7ff f8ea 	bl	8000648 <__aeabi_f2d>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	e9c4 2300 	strd	r2, r3, [r4]
			amplitudes[sort_frequencies_right[i]] = (double) meanValues[i] * scaleValue;
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	68ba      	ldr	r2, [r7, #8]
 8001482:	4413      	add	r3, r2
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff f8de 	bl	8000648 <__aeabi_f2d>
 800148c:	4604      	mov	r4, r0
 800148e:	460d      	mov	r5, r1
 8001490:	6838      	ldr	r0, [r7, #0]
 8001492:	f7ff f8d9 	bl	8000648 <__aeabi_f2d>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	482b      	ldr	r0, [pc, #172]	@ (8001548 <sortvalues+0x110>)
 800149c:	6979      	ldr	r1, [r7, #20]
 800149e:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 80014a2:	00c9      	lsls	r1, r1, #3
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	1846      	adds	r6, r0, r1
 80014a8:	4620      	mov	r0, r4
 80014aa:	4629      	mov	r1, r5
 80014ac:	f7ff f924 	bl	80006f8 <__aeabi_dmul>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	e9c6 2300 	strd	r2, r3, [r6]
		for(int i=0; i<NUM_FREQ_BANDS; i++){
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	3301      	adds	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	2b07      	cmp	r3, #7
 80014c2:	ddc8      	ble.n	8001456 <sortvalues+0x1e>
		for(int i=0; i<NUM_FREQ_BANDS; i++){
			amplitudes[sort_frequencies_left[i]] = (double) meanValues[i]*scaleValue;
			amplitudes[sort_frequencies_right[i]] = (double) meanValues[i];
		}
	}
}
 80014c4:	e039      	b.n	800153a <sortvalues+0x102>
		for(int i=0; i<NUM_FREQ_BANDS; i++){
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
 80014ca:	e033      	b.n	8001534 <sortvalues+0xfc>
			amplitudes[sort_frequencies_left[i]] = (double) meanValues[i]*scaleValue;
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	68ba      	ldr	r2, [r7, #8]
 80014d2:	4413      	add	r3, r2
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f8b6 	bl	8000648 <__aeabi_f2d>
 80014dc:	4604      	mov	r4, r0
 80014de:	460d      	mov	r5, r1
 80014e0:	6838      	ldr	r0, [r7, #0]
 80014e2:	f7ff f8b1 	bl	8000648 <__aeabi_f2d>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4816      	ldr	r0, [pc, #88]	@ (8001544 <sortvalues+0x10c>)
 80014ec:	6939      	ldr	r1, [r7, #16]
 80014ee:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 80014f2:	00c9      	lsls	r1, r1, #3
 80014f4:	68f8      	ldr	r0, [r7, #12]
 80014f6:	1846      	adds	r6, r0, r1
 80014f8:	4620      	mov	r0, r4
 80014fa:	4629      	mov	r1, r5
 80014fc:	f7ff f8fc 	bl	80006f8 <__aeabi_dmul>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	e9c6 2300 	strd	r2, r3, [r6]
			amplitudes[sort_frequencies_right[i]] = (double) meanValues[i];
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	68ba      	ldr	r2, [r7, #8]
 800150e:	4413      	add	r3, r2
 8001510:	6819      	ldr	r1, [r3, #0]
 8001512:	4a0d      	ldr	r2, [pc, #52]	@ (8001548 <sortvalues+0x110>)
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	18d4      	adds	r4, r2, r3
 8001520:	4608      	mov	r0, r1
 8001522:	f7ff f891 	bl	8000648 <__aeabi_f2d>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	e9c4 2300 	strd	r2, r3, [r4]
		for(int i=0; i<NUM_FREQ_BANDS; i++){
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	3301      	adds	r3, #1
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	2b07      	cmp	r3, #7
 8001538:	ddc8      	ble.n	80014cc <sortvalues+0x94>
}
 800153a:	bf00      	nop
 800153c:	371c      	adds	r7, #28
 800153e:	46bd      	mov	sp, r7
 8001540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001542:	bf00      	nop
 8001544:	0800b4f4 	.word	0x0800b4f4
 8001548:	0800b514 	.word	0x0800b514

0800154c <generateHammingWindow>:
 *
 * @author		Francis Liechti (FL)
 * @date		03.06.2025	FL	Created
 *
 ****************************************************************************/
void generateHammingWindow(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
    for (uint32_t n = 0; n < NUM_SAMPLES; n++) {
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	e023      	b.n	80015a0 <generateHammingWindow+0x54>
        window[n] = 0.54f - 0.46f * arm_cos_f32((2.0f * PI * n) / (NUM_SAMPLES - 1));
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001562:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80015b4 <generateHammingWindow+0x68>
 8001566:	ee67 7a87 	vmul.f32	s15, s15, s14
 800156a:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80015b8 <generateHammingWindow+0x6c>
 800156e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001572:	eeb0 0a47 	vmov.f32	s0, s14
 8001576:	f006 fbab 	bl	8007cd0 <arm_cos_f32>
 800157a:	eef0 7a40 	vmov.f32	s15, s0
 800157e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80015bc <generateHammingWindow+0x70>
 8001582:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001586:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80015c0 <generateHammingWindow+0x74>
 800158a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800158e:	4a0d      	ldr	r2, [pc, #52]	@ (80015c4 <generateHammingWindow+0x78>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
 8001596:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t n = 0; n < NUM_SAMPLES; n++) {
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3301      	adds	r3, #1
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015a6:	d3d7      	bcc.n	8001558 <generateHammingWindow+0xc>
    }
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40c90fdb 	.word	0x40c90fdb
 80015b8:	43ff8000 	.word	0x43ff8000
 80015bc:	3eeb851f 	.word	0x3eeb851f
 80015c0:	3f0a3d71 	.word	0x3f0a3d71
 80015c4:	20001254 	.word	0x20001254

080015c8 <applyWindow>:
 *
 * @author		Francis Liechti (FL)
 * @date		03.06.2025	FL	Created
 *
 ****************************************************************************/
void applyWindow(int32_t *input, float32_t *output) {
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < NUM_SAMPLES; i++) {
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	e019      	b.n	800160c <applyWindow+0x44>
        output[i] = input[i] * window[i];
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4413      	add	r3, r2
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	ee07 3a90 	vmov	s15, r3
 80015e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001624 <applyWindow+0x5c>)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	683a      	ldr	r2, [r7, #0]
 80015fc:	4413      	add	r3, r2
 80015fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001602:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < NUM_SAMPLES; i++) {
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	3301      	adds	r3, #1
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001612:	d3e1      	bcc.n	80015d8 <applyWindow+0x10>
    }
}
 8001614:	bf00      	nop
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20001254 	.word	0x20001254

08001628 <compute_energy>:
 *
 * @author		Francis Liechti (FL)
 * @date		04.06.2025	FL	Created
 *
 ****************************************************************************/
float compute_energy(float32_t* signal, int size) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
    float sum = 0.0f;
 8001632:	f04f 0300 	mov.w	r3, #0
 8001636:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < size; ++i)
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	e016      	b.n	800166c <compute_energy+0x44>
        sum += (float) (signal[i] * signal[i]);
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	4413      	add	r3, r2
 8001646:	ed93 7a00 	vldr	s14, [r3]
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	edd3 7a00 	vldr	s15, [r3]
 8001656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800165a:	ed97 7a03 	vldr	s14, [r7, #12]
 800165e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001662:	edc7 7a03 	vstr	s15, [r7, #12]
    for (int i = 0; i < size; ++i)
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	3301      	adds	r3, #1
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68ba      	ldr	r2, [r7, #8]
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	dbe4      	blt.n	800163e <compute_energy+0x16>
    return sqrtf(sum / size);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001682:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001686:	eeb0 0a66 	vmov.f32	s0, s13
 800168a:	f009 fd69 	bl	800b160 <sqrtf>
 800168e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001692:	eeb0 0a67 	vmov.f32	s0, s15
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <beamform_direction>:
 *
 * @author		Francis Liechti (FL)
 * @date		04.06.2025	FL	Created
 *
 ****************************************************************************/
int beamform_direction(float* left, float* right, float *scaleValue){
 800169c:	b5b0      	push	{r4, r5, r7, lr}
 800169e:	b08a      	sub	sp, #40	@ 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]

    float e_left = compute_energy(left, NUM_SAMPLES);
 80016a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ac:	68f8      	ldr	r0, [r7, #12]
 80016ae:	f7ff ffbb 	bl	8001628 <compute_energy>
 80016b2:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float e_right = compute_energy(right, NUM_SAMPLES);
 80016b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ba:	68b8      	ldr	r0, [r7, #8]
 80016bc:	f7ff ffb4 	bl	8001628 <compute_energy>
 80016c0:	ed87 0a08 	vstr	s0, [r7, #32]
    int delay = estimate_delay_fast(left, right, NUM_SAMPLES, MAX_DELAY);
 80016c4:	2340      	movs	r3, #64	@ 0x40
 80016c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	68f8      	ldr	r0, [r7, #12]
 80016ce:	f000 f879 	bl	80017c4 <estimate_delay_fast>
 80016d2:	61f8      	str	r0, [r7, #28]

    // ratio for scaleValue weighted from delay and energy
    float e_ratio = e_left / (e_left + e_right + 1e-6f);
 80016d4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80016d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80016dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80017a0 <beamform_direction+0x104>
 80016e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80016e8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80016ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f0:	edc7 7a06 	vstr	s15, [r7, #24]
	float d_ratio = fminf(fabsf(delay) / (float)MAX_DELAY, 1.0f);
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016fe:	eef0 7ae7 	vabs.f32	s15, s15
 8001702:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80017a4 <beamform_direction+0x108>
 8001706:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800170a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800170e:	eeb0 0a47 	vmov.f32	s0, s14
 8001712:	f009 fd49 	bl	800b1a8 <fminf>
 8001716:	ed87 0a05 	vstr	s0, [r7, #20]

	// Combine energy and delay factors, weighted average
	*scaleValue = (float) (0.5 * e_ratio + 0.5 * d_ratio);
 800171a:	69b8      	ldr	r0, [r7, #24]
 800171c:	f7fe ff94 	bl	8000648 <__aeabi_f2d>
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <beamform_direction+0x10c>)
 8001726:	f7fe ffe7 	bl	80006f8 <__aeabi_dmul>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4614      	mov	r4, r2
 8001730:	461d      	mov	r5, r3
 8001732:	6978      	ldr	r0, [r7, #20]
 8001734:	f7fe ff88 	bl	8000648 <__aeabi_f2d>
 8001738:	f04f 0200 	mov.w	r2, #0
 800173c:	4b1a      	ldr	r3, [pc, #104]	@ (80017a8 <beamform_direction+0x10c>)
 800173e:	f7fe ffdb 	bl	80006f8 <__aeabi_dmul>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4620      	mov	r0, r4
 8001748:	4629      	mov	r1, r5
 800174a:	f7fe fe1f 	bl	800038c <__adddf3>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff fac7 	bl	8000ce8 <__aeabi_d2f>
 800175a:	4602      	mov	r2, r0
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	601a      	str	r2, [r3, #0]

    // Decide based on delay and energy
    if (abs(delay) > 4)  // ~0.25ms
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	2b00      	cmp	r3, #0
 8001764:	bfb8      	it	lt
 8001766:	425b      	neglt	r3, r3
 8001768:	2b04      	cmp	r3, #4
 800176a:	dd07      	ble.n	800177c <beamform_direction+0xe0>
        return (delay > 0) ? +1 : -1;  // left or right
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	2b00      	cmp	r3, #0
 8001770:	dd01      	ble.n	8001776 <beamform_direction+0xda>
 8001772:	2301      	movs	r3, #1
 8001774:	e00f      	b.n	8001796 <beamform_direction+0xfa>
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	e00c      	b.n	8001796 <beamform_direction+0xfa>
    else
        return (e_left > e_right) ? +1 : -1;
 800177c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001780:	edd7 7a08 	vldr	s15, [r7, #32]
 8001784:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178c:	dd01      	ble.n	8001792 <beamform_direction+0xf6>
 800178e:	2301      	movs	r3, #1
 8001790:	e001      	b.n	8001796 <beamform_direction+0xfa>
 8001792:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001796:	4618      	mov	r0, r3
 8001798:	3728      	adds	r7, #40	@ 0x28
 800179a:	46bd      	mov	sp, r7
 800179c:	bdb0      	pop	{r4, r5, r7, pc}
 800179e:	bf00      	nop
 80017a0:	358637bd 	.word	0x358637bd
 80017a4:	42800000 	.word	0x42800000
 80017a8:	3fe00000 	.word	0x3fe00000

080017ac <delay_estimator_init>:

void delay_estimator_init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
    arm_rfft_fast_init_f32(&rfft, CORR_FFT_LEN);   // returns ARM_MATH_SUCCESS
 80017b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017b4:	4802      	ldr	r0, [pc, #8]	@ (80017c0 <delay_estimator_init+0x14>)
 80017b6:	f005 fd9d 	bl	80072f4 <arm_rfft_fast_init_f32>
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20002a54 	.word	0x20002a54

080017c4 <estimate_delay_fast>:
 *-----------------------------------------------------------------*/
int estimate_delay_fast(const float32_t *left,
                        const float32_t *right,
                        int numSamples,
                        int maxDelay)          // ± range to search
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b094      	sub	sp, #80	@ 0x50
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
 80017d0:	603b      	str	r3, [r7, #0]
    const uint32_t N = CORR_FFT_LEN;           // 1024 here
 80017d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const uint32_t Nby2 = N;                   // real FFT outputs N complex pts
 80017d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017da:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* ----- 1. Copy signals into zero-padded FFT buffers ----- */
    memset(fftLeft,  0, N * sizeof(float32_t));
 80017dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	461a      	mov	r2, r3
 80017e2:	2100      	movs	r1, #0
 80017e4:	486a      	ldr	r0, [pc, #424]	@ (8001990 <estimate_delay_fast+0x1cc>)
 80017e6:	f007 fb95 	bl	8008f14 <memset>
    memset(fftRight, 0, N * sizeof(float32_t));
 80017ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	461a      	mov	r2, r3
 80017f0:	2100      	movs	r1, #0
 80017f2:	4868      	ldr	r0, [pc, #416]	@ (8001994 <estimate_delay_fast+0x1d0>)
 80017f4:	f007 fb8e 	bl	8008f14 <memset>
    memcpy(fftLeft,  left,  numSamples * sizeof(float32_t));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	461a      	mov	r2, r3
 80017fe:	68f9      	ldr	r1, [r7, #12]
 8001800:	4863      	ldr	r0, [pc, #396]	@ (8001990 <estimate_delay_fast+0x1cc>)
 8001802:	f007 fc06 	bl	8009012 <memcpy>
    memcpy(fftRight, right, numSamples * sizeof(float32_t));
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	461a      	mov	r2, r3
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	4861      	ldr	r0, [pc, #388]	@ (8001994 <estimate_delay_fast+0x1d0>)
 8001810:	f007 fbff 	bl	8009012 <memcpy>

    /* ----- 2. Forward FFTs (real → complex, interleaved) ----- */
    arm_rfft_fast_f32(&rfft, fftLeft,  fftLeft,  0);
 8001814:	2300      	movs	r3, #0
 8001816:	4a5e      	ldr	r2, [pc, #376]	@ (8001990 <estimate_delay_fast+0x1cc>)
 8001818:	495d      	ldr	r1, [pc, #372]	@ (8001990 <estimate_delay_fast+0x1cc>)
 800181a:	485f      	ldr	r0, [pc, #380]	@ (8001998 <estimate_delay_fast+0x1d4>)
 800181c:	f005 fdec 	bl	80073f8 <arm_rfft_fast_f32>
    arm_rfft_fast_f32(&rfft, fftRight, fftRight, 0);
 8001820:	2300      	movs	r3, #0
 8001822:	4a5c      	ldr	r2, [pc, #368]	@ (8001994 <estimate_delay_fast+0x1d0>)
 8001824:	495b      	ldr	r1, [pc, #364]	@ (8001994 <estimate_delay_fast+0x1d0>)
 8001826:	485c      	ldr	r0, [pc, #368]	@ (8001998 <estimate_delay_fast+0x1d4>)
 8001828:	f005 fde6 	bl	80073f8 <arm_rfft_fast_f32>

    /* ----- 3. Cross-spectrum with PHAT weight --------------- */
    for (uint32_t k = 0; k < Nby2; k += 2) {          // step over [Re,Im]
 800182c:	2300      	movs	r3, #0
 800182e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001830:	e073      	b.n	800191a <estimate_delay_fast+0x156>
        float32_t ReL = fftLeft [k];
 8001832:	4a57      	ldr	r2, [pc, #348]	@ (8001990 <estimate_delay_fast+0x1cc>)
 8001834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	4413      	add	r3, r2
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        float32_t ImL = fftLeft [k+1];
 800183e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001840:	3301      	adds	r3, #1
 8001842:	4a53      	ldr	r2, [pc, #332]	@ (8001990 <estimate_delay_fast+0x1cc>)
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	62bb      	str	r3, [r7, #40]	@ 0x28
        float32_t ReR = fftRight[k];
 800184c:	4a51      	ldr	r2, [pc, #324]	@ (8001994 <estimate_delay_fast+0x1d0>)
 800184e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	627b      	str	r3, [r7, #36]	@ 0x24
        float32_t ImR = fftRight[k+1];
 8001858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800185a:	3301      	adds	r3, #1
 800185c:	4a4d      	ldr	r2, [pc, #308]	@ (8001994 <estimate_delay_fast+0x1d0>)
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4413      	add	r3, r2
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	623b      	str	r3, [r7, #32]

        /* L*(f) · R(f)   (conjugate on left) */
        float32_t ReX =  ReL * ReR + ImL * ImR;
 8001866:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800186a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800186e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001872:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001876:	edd7 7a08 	vldr	s15, [r7, #32]
 800187a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001882:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t ImX = -ImL * ReR + ReL * ImR;
 8001886:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800188a:	eeb1 7a67 	vneg.f32	s14, s15
 800188e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001892:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001896:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800189a:	edd7 7a08 	vldr	s15, [r7, #32]
 800189e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a6:	edc7 7a06 	vstr	s15, [r7, #24]

        /* PHAT normalisation  |X| → 1 */
        float32_t mag2 = ReX*ReX + ImX*ImX + 1e-12f;
 80018aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80018ae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80018b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018be:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800199c <estimate_delay_fast+0x1d8>
 80018c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018c6:	edc7 7a05 	vstr	s15, [r7, #20]
        float32_t invMag = 1.0f / sqrtf(mag2);
 80018ca:	ed97 0a05 	vldr	s0, [r7, #20]
 80018ce:	f009 fc47 	bl	800b160 <sqrtf>
 80018d2:	eeb0 7a40 	vmov.f32	s14, s0
 80018d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018de:	edc7 7a04 	vstr	s15, [r7, #16]

        fftCross[k]   = ReX * invMag;
 80018e2:	ed97 7a07 	vldr	s14, [r7, #28]
 80018e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80018ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ee:	4a2c      	ldr	r2, [pc, #176]	@ (80019a0 <estimate_delay_fast+0x1dc>)
 80018f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	edc3 7a00 	vstr	s15, [r3]
        fftCross[k+1] = ImX * invMag;
 80018fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018fc:	3301      	adds	r3, #1
 80018fe:	ed97 7a06 	vldr	s14, [r7, #24]
 8001902:	edd7 7a04 	vldr	s15, [r7, #16]
 8001906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800190a:	4a25      	ldr	r2, [pc, #148]	@ (80019a0 <estimate_delay_fast+0x1dc>)
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	4413      	add	r3, r2
 8001910:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t k = 0; k < Nby2; k += 2) {          // step over [Re,Im]
 8001914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001916:	3302      	adds	r3, #2
 8001918:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800191a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800191c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800191e:	429a      	cmp	r2, r3
 8001920:	d387      	bcc.n	8001832 <estimate_delay_fast+0x6e>
    }

    /* ----- 4. Inverse FFT → cross-correlation in time ------- */
    arm_rfft_fast_f32(&rfft, fftCross, corrTime, 1);  // inverse flag = 1
 8001922:	2301      	movs	r3, #1
 8001924:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <estimate_delay_fast+0x1e0>)
 8001926:	491e      	ldr	r1, [pc, #120]	@ (80019a0 <estimate_delay_fast+0x1dc>)
 8001928:	481b      	ldr	r0, [pc, #108]	@ (8001998 <estimate_delay_fast+0x1d4>)
 800192a:	f005 fd65 	bl	80073f8 <arm_rfft_fast_f32>

    /* ----- 5. Look for the peak in ±maxDelay --------------- */
    int   bestLag = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	64bb      	str	r3, [r7, #72]	@ 0x48
    float bestVal = -1e30f;
 8001932:	4b1d      	ldr	r3, [pc, #116]	@ (80019a8 <estimate_delay_fast+0x1e4>)
 8001934:	647b      	str	r3, [r7, #68]	@ 0x44

    for (int lag = -maxDelay; lag <= maxDelay; ++lag) {
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	425b      	negs	r3, r3
 800193a:	643b      	str	r3, [r7, #64]	@ 0x40
 800193c:	e01e      	b.n	800197c <estimate_delay_fast+0x1b8>
        /* Mapping: negative lags wrap to the end of corrTime[] */
        uint32_t idx = (lag < 0) ? (N + lag) : lag;
 800193e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001940:	2b00      	cmp	r3, #0
 8001942:	da03      	bge.n	800194c <estimate_delay_fast+0x188>
 8001944:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001948:	4413      	add	r3, r2
 800194a:	e000      	b.n	800194e <estimate_delay_fast+0x18a>
 800194c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800194e:	637b      	str	r3, [r7, #52]	@ 0x34
        float32_t v = corrTime[idx];
 8001950:	4a14      	ldr	r2, [pc, #80]	@ (80019a4 <estimate_delay_fast+0x1e0>)
 8001952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	4413      	add	r3, r2
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (v > bestVal) { bestVal = v; bestLag = lag; }
 800195c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001960:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001964:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196c:	dd03      	ble.n	8001976 <estimate_delay_fast+0x1b2>
 800196e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001970:	647b      	str	r3, [r7, #68]	@ 0x44
 8001972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001974:	64bb      	str	r3, [r7, #72]	@ 0x48
    for (int lag = -maxDelay; lag <= maxDelay; ++lag) {
 8001976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001978:	3301      	adds	r3, #1
 800197a:	643b      	str	r3, [r7, #64]	@ 0x40
 800197c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	429a      	cmp	r2, r3
 8001982:	dddc      	ble.n	800193e <estimate_delay_fast+0x17a>
    }
    return bestLag;
 8001984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001986:	4618      	mov	r0, r3
 8001988:	3750      	adds	r7, #80	@ 0x50
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20002a6c 	.word	0x20002a6c
 8001994:	20003a6c 	.word	0x20003a6c
 8001998:	20002a54 	.word	0x20002a54
 800199c:	2b8cbccc 	.word	0x2b8cbccc
 80019a0:	20004a6c 	.word	0x20004a6c
 80019a4:	20005a6c 	.word	0x20005a6c
 80019a8:	f149f2ca 	.word	0xf149f2ca

080019ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019b2:	463b      	mov	r3, r7
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019be:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019c0:	4a21      	ldr	r2, [pc, #132]	@ (8001a48 <MX_ADC1_Init+0x9c>)
 80019c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019d8:	2200      	movs	r2, #0
 80019da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019dc:	4b19      	ldr	r3, [pc, #100]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019e4:	4b17      	ldr	r3, [pc, #92]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019ea:	4b16      	ldr	r3, [pc, #88]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019ec:	4a17      	ldr	r2, [pc, #92]	@ (8001a4c <MX_ADC1_Init+0xa0>)
 80019ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019f0:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019f6:	4b13      	ldr	r3, [pc, #76]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a0a:	480e      	ldr	r0, [pc, #56]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a0c:	f001 f9a6 	bl	8002d5c <HAL_ADC_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a16:	f000 fc33 	bl	8002280 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a26:	463b      	mov	r3, r7
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4806      	ldr	r0, [pc, #24]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a2c:	f001 f9da 	bl	8002de4 <HAL_ADC_ConfigChannel>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a36:	f000 fc23 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20006a6c 	.word	0x20006a6c
 8001a48:	40012000 	.word	0x40012000
 8001a4c:	0f000001 	.word	0x0f000001

08001a50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <HAL_ADC_MspInit+0x7c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d127      	bne.n	8001ac2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <HAL_ADC_MspInit+0x80>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7a:	4a15      	ldr	r2, [pc, #84]	@ (8001ad0 <HAL_ADC_MspInit+0x80>)
 8001a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a82:	4b13      	ldr	r3, [pc, #76]	@ (8001ad0 <HAL_ADC_MspInit+0x80>)
 8001a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad0 <HAL_ADC_MspInit+0x80>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a0e      	ldr	r2, [pc, #56]	@ (8001ad0 <HAL_ADC_MspInit+0x80>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad0 <HAL_ADC_MspInit+0x80>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	@ (8001ad4 <HAL_ADC_MspInit+0x84>)
 8001abe:	f002 f841 	bl	8003b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	@ 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40012000 	.word	0x40012000
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40020000 	.word	0x40020000

08001ad8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <MX_DMA_Init+0x3c>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	4a0b      	ldr	r2, [pc, #44]	@ (8001b14 <MX_DMA_Init+0x3c>)
 8001ae8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aee:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <MX_DMA_Init+0x3c>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001af6:	607b      	str	r3, [r7, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	2039      	movs	r0, #57	@ 0x39
 8001b00:	f001 fc79 	bl	80033f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001b04:	2039      	movs	r0, #57	@ 0x39
 8001b06:	f001 fc92 	bl	800342e <HAL_NVIC_EnableIRQ>

}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800

08001b18 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1e:	f107 030c 	add.w	r3, r7, #12
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
 8001b2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	4b35      	ldr	r3, [pc, #212]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a34      	ldr	r2, [pc, #208]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b32      	ldr	r3, [pc, #200]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0304 	and.w	r3, r3, #4
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a2d      	ldr	r2, [pc, #180]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	603b      	str	r3, [r7, #0]
 8001b6a:	4b27      	ldr	r3, [pc, #156]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4a26      	ldr	r2, [pc, #152]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b70:	f043 0302 	orr.w	r3, r3, #2
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4b24      	ldr	r3, [pc, #144]	@ (8001c08 <MX_GPIO_Init+0xf0>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	603b      	str	r3, [r7, #0]
 8001b80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A0_2_Pin|A1_2_Pin|A2_2_Pin, GPIO_PIN_RESET);
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001b88:	4820      	ldr	r0, [pc, #128]	@ (8001c0c <MX_GPIO_Init+0xf4>)
 8001b8a:	f002 f96f 	bl	8003e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, A0_1_Pin|A1_1_Pin|A2_1_Pin|DRIVE_EN_Pin
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f44f 613c 	mov.w	r1, #3008	@ 0xbc0
 8001b94:	481e      	ldr	r0, [pc, #120]	@ (8001c10 <MX_GPIO_Init+0xf8>)
 8001b96:	f002 f969 	bl	8003e6c <HAL_GPIO_WritePin>
                          |TIM_MEAS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|N_RES_Pin, GPIO_PIN_RESET);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001ba0:	481c      	ldr	r0, [pc, #112]	@ (8001c14 <MX_GPIO_Init+0xfc>)
 8001ba2:	f002 f963 	bl	8003e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_2_Pin A1_2_Pin A2_2_Pin */
  GPIO_InitStruct.Pin = A0_2_Pin|A1_2_Pin|A2_2_Pin;
 8001ba6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001baa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bac:	2301      	movs	r3, #1
 8001bae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb8:	f107 030c 	add.w	r3, r7, #12
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4813      	ldr	r0, [pc, #76]	@ (8001c0c <MX_GPIO_Init+0xf4>)
 8001bc0:	f001 ffc0 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_1_Pin A1_1_Pin A2_1_Pin DRIVE_EN_Pin
                           TIM_MEAS_Pin */
  GPIO_InitStruct.Pin = A0_1_Pin|A1_1_Pin|A2_1_Pin|DRIVE_EN_Pin
 8001bc4:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
 8001bc8:	60fb      	str	r3, [r7, #12]
                          |TIM_MEAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bd6:	f107 030c 	add.w	r3, r7, #12
 8001bda:	4619      	mov	r1, r3
 8001bdc:	480c      	ldr	r0, [pc, #48]	@ (8001c10 <MX_GPIO_Init+0xf8>)
 8001bde:	f001 ffb1 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin N_RES_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|N_RES_Pin;
 8001be2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001be6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be8:	2301      	movs	r3, #1
 8001bea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4806      	ldr	r0, [pc, #24]	@ (8001c14 <MX_GPIO_Init+0xfc>)
 8001bfc:	f001 ffa2 	bl	8003b44 <HAL_GPIO_Init>

}
 8001c00:	bf00      	nop
 8001c02:	3720      	adds	r7, #32
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020400 	.word	0x40020400
 8001c10:	40020800 	.word	0x40020800
 8001c14:	40020000 	.word	0x40020000

08001c18 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c1c:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c1e:	4a14      	ldr	r2, [pc, #80]	@ (8001c70 <MX_I2C1_Init+0x58>)
 8001c20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001c22:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c24:	4a13      	ldr	r2, [pc, #76]	@ (8001c74 <MX_I2C1_Init+0x5c>)
 8001c26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001c28:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c2e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c30:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c36:	4b0d      	ldr	r3, [pc, #52]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c38:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c3c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c44:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c4a:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c50:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c56:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <MX_I2C1_Init+0x54>)
 8001c58:	f002 f922 	bl	8003ea0 <HAL_I2C_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001c62:	f000 fb0d 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20006ab4 	.word	0x20006ab4
 8001c70:	40005400 	.word	0x40005400
 8001c74:	00061a80 	.word	0x00061a80

08001c78 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	@ 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a19      	ldr	r2, [pc, #100]	@ (8001cfc <HAL_I2C_MspInit+0x84>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d12c      	bne.n	8001cf4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	4b18      	ldr	r3, [pc, #96]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a17      	ldr	r2, [pc, #92]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cb6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbc:	2312      	movs	r3, #18
 8001cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cc8:	2304      	movs	r3, #4
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <HAL_I2C_MspInit+0x8c>)
 8001cd4:	f001 ff36 	bl	8003b44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce0:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ce2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce8:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	@ 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40005400 	.word	0x40005400
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40020400 	.word	0x40020400

08001d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	f5ad 5d87 	sub.w	sp, sp, #4320	@ 0x10e0
 8001d0e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d10:	f000 ff8e 	bl	8002c30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d14:	f000 f9be 	bl	8002094 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d18:	f7ff fefe 	bl	8001b18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d1c:	f7ff fedc 	bl	8001ad8 <MX_DMA_Init>
  MX_I2C1_Init();
 8001d20:	f7ff ff7a 	bl	8001c18 <MX_I2C1_Init>
  MX_TIM7_Init();
 8001d24:	f000 fc58 	bl	80025d8 <MX_TIM7_Init>
  MX_ADC1_Init();
 8001d28:	f7ff fe40 	bl	80019ac <MX_ADC1_Init>
  MX_SAI1_Init();
 8001d2c:	f000 faae 	bl	800228c <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */


 init_drivers();
 8001d30:	f000 fcda 	bl	80026e8 <init_drivers>
 DWT_Init();
 8001d34:	f000 fa1c 	bl	8002170 <DWT_Init>

	uint8_t numValues = 80;
 8001d38:	2350      	movs	r3, #80	@ 0x50
 8001d3a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001d3e:	f102 0207 	add.w	r2, r2, #7
 8001d42:	7013      	strb	r3, [r2, #0]
	uint8_t maxValue = 0x5B; // 2.3V RMS
 8001d44:	235b      	movs	r3, #91	@ 0x5b
 8001d46:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001d4a:	f102 0206 	add.w	r2, r2, #6
 8001d4e:	7013      	strb	r3, [r2, #0]

	double amplitudes[NUM_ACTUATORS] = {0};
 8001d50:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001d54:	f103 0318 	add.w	r3, r3, #24
 8001d58:	2280      	movs	r2, #128	@ 0x80
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f007 f8d9 	bl	8008f14 <memset>
	uint8_t counter = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001d68:	f102 0205 	add.w	r2, r2, #5
 8001d6c:	7013      	strb	r3, [r2, #0]
	int32_t audioData_left[NUM_SAMPLES];
	int32_t audioData_right[NUM_SAMPLES];

	generateHammingWindow();
 8001d6e:	f7ff fbed 	bl	800154c <generateHammingWindow>
	delay_estimator_init();
 8001d72:	f7ff fd1b 	bl	80017ac <delay_estimator_init>

	uint8_t ready = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001d7c:	f102 0217 	add.w	r2, r2, #23
 8001d80:	7013      	strb	r3, [r2, #0]

	for(int j=0; j<NUM_ACTUATORS; j++){
 8001d82:	2300      	movs	r3, #0
 8001d84:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001d88:	f102 0210 	add.w	r2, r2, #16
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	e01d      	b.n	8001dcc <main+0xc4>
		amplitudes[j] = 0;
 8001d90:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001d94:	f103 0310 	add.w	r3, r3, #16
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	f503 5386 	add.w	r3, r3, #4288	@ 0x10c0
 8001da0:	f103 0318 	add.w	r3, r3, #24
 8001da4:	443b      	add	r3, r7
 8001da6:	f1a3 01a0 	sub.w	r1, r3, #160	@ 0xa0
 8001daa:	f04f 0200 	mov.w	r2, #0
 8001dae:	f04f 0300 	mov.w	r3, #0
 8001db2:	e9c1 2300 	strd	r2, r3, [r1]
	for(int j=0; j<NUM_ACTUATORS; j++){
 8001db6:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001dba:	f103 0310 	add.w	r3, r3, #16
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001dc6:	f102 0210 	add.w	r2, r2, #16
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001dd0:	f103 0310 	add.w	r3, r3, #16
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2b0f      	cmp	r3, #15
 8001dd8:	ddda      	ble.n	8001d90 <main+0x88>
//	printf("Semihosting test...\n\r");

	char s[50];
	char *p;
	FILE *fp;
	p = s;
 8001dda:	f107 0318 	add.w	r3, r7, #24
 8001dde:	3b14      	subs	r3, #20
 8001de0:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001de4:	6013      	str	r3, [r2, #0]


//	HAL_NVIC_EnableIRQ(TIM7_IRQn);
//	HAL_TIM_Base_Start_IT(&htim7);
	HAL_TIM_Base_Start(&htim7);
 8001de6:	48a1      	ldr	r0, [pc, #644]	@ (800206c <main+0x364>)
 8001de8:	f004 ffce 	bl	8006d88 <HAL_TIM_Base_Start>

	HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint32_t *)rawdata, DMA_BUFFER_SIZE);
 8001dec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001df0:	499f      	ldr	r1, [pc, #636]	@ (8002070 <main+0x368>)
 8001df2:	48a0      	ldr	r0, [pc, #640]	@ (8002074 <main+0x36c>)
 8001df4:	f004 fc6c 	bl	80066d0 <HAL_SAI_Receive_DMA>


	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, RESET);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001dfe:	489e      	ldr	r0, [pc, #632]	@ (8002078 <main+0x370>)
 8001e00:	f002 f834 	bl	8003e6c <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(TimCollapsed){
 8001e04:	4b9d      	ldr	r3, [pc, #628]	@ (800207c <main+0x374>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <main+0x10a>
		TimCollapsed = RESET;
 8001e0c:	4b9b      	ldr	r3, [pc, #620]	@ (800207c <main+0x374>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
	  }

	  if(ready!=0){
 8001e12:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001e16:	f103 0317 	add.w	r3, r3, #23
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d01a      	beq.n	8001e56 <main+0x14e>
		  // clear actual waveform with falling edge
		  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, RESET);
 8001e20:	2200      	movs	r2, #0
 8001e22:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e26:	4894      	ldr	r0, [pc, #592]	@ (8002078 <main+0x370>)
 8001e28:	f002 f820 	bl	8003e6c <HAL_GPIO_WritePin>
		  delay_us(100);
 8001e2c:	2064      	movs	r0, #100	@ 0x64
 8001e2e:	f000 f9bf 	bl	80021b0 <delay_us>
		  // set new waveform
		  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, SET);
 8001e32:	2201      	movs	r2, #1
 8001e34:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e38:	488f      	ldr	r0, [pc, #572]	@ (8002078 <main+0x370>)
 8001e3a:	f002 f817 	bl	8003e6c <HAL_GPIO_WritePin>
		  ready = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001e44:	f102 0217 	add.w	r2, r2, #23
 8001e48:	7013      	strb	r3, [r2, #0]
		  HAL_GPIO_WritePin(TIM_MEAS_GPIO_Port, TIM_MEAS_Pin, RESET);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e50:	488b      	ldr	r0, [pc, #556]	@ (8002080 <main+0x378>)
 8001e52:	f002 f80b 	bl	8003e6c <HAL_GPIO_WritePin>
	  }

	  if(Data_Arrived_First_Half && (ready == 0)){
 8001e56:	4b8b      	ldr	r3, [pc, #556]	@ (8002084 <main+0x37c>)
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d075      	beq.n	8001f4a <main+0x242>
 8001e5e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001e62:	f103 0317 	add.w	r3, r3, #23
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d16e      	bne.n	8001f4a <main+0x242>
		  Data_Arrived_First_Half = RESET;
 8001e6c:	4b85      	ldr	r3, [pc, #532]	@ (8002084 <main+0x37c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(TIM_MEAS_GPIO_Port, TIM_MEAS_Pin, SET);
 8001e72:	2201      	movs	r2, #1
 8001e74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e78:	4881      	ldr	r0, [pc, #516]	@ (8002080 <main+0x378>)
 8001e7a:	f001 fff7 	bl	8003e6c <HAL_GPIO_WritePin>
		  // Create lock file to have no conflicts with matlab
//		  FILE* lock = fopen("C:\\...\\Data_Left.lock", "w");
//		  if (lock) fclose(lock);  // just create and close

//		  fp=fopen("C:\\Users\\franc\\OneDrive\\Dokumente\\MATLAB\\Master_Thesis\\Data_Left.txt", "w");
		  for(int i=0; i<NUM_SAMPLES; i++){
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001e84:	f102 020c 	add.w	r2, r2, #12
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	e038      	b.n	8001efe <main+0x1f6>
			  // value is stored in four array parts (LSB left, MSB left, LSB right, MSB right)
			  // Sort it and value is 18-bit (MSB) in 2's complement
			  audioData_left[i] = ((int32_t)(rawdata[2*i] << 0)) >> 14;
 8001e8c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001e90:	f103 030c 	add.w	r3, r3, #12
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4a75      	ldr	r2, [pc, #468]	@ (8002070 <main+0x368>)
 8001e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e9e:	1399      	asrs	r1, r3, #14
 8001ea0:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001ea4:	f103 0318 	add.w	r3, r3, #24
 8001ea8:	f5a3 630a 	sub.w	r3, r3, #2208	@ 0x8a0
 8001eac:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001eb0:	f102 020c 	add.w	r2, r2, #12
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			  audioData_right[i] = ((int32_t)(rawdata[2*i+1] << 0)) >> 14;
 8001eba:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001ebe:	f103 030c 	add.w	r3, r3, #12
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	4a69      	ldr	r2, [pc, #420]	@ (8002070 <main+0x368>)
 8001eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ece:	139a      	asrs	r2, r3, #14
 8001ed0:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001eda:	f103 030c 	add.w	r3, r3, #12
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	f843 2ca0 	str.w	r2, [r3, #-160]
		  for(int i=0; i<NUM_SAMPLES; i++){
 8001ee8:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001eec:	f103 030c 	add.w	r3, r3, #12
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001ef8:	f102 020c 	add.w	r2, r2, #12
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001f02:	f103 030c 	add.w	r3, r3, #12
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f0c:	dbbe      	blt.n	8001e8c <main+0x184>
//			  fprintf(fp,"\n");
		  }
//		  fclose(fp);


		  process_signal(amplitudes, audioData_left, audioData_right, fftSignal, WindowedSignal);
 8001f0e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8001f12:	f607 0138 	addw	r1, r7, #2104	@ 0x838
 8001f16:	f507 5081 	add.w	r0, r7, #4128	@ 0x1020
 8001f1a:	f100 0018 	add.w	r0, r0, #24
 8001f1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002088 <main+0x380>)
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	4b5a      	ldr	r3, [pc, #360]	@ (800208c <main+0x384>)
 8001f24:	f7ff f92c 	bl	8001180 <process_signal>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f28:	b672      	cpsid	i
}
 8001f2a:	bf00      	nop
		  __disable_irq();
		  set_amplitude(amplitudes);
 8001f2c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001f30:	f103 0318 	add.w	r3, r3, #24
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 fddb 	bl	8002af0 <set_amplitude>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f3a:	b662      	cpsie	i
}
 8001f3c:	bf00      	nop
//			  int n= sprintf (p, "%d", (int) WindowedSignal[i]);
//			  fprintf(fp,p);
//			  fprintf(fp,"\n");
//		  }
//		  fclose(fp);
		  ready = 1;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001f44:	f102 0217 	add.w	r2, r2, #23
 8001f48:	7013      	strb	r3, [r2, #0]

		  // Delete lock file as signal for "done writing"
//		   remove("C:\\...\\Data_Left.lock");
	  }

	  if(Data_Arrived_Second_Half && (ready==0)){
 8001f4a:	4b51      	ldr	r3, [pc, #324]	@ (8002090 <main+0x388>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f43f af58 	beq.w	8001e04 <main+0xfc>
 8001f54:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001f58:	f103 0317 	add.w	r3, r3, #23
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	f47f af50 	bne.w	8001e04 <main+0xfc>
		  Data_Arrived_Second_Half = RESET;
 8001f64:	4b4a      	ldr	r3, [pc, #296]	@ (8002090 <main+0x388>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(TIM_MEAS_GPIO_Port, TIM_MEAS_Pin, SET);
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f70:	4843      	ldr	r0, [pc, #268]	@ (8002080 <main+0x378>)
 8001f72:	f001 ff7b 	bl	8003e6c <HAL_GPIO_WritePin>
		  // Create lock file to have no conflicts with matlab
//		  FILE* lock = fopen("C:\\...\\Data_Left.lock", "w");
//		  if (lock) fclose(lock);  // just create and close
		  int offset = DMA_BUFFER_SIZE/2;
 8001f76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f7a:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001f7e:	f102 021c 	add.w	r2, r2, #28
 8001f82:	6013      	str	r3, [r2, #0]
//
//		  fp=fopen("C:\\Users\\franc\\OneDrive\\Dokumente\\MATLAB\\Master_Thesis\\Data_Left.txt", "w");
		  for(int i=0; i<NUM_SAMPLES; i++){
 8001f84:	2300      	movs	r3, #0
 8001f86:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001f8a:	f102 0208 	add.w	r2, r2, #8
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	e044      	b.n	800201c <main+0x314>
//			  // value is stored in four array parts (LSB left, MSB left, LSB right, MSB right)
//			  // Sort it and value is 18-bit (MSB) in 2's complement
			  audioData_left[i] = ((int32_t)(rawdata[2*i + offset] << 0)) >> 14;
 8001f92:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001f96:	f103 0308 	add.w	r3, r3, #8
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	005a      	lsls	r2, r3, #1
 8001f9e:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001fa2:	f103 031c 	add.w	r3, r3, #28
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4413      	add	r3, r2
 8001faa:	4a31      	ldr	r2, [pc, #196]	@ (8002070 <main+0x368>)
 8001fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb0:	1399      	asrs	r1, r3, #14
 8001fb2:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001fb6:	f103 0318 	add.w	r3, r3, #24
 8001fba:	f5a3 630a 	sub.w	r3, r3, #2208	@ 0x8a0
 8001fbe:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8001fc2:	f102 0208 	add.w	r2, r2, #8
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			  audioData_right[i] = ((int32_t)(rawdata[2*i+1 + offset] << 0)) >> 14;
 8001fcc:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001fd0:	f103 0308 	add.w	r3, r3, #8
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	1c5a      	adds	r2, r3, #1
 8001fda:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001fde:	f103 031c 	add.w	r3, r3, #28
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	4a22      	ldr	r2, [pc, #136]	@ (8002070 <main+0x368>)
 8001fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fec:	139a      	asrs	r2, r3, #14
 8001fee:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001ff8:	f103 0308 	add.w	r3, r3, #8
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	440b      	add	r3, r1
 8002002:	f843 2ca0 	str.w	r2, [r3, #-160]
		  for(int i=0; i<NUM_SAMPLES; i++){
 8002006:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800200a:	f103 0308 	add.w	r3, r3, #8
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	3301      	adds	r3, #1
 8002012:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8002016:	f102 0208 	add.w	r2, r2, #8
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8002020:	f103 0308 	add.w	r3, r3, #8
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800202a:	dbb2      	blt.n	8001f92 <main+0x28a>
//			  fprintf(fp,p);
//			  fprintf(fp,"\n");
		  }
//		  fclose(fp);

		  process_signal(amplitudes, audioData_left, audioData_right, fftSignal, WindowedSignal);
 800202c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002030:	f607 0138 	addw	r1, r7, #2104	@ 0x838
 8002034:	f507 5081 	add.w	r0, r7, #4128	@ 0x1020
 8002038:	f100 0018 	add.w	r0, r0, #24
 800203c:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <main+0x380>)
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	4b12      	ldr	r3, [pc, #72]	@ (800208c <main+0x384>)
 8002042:	f7ff f89d 	bl	8001180 <process_signal>
  __ASM volatile ("cpsid i" : : : "memory");
 8002046:	b672      	cpsid	i
}
 8002048:	bf00      	nop
		  __disable_irq();
		  set_amplitude(amplitudes);
 800204a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800204e:	f103 0318 	add.w	r3, r3, #24
 8002052:	4618      	mov	r0, r3
 8002054:	f000 fd4c 	bl	8002af0 <set_amplitude>
  __ASM volatile ("cpsie i" : : : "memory");
 8002058:	b662      	cpsie	i
}
 800205a:	bf00      	nop
		  __enable_irq();
		  ready = 2;
 800205c:	2302      	movs	r3, #2
 800205e:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8002062:	f102 0217 	add.w	r2, r2, #23
 8002066:	7013      	strb	r3, [r2, #0]
	  if(TimCollapsed){
 8002068:	e6cc      	b.n	8001e04 <main+0xfc>
 800206a:	bf00      	nop
 800206c:	20009bfc 	.word	0x20009bfc
 8002070:	20006b0c 	.word	0x20006b0c
 8002074:	20009b0c 	.word	0x20009b0c
 8002078:	40020000 	.word	0x40020000
 800207c:	20006b08 	.word	0x20006b08
 8002080:	40020800 	.word	0x40020800
 8002084:	20006b09 	.word	0x20006b09
 8002088:	2000930c 	.word	0x2000930c
 800208c:	20008b0c 	.word	0x20008b0c
 8002090:	20006b0a 	.word	0x20006b0a

08002094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b094      	sub	sp, #80	@ 0x50
 8002098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800209a:	f107 031c 	add.w	r3, r7, #28
 800209e:	2234      	movs	r2, #52	@ 0x34
 80020a0:	2100      	movs	r1, #0
 80020a2:	4618      	mov	r0, r3
 80020a4:	f006 ff36 	bl	8008f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020a8:	f107 0308 	add.w	r3, r7, #8
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b8:	2300      	movs	r3, #0
 80020ba:	607b      	str	r3, [r7, #4]
 80020bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002168 <SystemClock_Config+0xd4>)
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	4a29      	ldr	r2, [pc, #164]	@ (8002168 <SystemClock_Config+0xd4>)
 80020c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c8:	4b27      	ldr	r3, [pc, #156]	@ (8002168 <SystemClock_Config+0xd4>)
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020d4:	2300      	movs	r3, #0
 80020d6:	603b      	str	r3, [r7, #0]
 80020d8:	4b24      	ldr	r3, [pc, #144]	@ (800216c <SystemClock_Config+0xd8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80020e0:	4a22      	ldr	r2, [pc, #136]	@ (800216c <SystemClock_Config+0xd8>)
 80020e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	4b20      	ldr	r3, [pc, #128]	@ (800216c <SystemClock_Config+0xd8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020f0:	603b      	str	r3, [r7, #0]
 80020f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020f4:	2302      	movs	r3, #2
 80020f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020f8:	2301      	movs	r3, #1
 80020fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020fc:	2310      	movs	r3, #16
 80020fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002100:	2302      	movs	r3, #2
 8002102:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002104:	2300      	movs	r3, #0
 8002106:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002108:	2308      	movs	r3, #8
 800210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800210c:	2360      	movs	r3, #96	@ 0x60
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002110:	2302      	movs	r3, #2
 8002112:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002114:	2302      	movs	r3, #2
 8002116:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002118:	2302      	movs	r3, #2
 800211a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800211c:	f107 031c 	add.w	r3, r7, #28
 8002120:	4618      	mov	r0, r3
 8002122:	f003 fedb 	bl	8005edc <HAL_RCC_OscConfig>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800212c:	f000 f8a8 	bl	8002280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002130:	230f      	movs	r3, #15
 8002132:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002134:	2302      	movs	r3, #2
 8002136:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002138:	2300      	movs	r3, #0
 800213a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800213c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002140:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002146:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002148:	f107 0308 	add.w	r3, r7, #8
 800214c:	2103      	movs	r1, #3
 800214e:	4618      	mov	r0, r3
 8002150:	f002 fea0 	bl	8004e94 <HAL_RCC_ClockConfig>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800215a:	f000 f891 	bl	8002280 <Error_Handler>
  }
}
 800215e:	bf00      	nop
 8002160:	3750      	adds	r7, #80	@ 0x50
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40007000 	.word	0x40007000

08002170 <DWT_Init>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		28.05.2025	FL	Created
 ****************************************************************************/
void DWT_Init(void) {
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8002174:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <DWT_Init+0x38>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d105      	bne.n	800218c <DWT_Init+0x1c>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002180:	4b09      	ldr	r3, [pc, #36]	@ (80021a8 <DWT_Init+0x38>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	4a08      	ldr	r2, [pc, #32]	@ (80021a8 <DWT_Init+0x38>)
 8002186:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800218a:	60d3      	str	r3, [r2, #12]
    }
    DWT->CYCCNT = 0;
 800218c:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <DWT_Init+0x3c>)
 800218e:	2200      	movs	r2, #0
 8002190:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002192:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <DWT_Init+0x3c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <DWT_Init+0x3c>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	6013      	str	r3, [r2, #0]
}
 800219e:	bf00      	nop
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000edf0 	.word	0xe000edf0
 80021ac:	e0001000 	.word	0xe0001000

080021b0 <delay_us>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		28.05.2025	FL	Created
 ****************************************************************************/
void delay_us(uint32_t us) {
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock / 1000000L) * us;
 80021b8:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <delay_us+0x40>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a0d      	ldr	r2, [pc, #52]	@ (80021f4 <delay_us+0x44>)
 80021be:	fba2 2303 	umull	r2, r3, r2, r3
 80021c2:	0c9a      	lsrs	r2, r3, #18
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	fb02 f303 	mul.w	r3, r2, r3
 80021ca:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 80021cc:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <delay_us+0x48>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 80021d2:	bf00      	nop
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <delay_us+0x48>)
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d8f8      	bhi.n	80021d4 <delay_us+0x24>
}
 80021e2:	bf00      	nop
 80021e4:	bf00      	nop
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	20000000 	.word	0x20000000
 80021f4:	431bde83 	.word	0x431bde83
 80021f8:	e0001000 	.word	0xe0001000

080021fc <HAL_TIM_PeriodElapsedCallback>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		12.03.2025	FL	Created
 ****************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a05      	ldr	r2, [pc, #20]	@ (8002220 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d102      	bne.n	8002214 <HAL_TIM_PeriodElapsedCallback+0x18>
		TimCollapsed = SET;
 800220e:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002210:	2201      	movs	r2, #1
 8002212:	701a      	strb	r2, [r3, #0]
	}
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	40001400 	.word	0x40001400
 8002224:	20006b08 	.word	0x20006b08

08002228 <HAL_SAI_RxCpltCallback>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		05.06.2025	FL	Created
 ****************************************************************************/
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai){
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	if(hsai == &hsai_BlockA1){
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a06      	ldr	r2, [pc, #24]	@ (800224c <HAL_SAI_RxCpltCallback+0x24>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d102      	bne.n	800223e <HAL_SAI_RxCpltCallback+0x16>
		Data_Arrived_Second_Half = SET;
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <HAL_SAI_RxCpltCallback+0x28>)
 800223a:	2201      	movs	r2, #1
 800223c:	701a      	strb	r2, [r3, #0]
//		HAL_GPIO_WritePin(TIM_MEAS_GPIO_Port, TIM_MEAS_Pin, SET);
	}
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20009b0c 	.word	0x20009b0c
 8002250:	20006b0a 	.word	0x20006b0a

08002254 <HAL_SAI_RxHalfCpltCallback>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		05.06.2025	FL	Created
 ****************************************************************************/
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai){
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	if(hsai == &hsai_BlockA1){
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a06      	ldr	r2, [pc, #24]	@ (8002278 <HAL_SAI_RxHalfCpltCallback+0x24>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d102      	bne.n	800226a <HAL_SAI_RxHalfCpltCallback+0x16>
		Data_Arrived_First_Half = SET;
 8002264:	4b05      	ldr	r3, [pc, #20]	@ (800227c <HAL_SAI_RxHalfCpltCallback+0x28>)
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
//		HAL_GPIO_WritePin(TIM_MEAS_GPIO_Port, TIM_MEAS_Pin, RESET);
	}
}
 800226a:	bf00      	nop
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	20009b0c 	.word	0x20009b0c
 800227c:	20006b09 	.word	0x20006b09

08002280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002284:	b672      	cpsid	i
}
 8002286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <Error_Handler+0x8>

0800228c <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002290:	4b17      	ldr	r3, [pc, #92]	@ (80022f0 <MX_SAI1_Init+0x64>)
 8002292:	4a18      	ldr	r2, [pc, #96]	@ (80022f4 <MX_SAI1_Init+0x68>)
 8002294:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8002296:	4b16      	ldr	r3, [pc, #88]	@ (80022f0 <MX_SAI1_Init+0x64>)
 8002298:	2201      	movs	r2, #1
 800229a:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <MX_SAI1_Init+0x64>)
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80022a2:	4b13      	ldr	r3, [pc, #76]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80022a8:	4b11      	ldr	r3, [pc, #68]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80022ae:	4b10      	ldr	r3, [pc, #64]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.ClockSource = SAI_CLKSOURCE_NA;
 80022b4:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022b6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80022ba:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022be:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80022c2:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80022c4:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80022ca:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 80022d6:	2302      	movs	r3, #2
 80022d8:	2203      	movs	r2, #3
 80022da:	2100      	movs	r1, #0
 80022dc:	4804      	ldr	r0, [pc, #16]	@ (80022f0 <MX_SAI1_Init+0x64>)
 80022de:	f004 f89b 	bl	8006418 <HAL_SAI_InitProtocol>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_SAI1_Init+0x60>
  {
    Error_Handler();
 80022e8:	f7ff ffca 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20009b0c 	.word	0x20009b0c
 80022f4:	40015804 	.word	0x40015804

080022f8 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b0a0      	sub	sp, #128	@ 0x80
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002300:	f107 0310 	add.w	r3, r7, #16
 8002304:	225c      	movs	r2, #92	@ 0x5c
 8002306:	2100      	movs	r1, #0
 8002308:	4618      	mov	r0, r3
 800230a:	f006 fe03 	bl	8008f14 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a4f      	ldr	r2, [pc, #316]	@ (8002450 <HAL_SAI_MspInit+0x158>)
 8002314:	4293      	cmp	r3, r2
 8002316:	f040 8096 	bne.w	8002446 <HAL_SAI_MspInit+0x14e>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800231a:	2304      	movs	r3, #4
 800231c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 800231e:	2308      	movs	r3, #8
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 123;
 8002322:	237b      	movs	r3, #123	@ 0x7b
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 15;
 8002326:	230f      	movs	r3, #15
 8002328:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800232a:	2302      	movs	r3, #2
 800232c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800232e:	2301      	movs	r3, #1
 8002330:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8002332:	2300      	movs	r3, #0
 8002334:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002336:	f107 0310 	add.w	r3, r7, #16
 800233a:	4618      	mov	r0, r3
 800233c:	f002 feb0 	bl	80050a0 <HAL_RCCEx_PeriphCLKConfig>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_SAI_MspInit+0x52>
    {
      Error_Handler();
 8002346:	f7ff ff9b 	bl	8002280 <Error_Handler>
    }

    if (SAI1_client == 0)
 800234a:	4b42      	ldr	r3, [pc, #264]	@ (8002454 <HAL_SAI_MspInit+0x15c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10d      	bne.n	800236e <HAL_SAI_MspInit+0x76>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b40      	ldr	r3, [pc, #256]	@ (8002458 <HAL_SAI_MspInit+0x160>)
 8002358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235a:	4a3f      	ldr	r2, [pc, #252]	@ (8002458 <HAL_SAI_MspInit+0x160>)
 800235c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002360:	6453      	str	r3, [r2, #68]	@ 0x44
 8002362:	4b3d      	ldr	r3, [pc, #244]	@ (8002458 <HAL_SAI_MspInit+0x160>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002366:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 800236e:	4b39      	ldr	r3, [pc, #228]	@ (8002454 <HAL_SAI_MspInit+0x15c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	3301      	adds	r3, #1
 8002374:	4a37      	ldr	r2, [pc, #220]	@ (8002454 <HAL_SAI_MspInit+0x15c>)
 8002376:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PC1     ------> SAI1_SD_A
    PA3     ------> SAI1_FS_A
    PB10     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002378:	2302      	movs	r3, #2
 800237a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002384:	2300      	movs	r3, #0
 8002386:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002388:	2306      	movs	r3, #6
 800238a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800238c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002390:	4619      	mov	r1, r3
 8002392:	4832      	ldr	r0, [pc, #200]	@ (800245c <HAL_SAI_MspInit+0x164>)
 8002394:	f001 fbd6 	bl	8003b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002398:	2308      	movs	r3, #8
 800239a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239c:	2302      	movs	r3, #2
 800239e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a4:	2300      	movs	r3, #0
 80023a6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80023a8:	2306      	movs	r3, #6
 80023aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023b0:	4619      	mov	r1, r3
 80023b2:	482b      	ldr	r0, [pc, #172]	@ (8002460 <HAL_SAI_MspInit+0x168>)
 80023b4:	f001 fbc6 	bl	8003b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	2302      	movs	r3, #2
 80023c0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c6:	2300      	movs	r3, #0
 80023c8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80023ca:	2306      	movs	r3, #6
 80023cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ce:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023d2:	4619      	mov	r1, r3
 80023d4:	4823      	ldr	r0, [pc, #140]	@ (8002464 <HAL_SAI_MspInit+0x16c>)
 80023d6:	f001 fbb5 	bl	8003b44 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 80023da:	4b23      	ldr	r3, [pc, #140]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 80023dc:	4a23      	ldr	r2, [pc, #140]	@ (800246c <HAL_SAI_MspInit+0x174>)
 80023de:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 80023e0:	4b21      	ldr	r3, [pc, #132]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023e6:	4b20      	ldr	r3, [pc, #128]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 80023f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 80023f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023f8:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 80023fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002400:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002402:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 8002404:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002408:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800240a:	4b17      	ldr	r3, [pc, #92]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 800240c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002410:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 8002414:	2200      	movs	r2, #0
 8002416:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002418:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 800241a:	2200      	movs	r2, #0
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800241e:	4812      	ldr	r0, [pc, #72]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 8002420:	f001 f820 	bl	8003464 <HAL_DMA_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_SAI_MspInit+0x136>
    {
      Error_Handler();
 800242a:	f7ff ff29 	bl	8002280 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a0d      	ldr	r2, [pc, #52]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 8002432:	675a      	str	r2, [r3, #116]	@ 0x74
 8002434:	4a0c      	ldr	r2, [pc, #48]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a0a      	ldr	r2, [pc, #40]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 800243e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002440:	4a09      	ldr	r2, [pc, #36]	@ (8002468 <HAL_SAI_MspInit+0x170>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002446:	bf00      	nop
 8002448:	3780      	adds	r7, #128	@ 0x80
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40015804 	.word	0x40015804
 8002454:	20009bf4 	.word	0x20009bf4
 8002458:	40023800 	.word	0x40023800
 800245c:	40020800 	.word	0x40020800
 8002460:	40020000 	.word	0x40020000
 8002464:	40020400 	.word	0x40020400
 8002468:	20009b94 	.word	0x20009b94
 800246c:	40026428 	.word	0x40026428

08002470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <HAL_MspInit+0x4c>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	4a0f      	ldr	r2, [pc, #60]	@ (80024bc <HAL_MspInit+0x4c>)
 8002480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002484:	6453      	str	r3, [r2, #68]	@ 0x44
 8002486:	4b0d      	ldr	r3, [pc, #52]	@ (80024bc <HAL_MspInit+0x4c>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800248e:	607b      	str	r3, [r7, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	603b      	str	r3, [r7, #0]
 8002496:	4b09      	ldr	r3, [pc, #36]	@ (80024bc <HAL_MspInit+0x4c>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	4a08      	ldr	r2, [pc, #32]	@ (80024bc <HAL_MspInit+0x4c>)
 800249c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024a2:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <HAL_MspInit+0x4c>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024aa:	603b      	str	r3, [r7, #0]
 80024ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40023800 	.word	0x40023800

080024c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <NMI_Handler+0x4>

080024c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024cc:	bf00      	nop
 80024ce:	e7fd      	b.n	80024cc <HardFault_Handler+0x4>

080024d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <MemManage_Handler+0x4>

080024d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <BusFault_Handler+0x4>

080024e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <UsageFault_Handler+0x4>

080024e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002516:	f000 fbdd 	bl	8002cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002524:	4802      	ldr	r0, [pc, #8]	@ (8002530 <TIM7_IRQHandler+0x10>)
 8002526:	f004 fc97 	bl	8006e58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20009bfc 	.word	0x20009bfc

08002534 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8002538:	4802      	ldr	r0, [pc, #8]	@ (8002544 <DMA2_Stream1_IRQHandler+0x10>)
 800253a:	f001 f899 	bl	8003670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20009b94 	.word	0x20009b94

08002548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002550:	4a14      	ldr	r2, [pc, #80]	@ (80025a4 <_sbrk+0x5c>)
 8002552:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <_sbrk+0x60>)
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800255c:	4b13      	ldr	r3, [pc, #76]	@ (80025ac <_sbrk+0x64>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d102      	bne.n	800256a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002564:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <_sbrk+0x64>)
 8002566:	4a12      	ldr	r2, [pc, #72]	@ (80025b0 <_sbrk+0x68>)
 8002568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800256a:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <_sbrk+0x64>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	429a      	cmp	r2, r3
 8002576:	d207      	bcs.n	8002588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002578:	f006 fd1e 	bl	8008fb8 <__errno>
 800257c:	4603      	mov	r3, r0
 800257e:	220c      	movs	r2, #12
 8002580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002582:	f04f 33ff 	mov.w	r3, #4294967295
 8002586:	e009      	b.n	800259c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002588:	4b08      	ldr	r3, [pc, #32]	@ (80025ac <_sbrk+0x64>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800258e:	4b07      	ldr	r3, [pc, #28]	@ (80025ac <_sbrk+0x64>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	4a05      	ldr	r2, [pc, #20]	@ (80025ac <_sbrk+0x64>)
 8002598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800259a:	68fb      	ldr	r3, [r7, #12]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20020000 	.word	0x20020000
 80025a8:	00000400 	.word	0x00000400
 80025ac:	20009bf8 	.word	0x20009bf8
 80025b0:	20009e40 	.word	0x20009e40

080025b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <SystemInit+0x20>)
 80025ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025be:	4a05      	ldr	r2, [pc, #20]	@ (80025d4 <SystemInit+0x20>)
 80025c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025de:	463b      	mov	r3, r7
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <MX_TIM7_Init+0x64>)
 80025e8:	4a15      	ldr	r2, [pc, #84]	@ (8002640 <MX_TIM7_Init+0x68>)
 80025ea:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9599;
 80025ec:	4b13      	ldr	r3, [pc, #76]	@ (800263c <MX_TIM7_Init+0x64>)
 80025ee:	f242 527f 	movw	r2, #9599	@ 0x257f
 80025f2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025f4:	4b11      	ldr	r3, [pc, #68]	@ (800263c <MX_TIM7_Init+0x64>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80025fa:	4b10      	ldr	r3, [pc, #64]	@ (800263c <MX_TIM7_Init+0x64>)
 80025fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002600:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002602:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <MX_TIM7_Init+0x64>)
 8002604:	2280      	movs	r2, #128	@ 0x80
 8002606:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002608:	480c      	ldr	r0, [pc, #48]	@ (800263c <MX_TIM7_Init+0x64>)
 800260a:	f004 fb6d 	bl	8006ce8 <HAL_TIM_Base_Init>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002614:	f7ff fe34 	bl	8002280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002618:	2320      	movs	r3, #32
 800261a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800261c:	2300      	movs	r3, #0
 800261e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002620:	463b      	mov	r3, r7
 8002622:	4619      	mov	r1, r3
 8002624:	4805      	ldr	r0, [pc, #20]	@ (800263c <MX_TIM7_Init+0x64>)
 8002626:	f004 fdd5 	bl	80071d4 <HAL_TIMEx_MasterConfigSynchronization>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002630:	f7ff fe26 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002634:	bf00      	nop
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20009bfc 	.word	0x20009bfc
 8002640:	40001400 	.word	0x40001400

08002644 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0e      	ldr	r2, [pc, #56]	@ (800268c <HAL_TIM_Base_MspInit+0x48>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d115      	bne.n	8002682 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <HAL_TIM_Base_MspInit+0x4c>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	4a0c      	ldr	r2, [pc, #48]	@ (8002690 <HAL_TIM_Base_MspInit+0x4c>)
 8002660:	f043 0320 	orr.w	r3, r3, #32
 8002664:	6413      	str	r3, [r2, #64]	@ 0x40
 8002666:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <HAL_TIM_Base_MspInit+0x4c>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	f003 0320 	and.w	r3, r3, #32
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2103      	movs	r1, #3
 8002676:	2037      	movs	r0, #55	@ 0x37
 8002678:	f000 febd 	bl	80033f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800267c:	2037      	movs	r0, #55	@ 0x37
 800267e:	f000 fed6 	bl	800342e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002682:	bf00      	nop
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40001400 	.word	0x40001400
 8002690:	40023800 	.word	0x40023800

08002694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002698:	f7ff ff8c 	bl	80025b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800269c:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800269e:	490d      	ldr	r1, [pc, #52]	@ (80026d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026b4:	4c0a      	ldr	r4, [pc, #40]	@ (80026e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80026c2:	f006 fc7f 	bl	8008fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026c6:	f7ff fb1f 	bl	8001d08 <main>
  bx  lr    
 80026ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d4:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 80026d8:	0801f55c 	.word	0x0801f55c
  ldr r2, =_sbss
 80026dc:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 80026e0:	20009e40 	.word	0x20009e40

080026e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e4:	e7fe      	b.n	80026e4 <ADC_IRQHandler>
	...

080026e8 <init_drivers>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		11.03.2025	FL	Created
 ****************************************************************************/
void init_drivers(void){
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af02      	add	r7, sp, #8
	// First enable the drivers and the MUX
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, RESET);
 80026ee:	2200      	movs	r2, #0
 80026f0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80026f4:	4819      	ldr	r0, [pc, #100]	@ (800275c <init_drivers+0x74>)
 80026f6:	f001 fbb9 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(N_RES_GPIO_Port, N_RES_Pin, GPIO_PIN_SET);
 80026fa:	2201      	movs	r2, #1
 80026fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002700:	4816      	ldr	r0, [pc, #88]	@ (800275c <init_drivers+0x74>)
 8002702:	f001 fbb3 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin , GPIO_PIN_SET);
 8002706:	2201      	movs	r2, #1
 8002708:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800270c:	4814      	ldr	r0, [pc, #80]	@ (8002760 <init_drivers+0x78>)
 800270e:	f001 fbad 	bl	8003e6c <HAL_GPIO_WritePin>

	// Set HW-addresses for the MUX
	HAL_GPIO_WritePin(A0_1_GPIO_Port, A0_1_Pin, GPIO_PIN_RESET);
 8002712:	2200      	movs	r2, #0
 8002714:	2140      	movs	r1, #64	@ 0x40
 8002716:	4812      	ldr	r0, [pc, #72]	@ (8002760 <init_drivers+0x78>)
 8002718:	f001 fba8 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A1_1_GPIO_Port, A1_1_Pin, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	2180      	movs	r1, #128	@ 0x80
 8002720:	480f      	ldr	r0, [pc, #60]	@ (8002760 <init_drivers+0x78>)
 8002722:	f001 fba3 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A2_1_GPIO_Port, A2_1_Pin, GPIO_PIN_RESET);
 8002726:	2200      	movs	r2, #0
 8002728:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800272c:	480c      	ldr	r0, [pc, #48]	@ (8002760 <init_drivers+0x78>)
 800272e:	f001 fb9d 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A0_2_GPIO_Port, A0_2_Pin, GPIO_PIN_SET);
 8002732:	2201      	movs	r2, #1
 8002734:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002738:	480a      	ldr	r0, [pc, #40]	@ (8002764 <init_drivers+0x7c>)
 800273a:	f001 fb97 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A1_2_GPIO_Port, A1_2_Pin, GPIO_PIN_RESET);
 800273e:	2200      	movs	r2, #0
 8002740:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002744:	4807      	ldr	r0, [pc, #28]	@ (8002764 <init_drivers+0x7c>)
 8002746:	f001 fb91 	bl	8003e6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A2_2_GPIO_Port, A2_2_Pin, GPIO_PIN_RESET);
 800274a:	2200      	movs	r2, #0
 800274c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002750:	4804      	ldr	r0, [pc, #16]	@ (8002764 <init_drivers+0x7c>)
 8002752:	f001 fb8b 	bl	8003e6c <HAL_GPIO_WritePin>

	// Now init the drivers
	// Have to do it for every actuator
	// So first chose the actuator (GPIOs A0, A1, A2)
	for(uint8_t i=0; i<NUM_ACTUATORS; i++){
 8002756:	2300      	movs	r3, #0
 8002758:	73fb      	strb	r3, [r7, #15]
 800275a:	e1b9      	b.n	8002ad0 <init_drivers+0x3e8>
 800275c:	40020000 	.word	0x40020000
 8002760:	40020800 	.word	0x40020800
 8002764:	40020400 	.word	0x40020400
		select_driver(i);
 8002768:	7bfb      	ldrb	r3, [r7, #15]
 800276a:	4618      	mov	r0, r3
 800276c:	f000 fa00 	bl	8002b70 <select_driver>
		calib_complete = 0x02;
 8002770:	4bb2      	ldr	r3, [pc, #712]	@ (8002a3c <init_drivers+0x354>)
 8002772:	2202      	movs	r2, #2
 8002774:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8002776:	200a      	movs	r0, #10
 8002778:	f000 facc 	bl	8002d14 <HAL_Delay>
		int a = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	60bb      	str	r3, [r7, #8]

		// Send the initializations
		// Library Mode

		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, dev_RESET, sizeof(dev_RESET), TIMEOUT) == HAL_OK){
 8002780:	2364      	movs	r3, #100	@ 0x64
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	2302      	movs	r3, #2
 8002786:	4aae      	ldr	r2, [pc, #696]	@ (8002a40 <init_drivers+0x358>)
 8002788:	21b4      	movs	r1, #180	@ 0xb4
 800278a:	48ae      	ldr	r0, [pc, #696]	@ (8002a44 <init_drivers+0x35c>)
 800278c:	f001 fccc 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d102      	bne.n	800279c <init_drivers+0xb4>
			a++;
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	3301      	adds	r3, #1
 800279a:	60bb      	str	r3, [r7, #8]
		}
		HAL_Delay(100);
 800279c:	2064      	movs	r0, #100	@ 0x64
 800279e:	f000 fab9 	bl	8002d14 <HAL_Delay>
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_rated_voltage, sizeof(set_rated_voltage), TIMEOUT) == HAL_OK){
 80027a2:	2364      	movs	r3, #100	@ 0x64
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	2302      	movs	r3, #2
 80027a8:	4aa7      	ldr	r2, [pc, #668]	@ (8002a48 <init_drivers+0x360>)
 80027aa:	21b4      	movs	r1, #180	@ 0xb4
 80027ac:	48a5      	ldr	r0, [pc, #660]	@ (8002a44 <init_drivers+0x35c>)
 80027ae:	f001 fcbb 	bl	8004128 <HAL_I2C_Master_Transmit>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <init_drivers+0xd6>
			a++;
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	3301      	adds	r3, #1
 80027bc:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_Clamp, sizeof(set_Clamp), TIMEOUT) == HAL_OK){
 80027be:	2364      	movs	r3, #100	@ 0x64
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	2302      	movs	r3, #2
 80027c4:	4aa1      	ldr	r2, [pc, #644]	@ (8002a4c <init_drivers+0x364>)
 80027c6:	21b4      	movs	r1, #180	@ 0xb4
 80027c8:	489e      	ldr	r0, [pc, #632]	@ (8002a44 <init_drivers+0x35c>)
 80027ca:	f001 fcad 	bl	8004128 <HAL_I2C_Master_Transmit>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <init_drivers+0xf2>
			a++;
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	3301      	adds	r3, #1
 80027d8:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_LRA, sizeof(set_LRA), TIMEOUT) == HAL_OK){
 80027da:	2364      	movs	r3, #100	@ 0x64
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2302      	movs	r3, #2
 80027e0:	4a9b      	ldr	r2, [pc, #620]	@ (8002a50 <init_drivers+0x368>)
 80027e2:	21b4      	movs	r1, #180	@ 0xb4
 80027e4:	4897      	ldr	r0, [pc, #604]	@ (8002a44 <init_drivers+0x35c>)
 80027e6:	f001 fc9f 	bl	8004128 <HAL_I2C_Master_Transmit>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <init_drivers+0x10e>
			a++;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	3301      	adds	r3, #1
 80027f4:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, start_auto_calibration, sizeof(start_auto_calibration), TIMEOUT) == HAL_OK){
 80027f6:	2364      	movs	r3, #100	@ 0x64
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	2302      	movs	r3, #2
 80027fc:	4a95      	ldr	r2, [pc, #596]	@ (8002a54 <init_drivers+0x36c>)
 80027fe:	21b4      	movs	r1, #180	@ 0xb4
 8002800:	4890      	ldr	r0, [pc, #576]	@ (8002a44 <init_drivers+0x35c>)
 8002802:	f001 fc91 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d102      	bne.n	8002812 <init_drivers+0x12a>
			a++;
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	3301      	adds	r3, #1
 8002810:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, GO, sizeof(GO), TIMEOUT) == HAL_OK){
 8002812:	2364      	movs	r3, #100	@ 0x64
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	2302      	movs	r3, #2
 8002818:	4a8f      	ldr	r2, [pc, #572]	@ (8002a58 <init_drivers+0x370>)
 800281a:	21b4      	movs	r1, #180	@ 0xb4
 800281c:	4889      	ldr	r0, [pc, #548]	@ (8002a44 <init_drivers+0x35c>)
 800281e:	f001 fc83 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d102      	bne.n	800282e <init_drivers+0x146>
			a++;
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	3301      	adds	r3, #1
 800282c:	60bb      	str	r3, [r7, #8]
		}

		uint8_t reg = REG_GO;
 800282e:	230c      	movs	r3, #12
 8002830:	70fb      	strb	r3, [r7, #3]
			if(HAL_I2C_Master_Receive(&hi2c1, DEV_ADDRESS, Buf, 1, TIMEOUT) == HAL_OK){
				calib_complete = Buf[0];
			}

		}*/
		HAL_Delay(2000);
 8002832:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002836:	f000 fa6d 	bl	8002d14 <HAL_Delay>
		HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, &reg, 1, TIMEOUT);
 800283a:	1cfa      	adds	r2, r7, #3
 800283c:	2364      	movs	r3, #100	@ 0x64
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	2301      	movs	r3, #1
 8002842:	21b4      	movs	r1, #180	@ 0xb4
 8002844:	487f      	ldr	r0, [pc, #508]	@ (8002a44 <init_drivers+0x35c>)
 8002846:	f001 fc6f 	bl	8004128 <HAL_I2C_Master_Transmit>
		if(HAL_I2C_Master_Receive(&hi2c1, DEV_ADDRESS, Buf, 1, TIMEOUT) == HAL_OK){
 800284a:	2364      	movs	r3, #100	@ 0x64
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2301      	movs	r3, #1
 8002850:	4a82      	ldr	r2, [pc, #520]	@ (8002a5c <init_drivers+0x374>)
 8002852:	21b4      	movs	r1, #180	@ 0xb4
 8002854:	487b      	ldr	r0, [pc, #492]	@ (8002a44 <init_drivers+0x35c>)
 8002856:	f001 fd65 	bl	8004324 <HAL_I2C_Master_Receive>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d103      	bne.n	8002868 <init_drivers+0x180>
			calib_complete = Buf[0];
 8002860:	4b7e      	ldr	r3, [pc, #504]	@ (8002a5c <init_drivers+0x374>)
 8002862:	781a      	ldrb	r2, [r3, #0]
 8002864:	4b75      	ldr	r3, [pc, #468]	@ (8002a3c <init_drivers+0x354>)
 8002866:	701a      	strb	r2, [r3, #0]
		}

		reg = REG_STATUS;
 8002868:	2300      	movs	r3, #0
 800286a:	70fb      	strb	r3, [r7, #3]
		HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, &reg, 1, TIMEOUT);
 800286c:	1cfa      	adds	r2, r7, #3
 800286e:	2364      	movs	r3, #100	@ 0x64
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	2301      	movs	r3, #1
 8002874:	21b4      	movs	r1, #180	@ 0xb4
 8002876:	4873      	ldr	r0, [pc, #460]	@ (8002a44 <init_drivers+0x35c>)
 8002878:	f001 fc56 	bl	8004128 <HAL_I2C_Master_Transmit>
		if(HAL_I2C_Master_Receive(&hi2c1, DEV_ADDRESS, Buf, 1, TIMEOUT) == HAL_OK){
 800287c:	2364      	movs	r3, #100	@ 0x64
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	2301      	movs	r3, #1
 8002882:	4a76      	ldr	r2, [pc, #472]	@ (8002a5c <init_drivers+0x374>)
 8002884:	21b4      	movs	r1, #180	@ 0xb4
 8002886:	486f      	ldr	r0, [pc, #444]	@ (8002a44 <init_drivers+0x35c>)
 8002888:	f001 fd4c 	bl	8004324 <HAL_I2C_Master_Receive>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d103      	bne.n	800289a <init_drivers+0x1b2>
			status = Buf[0];
 8002892:	4b72      	ldr	r3, [pc, #456]	@ (8002a5c <init_drivers+0x374>)
 8002894:	781a      	ldrb	r2, [r3, #0]
 8002896:	4b72      	ldr	r3, [pc, #456]	@ (8002a60 <init_drivers+0x378>)
 8002898:	701a      	strb	r2, [r3, #0]
		}

		reg = REG_AUTO_CALIBRATION_RESULT;
 800289a:	2318      	movs	r3, #24
 800289c:	70fb      	strb	r3, [r7, #3]
		HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, &reg, 1, TIMEOUT);
 800289e:	1cfa      	adds	r2, r7, #3
 80028a0:	2364      	movs	r3, #100	@ 0x64
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	2301      	movs	r3, #1
 80028a6:	21b4      	movs	r1, #180	@ 0xb4
 80028a8:	4866      	ldr	r0, [pc, #408]	@ (8002a44 <init_drivers+0x35c>)
 80028aa:	f001 fc3d 	bl	8004128 <HAL_I2C_Master_Transmit>
		if(HAL_I2C_Master_Receive(&hi2c1, DEV_ADDRESS, Buf, 1, TIMEOUT) == HAL_OK){
 80028ae:	2364      	movs	r3, #100	@ 0x64
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	2301      	movs	r3, #1
 80028b4:	4a69      	ldr	r2, [pc, #420]	@ (8002a5c <init_drivers+0x374>)
 80028b6:	21b4      	movs	r1, #180	@ 0xb4
 80028b8:	4862      	ldr	r0, [pc, #392]	@ (8002a44 <init_drivers+0x35c>)
 80028ba:	f001 fd33 	bl	8004324 <HAL_I2C_Master_Receive>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d103      	bne.n	80028cc <init_drivers+0x1e4>
			A_CAL_COMP = Buf[0];
 80028c4:	4b65      	ldr	r3, [pc, #404]	@ (8002a5c <init_drivers+0x374>)
 80028c6:	781a      	ldrb	r2, [r3, #0]
 80028c8:	4b66      	ldr	r3, [pc, #408]	@ (8002a64 <init_drivers+0x37c>)
 80028ca:	701a      	strb	r2, [r3, #0]
		}
		reg = REG_AUTO_CALIBRATION_BACK_EMF_RESULT;
 80028cc:	2319      	movs	r3, #25
 80028ce:	70fb      	strb	r3, [r7, #3]
		HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, &reg, 1, TIMEOUT);
 80028d0:	1cfa      	adds	r2, r7, #3
 80028d2:	2364      	movs	r3, #100	@ 0x64
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	2301      	movs	r3, #1
 80028d8:	21b4      	movs	r1, #180	@ 0xb4
 80028da:	485a      	ldr	r0, [pc, #360]	@ (8002a44 <init_drivers+0x35c>)
 80028dc:	f001 fc24 	bl	8004128 <HAL_I2C_Master_Transmit>
		if(HAL_I2C_Master_Receive(&hi2c1, DEV_ADDRESS, Buf, 1, TIMEOUT) == HAL_OK){
 80028e0:	2364      	movs	r3, #100	@ 0x64
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2301      	movs	r3, #1
 80028e6:	4a5d      	ldr	r2, [pc, #372]	@ (8002a5c <init_drivers+0x374>)
 80028e8:	21b4      	movs	r1, #180	@ 0xb4
 80028ea:	4856      	ldr	r0, [pc, #344]	@ (8002a44 <init_drivers+0x35c>)
 80028ec:	f001 fd1a 	bl	8004324 <HAL_I2C_Master_Receive>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d103      	bne.n	80028fe <init_drivers+0x216>
			A_CAL_BEMF = Buf[0];
 80028f6:	4b59      	ldr	r3, [pc, #356]	@ (8002a5c <init_drivers+0x374>)
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	4b5b      	ldr	r3, [pc, #364]	@ (8002a68 <init_drivers+0x380>)
 80028fc:	701a      	strb	r2, [r3, #0]
		}

		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_LRA_settings, sizeof(set_LRA_settings), TIMEOUT) == HAL_OK){
 80028fe:	2364      	movs	r3, #100	@ 0x64
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2302      	movs	r3, #2
 8002904:	4a59      	ldr	r2, [pc, #356]	@ (8002a6c <init_drivers+0x384>)
 8002906:	21b4      	movs	r1, #180	@ 0xb4
 8002908:	484e      	ldr	r0, [pc, #312]	@ (8002a44 <init_drivers+0x35c>)
 800290a:	f001 fc0d 	bl	8004128 <HAL_I2C_Master_Transmit>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d102      	bne.n	800291a <init_drivers+0x232>
			a++;
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	3301      	adds	r3, #1
 8002918:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_timing, sizeof(set_timing), TIMEOUT) == HAL_OK){
 800291a:	2364      	movs	r3, #100	@ 0x64
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	2302      	movs	r3, #2
 8002920:	4a53      	ldr	r2, [pc, #332]	@ (8002a70 <init_drivers+0x388>)
 8002922:	21b4      	movs	r1, #180	@ 0xb4
 8002924:	4847      	ldr	r0, [pc, #284]	@ (8002a44 <init_drivers+0x35c>)
 8002926:	f001 fbff 	bl	8004128 <HAL_I2C_Master_Transmit>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d102      	bne.n	8002936 <init_drivers+0x24e>
			a++;
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	3301      	adds	r3, #1
 8002934:	60bb      	str	r3, [r7, #8]
		}

		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_Control3, sizeof(set_Control3), TIMEOUT) == HAL_OK){
 8002936:	2364      	movs	r3, #100	@ 0x64
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2302      	movs	r3, #2
 800293c:	4a4d      	ldr	r2, [pc, #308]	@ (8002a74 <init_drivers+0x38c>)
 800293e:	21b4      	movs	r1, #180	@ 0xb4
 8002940:	4840      	ldr	r0, [pc, #256]	@ (8002a44 <init_drivers+0x35c>)
 8002942:	f001 fbf1 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d102      	bne.n	8002952 <init_drivers+0x26a>
			a++;
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	3301      	adds	r3, #1
 8002950:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_library, sizeof(set_library), TIMEOUT) == HAL_OK){
 8002952:	2364      	movs	r3, #100	@ 0x64
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	2302      	movs	r3, #2
 8002958:	4a47      	ldr	r2, [pc, #284]	@ (8002a78 <init_drivers+0x390>)
 800295a:	21b4      	movs	r1, #180	@ 0xb4
 800295c:	4839      	ldr	r0, [pc, #228]	@ (8002a44 <init_drivers+0x35c>)
 800295e:	f001 fbe3 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <init_drivers+0x286>
			a++;
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	3301      	adds	r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_mode, sizeof(set_mode), TIMEOUT) == HAL_OK){
 800296e:	2364      	movs	r3, #100	@ 0x64
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	2302      	movs	r3, #2
 8002974:	4a41      	ldr	r2, [pc, #260]	@ (8002a7c <init_drivers+0x394>)
 8002976:	21b4      	movs	r1, #180	@ 0xb4
 8002978:	4832      	ldr	r0, [pc, #200]	@ (8002a44 <init_drivers+0x35c>)
 800297a:	f001 fbd5 	bl	8004128 <HAL_I2C_Master_Transmit>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d102      	bne.n	800298a <init_drivers+0x2a2>
			a++;
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	3301      	adds	r3, #1
 8002988:	60bb      	str	r3, [r7, #8]
		}

		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_period, sizeof(set_period), TIMEOUT) == HAL_OK){
 800298a:	2364      	movs	r3, #100	@ 0x64
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	2302      	movs	r3, #2
 8002990:	4a3b      	ldr	r2, [pc, #236]	@ (8002a80 <init_drivers+0x398>)
 8002992:	21b4      	movs	r1, #180	@ 0xb4
 8002994:	482b      	ldr	r0, [pc, #172]	@ (8002a44 <init_drivers+0x35c>)
 8002996:	f001 fbc7 	bl	8004128 <HAL_I2C_Master_Transmit>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d102      	bne.n	80029a6 <init_drivers+0x2be>
			a++;
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	3301      	adds	r3, #1
 80029a4:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_waveform, sizeof(set_waveform), TIMEOUT) == HAL_OK){
 80029a6:	2364      	movs	r3, #100	@ 0x64
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	2302      	movs	r3, #2
 80029ac:	4a35      	ldr	r2, [pc, #212]	@ (8002a84 <init_drivers+0x39c>)
 80029ae:	21b4      	movs	r1, #180	@ 0xb4
 80029b0:	4824      	ldr	r0, [pc, #144]	@ (8002a44 <init_drivers+0x35c>)
 80029b2:	f001 fbb9 	bl	8004128 <HAL_I2C_Master_Transmit>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d102      	bne.n	80029c2 <init_drivers+0x2da>
			a++;
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	3301      	adds	r3, #1
 80029c0:	60bb      	str	r3, [r7, #8]
		}
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_waveform2, sizeof(set_waveform), TIMEOUT) == HAL_OK){
 80029c2:	2364      	movs	r3, #100	@ 0x64
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	2302      	movs	r3, #2
 80029c8:	4a2f      	ldr	r2, [pc, #188]	@ (8002a88 <init_drivers+0x3a0>)
 80029ca:	21b4      	movs	r1, #180	@ 0xb4
 80029cc:	481d      	ldr	r0, [pc, #116]	@ (8002a44 <init_drivers+0x35c>)
 80029ce:	f001 fbab 	bl	8004128 <HAL_I2C_Master_Transmit>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <init_drivers+0x2f6>
			a++;
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	3301      	adds	r3, #1
 80029dc:	60bb      	str	r3, [r7, #8]
		}

		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, set_auto_OL, sizeof(set_auto_OL), TIMEOUT) == HAL_OK){
 80029de:	2364      	movs	r3, #100	@ 0x64
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	2302      	movs	r3, #2
 80029e4:	4a29      	ldr	r2, [pc, #164]	@ (8002a8c <init_drivers+0x3a4>)
 80029e6:	21b4      	movs	r1, #180	@ 0xb4
 80029e8:	4816      	ldr	r0, [pc, #88]	@ (8002a44 <init_drivers+0x35c>)
 80029ea:	f001 fb9d 	bl	8004128 <HAL_I2C_Master_Transmit>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d102      	bne.n	80029fa <init_drivers+0x312>
			a++;
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	3301      	adds	r3, #1
 80029f8:	60bb      	str	r3, [r7, #8]
		}

		// Send a trigger to have waveform while measuring resonance period
		// clear actual waveform with falling edge
		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, RESET);
 80029fa:	2200      	movs	r2, #0
 80029fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a00:	4823      	ldr	r0, [pc, #140]	@ (8002a90 <init_drivers+0x3a8>)
 8002a02:	f001 fa33 	bl	8003e6c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002a06:	2001      	movs	r0, #1
 8002a08:	f000 f984 	bl	8002d14 <HAL_Delay>
		// Set new waveform with rising edge
		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, SET);
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a12:	481f      	ldr	r0, [pc, #124]	@ (8002a90 <init_drivers+0x3a8>)
 8002a14:	f001 fa2a 	bl	8003e6c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8002a18:	200a      	movs	r0, #10
 8002a1a:	f000 f97b 	bl	8002d14 <HAL_Delay>
		reg = REG_LRA_RESONANCE_PERIOD;
 8002a1e:	2322      	movs	r3, #34	@ 0x22
 8002a20:	70fb      	strb	r3, [r7, #3]
		HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, &reg, 1, TIMEOUT);
 8002a22:	1cfa      	adds	r2, r7, #3
 8002a24:	2364      	movs	r3, #100	@ 0x64
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	2301      	movs	r3, #1
 8002a2a:	21b4      	movs	r1, #180	@ 0xb4
 8002a2c:	4805      	ldr	r0, [pc, #20]	@ (8002a44 <init_drivers+0x35c>)
 8002a2e:	f001 fb7b 	bl	8004128 <HAL_I2C_Master_Transmit>
		if(HAL_I2C_Master_Receive(&hi2c1, DEV_ADDRESS, Buf, 1, TIMEOUT) == HAL_OK){
 8002a32:	2364      	movs	r3, #100	@ 0x64
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	2301      	movs	r3, #1
 8002a38:	e02c      	b.n	8002a94 <init_drivers+0x3ac>
 8002a3a:	bf00      	nop
 8002a3c:	20009c4b 	.word	0x20009c4b
 8002a40:	20000020 	.word	0x20000020
 8002a44:	20006ab4 	.word	0x20006ab4
 8002a48:	20000038 	.word	0x20000038
 8002a4c:	2000001c 	.word	0x2000001c
 8002a50:	20000008 	.word	0x20000008
 8002a54:	20000010 	.word	0x20000010
 8002a58:	2000003c 	.word	0x2000003c
 8002a5c:	20009c44 	.word	0x20009c44
 8002a60:	20009c4a 	.word	0x20009c4a
 8002a64:	20009c48 	.word	0x20009c48
 8002a68:	20009c49 	.word	0x20009c49
 8002a6c:	20000018 	.word	0x20000018
 8002a70:	20000014 	.word	0x20000014
 8002a74:	2000000c 	.word	0x2000000c
 8002a78:	20000024 	.word	0x20000024
 8002a7c:	20000004 	.word	0x20000004
 8002a80:	20000034 	.word	0x20000034
 8002a84:	20000028 	.word	0x20000028
 8002a88:	2000002c 	.word	0x2000002c
 8002a8c:	20000030 	.word	0x20000030
 8002a90:	40020000 	.word	0x40020000
 8002a94:	4a13      	ldr	r2, [pc, #76]	@ (8002ae4 <init_drivers+0x3fc>)
 8002a96:	21b4      	movs	r1, #180	@ 0xb4
 8002a98:	4813      	ldr	r0, [pc, #76]	@ (8002ae8 <init_drivers+0x400>)
 8002a9a:	f001 fc43 	bl	8004324 <HAL_I2C_Master_Receive>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d103      	bne.n	8002aac <init_drivers+0x3c4>
			LRA_period = Buf[0];
 8002aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae4 <init_drivers+0x3fc>)
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	4b10      	ldr	r3, [pc, #64]	@ (8002aec <init_drivers+0x404>)
 8002aaa:	701a      	strb	r2, [r3, #0]
		}

		// Set all actuators to 0V
		uint8_t send[2] = {REG_RATED_VOLTAGE, 0};
 8002aac:	2316      	movs	r3, #22
 8002aae:	803b      	strh	r3, [r7, #0]
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, send, sizeof(send), TIMEOUT) == HAL_OK){
 8002ab0:	463a      	mov	r2, r7
 8002ab2:	2364      	movs	r3, #100	@ 0x64
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	21b4      	movs	r1, #180	@ 0xb4
 8002aba:	480b      	ldr	r0, [pc, #44]	@ (8002ae8 <init_drivers+0x400>)
 8002abc:	f001 fb34 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <init_drivers+0x3e2>
			int a = 1;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	607b      	str	r3, [r7, #4]
	for(uint8_t i=0; i<NUM_ACTUATORS; i++){
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	3301      	adds	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	2b0f      	cmp	r3, #15
 8002ad4:	f67f ae48 	bls.w	8002768 <init_drivers+0x80>
		}
	}
}
 8002ad8:	bf00      	nop
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20009c44 	.word	0x20009c44
 8002ae8:	20006ab4 	.word	0x20006ab4
 8002aec:	20009c4c 	.word	0x20009c4c

08002af0 <set_amplitude>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		12.03.2025	FL	Created
 ****************************************************************************/
void set_amplitude(double *amplitudes){
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b088      	sub	sp, #32
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	6078      	str	r0, [r7, #4]
	uint8_t value = amplitudes[0];
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afe:	4610      	mov	r0, r2
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7fe f8d1 	bl	8000ca8 <__aeabi_d2uiz>
 8002b06:	4603      	mov	r3, r0
 8002b08:	74fb      	strb	r3, [r7, #19]

	for(int i=0; i<NUM_ACTUATORS; i++){
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	e025      	b.n	8002b5c <set_amplitude+0x6c>
		select_driver(i);
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 f82b 	bl	8002b70 <select_driver>
		value = (uint8_t)(amplitudes[i]); // calculation: datasheet p.21
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b26:	4610      	mov	r0, r2
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f7fe f8bd 	bl	8000ca8 <__aeabi_d2uiz>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	74fb      	strb	r3, [r7, #19]
		uint8_t send[2] = {REG_RATED_VOLTAGE, value};
 8002b32:	2316      	movs	r3, #22
 8002b34:	723b      	strb	r3, [r7, #8]
 8002b36:	7cfb      	ldrb	r3, [r7, #19]
 8002b38:	727b      	strb	r3, [r7, #9]
		if(HAL_I2C_Master_Transmit(&hi2c1, DEV_ADDRESS, send, sizeof(send), TIMEOUT) == HAL_OK){
 8002b3a:	f107 0208 	add.w	r2, r7, #8
 8002b3e:	2364      	movs	r3, #100	@ 0x64
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	2302      	movs	r3, #2
 8002b44:	21b4      	movs	r1, #180	@ 0xb4
 8002b46:	4809      	ldr	r0, [pc, #36]	@ (8002b6c <set_amplitude+0x7c>)
 8002b48:	f001 faee 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <set_amplitude+0x66>
			int a = 1;
 8002b52:	2301      	movs	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<NUM_ACTUATORS; i++){
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b0f      	cmp	r3, #15
 8002b60:	ddd6      	ble.n	8002b10 <set_amplitude+0x20>
		}
	}
}
 8002b62:	bf00      	nop
 8002b64:	bf00      	nop
 8002b66:	3718      	adds	r7, #24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20006ab4 	.word	0x20006ab4

08002b70 <select_driver>:
 *
 *
 * @author		Francis Liechti (FL)
 * @date		12.03.2025	FL	Created
 ****************************************************************************/
void select_driver(uint8_t number){
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	4603      	mov	r3, r0
 8002b78:	71fb      	strb	r3, [r7, #7]
	int a = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60fb      	str	r3, [r7, #12]
	uint8_t value = 0;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	72fb      	strb	r3, [r7, #11]
	// Disable other MUX if necessary
	if(number == 0){
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d10e      	bne.n	8002ba6 <select_driver+0x36>
		if(HAL_I2C_Master_Transmit(&hi2c1, SWITCH_ADDRESS_2, &value, sizeof(value), TIMEOUT) == HAL_OK){
 8002b88:	f107 020b 	add.w	r2, r7, #11
 8002b8c:	2364      	movs	r3, #100	@ 0x64
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	2301      	movs	r3, #1
 8002b92:	21e2      	movs	r1, #226	@ 0xe2
 8002b94:	4825      	ldr	r0, [pc, #148]	@ (8002c2c <select_driver+0xbc>)
 8002b96:	f001 fac7 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d113      	bne.n	8002bc8 <select_driver+0x58>
			a = 1;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	e010      	b.n	8002bc8 <select_driver+0x58>
		}
	} else if(number == 8){
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d10d      	bne.n	8002bc8 <select_driver+0x58>
		if(HAL_I2C_Master_Transmit(&hi2c1, SWITCH_ADDRESS_1, &value, sizeof(value), TIMEOUT) == HAL_OK){
 8002bac:	f107 020b 	add.w	r2, r7, #11
 8002bb0:	2364      	movs	r3, #100	@ 0x64
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	21e0      	movs	r1, #224	@ 0xe0
 8002bb8:	481c      	ldr	r0, [pc, #112]	@ (8002c2c <select_driver+0xbc>)
 8002bba:	f001 fab5 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <select_driver+0x58>
			a = 1;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	60fb      	str	r3, [r7, #12]
		}
	}

	if(number<8){
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	2b07      	cmp	r3, #7
 8002bcc:	d814      	bhi.n	8002bf8 <select_driver+0x88>
		value = 1<<number;
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	72fb      	strb	r3, [r7, #11]
		if(HAL_I2C_Master_Transmit(&hi2c1, SWITCH_ADDRESS_1, &value, sizeof(value), TIMEOUT) == HAL_OK){
 8002bda:	f107 020b 	add.w	r2, r7, #11
 8002bde:	2364      	movs	r3, #100	@ 0x64
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	2301      	movs	r3, #1
 8002be4:	21e0      	movs	r1, #224	@ 0xe0
 8002be6:	4811      	ldr	r0, [pc, #68]	@ (8002c2c <select_driver+0xbc>)
 8002be8:	f001 fa9e 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d117      	bne.n	8002c22 <select_driver+0xb2>
			a = 1;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	60fb      	str	r3, [r7, #12]
		value = 1<<(number-8);
		if(HAL_I2C_Master_Transmit(&hi2c1, SWITCH_ADDRESS_2, &value, sizeof(value), TIMEOUT) == HAL_OK){
			a = 1;
		}
	}
}
 8002bf6:	e014      	b.n	8002c22 <select_driver+0xb2>
		value = 1<<(number-8);
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	3b08      	subs	r3, #8
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	72fb      	strb	r3, [r7, #11]
		if(HAL_I2C_Master_Transmit(&hi2c1, SWITCH_ADDRESS_2, &value, sizeof(value), TIMEOUT) == HAL_OK){
 8002c06:	f107 020b 	add.w	r2, r7, #11
 8002c0a:	2364      	movs	r3, #100	@ 0x64
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	2301      	movs	r3, #1
 8002c10:	21e2      	movs	r1, #226	@ 0xe2
 8002c12:	4806      	ldr	r0, [pc, #24]	@ (8002c2c <select_driver+0xbc>)
 8002c14:	f001 fa88 	bl	8004128 <HAL_I2C_Master_Transmit>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <select_driver+0xb2>
			a = 1;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	60fb      	str	r3, [r7, #12]
}
 8002c22:	bf00      	nop
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20006ab4 	.word	0x20006ab4

08002c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c34:	4b0e      	ldr	r3, [pc, #56]	@ (8002c70 <HAL_Init+0x40>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0d      	ldr	r2, [pc, #52]	@ (8002c70 <HAL_Init+0x40>)
 8002c3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c40:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_Init+0x40>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0a      	ldr	r2, [pc, #40]	@ (8002c70 <HAL_Init+0x40>)
 8002c46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4c:	4b08      	ldr	r3, [pc, #32]	@ (8002c70 <HAL_Init+0x40>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a07      	ldr	r2, [pc, #28]	@ (8002c70 <HAL_Init+0x40>)
 8002c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c58:	2003      	movs	r0, #3
 8002c5a:	f000 fbc1 	bl	80033e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c5e:	200f      	movs	r0, #15
 8002c60:	f000 f808 	bl	8002c74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c64:	f7ff fc04 	bl	8002470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023c00 	.word	0x40023c00

08002c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c7c:	4b12      	ldr	r3, [pc, #72]	@ (8002cc8 <HAL_InitTick+0x54>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4b12      	ldr	r3, [pc, #72]	@ (8002ccc <HAL_InitTick+0x58>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	4619      	mov	r1, r3
 8002c86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 fbd9 	bl	800344a <HAL_SYSTICK_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e00e      	b.n	8002cc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b0f      	cmp	r3, #15
 8002ca6:	d80a      	bhi.n	8002cbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ca8:	2200      	movs	r2, #0
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb0:	f000 fba1 	bl	80033f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cb4:	4a06      	ldr	r2, [pc, #24]	@ (8002cd0 <HAL_InitTick+0x5c>)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e000      	b.n	8002cc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000000 	.word	0x20000000
 8002ccc:	20000044 	.word	0x20000044
 8002cd0:	20000040 	.word	0x20000040

08002cd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd8:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <HAL_IncTick+0x20>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <HAL_IncTick+0x24>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	4a04      	ldr	r2, [pc, #16]	@ (8002cf8 <HAL_IncTick+0x24>)
 8002ce6:	6013      	str	r3, [r2, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	20000044 	.word	0x20000044
 8002cf8:	20009c50 	.word	0x20009c50

08002cfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8002d00:	4b03      	ldr	r3, [pc, #12]	@ (8002d10 <HAL_GetTick+0x14>)
 8002d02:	681b      	ldr	r3, [r3, #0]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20009c50 	.word	0x20009c50

08002d14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d1c:	f7ff ffee 	bl	8002cfc <HAL_GetTick>
 8002d20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2c:	d005      	beq.n	8002d3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <HAL_Delay+0x44>)
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4413      	add	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d3a:	bf00      	nop
 8002d3c:	f7ff ffde 	bl	8002cfc <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d8f7      	bhi.n	8002d3c <HAL_Delay+0x28>
  {
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	20000044 	.word	0x20000044

08002d5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e033      	b.n	8002dda <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d109      	bne.n	8002d8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fe fe68 	bl	8001a50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d92:	f003 0310 	and.w	r3, r3, #16
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d118      	bne.n	8002dcc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002da2:	f023 0302 	bic.w	r3, r3, #2
 8002da6:	f043 0202 	orr.w	r2, r3, #2
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f94a 	bl	8003048 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	f023 0303 	bic.w	r3, r3, #3
 8002dc2:	f043 0201 	orr.w	r2, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dca:	e001      	b.n	8002dd0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x1c>
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	e113      	b.n	8003028 <HAL_ADC_ConfigChannel+0x244>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	d925      	bls.n	8002e5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68d9      	ldr	r1, [r3, #12]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4613      	mov	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	4413      	add	r3, r2
 8002e24:	3b1e      	subs	r3, #30
 8002e26:	2207      	movs	r2, #7
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43da      	mvns	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	400a      	ands	r2, r1
 8002e34:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68d9      	ldr	r1, [r3, #12]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	4618      	mov	r0, r3
 8002e48:	4603      	mov	r3, r0
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	4403      	add	r3, r0
 8002e4e:	3b1e      	subs	r3, #30
 8002e50:	409a      	lsls	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	e022      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6919      	ldr	r1, [r3, #16]
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	461a      	mov	r2, r3
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	4413      	add	r3, r2
 8002e70:	2207      	movs	r2, #7
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43da      	mvns	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6919      	ldr	r1, [r3, #16]
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	4618      	mov	r0, r3
 8002e92:	4603      	mov	r3, r0
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	4403      	add	r3, r0
 8002e98:	409a      	lsls	r2, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b06      	cmp	r3, #6
 8002ea8:	d824      	bhi.n	8002ef4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	3b05      	subs	r3, #5
 8002ebc:	221f      	movs	r2, #31
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43da      	mvns	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	400a      	ands	r2, r1
 8002eca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	4618      	mov	r0, r3
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	3b05      	subs	r3, #5
 8002ee6:	fa00 f203 	lsl.w	r2, r0, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ef2:	e04c      	b.n	8002f8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b0c      	cmp	r3, #12
 8002efa:	d824      	bhi.n	8002f46 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	4413      	add	r3, r2
 8002f0c:	3b23      	subs	r3, #35	@ 0x23
 8002f0e:	221f      	movs	r2, #31
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	43da      	mvns	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	400a      	ands	r2, r1
 8002f1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	4613      	mov	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	3b23      	subs	r3, #35	@ 0x23
 8002f38:	fa00 f203 	lsl.w	r2, r0, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f44:	e023      	b.n	8002f8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	3b41      	subs	r3, #65	@ 0x41
 8002f58:	221f      	movs	r2, #31
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43da      	mvns	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	400a      	ands	r2, r1
 8002f66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	4618      	mov	r0, r3
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	3b41      	subs	r3, #65	@ 0x41
 8002f82:	fa00 f203 	lsl.w	r2, r0, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f8e:	4b29      	ldr	r3, [pc, #164]	@ (8003034 <HAL_ADC_ConfigChannel+0x250>)
 8002f90:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a28      	ldr	r2, [pc, #160]	@ (8003038 <HAL_ADC_ConfigChannel+0x254>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d10f      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x1d8>
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b12      	cmp	r3, #18
 8002fa2:	d10b      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8003038 <HAL_ADC_ConfigChannel+0x254>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d12b      	bne.n	800301e <HAL_ADC_ConfigChannel+0x23a>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a1c      	ldr	r2, [pc, #112]	@ (800303c <HAL_ADC_ConfigChannel+0x258>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d003      	beq.n	8002fd8 <HAL_ADC_ConfigChannel+0x1f4>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b11      	cmp	r3, #17
 8002fd6:	d122      	bne.n	800301e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a11      	ldr	r2, [pc, #68]	@ (800303c <HAL_ADC_ConfigChannel+0x258>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d111      	bne.n	800301e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ffa:	4b11      	ldr	r3, [pc, #68]	@ (8003040 <HAL_ADC_ConfigChannel+0x25c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a11      	ldr	r2, [pc, #68]	@ (8003044 <HAL_ADC_ConfigChannel+0x260>)
 8003000:	fba2 2303 	umull	r2, r3, r2, r3
 8003004:	0c9a      	lsrs	r2, r3, #18
 8003006:	4613      	mov	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	4413      	add	r3, r2
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003010:	e002      	b.n	8003018 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	3b01      	subs	r3, #1
 8003016:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f9      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	40012300 	.word	0x40012300
 8003038:	40012000 	.word	0x40012000
 800303c:	10000012 	.word	0x10000012
 8003040:	20000000 	.word	0x20000000
 8003044:	431bde83 	.word	0x431bde83

08003048 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003050:	4b79      	ldr	r3, [pc, #484]	@ (8003238 <ADC_Init+0x1f0>)
 8003052:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	431a      	orrs	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800307c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6859      	ldr	r1, [r3, #4]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	021a      	lsls	r2, r3, #8
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80030a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6859      	ldr	r1, [r3, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6899      	ldr	r1, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030da:	4a58      	ldr	r2, [pc, #352]	@ (800323c <ADC_Init+0x1f4>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d022      	beq.n	8003126 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689a      	ldr	r2, [r3, #8]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6899      	ldr	r1, [r3, #8]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003110:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6899      	ldr	r1, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	609a      	str	r2, [r3, #8]
 8003124:	e00f      	b.n	8003146 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003134:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003144:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0202 	bic.w	r2, r2, #2
 8003154:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6899      	ldr	r1, [r3, #8]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	7e1b      	ldrb	r3, [r3, #24]
 8003160:	005a      	lsls	r2, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d01b      	beq.n	80031ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003182:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003192:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6859      	ldr	r1, [r3, #4]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319e:	3b01      	subs	r3, #1
 80031a0:	035a      	lsls	r2, r3, #13
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	605a      	str	r2, [r3, #4]
 80031aa:	e007      	b.n	80031bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031ba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80031ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	051a      	lsls	r2, r3, #20
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6899      	ldr	r1, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031fe:	025a      	lsls	r2, r3, #9
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003216:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6899      	ldr	r1, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	029a      	lsls	r2, r3, #10
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	609a      	str	r2, [r3, #8]
}
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	40012300 	.word	0x40012300
 800323c:	0f000001 	.word	0x0f000001

08003240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003250:	4b0c      	ldr	r3, [pc, #48]	@ (8003284 <__NVIC_SetPriorityGrouping+0x44>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800325c:	4013      	ands	r3, r2
 800325e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003268:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800326c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003272:	4a04      	ldr	r2, [pc, #16]	@ (8003284 <__NVIC_SetPriorityGrouping+0x44>)
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	60d3      	str	r3, [r2, #12]
}
 8003278:	bf00      	nop
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800328c:	4b04      	ldr	r3, [pc, #16]	@ (80032a0 <__NVIC_GetPriorityGrouping+0x18>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	0a1b      	lsrs	r3, r3, #8
 8003292:	f003 0307 	and.w	r3, r3, #7
}
 8003296:	4618      	mov	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	db0b      	blt.n	80032ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	f003 021f 	and.w	r2, r3, #31
 80032bc:	4907      	ldr	r1, [pc, #28]	@ (80032dc <__NVIC_EnableIRQ+0x38>)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	095b      	lsrs	r3, r3, #5
 80032c4:	2001      	movs	r0, #1
 80032c6:	fa00 f202 	lsl.w	r2, r0, r2
 80032ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032ce:	bf00      	nop
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000e100 	.word	0xe000e100

080032e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	4603      	mov	r3, r0
 80032e8:	6039      	str	r1, [r7, #0]
 80032ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	db0a      	blt.n	800330a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	490c      	ldr	r1, [pc, #48]	@ (800332c <__NVIC_SetPriority+0x4c>)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	0112      	lsls	r2, r2, #4
 8003300:	b2d2      	uxtb	r2, r2
 8003302:	440b      	add	r3, r1
 8003304:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003308:	e00a      	b.n	8003320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	b2da      	uxtb	r2, r3
 800330e:	4908      	ldr	r1, [pc, #32]	@ (8003330 <__NVIC_SetPriority+0x50>)
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	3b04      	subs	r3, #4
 8003318:	0112      	lsls	r2, r2, #4
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	440b      	add	r3, r1
 800331e:	761a      	strb	r2, [r3, #24]
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	e000e100 	.word	0xe000e100
 8003330:	e000ed00 	.word	0xe000ed00

08003334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003334:	b480      	push	{r7}
 8003336:	b089      	sub	sp, #36	@ 0x24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	f1c3 0307 	rsb	r3, r3, #7
 800334e:	2b04      	cmp	r3, #4
 8003350:	bf28      	it	cs
 8003352:	2304      	movcs	r3, #4
 8003354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3304      	adds	r3, #4
 800335a:	2b06      	cmp	r3, #6
 800335c:	d902      	bls.n	8003364 <NVIC_EncodePriority+0x30>
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	3b03      	subs	r3, #3
 8003362:	e000      	b.n	8003366 <NVIC_EncodePriority+0x32>
 8003364:	2300      	movs	r3, #0
 8003366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003368:	f04f 32ff 	mov.w	r2, #4294967295
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	43da      	mvns	r2, r3
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	401a      	ands	r2, r3
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800337c:	f04f 31ff 	mov.w	r1, #4294967295
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	43d9      	mvns	r1, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800338c:	4313      	orrs	r3, r2
         );
}
 800338e:	4618      	mov	r0, r3
 8003390:	3724      	adds	r7, #36	@ 0x24
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
	...

0800339c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033ac:	d301      	bcc.n	80033b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ae:	2301      	movs	r3, #1
 80033b0:	e00f      	b.n	80033d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033b2:	4a0a      	ldr	r2, [pc, #40]	@ (80033dc <SysTick_Config+0x40>)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ba:	210f      	movs	r1, #15
 80033bc:	f04f 30ff 	mov.w	r0, #4294967295
 80033c0:	f7ff ff8e 	bl	80032e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033c4:	4b05      	ldr	r3, [pc, #20]	@ (80033dc <SysTick_Config+0x40>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ca:	4b04      	ldr	r3, [pc, #16]	@ (80033dc <SysTick_Config+0x40>)
 80033cc:	2207      	movs	r2, #7
 80033ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	e000e010 	.word	0xe000e010

080033e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f7ff ff29 	bl	8003240 <__NVIC_SetPriorityGrouping>
}
 80033ee:	bf00      	nop
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b086      	sub	sp, #24
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	4603      	mov	r3, r0
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003408:	f7ff ff3e 	bl	8003288 <__NVIC_GetPriorityGrouping>
 800340c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	68b9      	ldr	r1, [r7, #8]
 8003412:	6978      	ldr	r0, [r7, #20]
 8003414:	f7ff ff8e 	bl	8003334 <NVIC_EncodePriority>
 8003418:	4602      	mov	r2, r0
 800341a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800341e:	4611      	mov	r1, r2
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff ff5d 	bl	80032e0 <__NVIC_SetPriority>
}
 8003426:	bf00      	nop
 8003428:	3718      	adds	r7, #24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b082      	sub	sp, #8
 8003432:	af00      	add	r7, sp, #0
 8003434:	4603      	mov	r3, r0
 8003436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff31 	bl	80032a4 <__NVIC_EnableIRQ>
}
 8003442:	bf00      	nop
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7ff ffa2 	bl	800339c <SysTick_Config>
 8003458:	4603      	mov	r3, r0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003470:	f7ff fc44 	bl	8002cfc <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e099      	b.n	80035b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0201 	bic.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a0:	e00f      	b.n	80034c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034a2:	f7ff fc2b 	bl	8002cfc <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b05      	cmp	r3, #5
 80034ae:	d908      	bls.n	80034c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2220      	movs	r2, #32
 80034b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2203      	movs	r2, #3
 80034ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e078      	b.n	80035b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1e8      	bne.n	80034a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	4b38      	ldr	r3, [pc, #224]	@ (80035bc <HAL_DMA_Init+0x158>)
 80034dc:	4013      	ands	r3, r2
 80034de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003506:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	4313      	orrs	r3, r2
 8003512:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	2b04      	cmp	r3, #4
 800351a:	d107      	bne.n	800352c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003524:	4313      	orrs	r3, r2
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	4313      	orrs	r3, r2
 800352a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f023 0307 	bic.w	r3, r3, #7
 8003542:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	4313      	orrs	r3, r2
 800354c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003552:	2b04      	cmp	r3, #4
 8003554:	d117      	bne.n	8003586 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4313      	orrs	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00e      	beq.n	8003586 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 fa6f 	bl	8003a4c <DMA_CheckFifoParam>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2240      	movs	r2, #64	@ 0x40
 8003578:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003582:	2301      	movs	r3, #1
 8003584:	e016      	b.n	80035b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 fa26 	bl	80039e0 <DMA_CalcBaseAndBitshift>
 8003594:	4603      	mov	r3, r0
 8003596:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359c:	223f      	movs	r2, #63	@ 0x3f
 800359e:	409a      	lsls	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	f010803f 	.word	0xf010803f

080035c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d101      	bne.n	80035e6 <HAL_DMA_Start_IT+0x26>
 80035e2:	2302      	movs	r3, #2
 80035e4:	e040      	b.n	8003668 <HAL_DMA_Start_IT+0xa8>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d12f      	bne.n	800365a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2202      	movs	r2, #2
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68b9      	ldr	r1, [r7, #8]
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f9b8 	bl	8003984 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003618:	223f      	movs	r2, #63	@ 0x3f
 800361a:	409a      	lsls	r2, r3
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0216 	orr.w	r2, r2, #22
 800362e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0208 	orr.w	r2, r2, #8
 8003646:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0201 	orr.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e005      	b.n	8003666 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003662:	2302      	movs	r3, #2
 8003664:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003666:	7dfb      	ldrb	r3, [r7, #23]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800367c:	4b8e      	ldr	r3, [pc, #568]	@ (80038b8 <HAL_DMA_IRQHandler+0x248>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a8e      	ldr	r2, [pc, #568]	@ (80038bc <HAL_DMA_IRQHandler+0x24c>)
 8003682:	fba2 2303 	umull	r2, r3, r2, r3
 8003686:	0a9b      	lsrs	r3, r3, #10
 8003688:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800368e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369a:	2208      	movs	r2, #8
 800369c:	409a      	lsls	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d01a      	beq.n	80036dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d013      	beq.n	80036dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0204 	bic.w	r2, r2, #4
 80036c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c8:	2208      	movs	r2, #8
 80036ca:	409a      	lsls	r2, r3
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d4:	f043 0201 	orr.w	r2, r3, #1
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e0:	2201      	movs	r2, #1
 80036e2:	409a      	lsls	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4013      	ands	r3, r2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d012      	beq.n	8003712 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00b      	beq.n	8003712 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fe:	2201      	movs	r2, #1
 8003700:	409a      	lsls	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800370a:	f043 0202 	orr.w	r2, r3, #2
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003716:	2204      	movs	r2, #4
 8003718:	409a      	lsls	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	4013      	ands	r3, r2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d012      	beq.n	8003748 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00b      	beq.n	8003748 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003734:	2204      	movs	r2, #4
 8003736:	409a      	lsls	r2, r3
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003740:	f043 0204 	orr.w	r2, r3, #4
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374c:	2210      	movs	r2, #16
 800374e:	409a      	lsls	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4013      	ands	r3, r2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d043      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d03c      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376a:	2210      	movs	r2, #16
 800376c:	409a      	lsls	r2, r3
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d018      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d108      	bne.n	80037a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003792:	2b00      	cmp	r3, #0
 8003794:	d024      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	4798      	blx	r3
 800379e:	e01f      	b.n	80037e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01b      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	4798      	blx	r3
 80037b0:	e016      	b.n	80037e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d107      	bne.n	80037d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0208 	bic.w	r2, r2, #8
 80037ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e4:	2220      	movs	r2, #32
 80037e6:	409a      	lsls	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4013      	ands	r3, r2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 808f 	beq.w	8003910 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 8087 	beq.w	8003910 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003806:	2220      	movs	r2, #32
 8003808:	409a      	lsls	r2, r3
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b05      	cmp	r3, #5
 8003818:	d136      	bne.n	8003888 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 0216 	bic.w	r2, r2, #22
 8003828:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695a      	ldr	r2, [r3, #20]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003838:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <HAL_DMA_IRQHandler+0x1da>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003846:	2b00      	cmp	r3, #0
 8003848:	d007      	beq.n	800385a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0208 	bic.w	r2, r2, #8
 8003858:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385e:	223f      	movs	r2, #63	@ 0x3f
 8003860:	409a      	lsls	r2, r3
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387a:	2b00      	cmp	r3, #0
 800387c:	d07e      	beq.n	800397c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	4798      	blx	r3
        }
        return;
 8003886:	e079      	b.n	800397c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d01d      	beq.n	80038d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10d      	bne.n	80038c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d031      	beq.n	8003910 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4798      	blx	r3
 80038b4:	e02c      	b.n	8003910 <HAL_DMA_IRQHandler+0x2a0>
 80038b6:	bf00      	nop
 80038b8:	20000000 	.word	0x20000000
 80038bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d023      	beq.n	8003910 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	4798      	blx	r3
 80038d0:	e01e      	b.n	8003910 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10f      	bne.n	8003900 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0210 	bic.w	r2, r2, #16
 80038ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003914:	2b00      	cmp	r3, #0
 8003916:	d032      	beq.n	800397e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	d022      	beq.n	800396a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2205      	movs	r2, #5
 8003928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0201 	bic.w	r2, r2, #1
 800393a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	3301      	adds	r3, #1
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	429a      	cmp	r2, r3
 8003946:	d307      	bcc.n	8003958 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f2      	bne.n	800393c <HAL_DMA_IRQHandler+0x2cc>
 8003956:	e000      	b.n	800395a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003958:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396e:	2b00      	cmp	r3, #0
 8003970:	d005      	beq.n	800397e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	4798      	blx	r3
 800397a:	e000      	b.n	800397e <HAL_DMA_IRQHandler+0x30e>
        return;
 800397c:	bf00      	nop
    }
  }
}
 800397e:	3718      	adds	r7, #24
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2b40      	cmp	r3, #64	@ 0x40
 80039b0:	d108      	bne.n	80039c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039c2:	e007      	b.n	80039d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	60da      	str	r2, [r3, #12]
}
 80039d4:	bf00      	nop
 80039d6:	3714      	adds	r7, #20
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	3b10      	subs	r3, #16
 80039f0:	4a14      	ldr	r2, [pc, #80]	@ (8003a44 <DMA_CalcBaseAndBitshift+0x64>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	091b      	lsrs	r3, r3, #4
 80039f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039fa:	4a13      	ldr	r2, [pc, #76]	@ (8003a48 <DMA_CalcBaseAndBitshift+0x68>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	4413      	add	r3, r2
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	d909      	bls.n	8003a22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a16:	f023 0303 	bic.w	r3, r3, #3
 8003a1a:	1d1a      	adds	r2, r3, #4
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a20:	e007      	b.n	8003a32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a2a:	f023 0303 	bic.w	r3, r3, #3
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3714      	adds	r7, #20
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	aaaaaaab 	.word	0xaaaaaaab
 8003a48:	0800b54c 	.word	0x0800b54c

08003a4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d11f      	bne.n	8003aa6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2b03      	cmp	r3, #3
 8003a6a:	d856      	bhi.n	8003b1a <DMA_CheckFifoParam+0xce>
 8003a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a74 <DMA_CheckFifoParam+0x28>)
 8003a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a72:	bf00      	nop
 8003a74:	08003a85 	.word	0x08003a85
 8003a78:	08003a97 	.word	0x08003a97
 8003a7c:	08003a85 	.word	0x08003a85
 8003a80:	08003b1b 	.word	0x08003b1b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d046      	beq.n	8003b1e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a94:	e043      	b.n	8003b1e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a9e:	d140      	bne.n	8003b22 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa4:	e03d      	b.n	8003b22 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aae:	d121      	bne.n	8003af4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d837      	bhi.n	8003b26 <DMA_CheckFifoParam+0xda>
 8003ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8003abc <DMA_CheckFifoParam+0x70>)
 8003ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003abc:	08003acd 	.word	0x08003acd
 8003ac0:	08003ad3 	.word	0x08003ad3
 8003ac4:	08003acd 	.word	0x08003acd
 8003ac8:	08003ae5 	.word	0x08003ae5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	73fb      	strb	r3, [r7, #15]
      break;
 8003ad0:	e030      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d025      	beq.n	8003b2a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ae2:	e022      	b.n	8003b2a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003aec:	d11f      	bne.n	8003b2e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003af2:	e01c      	b.n	8003b2e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d903      	bls.n	8003b02 <DMA_CheckFifoParam+0xb6>
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2b03      	cmp	r3, #3
 8003afe:	d003      	beq.n	8003b08 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b00:	e018      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	73fb      	strb	r3, [r7, #15]
      break;
 8003b06:	e015      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00e      	beq.n	8003b32 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	73fb      	strb	r3, [r7, #15]
      break;
 8003b18:	e00b      	b.n	8003b32 <DMA_CheckFifoParam+0xe6>
      break;
 8003b1a:	bf00      	nop
 8003b1c:	e00a      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e008      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      break;
 8003b22:	bf00      	nop
 8003b24:	e006      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      break;
 8003b26:	bf00      	nop
 8003b28:	e004      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e002      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b2e:	bf00      	nop
 8003b30:	e000      	b.n	8003b34 <DMA_CheckFifoParam+0xe8>
      break;
 8003b32:	bf00      	nop
    }
  } 
  
  return status; 
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop

08003b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b089      	sub	sp, #36	@ 0x24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	e165      	b.n	8003e2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b60:	2201      	movs	r2, #1
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4013      	ands	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	f040 8154 	bne.w	8003e26 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d005      	beq.n	8003b96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d130      	bne.n	8003bf8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	2203      	movs	r2, #3
 8003ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	4013      	ands	r3, r2
 8003bac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bcc:	2201      	movs	r2, #1
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	f003 0201 	and.w	r2, r3, #1
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f003 0303 	and.w	r3, r3, #3
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d017      	beq.n	8003c34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	2203      	movs	r2, #3
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	43db      	mvns	r3, r3
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d123      	bne.n	8003c88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	08da      	lsrs	r2, r3, #3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	3208      	adds	r2, #8
 8003c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	220f      	movs	r2, #15
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	4013      	ands	r3, r2
 8003c62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	691a      	ldr	r2, [r3, #16]
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f003 0307 	and.w	r3, r3, #7
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	08da      	lsrs	r2, r3, #3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3208      	adds	r2, #8
 8003c82:	69b9      	ldr	r1, [r7, #24]
 8003c84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	2203      	movs	r2, #3
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 0203 	and.w	r2, r3, #3
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f000 80ae 	beq.w	8003e26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cca:	2300      	movs	r3, #0
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	4b5d      	ldr	r3, [pc, #372]	@ (8003e44 <HAL_GPIO_Init+0x300>)
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd2:	4a5c      	ldr	r2, [pc, #368]	@ (8003e44 <HAL_GPIO_Init+0x300>)
 8003cd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cda:	4b5a      	ldr	r3, [pc, #360]	@ (8003e44 <HAL_GPIO_Init+0x300>)
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ce2:	60fb      	str	r3, [r7, #12]
 8003ce4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ce6:	4a58      	ldr	r2, [pc, #352]	@ (8003e48 <HAL_GPIO_Init+0x304>)
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	089b      	lsrs	r3, r3, #2
 8003cec:	3302      	adds	r3, #2
 8003cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	220f      	movs	r2, #15
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	43db      	mvns	r3, r3
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	4013      	ands	r3, r2
 8003d08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a4f      	ldr	r2, [pc, #316]	@ (8003e4c <HAL_GPIO_Init+0x308>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d025      	beq.n	8003d5e <HAL_GPIO_Init+0x21a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a4e      	ldr	r2, [pc, #312]	@ (8003e50 <HAL_GPIO_Init+0x30c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d01f      	beq.n	8003d5a <HAL_GPIO_Init+0x216>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a4d      	ldr	r2, [pc, #308]	@ (8003e54 <HAL_GPIO_Init+0x310>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d019      	beq.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a4c      	ldr	r2, [pc, #304]	@ (8003e58 <HAL_GPIO_Init+0x314>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d013      	beq.n	8003d52 <HAL_GPIO_Init+0x20e>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a4b      	ldr	r2, [pc, #300]	@ (8003e5c <HAL_GPIO_Init+0x318>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00d      	beq.n	8003d4e <HAL_GPIO_Init+0x20a>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a4a      	ldr	r2, [pc, #296]	@ (8003e60 <HAL_GPIO_Init+0x31c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d007      	beq.n	8003d4a <HAL_GPIO_Init+0x206>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a49      	ldr	r2, [pc, #292]	@ (8003e64 <HAL_GPIO_Init+0x320>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d101      	bne.n	8003d46 <HAL_GPIO_Init+0x202>
 8003d42:	2306      	movs	r3, #6
 8003d44:	e00c      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d46:	2307      	movs	r3, #7
 8003d48:	e00a      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d4a:	2305      	movs	r3, #5
 8003d4c:	e008      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d4e:	2304      	movs	r3, #4
 8003d50:	e006      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d52:	2303      	movs	r3, #3
 8003d54:	e004      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d56:	2302      	movs	r3, #2
 8003d58:	e002      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e000      	b.n	8003d60 <HAL_GPIO_Init+0x21c>
 8003d5e:	2300      	movs	r3, #0
 8003d60:	69fa      	ldr	r2, [r7, #28]
 8003d62:	f002 0203 	and.w	r2, r2, #3
 8003d66:	0092      	lsls	r2, r2, #2
 8003d68:	4093      	lsls	r3, r2
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d70:	4935      	ldr	r1, [pc, #212]	@ (8003e48 <HAL_GPIO_Init+0x304>)
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	089b      	lsrs	r3, r3, #2
 8003d76:	3302      	adds	r3, #2
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d7e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	43db      	mvns	r3, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003da2:	4a31      	ldr	r2, [pc, #196]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003da8:	4b2f      	ldr	r3, [pc, #188]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dcc:	4a26      	ldr	r2, [pc, #152]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dd2:	4b25      	ldr	r3, [pc, #148]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4013      	ands	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003df6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e20:	4a11      	ldr	r2, [pc, #68]	@ (8003e68 <HAL_GPIO_Init+0x324>)
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	61fb      	str	r3, [r7, #28]
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	2b0f      	cmp	r3, #15
 8003e30:	f67f ae96 	bls.w	8003b60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e34:	bf00      	nop
 8003e36:	bf00      	nop
 8003e38:	3724      	adds	r7, #36	@ 0x24
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40023800 	.word	0x40023800
 8003e48:	40013800 	.word	0x40013800
 8003e4c:	40020000 	.word	0x40020000
 8003e50:	40020400 	.word	0x40020400
 8003e54:	40020800 	.word	0x40020800
 8003e58:	40020c00 	.word	0x40020c00
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	40021400 	.word	0x40021400
 8003e64:	40021800 	.word	0x40021800
 8003e68:	40013c00 	.word	0x40013c00

08003e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	460b      	mov	r3, r1
 8003e76:	807b      	strh	r3, [r7, #2]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e7c:	787b      	ldrb	r3, [r7, #1]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e82:	887a      	ldrh	r2, [r7, #2]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e88:	e003      	b.n	8003e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e8a:	887b      	ldrh	r3, [r7, #2]
 8003e8c:	041a      	lsls	r2, r3, #16
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	619a      	str	r2, [r3, #24]
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e12b      	b.n	800410a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fed6 	bl	8001c78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2224      	movs	r2, #36	@ 0x24
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ef2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f04:	f001 f8b8 	bl	8005078 <HAL_RCC_GetPCLK1Freq>
 8003f08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	4a81      	ldr	r2, [pc, #516]	@ (8004114 <HAL_I2C_Init+0x274>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d807      	bhi.n	8003f24 <HAL_I2C_Init+0x84>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	4a80      	ldr	r2, [pc, #512]	@ (8004118 <HAL_I2C_Init+0x278>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	bf94      	ite	ls
 8003f1c:	2301      	movls	r3, #1
 8003f1e:	2300      	movhi	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	e006      	b.n	8003f32 <HAL_I2C_Init+0x92>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4a7d      	ldr	r2, [pc, #500]	@ (800411c <HAL_I2C_Init+0x27c>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	bf94      	ite	ls
 8003f2c:	2301      	movls	r3, #1
 8003f2e:	2300      	movhi	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e0e7      	b.n	800410a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4a78      	ldr	r2, [pc, #480]	@ (8004120 <HAL_I2C_Init+0x280>)
 8003f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f42:	0c9b      	lsrs	r3, r3, #18
 8003f44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	430a      	orrs	r2, r1
 8003f58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	4a6a      	ldr	r2, [pc, #424]	@ (8004114 <HAL_I2C_Init+0x274>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d802      	bhi.n	8003f74 <HAL_I2C_Init+0xd4>
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	3301      	adds	r3, #1
 8003f72:	e009      	b.n	8003f88 <HAL_I2C_Init+0xe8>
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	4a69      	ldr	r2, [pc, #420]	@ (8004124 <HAL_I2C_Init+0x284>)
 8003f80:	fba2 2303 	umull	r2, r3, r2, r3
 8003f84:	099b      	lsrs	r3, r3, #6
 8003f86:	3301      	adds	r3, #1
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	6812      	ldr	r2, [r2, #0]
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	495c      	ldr	r1, [pc, #368]	@ (8004114 <HAL_I2C_Init+0x274>)
 8003fa4:	428b      	cmp	r3, r1
 8003fa6:	d819      	bhi.n	8003fdc <HAL_I2C_Init+0x13c>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	1e59      	subs	r1, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fb6:	1c59      	adds	r1, r3, #1
 8003fb8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003fbc:	400b      	ands	r3, r1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00a      	beq.n	8003fd8 <HAL_I2C_Init+0x138>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	1e59      	subs	r1, r3, #1
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fd6:	e051      	b.n	800407c <HAL_I2C_Init+0x1dc>
 8003fd8:	2304      	movs	r3, #4
 8003fda:	e04f      	b.n	800407c <HAL_I2C_Init+0x1dc>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d111      	bne.n	8004008 <HAL_I2C_Init+0x168>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	1e58      	subs	r0, r3, #1
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6859      	ldr	r1, [r3, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	440b      	add	r3, r1
 8003ff2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bf0c      	ite	eq
 8004000:	2301      	moveq	r3, #1
 8004002:	2300      	movne	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	e012      	b.n	800402e <HAL_I2C_Init+0x18e>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	1e58      	subs	r0, r3, #1
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6859      	ldr	r1, [r3, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	0099      	lsls	r1, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	fbb0 f3f3 	udiv	r3, r0, r3
 800401e:	3301      	adds	r3, #1
 8004020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004024:	2b00      	cmp	r3, #0
 8004026:	bf0c      	ite	eq
 8004028:	2301      	moveq	r3, #1
 800402a:	2300      	movne	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <HAL_I2C_Init+0x196>
 8004032:	2301      	movs	r3, #1
 8004034:	e022      	b.n	800407c <HAL_I2C_Init+0x1dc>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10e      	bne.n	800405c <HAL_I2C_Init+0x1bc>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	1e58      	subs	r0, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6859      	ldr	r1, [r3, #4]
 8004046:	460b      	mov	r3, r1
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	440b      	add	r3, r1
 800404c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004050:	3301      	adds	r3, #1
 8004052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004056:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800405a:	e00f      	b.n	800407c <HAL_I2C_Init+0x1dc>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	1e58      	subs	r0, r3, #1
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6859      	ldr	r1, [r3, #4]
 8004064:	460b      	mov	r3, r1
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	440b      	add	r3, r1
 800406a:	0099      	lsls	r1, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004072:	3301      	adds	r3, #1
 8004074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004078:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	6809      	ldr	r1, [r1, #0]
 8004080:	4313      	orrs	r3, r2
 8004082:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69da      	ldr	r2, [r3, #28]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	431a      	orrs	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80040aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6911      	ldr	r1, [r2, #16]
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	68d2      	ldr	r2, [r2, #12]
 80040b6:	4311      	orrs	r1, r2
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6812      	ldr	r2, [r2, #0]
 80040bc:	430b      	orrs	r3, r1
 80040be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695a      	ldr	r2, [r3, #20]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	430a      	orrs	r2, r1
 80040da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2220      	movs	r2, #32
 80040f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	000186a0 	.word	0x000186a0
 8004118:	001e847f 	.word	0x001e847f
 800411c:	003d08ff 	.word	0x003d08ff
 8004120:	431bde83 	.word	0x431bde83
 8004124:	10624dd3 	.word	0x10624dd3

08004128 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b088      	sub	sp, #32
 800412c:	af02      	add	r7, sp, #8
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	607a      	str	r2, [r7, #4]
 8004132:	461a      	mov	r2, r3
 8004134:	460b      	mov	r3, r1
 8004136:	817b      	strh	r3, [r7, #10]
 8004138:	4613      	mov	r3, r2
 800413a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800413c:	f7fe fdde 	bl	8002cfc <HAL_GetTick>
 8004140:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b20      	cmp	r3, #32
 800414c:	f040 80e0 	bne.w	8004310 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	2319      	movs	r3, #25
 8004156:	2201      	movs	r2, #1
 8004158:	4970      	ldr	r1, [pc, #448]	@ (800431c <HAL_I2C_Master_Transmit+0x1f4>)
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 fc64 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004166:	2302      	movs	r3, #2
 8004168:	e0d3      	b.n	8004312 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_I2C_Master_Transmit+0x50>
 8004174:	2302      	movs	r3, #2
 8004176:	e0cc      	b.n	8004312 <HAL_I2C_Master_Transmit+0x1ea>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b01      	cmp	r3, #1
 800418c:	d007      	beq.n	800419e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f042 0201 	orr.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2221      	movs	r2, #33	@ 0x21
 80041b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2210      	movs	r2, #16
 80041ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	893a      	ldrh	r2, [r7, #8]
 80041ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4a50      	ldr	r2, [pc, #320]	@ (8004320 <HAL_I2C_Master_Transmit+0x1f8>)
 80041de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041e0:	8979      	ldrh	r1, [r7, #10]
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	6a3a      	ldr	r2, [r7, #32]
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 face 	bl	8004788 <I2C_MasterRequestWrite>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e08d      	b.n	8004312 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f6:	2300      	movs	r3, #0
 80041f8:	613b      	str	r3, [r7, #16]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800420c:	e066      	b.n	80042dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	6a39      	ldr	r1, [r7, #32]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 fd22 	bl	8004c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	2b04      	cmp	r3, #4
 8004224:	d107      	bne.n	8004236 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004234:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e06b      	b.n	8004312 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423e:	781a      	ldrb	r2, [r3, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424a:	1c5a      	adds	r2, r3, #1
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004262:	3b01      	subs	r3, #1
 8004264:	b29a      	uxth	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	f003 0304 	and.w	r3, r3, #4
 8004274:	2b04      	cmp	r3, #4
 8004276:	d11b      	bne.n	80042b0 <HAL_I2C_Master_Transmit+0x188>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427c:	2b00      	cmp	r3, #0
 800427e:	d017      	beq.n	80042b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	781a      	ldrb	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	6a39      	ldr	r1, [r7, #32]
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 fd19 	bl	8004cec <I2C_WaitOnBTFFlagUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00d      	beq.n	80042dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d107      	bne.n	80042d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e01a      	b.n	8004312 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d194      	bne.n	800420e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800430c:	2300      	movs	r3, #0
 800430e:	e000      	b.n	8004312 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004310:	2302      	movs	r3, #2
  }
}
 8004312:	4618      	mov	r0, r3
 8004314:	3718      	adds	r7, #24
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	00100002 	.word	0x00100002
 8004320:	ffff0000 	.word	0xffff0000

08004324 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b08c      	sub	sp, #48	@ 0x30
 8004328:	af02      	add	r7, sp, #8
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	607a      	str	r2, [r7, #4]
 800432e:	461a      	mov	r2, r3
 8004330:	460b      	mov	r3, r1
 8004332:	817b      	strh	r3, [r7, #10]
 8004334:	4613      	mov	r3, r2
 8004336:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004338:	f7fe fce0 	bl	8002cfc <HAL_GetTick>
 800433c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b20      	cmp	r3, #32
 8004348:	f040 8217 	bne.w	800477a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800434c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	2319      	movs	r3, #25
 8004352:	2201      	movs	r2, #1
 8004354:	497c      	ldr	r1, [pc, #496]	@ (8004548 <HAL_I2C_Master_Receive+0x224>)
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 fb66 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004362:	2302      	movs	r3, #2
 8004364:	e20a      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800436c:	2b01      	cmp	r3, #1
 800436e:	d101      	bne.n	8004374 <HAL_I2C_Master_Receive+0x50>
 8004370:	2302      	movs	r3, #2
 8004372:	e203      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b01      	cmp	r3, #1
 8004388:	d007      	beq.n	800439a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f042 0201 	orr.w	r2, r2, #1
 8004398:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2222      	movs	r2, #34	@ 0x22
 80043ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2210      	movs	r2, #16
 80043b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	893a      	ldrh	r2, [r7, #8]
 80043ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	4a5c      	ldr	r2, [pc, #368]	@ (800454c <HAL_I2C_Master_Receive+0x228>)
 80043da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80043dc:	8979      	ldrh	r1, [r7, #10]
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 fa52 	bl	800488c <I2C_MasterRequestRead>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e1c4      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d113      	bne.n	8004422 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043fa:	2300      	movs	r3, #0
 80043fc:	623b      	str	r3, [r7, #32]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	623b      	str	r3, [r7, #32]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	623b      	str	r3, [r7, #32]
 800440e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	e198      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004426:	2b01      	cmp	r3, #1
 8004428:	d11b      	bne.n	8004462 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004438:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800443a:	2300      	movs	r3, #0
 800443c:	61fb      	str	r3, [r7, #28]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	61fb      	str	r3, [r7, #28]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	e178      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004466:	2b02      	cmp	r3, #2
 8004468:	d11b      	bne.n	80044a2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004478:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004488:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800448a:	2300      	movs	r3, #0
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	61bb      	str	r3, [r7, #24]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	61bb      	str	r3, [r7, #24]
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	e158      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044b2:	2300      	movs	r3, #0
 80044b4:	617b      	str	r3, [r7, #20]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80044c8:	e144      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ce:	2b03      	cmp	r3, #3
 80044d0:	f200 80f1 	bhi.w	80046b6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d123      	bne.n	8004524 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 fc4b 	bl	8004d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e145      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691a      	ldr	r2, [r3, #16]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fa:	b2d2      	uxtb	r2, r2
 80044fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004502:	1c5a      	adds	r2, r3, #1
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800450c:	3b01      	subs	r3, #1
 800450e:	b29a      	uxth	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004522:	e117      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004528:	2b02      	cmp	r3, #2
 800452a:	d14e      	bne.n	80045ca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800452c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452e:	9300      	str	r3, [sp, #0]
 8004530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004532:	2200      	movs	r2, #0
 8004534:	4906      	ldr	r1, [pc, #24]	@ (8004550 <HAL_I2C_Master_Receive+0x22c>)
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 fa76 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d008      	beq.n	8004554 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e11a      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
 8004546:	bf00      	nop
 8004548:	00100002 	.word	0x00100002
 800454c:	ffff0000 	.word	0xffff0000
 8004550:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004562:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	691a      	ldr	r2, [r3, #16]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	b2d2      	uxtb	r2, r2
 8004570:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	1c5a      	adds	r2, r3, #1
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004580:	3b01      	subs	r3, #1
 8004582:	b29a      	uxth	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458c:	b29b      	uxth	r3, r3
 800458e:	3b01      	subs	r3, #1
 8004590:	b29a      	uxth	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	691a      	ldr	r2, [r3, #16]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a0:	b2d2      	uxtb	r2, r2
 80045a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a8:	1c5a      	adds	r2, r3, #1
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045be:	b29b      	uxth	r3, r3
 80045c0:	3b01      	subs	r3, #1
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045c8:	e0c4      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d0:	2200      	movs	r2, #0
 80045d2:	496c      	ldr	r1, [pc, #432]	@ (8004784 <HAL_I2C_Master_Receive+0x460>)
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 fa27 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0cb      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	691a      	ldr	r2, [r3, #16]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fe:	b2d2      	uxtb	r2, r2
 8004600:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004606:	1c5a      	adds	r2, r3, #1
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004610:	3b01      	subs	r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461c:	b29b      	uxth	r3, r3
 800461e:	3b01      	subs	r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462c:	2200      	movs	r2, #0
 800462e:	4955      	ldr	r1, [pc, #340]	@ (8004784 <HAL_I2C_Master_Receive+0x460>)
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 f9f9 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e09d      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800464e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b29a      	uxth	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80046b4:	e04e      	b.n	8004754 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 fb5e 	bl	8004d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e058      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	691a      	ldr	r2, [r3, #16]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	b2d2      	uxtb	r2, r2
 80046d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046dc:	1c5a      	adds	r2, r3, #1
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e6:	3b01      	subs	r3, #1
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b04      	cmp	r3, #4
 8004708:	d124      	bne.n	8004754 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800470e:	2b03      	cmp	r3, #3
 8004710:	d107      	bne.n	8004722 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004720:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	691a      	ldr	r2, [r3, #16]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004734:	1c5a      	adds	r2, r3, #1
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004758:	2b00      	cmp	r3, #0
 800475a:	f47f aeb6 	bne.w	80044ca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2220      	movs	r2, #32
 8004762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	e000      	b.n	800477c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800477a:	2302      	movs	r3, #2
  }
}
 800477c:	4618      	mov	r0, r3
 800477e:	3728      	adds	r7, #40	@ 0x28
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	00010004 	.word	0x00010004

08004788 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af02      	add	r7, sp, #8
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	607a      	str	r2, [r7, #4]
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	460b      	mov	r3, r1
 8004796:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	d006      	beq.n	80047b2 <I2C_MasterRequestWrite+0x2a>
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d003      	beq.n	80047b2 <I2C_MasterRequestWrite+0x2a>
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047b0:	d108      	bne.n	80047c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e00b      	b.n	80047dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	2b12      	cmp	r3, #18
 80047ca:	d107      	bne.n	80047dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f91d 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00d      	beq.n	8004810 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004802:	d103      	bne.n	800480c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800480a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e035      	b.n	800487c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004818:	d108      	bne.n	800482c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800481a:	897b      	ldrh	r3, [r7, #10]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	461a      	mov	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004828:	611a      	str	r2, [r3, #16]
 800482a:	e01b      	b.n	8004864 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800482c:	897b      	ldrh	r3, [r7, #10]
 800482e:	11db      	asrs	r3, r3, #7
 8004830:	b2db      	uxtb	r3, r3
 8004832:	f003 0306 	and.w	r3, r3, #6
 8004836:	b2db      	uxtb	r3, r3
 8004838:	f063 030f 	orn	r3, r3, #15
 800483c:	b2da      	uxtb	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	490e      	ldr	r1, [pc, #56]	@ (8004884 <I2C_MasterRequestWrite+0xfc>)
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f000 f966 	bl	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e010      	b.n	800487c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800485a:	897b      	ldrh	r3, [r7, #10]
 800485c:	b2da      	uxtb	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	4907      	ldr	r1, [pc, #28]	@ (8004888 <I2C_MasterRequestWrite+0x100>)
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 f956 	bl	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e000      	b.n	800487c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3718      	adds	r7, #24
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	00010008 	.word	0x00010008
 8004888:	00010002 	.word	0x00010002

0800488c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b088      	sub	sp, #32
 8004890:	af02      	add	r7, sp, #8
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	607a      	str	r2, [r7, #4]
 8004896:	603b      	str	r3, [r7, #0]
 8004898:	460b      	mov	r3, r1
 800489a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d006      	beq.n	80048c6 <I2C_MasterRequestRead+0x3a>
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d003      	beq.n	80048c6 <I2C_MasterRequestRead+0x3a>
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048c4:	d108      	bne.n	80048d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	e00b      	b.n	80048f0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048dc:	2b11      	cmp	r3, #17
 80048de:	d107      	bne.n	80048f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 f893 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00d      	beq.n	8004924 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004916:	d103      	bne.n	8004920 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800491e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e079      	b.n	8004a18 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800492c:	d108      	bne.n	8004940 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800492e:	897b      	ldrh	r3, [r7, #10]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	f043 0301 	orr.w	r3, r3, #1
 8004936:	b2da      	uxtb	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	611a      	str	r2, [r3, #16]
 800493e:	e05f      	b.n	8004a00 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004940:	897b      	ldrh	r3, [r7, #10]
 8004942:	11db      	asrs	r3, r3, #7
 8004944:	b2db      	uxtb	r3, r3
 8004946:	f003 0306 	and.w	r3, r3, #6
 800494a:	b2db      	uxtb	r3, r3
 800494c:	f063 030f 	orn	r3, r3, #15
 8004950:	b2da      	uxtb	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	4930      	ldr	r1, [pc, #192]	@ (8004a20 <I2C_MasterRequestRead+0x194>)
 800495e:	68f8      	ldr	r0, [r7, #12]
 8004960:	f000 f8dc 	bl	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e054      	b.n	8004a18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800496e:	897b      	ldrh	r3, [r7, #10]
 8004970:	b2da      	uxtb	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	4929      	ldr	r1, [pc, #164]	@ (8004a24 <I2C_MasterRequestRead+0x198>)
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f000 f8cc 	bl	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e044      	b.n	8004a18 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800498e:	2300      	movs	r3, #0
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049b2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 f831 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00d      	beq.n	80049e8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049da:	d103      	bne.n	80049e4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049e2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e017      	b.n	8004a18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80049e8:	897b      	ldrh	r3, [r7, #10]
 80049ea:	11db      	asrs	r3, r3, #7
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	f003 0306 	and.w	r3, r3, #6
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f063 030e 	orn	r3, r3, #14
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	4907      	ldr	r1, [pc, #28]	@ (8004a24 <I2C_MasterRequestRead+0x198>)
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f000 f888 	bl	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	00010008 	.word	0x00010008
 8004a24:	00010002 	.word	0x00010002

08004a28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	603b      	str	r3, [r7, #0]
 8004a34:	4613      	mov	r3, r2
 8004a36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a38:	e048      	b.n	8004acc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a40:	d044      	beq.n	8004acc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a42:	f7fe f95b 	bl	8002cfc <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d302      	bcc.n	8004a58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d139      	bne.n	8004acc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	0c1b      	lsrs	r3, r3, #16
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d10d      	bne.n	8004a7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	43da      	mvns	r2, r3
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	bf0c      	ite	eq
 8004a74:	2301      	moveq	r3, #1
 8004a76:	2300      	movne	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	e00c      	b.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	43da      	mvns	r2, r3
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	4013      	ands	r3, r2
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	bf0c      	ite	eq
 8004a90:	2301      	moveq	r3, #1
 8004a92:	2300      	movne	r3, #0
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	461a      	mov	r2, r3
 8004a98:	79fb      	ldrb	r3, [r7, #7]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d116      	bne.n	8004acc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab8:	f043 0220 	orr.w	r2, r3, #32
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e023      	b.n	8004b14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	0c1b      	lsrs	r3, r3, #16
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d10d      	bne.n	8004af2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	43da      	mvns	r2, r3
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	bf0c      	ite	eq
 8004ae8:	2301      	moveq	r3, #1
 8004aea:	2300      	movne	r3, #0
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	e00c      	b.n	8004b0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	43da      	mvns	r2, r3
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	4013      	ands	r3, r2
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	bf0c      	ite	eq
 8004b04:	2301      	moveq	r3, #1
 8004b06:	2300      	movne	r3, #0
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	79fb      	ldrb	r3, [r7, #7]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d093      	beq.n	8004a3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
 8004b28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b2a:	e071      	b.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b3a:	d123      	bne.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b70:	f043 0204 	orr.w	r2, r3, #4
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e067      	b.n	8004c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8a:	d041      	beq.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8c:	f7fe f8b6 	bl	8002cfc <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d302      	bcc.n	8004ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d136      	bne.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	0c1b      	lsrs	r3, r3, #16
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d10c      	bne.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	43da      	mvns	r2, r3
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	bf14      	ite	ne
 8004bbe:	2301      	movne	r3, #1
 8004bc0:	2300      	moveq	r3, #0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	e00b      	b.n	8004bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	43da      	mvns	r2, r3
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	bf14      	ite	ne
 8004bd8:	2301      	movne	r3, #1
 8004bda:	2300      	moveq	r3, #0
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d016      	beq.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	f043 0220 	orr.w	r2, r3, #32
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e021      	b.n	8004c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	0c1b      	lsrs	r3, r3, #16
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d10c      	bne.n	8004c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	43da      	mvns	r2, r3
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	4013      	ands	r3, r2
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bf14      	ite	ne
 8004c2c:	2301      	movne	r3, #1
 8004c2e:	2300      	moveq	r3, #0
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	e00b      	b.n	8004c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	43da      	mvns	r2, r3
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	bf14      	ite	ne
 8004c46:	2301      	movne	r3, #1
 8004c48:	2300      	moveq	r3, #0
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f47f af6d 	bne.w	8004b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c68:	e034      	b.n	8004cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 f8e3 	bl	8004e36 <I2C_IsAcknowledgeFailed>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e034      	b.n	8004ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c80:	d028      	beq.n	8004cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c82:	f7fe f83b 	bl	8002cfc <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d302      	bcc.n	8004c98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d11d      	bne.n	8004cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca2:	2b80      	cmp	r3, #128	@ 0x80
 8004ca4:	d016      	beq.n	8004cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc0:	f043 0220 	orr.w	r2, r3, #32
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e007      	b.n	8004ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cde:	2b80      	cmp	r3, #128	@ 0x80
 8004ce0:	d1c3      	bne.n	8004c6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cf8:	e034      	b.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f000 f89b 	bl	8004e36 <I2C_IsAcknowledgeFailed>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d001      	beq.n	8004d0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e034      	b.n	8004d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d10:	d028      	beq.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d12:	f7fd fff3 	bl	8002cfc <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d302      	bcc.n	8004d28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d11d      	bne.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f003 0304 	and.w	r3, r3, #4
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d016      	beq.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	f043 0220 	orr.w	r2, r3, #32
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e007      	b.n	8004d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d1c3      	bne.n	8004cfa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d88:	e049      	b.n	8004e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b10      	cmp	r3, #16
 8004d96:	d119      	bne.n	8004dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f06f 0210 	mvn.w	r2, #16
 8004da0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2220      	movs	r2, #32
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e030      	b.n	8004e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dcc:	f7fd ff96 	bl	8002cfc <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d302      	bcc.n	8004de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d11d      	bne.n	8004e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dec:	2b40      	cmp	r3, #64	@ 0x40
 8004dee:	d016      	beq.n	8004e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0a:	f043 0220 	orr.w	r2, r3, #32
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e007      	b.n	8004e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e28:	2b40      	cmp	r3, #64	@ 0x40
 8004e2a:	d1ae      	bne.n	8004d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e4c:	d11b      	bne.n	8004e86 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e56:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2220      	movs	r2, #32
 8004e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	f043 0204 	orr.w	r2, r3, #4
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e000      	b.n	8004e88 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e0cc      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ea8:	4b68      	ldr	r3, [pc, #416]	@ (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 030f 	and.w	r3, r3, #15
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d90c      	bls.n	8004ed0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eb6:	4b65      	ldr	r3, [pc, #404]	@ (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ebe:	4b63      	ldr	r3, [pc, #396]	@ (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d001      	beq.n	8004ed0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0b8      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d020      	beq.n	8004f1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0304 	and.w	r3, r3, #4
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ee8:	4b59      	ldr	r3, [pc, #356]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	4a58      	ldr	r2, [pc, #352]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004eee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ef2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0308 	and.w	r3, r3, #8
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f00:	4b53      	ldr	r3, [pc, #332]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	4a52      	ldr	r2, [pc, #328]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f0c:	4b50      	ldr	r3, [pc, #320]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	494d      	ldr	r1, [pc, #308]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d044      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d107      	bne.n	8004f42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f32:	4b47      	ldr	r3, [pc, #284]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d119      	bne.n	8004f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e07f      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d003      	beq.n	8004f52 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f4e:	2b03      	cmp	r3, #3
 8004f50:	d107      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f52:	4b3f      	ldr	r3, [pc, #252]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d109      	bne.n	8004f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e06f      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f62:	4b3b      	ldr	r3, [pc, #236]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e067      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f72:	4b37      	ldr	r3, [pc, #220]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f023 0203 	bic.w	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	4934      	ldr	r1, [pc, #208]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f84:	f7fd feba 	bl	8002cfc <HAL_GetTick>
 8004f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f8a:	e00a      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f8c:	f7fd feb6 	bl	8002cfc <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e04f      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f003 020c 	and.w	r2, r3, #12
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d1eb      	bne.n	8004f8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fb4:	4b25      	ldr	r3, [pc, #148]	@ (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 030f 	and.w	r3, r3, #15
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d20c      	bcs.n	8004fdc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc2:	4b22      	ldr	r3, [pc, #136]	@ (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fca:	4b20      	ldr	r3, [pc, #128]	@ (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d001      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e032      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d008      	beq.n	8004ffa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fe8:	4b19      	ldr	r3, [pc, #100]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	4916      	ldr	r1, [pc, #88]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0308 	and.w	r3, r3, #8
 8005002:	2b00      	cmp	r3, #0
 8005004:	d009      	beq.n	800501a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005006:	4b12      	ldr	r3, [pc, #72]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	490e      	ldr	r1, [pc, #56]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	4313      	orrs	r3, r2
 8005018:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800501a:	f000 fdb5 	bl	8005b88 <HAL_RCC_GetSysClockFreq>
 800501e:	4602      	mov	r2, r0
 8005020:	4b0b      	ldr	r3, [pc, #44]	@ (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	091b      	lsrs	r3, r3, #4
 8005026:	f003 030f 	and.w	r3, r3, #15
 800502a:	490a      	ldr	r1, [pc, #40]	@ (8005054 <HAL_RCC_ClockConfig+0x1c0>)
 800502c:	5ccb      	ldrb	r3, [r1, r3]
 800502e:	fa22 f303 	lsr.w	r3, r2, r3
 8005032:	4a09      	ldr	r2, [pc, #36]	@ (8005058 <HAL_RCC_ClockConfig+0x1c4>)
 8005034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005036:	4b09      	ldr	r3, [pc, #36]	@ (800505c <HAL_RCC_ClockConfig+0x1c8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f7fd fe1a 	bl	8002c74 <HAL_InitTick>

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	40023c00 	.word	0x40023c00
 8005050:	40023800 	.word	0x40023800
 8005054:	0800b534 	.word	0x0800b534
 8005058:	20000000 	.word	0x20000000
 800505c:	20000040 	.word	0x20000040

08005060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005064:	4b03      	ldr	r3, [pc, #12]	@ (8005074 <HAL_RCC_GetHCLKFreq+0x14>)
 8005066:	681b      	ldr	r3, [r3, #0]
}
 8005068:	4618      	mov	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	20000000 	.word	0x20000000

08005078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800507c:	f7ff fff0 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 8005080:	4602      	mov	r2, r0
 8005082:	4b05      	ldr	r3, [pc, #20]	@ (8005098 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	0a9b      	lsrs	r3, r3, #10
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	4903      	ldr	r1, [pc, #12]	@ (800509c <HAL_RCC_GetPCLK1Freq+0x24>)
 800508e:	5ccb      	ldrb	r3, [r1, r3]
 8005090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005094:	4618      	mov	r0, r3
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40023800 	.word	0x40023800
 800509c:	0800b544 	.word	0x0800b544

080050a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08c      	sub	sp, #48	@ 0x30
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d010      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80050d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80050da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050de:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	496c      	ldr	r1, [pc, #432]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80050f6:	2301      	movs	r3, #1
 80050f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d010      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8005106:	4b64      	ldr	r3, [pc, #400]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800510c:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005114:	4960      	ldr	r1, [pc, #384]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8005124:	2301      	movs	r3, #1
 8005126:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0304 	and.w	r3, r3, #4
 8005130:	2b00      	cmp	r3, #0
 8005132:	d017      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005134:	4b58      	ldr	r3, [pc, #352]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005136:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800513a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005142:	4955      	ldr	r1, [pc, #340]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005152:	d101      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8005154:	2301      	movs	r3, #1
 8005156:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8005160:	2301      	movs	r3, #1
 8005162:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0308 	and.w	r3, r3, #8
 800516c:	2b00      	cmp	r3, #0
 800516e:	d017      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005170:	4b49      	ldr	r3, [pc, #292]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005172:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005176:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517e:	4946      	ldr	r1, [pc, #280]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800518a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800518e:	d101      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8005190:	2301      	movs	r3, #1
 8005192:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800519c:	2301      	movs	r3, #1
 800519e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0320 	and.w	r3, r3, #32
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 808a 	beq.w	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80051ae:	2300      	movs	r3, #0
 80051b0:	60bb      	str	r3, [r7, #8]
 80051b2:	4b39      	ldr	r3, [pc, #228]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b6:	4a38      	ldr	r2, [pc, #224]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80051b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80051be:	4b36      	ldr	r3, [pc, #216]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051c6:	60bb      	str	r3, [r7, #8]
 80051c8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80051ca:	4b34      	ldr	r3, [pc, #208]	@ (800529c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a33      	ldr	r2, [pc, #204]	@ (800529c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80051d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80051d6:	f7fd fd91 	bl	8002cfc <HAL_GetTick>
 80051da:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80051dc:	e008      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051de:	f7fd fd8d 	bl	8002cfc <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e278      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80051f0:	4b2a      	ldr	r3, [pc, #168]	@ (800529c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051fc:	4b26      	ldr	r3, [pc, #152]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80051fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005200:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005204:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d02f      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005210:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005214:	6a3a      	ldr	r2, [r7, #32]
 8005216:	429a      	cmp	r2, r3
 8005218:	d028      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800521a:	4b1f      	ldr	r3, [pc, #124]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800521c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005222:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005224:	4b1e      	ldr	r3, [pc, #120]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005226:	2201      	movs	r2, #1
 8005228:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800522a:	4b1d      	ldr	r3, [pc, #116]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005230:	4a19      	ldr	r2, [pc, #100]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005236:	4b18      	ldr	r3, [pc, #96]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b01      	cmp	r3, #1
 8005240:	d114      	bne.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005242:	f7fd fd5b 	bl	8002cfc <HAL_GetTick>
 8005246:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005248:	e00a      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800524a:	f7fd fd57 	bl	8002cfc <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005258:	4293      	cmp	r3, r2
 800525a:	d901      	bls.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e240      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005260:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d0ee      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005270:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005274:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005278:	d114      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800527a:	4b07      	ldr	r3, [pc, #28]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800528a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800528e:	4902      	ldr	r1, [pc, #8]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005290:	4313      	orrs	r3, r2
 8005292:	608b      	str	r3, [r1, #8]
 8005294:	e00c      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8005296:	bf00      	nop
 8005298:	40023800 	.word	0x40023800
 800529c:	40007000 	.word	0x40007000
 80052a0:	42470e40 	.word	0x42470e40
 80052a4:	4b4a      	ldr	r3, [pc, #296]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	4a49      	ldr	r2, [pc, #292]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052aa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80052ae:	6093      	str	r3, [r2, #8]
 80052b0:	4b47      	ldr	r3, [pc, #284]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052bc:	4944      	ldr	r1, [pc, #272]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0310 	and.w	r3, r3, #16
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d004      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80052d4:	4b3f      	ldr	r3, [pc, #252]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80052d6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00a      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80052e4:	4b3a      	ldr	r3, [pc, #232]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f2:	4937      	ldr	r1, [pc, #220]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005306:	4b32      	ldr	r3, [pc, #200]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005308:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800530c:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005314:	492e      	ldr	r1, [pc, #184]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005324:	2b00      	cmp	r3, #0
 8005326:	d011      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005328:	4b29      	ldr	r3, [pc, #164]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800532a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800532e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005336:	4926      	ldr	r1, [pc, #152]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005338:	4313      	orrs	r3, r2
 800533a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005342:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005346:	d101      	bne.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005348:	2301      	movs	r3, #1
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00a      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005358:	4b1d      	ldr	r3, [pc, #116]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800535a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800535e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	491a      	ldr	r1, [pc, #104]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005368:	4313      	orrs	r3, r2
 800536a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005376:	2b00      	cmp	r3, #0
 8005378:	d011      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800537a:	4b15      	ldr	r3, [pc, #84]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800537c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005380:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005388:	4911      	ldr	r1, [pc, #68]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005398:	d101      	bne.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800539a:	2301      	movs	r3, #1
 800539c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800539e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d005      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ac:	f040 80ff 	bne.w	80055ae <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053b0:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053b6:	f7fd fca1 	bl	8002cfc <HAL_GetTick>
 80053ba:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053bc:	e00e      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053be:	f7fd fc9d 	bl	8002cfc <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d907      	bls.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e188      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80053d0:	40023800 	.word	0x40023800
 80053d4:	424711e0 	.word	0x424711e0
 80053d8:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053dc:	4b7e      	ldr	r3, [pc, #504]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1ea      	bne.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d003      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d009      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005404:	2b00      	cmp	r3, #0
 8005406:	d028      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540c:	2b00      	cmp	r3, #0
 800540e:	d124      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005410:	4b71      	ldr	r3, [pc, #452]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005412:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005416:	0c1b      	lsrs	r3, r3, #16
 8005418:	f003 0303 	and.w	r3, r3, #3
 800541c:	3301      	adds	r3, #1
 800541e:	005b      	lsls	r3, r3, #1
 8005420:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005422:	4b6d      	ldr	r3, [pc, #436]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005428:	0e1b      	lsrs	r3, r3, #24
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	019b      	lsls	r3, r3, #6
 800543a:	431a      	orrs	r2, r3
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	085b      	lsrs	r3, r3, #1
 8005440:	3b01      	subs	r3, #1
 8005442:	041b      	lsls	r3, r3, #16
 8005444:	431a      	orrs	r2, r3
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	061b      	lsls	r3, r3, #24
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	071b      	lsls	r3, r3, #28
 8005452:	4961      	ldr	r1, [pc, #388]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0304 	and.w	r3, r3, #4
 8005462:	2b00      	cmp	r3, #0
 8005464:	d004      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800546e:	d00a      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005478:	2b00      	cmp	r3, #0
 800547a:	d035      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005480:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005484:	d130      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005486:	4b54      	ldr	r3, [pc, #336]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800548c:	0c1b      	lsrs	r3, r3, #16
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	3301      	adds	r3, #1
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005498:	4b4f      	ldr	r3, [pc, #316]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800549a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800549e:	0f1b      	lsrs	r3, r3, #28
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	019b      	lsls	r3, r3, #6
 80054b0:	431a      	orrs	r2, r3
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	085b      	lsrs	r3, r3, #1
 80054b6:	3b01      	subs	r3, #1
 80054b8:	041b      	lsls	r3, r3, #16
 80054ba:	431a      	orrs	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	061b      	lsls	r3, r3, #24
 80054c2:	431a      	orrs	r2, r3
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	071b      	lsls	r3, r3, #28
 80054c8:	4943      	ldr	r1, [pc, #268]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80054d0:	4b41      	ldr	r3, [pc, #260]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80054d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054d6:	f023 021f 	bic.w	r2, r3, #31
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054de:	3b01      	subs	r3, #1
 80054e0:	493d      	ldr	r1, [pc, #244]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d029      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054fc:	d124      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80054fe:	4b36      	ldr	r3, [pc, #216]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005500:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005504:	0c1b      	lsrs	r3, r3, #16
 8005506:	f003 0303 	and.w	r3, r3, #3
 800550a:	3301      	adds	r3, #1
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005510:	4b31      	ldr	r3, [pc, #196]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005512:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005516:	0f1b      	lsrs	r3, r3, #28
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	019b      	lsls	r3, r3, #6
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	3b01      	subs	r3, #1
 8005532:	041b      	lsls	r3, r3, #16
 8005534:	431a      	orrs	r2, r3
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	061b      	lsls	r3, r3, #24
 800553a:	431a      	orrs	r2, r3
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	071b      	lsls	r3, r3, #28
 8005540:	4925      	ldr	r1, [pc, #148]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005542:	4313      	orrs	r3, r2
 8005544:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005550:	2b00      	cmp	r3, #0
 8005552:	d016      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	019b      	lsls	r3, r3, #6
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	085b      	lsrs	r3, r3, #1
 8005566:	3b01      	subs	r3, #1
 8005568:	041b      	lsls	r3, r3, #16
 800556a:	431a      	orrs	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	061b      	lsls	r3, r3, #24
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	071b      	lsls	r3, r3, #28
 800557a:	4917      	ldr	r1, [pc, #92]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800557c:	4313      	orrs	r3, r2
 800557e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005582:	4b16      	ldr	r3, [pc, #88]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8005584:	2201      	movs	r2, #1
 8005586:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005588:	f7fd fbb8 	bl	8002cfc <HAL_GetTick>
 800558c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800558e:	e008      	b.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005590:	f7fd fbb4 	bl	8002cfc <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	2b02      	cmp	r3, #2
 800559c:	d901      	bls.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e09f      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055a2:	4b0d      	ldr	r3, [pc, #52]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d0f0      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80055ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	f040 8095 	bne.w	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80055b6:	4b0a      	ldr	r3, [pc, #40]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055bc:	f7fd fb9e 	bl	8002cfc <HAL_GetTick>
 80055c0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055c2:	e00f      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055c4:	f7fd fb9a 	bl	8002cfc <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d908      	bls.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e085      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80055d6:	bf00      	nop
 80055d8:	40023800 	.word	0x40023800
 80055dc:	42470068 	.word	0x42470068
 80055e0:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055e4:	4b41      	ldr	r3, [pc, #260]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055f0:	d0e8      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0304 	and.w	r3, r3, #4
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800560e:	2b00      	cmp	r3, #0
 8005610:	d02b      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005616:	2b00      	cmp	r3, #0
 8005618:	d127      	bne.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800561a:	4b34      	ldr	r3, [pc, #208]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800561c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005620:	0c1b      	lsrs	r3, r3, #16
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	3301      	adds	r3, #1
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	699a      	ldr	r2, [r3, #24]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	019b      	lsls	r3, r3, #6
 8005636:	431a      	orrs	r2, r3
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	085b      	lsrs	r3, r3, #1
 800563c:	3b01      	subs	r3, #1
 800563e:	041b      	lsls	r3, r3, #16
 8005640:	431a      	orrs	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005646:	061b      	lsls	r3, r3, #24
 8005648:	4928      	ldr	r1, [pc, #160]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800564a:	4313      	orrs	r3, r2
 800564c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005650:	4b26      	ldr	r3, [pc, #152]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005652:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005656:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565e:	3b01      	subs	r3, #1
 8005660:	021b      	lsls	r3, r3, #8
 8005662:	4922      	ldr	r1, [pc, #136]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005664:	4313      	orrs	r3, r2
 8005666:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005672:	2b00      	cmp	r3, #0
 8005674:	d01d      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800567a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800567e:	d118      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005680:	4b1a      	ldr	r3, [pc, #104]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005686:	0e1b      	lsrs	r3, r3, #24
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699a      	ldr	r2, [r3, #24]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	019b      	lsls	r3, r3, #6
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	3b01      	subs	r3, #1
 80056a2:	041b      	lsls	r3, r3, #16
 80056a4:	431a      	orrs	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	061b      	lsls	r3, r3, #24
 80056aa:	4910      	ldr	r1, [pc, #64]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80056b2:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80056b4:	2201      	movs	r2, #1
 80056b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056b8:	f7fd fb20 	bl	8002cfc <HAL_GetTick>
 80056bc:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056c0:	f7fd fb1c 	bl	8002cfc <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e007      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056d2:	4b06      	ldr	r3, [pc, #24]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056de:	d1ef      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3730      	adds	r7, #48	@ 0x30
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	40023800 	.word	0x40023800
 80056f0:	42470070 	.word	0x42470070

080056f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b089      	sub	sp, #36	@ 0x24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	3b01      	subs	r3, #1
 8005718:	2b07      	cmp	r3, #7
 800571a:	f200 8224 	bhi.w	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800571e:	a201      	add	r2, pc, #4	@ (adr r2, 8005724 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005724:	08005927 	.word	0x08005927
 8005728:	08005a51 	.word	0x08005a51
 800572c:	08005b67 	.word	0x08005b67
 8005730:	08005745 	.word	0x08005745
 8005734:	08005b67 	.word	0x08005b67
 8005738:	08005b67 	.word	0x08005b67
 800573c:	08005b67 	.word	0x08005b67
 8005740:	08005745 	.word	0x08005745
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8005744:	4ba8      	ldr	r3, [pc, #672]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005746:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800574a:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 8005752:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800575a:	f000 80d6 	beq.w	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005764:	f200 80dd 	bhi.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800576e:	f000 809f 	beq.w	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005778:	f200 80d3 	bhi.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005782:	d05b      	beq.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800578a:	f200 80ca 	bhi.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005794:	f000 80b6 	beq.w	8005904 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800579e:	f200 80c0 	bhi.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057a8:	f000 8082 	beq.w	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057b2:	f200 80b6 	bhi.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d004      	beq.n	80057c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057c2:	d03b      	beq.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 80057c4:	e0ad      	b.n	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80057c6:	4b88      	ldr	r3, [pc, #544]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d109      	bne.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 80057d2:	4b85      	ldr	r3, [pc, #532]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057dc:	4a83      	ldr	r2, [pc, #524]	@ (80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80057de:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e2:	61bb      	str	r3, [r7, #24]
 80057e4:	e008      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 80057e6:	4b80      	ldr	r3, [pc, #512]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057f0:	4a7f      	ldr	r2, [pc, #508]	@ (80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80057f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f6:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 80057f8:	4b7b      	ldr	r3, [pc, #492]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057fe:	0e1b      	lsrs	r3, r3, #24
 8005800:	f003 030f 	and.w	r3, r3, #15
 8005804:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 8005806:	4b78      	ldr	r3, [pc, #480]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580c:	099b      	lsrs	r3, r3, #6
 800580e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	fb03 f202 	mul.w	r2, r3, r2
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	fbb2 f3f3 	udiv	r3, r2, r3
 800581e:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8005820:	4b71      	ldr	r3, [pc, #452]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005822:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005826:	0a1b      	lsrs	r3, r3, #8
 8005828:	f003 031f 	and.w	r3, r3, #31
 800582c:	3301      	adds	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8005830:	69fa      	ldr	r2, [r7, #28]
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	fbb2 f3f3 	udiv	r3, r2, r3
 8005838:	61fb      	str	r3, [r7, #28]
          break;
 800583a:	e073      	b.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800583c:	4b6a      	ldr	r3, [pc, #424]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d109      	bne.n	800585c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005848:	4b67      	ldr	r3, [pc, #412]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800584a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800584e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005852:	4a66      	ldr	r2, [pc, #408]	@ (80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005854:	fbb2 f3f3 	udiv	r3, r2, r3
 8005858:	61bb      	str	r3, [r7, #24]
 800585a:	e008      	b.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 800585c:	4b62      	ldr	r3, [pc, #392]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800585e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005862:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005866:	4a62      	ldr	r2, [pc, #392]	@ (80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005868:	fbb2 f3f3 	udiv	r3, r2, r3
 800586c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 800586e:	4b5e      	ldr	r3, [pc, #376]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005874:	0e1b      	lsrs	r3, r3, #24
 8005876:	f003 030f 	and.w	r3, r3, #15
 800587a:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 800587c:	4b5a      	ldr	r3, [pc, #360]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800587e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005882:	099b      	lsrs	r3, r3, #6
 8005884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	fb03 f202 	mul.w	r2, r3, r2
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	fbb2 f3f3 	udiv	r3, r2, r3
 8005894:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8005896:	4b54      	ldr	r3, [pc, #336]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005898:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800589c:	f003 031f 	and.w	r3, r3, #31
 80058a0:	3301      	adds	r3, #1
 80058a2:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ac:	61fb      	str	r3, [r7, #28]
          break;
 80058ae:	e039      	b.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80058b0:	4b4d      	ldr	r3, [pc, #308]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d108      	bne.n	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80058bc:	4b4a      	ldr	r3, [pc, #296]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058c4:	4a49      	ldr	r2, [pc, #292]	@ (80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80058c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ca:	61bb      	str	r3, [r7, #24]
 80058cc:	e007      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80058ce:	4b46      	ldr	r3, [pc, #280]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058d6:	4a46      	ldr	r2, [pc, #280]	@ (80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80058d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058dc:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 80058de:	4b42      	ldr	r3, [pc, #264]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	0f1b      	lsrs	r3, r3, #28
 80058e4:	f003 0307 	and.w	r3, r3, #7
 80058e8:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 80058ea:	4b3f      	ldr	r3, [pc, #252]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	099b      	lsrs	r3, r3, #6
 80058f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f4:	69ba      	ldr	r2, [r7, #24]
 80058f6:	fb03 f202 	mul.w	r2, r3, r2
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005900:	61fb      	str	r3, [r7, #28]
          break;
 8005902:	e00f      	b.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005904:	4b3b      	ldr	r3, [pc, #236]	@ (80059f4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005906:	61fb      	str	r3, [r7, #28]
          break;
 8005908:	e00c      	b.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800590a:	4b37      	ldr	r3, [pc, #220]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d102      	bne.n	800591c <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8005916:	4b35      	ldr	r3, [pc, #212]	@ (80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005918:	61fb      	str	r3, [r7, #28]
          break;
 800591a:	e003      	b.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 800591c:	4b34      	ldr	r3, [pc, #208]	@ (80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800591e:	61fb      	str	r3, [r7, #28]
          break;
 8005920:	e000      	b.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8005922:	bf00      	nop
        }
      }
      break;
 8005924:	e120      	b.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8005926:	4b30      	ldr	r3, [pc, #192]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800592c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8005930:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8005938:	d079      	beq.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8005940:	f200 8082 	bhi.w	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800594a:	d03c      	beq.n	80059c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005952:	d879      	bhi.n	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d006      	beq.n	8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005960:	d172      	bne.n	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005962:	4b24      	ldr	r3, [pc, #144]	@ (80059f4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005964:	61fb      	str	r3, [r7, #28]
          break;
 8005966:	e072      	b.n	8005a4e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005968:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005970:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005974:	d109      	bne.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005976:	4b1c      	ldr	r3, [pc, #112]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005978:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800597c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005980:	4a1b      	ldr	r2, [pc, #108]	@ (80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005982:	fbb2 f3f3 	udiv	r3, r2, r3
 8005986:	61bb      	str	r3, [r7, #24]
 8005988:	e008      	b.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800598a:	4b17      	ldr	r3, [pc, #92]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800598c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005990:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005994:	4a15      	ldr	r2, [pc, #84]	@ (80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005996:	fbb2 f3f3 	udiv	r3, r2, r3
 800599a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800599c:	4b12      	ldr	r3, [pc, #72]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800599e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059a2:	099b      	lsrs	r3, r3, #6
 80059a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	fb02 f303 	mul.w	r3, r2, r3
 80059ae:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80059b0:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80059b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059b6:	0f1b      	lsrs	r3, r3, #28
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c2:	61fb      	str	r3, [r7, #28]
          break;
 80059c4:	e043      	b.n	8005a4e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80059c6:	4b08      	ldr	r3, [pc, #32]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059d2:	d111      	bne.n	80059f8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80059d4:	4b04      	ldr	r3, [pc, #16]	@ (80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80059dc:	4a04      	ldr	r2, [pc, #16]	@ (80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80059de:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e2:	61bb      	str	r3, [r7, #24]
 80059e4:	e010      	b.n	8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80059e6:	bf00      	nop
 80059e8:	40023800 	.word	0x40023800
 80059ec:	00f42400 	.word	0x00f42400
 80059f0:	017d7840 	.word	0x017d7840
 80059f4:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80059f8:	4b5f      	ldr	r3, [pc, #380]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a00:	4a5e      	ldr	r2, [pc, #376]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a06:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8005a08:	4b5b      	ldr	r3, [pc, #364]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	099b      	lsrs	r3, r3, #6
 8005a0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	fb02 f303 	mul.w	r3, r2, r3
 8005a18:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8005a1a:	4b57      	ldr	r3, [pc, #348]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	0f1b      	lsrs	r3, r3, #28
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a2a:	61fb      	str	r3, [r7, #28]
          break;
 8005a2c:	e00f      	b.n	8005a4e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a2e:	4b52      	ldr	r3, [pc, #328]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a3a:	d102      	bne.n	8005a42 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8005a3c:	4b50      	ldr	r3, [pc, #320]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8005a3e:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8005a40:	e005      	b.n	8005a4e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8005a42:	4b4e      	ldr	r3, [pc, #312]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005a44:	61fb      	str	r3, [r7, #28]
          break;
 8005a46:	e002      	b.n	8005a4e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	61fb      	str	r3, [r7, #28]
          break;
 8005a4c:	bf00      	nop
        }
      }
      break;
 8005a4e:	e08b      	b.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8005a50:	4b49      	ldr	r3, [pc, #292]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005a52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a56:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8005a5a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005a62:	d06f      	beq.n	8005b44 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005a6a:	d878      	bhi.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a72:	d03c      	beq.n	8005aee <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a7a:	d870      	bhi.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d006      	beq.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a88:	d169      	bne.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005a8a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8005a8c:	61fb      	str	r3, [r7, #28]
          break;
 8005a8e:	e069      	b.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a90:	4b39      	ldr	r3, [pc, #228]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a9c:	d109      	bne.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005a9e:	4b36      	ldr	r3, [pc, #216]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005aa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aa4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005aa8:	4a35      	ldr	r2, [pc, #212]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8005aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aae:	61bb      	str	r3, [r7, #24]
 8005ab0:	e008      	b.n	8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005ab2:	4b31      	ldr	r3, [pc, #196]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005ab4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ab8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005abc:	4a2f      	ldr	r2, [pc, #188]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac2:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aca:	099b      	lsrs	r3, r3, #6
 8005acc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	fb02 f303 	mul.w	r3, r2, r3
 8005ad6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005ad8:	4b27      	ldr	r3, [pc, #156]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ade:	0f1b      	lsrs	r3, r3, #28
 8005ae0:	f003 0307 	and.w	r3, r3, #7
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aea:	61fb      	str	r3, [r7, #28]
          break;
 8005aec:	e03a      	b.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005aee:	4b22      	ldr	r3, [pc, #136]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005af6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005afa:	d108      	bne.n	8005b0e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005afc:	4b1e      	ldr	r3, [pc, #120]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b04:	4a1e      	ldr	r2, [pc, #120]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8005b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b0a:	61bb      	str	r3, [r7, #24]
 8005b0c:	e007      	b.n	8005b1e <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b16:	4a19      	ldr	r2, [pc, #100]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b1c:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8005b1e:	4b16      	ldr	r3, [pc, #88]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	099b      	lsrs	r3, r3, #6
 8005b24:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	fb02 f303 	mul.w	r3, r2, r3
 8005b2e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8005b30:	4b11      	ldr	r3, [pc, #68]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	0f1b      	lsrs	r3, r3, #28
 8005b36:	f003 0307 	and.w	r3, r3, #7
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b40:	61fb      	str	r3, [r7, #28]
          break;
 8005b42:	e00f      	b.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005b44:	4b0c      	ldr	r3, [pc, #48]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b50:	d102      	bne.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8005b52:	4b0b      	ldr	r3, [pc, #44]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8005b54:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8005b56:	e005      	b.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8005b58:	4b08      	ldr	r3, [pc, #32]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005b5a:	61fb      	str	r3, [r7, #28]
          break;
 8005b5c:	e002      	b.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61fb      	str	r3, [r7, #28]
          break;
 8005b62:	bf00      	nop
        }
      }
      break;
 8005b64:	e000      	b.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 8005b66:	bf00      	nop
    }
  }
  return frequency;
 8005b68:	69fb      	ldr	r3, [r7, #28]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3724      	adds	r7, #36	@ 0x24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	00f42400 	.word	0x00f42400
 8005b80:	017d7840 	.word	0x017d7840
 8005b84:	00bb8000 	.word	0x00bb8000

08005b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b8c:	b0a6      	sub	sp, #152	@ 0x98
 8005b8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005b90:	2300      	movs	r3, #0
 8005b92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bae:	4bc8      	ldr	r3, [pc, #800]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f003 030c 	and.w	r3, r3, #12
 8005bb6:	2b0c      	cmp	r3, #12
 8005bb8:	f200 817e 	bhi.w	8005eb8 <HAL_RCC_GetSysClockFreq+0x330>
 8005bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8005bc4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc2:	bf00      	nop
 8005bc4:	08005bf9 	.word	0x08005bf9
 8005bc8:	08005eb9 	.word	0x08005eb9
 8005bcc:	08005eb9 	.word	0x08005eb9
 8005bd0:	08005eb9 	.word	0x08005eb9
 8005bd4:	08005c01 	.word	0x08005c01
 8005bd8:	08005eb9 	.word	0x08005eb9
 8005bdc:	08005eb9 	.word	0x08005eb9
 8005be0:	08005eb9 	.word	0x08005eb9
 8005be4:	08005c09 	.word	0x08005c09
 8005be8:	08005eb9 	.word	0x08005eb9
 8005bec:	08005eb9 	.word	0x08005eb9
 8005bf0:	08005eb9 	.word	0x08005eb9
 8005bf4:	08005d73 	.word	0x08005d73
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bf8:	4bb6      	ldr	r3, [pc, #728]	@ (8005ed4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005bfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005bfe:	e15f      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c00:	4bb5      	ldr	r3, [pc, #724]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005c02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005c06:	e15b      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c08:	4bb1      	ldr	r3, [pc, #708]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c14:	4bae      	ldr	r3, [pc, #696]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d031      	beq.n	8005c84 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c20:	4bab      	ldr	r3, [pc, #684]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	099b      	lsrs	r3, r3, #6
 8005c26:	2200      	movs	r2, #0
 8005c28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c32:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c34:	2300      	movs	r3, #0
 8005c36:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c38:	4ba7      	ldr	r3, [pc, #668]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005c3a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005c3e:	462a      	mov	r2, r5
 8005c40:	fb03 f202 	mul.w	r2, r3, r2
 8005c44:	2300      	movs	r3, #0
 8005c46:	4621      	mov	r1, r4
 8005c48:	fb01 f303 	mul.w	r3, r1, r3
 8005c4c:	4413      	add	r3, r2
 8005c4e:	4aa2      	ldr	r2, [pc, #648]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005c50:	4621      	mov	r1, r4
 8005c52:	fba1 1202 	umull	r1, r2, r1, r2
 8005c56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005c58:	460a      	mov	r2, r1
 8005c5a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005c5c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005c5e:	4413      	add	r3, r2
 8005c60:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c66:	2200      	movs	r2, #0
 8005c68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c6a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005c6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c70:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8005c74:	f7fb f888 	bl	8000d88 <__aeabi_uldivmod>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c82:	e064      	b.n	8005d4e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c84:	4b92      	ldr	r3, [pc, #584]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	099b      	lsrs	r3, r3, #6
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c8e:	657a      	str	r2, [r7, #84]	@ 0x54
 8005c90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c98:	2300      	movs	r3, #0
 8005c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c9c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8005ca0:	4622      	mov	r2, r4
 8005ca2:	462b      	mov	r3, r5
 8005ca4:	f04f 0000 	mov.w	r0, #0
 8005ca8:	f04f 0100 	mov.w	r1, #0
 8005cac:	0159      	lsls	r1, r3, #5
 8005cae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cb2:	0150      	lsls	r0, r2, #5
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4621      	mov	r1, r4
 8005cba:	1a51      	subs	r1, r2, r1
 8005cbc:	6139      	str	r1, [r7, #16]
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	eb63 0301 	sbc.w	r3, r3, r1
 8005cc4:	617b      	str	r3, [r7, #20]
 8005cc6:	f04f 0200 	mov.w	r2, #0
 8005cca:	f04f 0300 	mov.w	r3, #0
 8005cce:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cd2:	4659      	mov	r1, fp
 8005cd4:	018b      	lsls	r3, r1, #6
 8005cd6:	4651      	mov	r1, sl
 8005cd8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005cdc:	4651      	mov	r1, sl
 8005cde:	018a      	lsls	r2, r1, #6
 8005ce0:	4651      	mov	r1, sl
 8005ce2:	ebb2 0801 	subs.w	r8, r2, r1
 8005ce6:	4659      	mov	r1, fp
 8005ce8:	eb63 0901 	sbc.w	r9, r3, r1
 8005cec:	f04f 0200 	mov.w	r2, #0
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cf8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cfc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d00:	4690      	mov	r8, r2
 8005d02:	4699      	mov	r9, r3
 8005d04:	4623      	mov	r3, r4
 8005d06:	eb18 0303 	adds.w	r3, r8, r3
 8005d0a:	60bb      	str	r3, [r7, #8]
 8005d0c:	462b      	mov	r3, r5
 8005d0e:	eb49 0303 	adc.w	r3, r9, r3
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	f04f 0200 	mov.w	r2, #0
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005d20:	4629      	mov	r1, r5
 8005d22:	028b      	lsls	r3, r1, #10
 8005d24:	4621      	mov	r1, r4
 8005d26:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d2a:	4621      	mov	r1, r4
 8005d2c:	028a      	lsls	r2, r1, #10
 8005d2e:	4610      	mov	r0, r2
 8005d30:	4619      	mov	r1, r3
 8005d32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d36:	2200      	movs	r2, #0
 8005d38:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d3c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d40:	f7fb f822 	bl	8000d88 <__aeabi_uldivmod>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	4613      	mov	r3, r2
 8005d4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d4e:	4b60      	ldr	r3, [pc, #384]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	0c1b      	lsrs	r3, r3, #16
 8005d54:	f003 0303 	and.w	r3, r3, #3
 8005d58:	3301      	adds	r3, #1
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005d60:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005d70:	e0a6      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d72:	4b57      	ldr	r3, [pc, #348]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d7e:	4b54      	ldr	r3, [pc, #336]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d02a      	beq.n	8005de0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d8a:	4b51      	ldr	r3, [pc, #324]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	099b      	lsrs	r3, r3, #6
 8005d90:	2200      	movs	r2, #0
 8005d92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	4b4e      	ldr	r3, [pc, #312]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005da0:	fb03 f201 	mul.w	r2, r3, r1
 8005da4:	2300      	movs	r3, #0
 8005da6:	fb00 f303 	mul.w	r3, r0, r3
 8005daa:	4413      	add	r3, r2
 8005dac:	4a4a      	ldr	r2, [pc, #296]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005dae:	fba0 1202 	umull	r1, r2, r0, r2
 8005db2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005db4:	460a      	mov	r2, r1
 8005db6:	673a      	str	r2, [r7, #112]	@ 0x70
 8005db8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005dba:	4413      	add	r3, r2
 8005dbc:	677b      	str	r3, [r7, #116]	@ 0x74
 8005dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dc6:	637a      	str	r2, [r7, #52]	@ 0x34
 8005dc8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005dcc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005dd0:	f7fa ffda 	bl	8000d88 <__aeabi_uldivmod>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4613      	mov	r3, r2
 8005dda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005dde:	e05b      	b.n	8005e98 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005de0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	099b      	lsrs	r3, r3, #6
 8005de6:	2200      	movs	r2, #0
 8005de8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005df2:	623b      	str	r3, [r7, #32]
 8005df4:	2300      	movs	r3, #0
 8005df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005df8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005dfc:	4642      	mov	r2, r8
 8005dfe:	464b      	mov	r3, r9
 8005e00:	f04f 0000 	mov.w	r0, #0
 8005e04:	f04f 0100 	mov.w	r1, #0
 8005e08:	0159      	lsls	r1, r3, #5
 8005e0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e0e:	0150      	lsls	r0, r2, #5
 8005e10:	4602      	mov	r2, r0
 8005e12:	460b      	mov	r3, r1
 8005e14:	4641      	mov	r1, r8
 8005e16:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e34:	ebb2 040a 	subs.w	r4, r2, sl
 8005e38:	eb63 050b 	sbc.w	r5, r3, fp
 8005e3c:	f04f 0200 	mov.w	r2, #0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	00eb      	lsls	r3, r5, #3
 8005e46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e4a:	00e2      	lsls	r2, r4, #3
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	461d      	mov	r5, r3
 8005e50:	4643      	mov	r3, r8
 8005e52:	18e3      	adds	r3, r4, r3
 8005e54:	603b      	str	r3, [r7, #0]
 8005e56:	464b      	mov	r3, r9
 8005e58:	eb45 0303 	adc.w	r3, r5, r3
 8005e5c:	607b      	str	r3, [r7, #4]
 8005e5e:	f04f 0200 	mov.w	r2, #0
 8005e62:	f04f 0300 	mov.w	r3, #0
 8005e66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e6a:	4629      	mov	r1, r5
 8005e6c:	028b      	lsls	r3, r1, #10
 8005e6e:	4621      	mov	r1, r4
 8005e70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e74:	4621      	mov	r1, r4
 8005e76:	028a      	lsls	r2, r1, #10
 8005e78:	4610      	mov	r0, r2
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e80:	2200      	movs	r2, #0
 8005e82:	61bb      	str	r3, [r7, #24]
 8005e84:	61fa      	str	r2, [r7, #28]
 8005e86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e8a:	f7fa ff7d 	bl	8000d88 <__aeabi_uldivmod>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	4613      	mov	r3, r2
 8005e94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005e98:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	0f1b      	lsrs	r3, r3, #28
 8005e9e:	f003 0307 	and.w	r3, r3, #7
 8005ea2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8005ea6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005eaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005eb6:	e003      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005eb8:	4b06      	ldr	r3, [pc, #24]	@ (8005ed4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005eba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005ebe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ec0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3798      	adds	r7, #152	@ 0x98
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ece:	bf00      	nop
 8005ed0:	40023800 	.word	0x40023800
 8005ed4:	00f42400 	.word	0x00f42400
 8005ed8:	017d7840 	.word	0x017d7840

08005edc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e28d      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f000 8083 	beq.w	8006002 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005efc:	4b94      	ldr	r3, [pc, #592]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f003 030c 	and.w	r3, r3, #12
 8005f04:	2b04      	cmp	r3, #4
 8005f06:	d019      	beq.n	8005f3c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005f08:	4b91      	ldr	r3, [pc, #580]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f003 030c 	and.w	r3, r3, #12
        || \
 8005f10:	2b08      	cmp	r3, #8
 8005f12:	d106      	bne.n	8005f22 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005f14:	4b8e      	ldr	r3, [pc, #568]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f20:	d00c      	beq.n	8005f3c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f22:	4b8b      	ldr	r3, [pc, #556]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005f2a:	2b0c      	cmp	r3, #12
 8005f2c:	d112      	bne.n	8005f54 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f2e:	4b88      	ldr	r3, [pc, #544]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f3a:	d10b      	bne.n	8005f54 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f3c:	4b84      	ldr	r3, [pc, #528]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d05b      	beq.n	8006000 <HAL_RCC_OscConfig+0x124>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d157      	bne.n	8006000 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e25a      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f5c:	d106      	bne.n	8005f6c <HAL_RCC_OscConfig+0x90>
 8005f5e:	4b7c      	ldr	r3, [pc, #496]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a7b      	ldr	r2, [pc, #492]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f68:	6013      	str	r3, [r2, #0]
 8005f6a:	e01d      	b.n	8005fa8 <HAL_RCC_OscConfig+0xcc>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f74:	d10c      	bne.n	8005f90 <HAL_RCC_OscConfig+0xb4>
 8005f76:	4b76      	ldr	r3, [pc, #472]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a75      	ldr	r2, [pc, #468]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f80:	6013      	str	r3, [r2, #0]
 8005f82:	4b73      	ldr	r3, [pc, #460]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a72      	ldr	r2, [pc, #456]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f8c:	6013      	str	r3, [r2, #0]
 8005f8e:	e00b      	b.n	8005fa8 <HAL_RCC_OscConfig+0xcc>
 8005f90:	4b6f      	ldr	r3, [pc, #444]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a6e      	ldr	r2, [pc, #440]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f9a:	6013      	str	r3, [r2, #0]
 8005f9c:	4b6c      	ldr	r3, [pc, #432]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a6b      	ldr	r2, [pc, #428]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d013      	beq.n	8005fd8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb0:	f7fc fea4 	bl	8002cfc <HAL_GetTick>
 8005fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fb6:	e008      	b.n	8005fca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fb8:	f7fc fea0 	bl	8002cfc <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b64      	cmp	r3, #100	@ 0x64
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e21f      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fca:	4b61      	ldr	r3, [pc, #388]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d0f0      	beq.n	8005fb8 <HAL_RCC_OscConfig+0xdc>
 8005fd6:	e014      	b.n	8006002 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fd8:	f7fc fe90 	bl	8002cfc <HAL_GetTick>
 8005fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fde:	e008      	b.n	8005ff2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fe0:	f7fc fe8c 	bl	8002cfc <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	2b64      	cmp	r3, #100	@ 0x64
 8005fec:	d901      	bls.n	8005ff2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e20b      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ff2:	4b57      	ldr	r3, [pc, #348]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1f0      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x104>
 8005ffe:	e000      	b.n	8006002 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d06f      	beq.n	80060ee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800600e:	4b50      	ldr	r3, [pc, #320]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	f003 030c 	and.w	r3, r3, #12
 8006016:	2b00      	cmp	r3, #0
 8006018:	d017      	beq.n	800604a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800601a:	4b4d      	ldr	r3, [pc, #308]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f003 030c 	and.w	r3, r3, #12
        || \
 8006022:	2b08      	cmp	r3, #8
 8006024:	d105      	bne.n	8006032 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006026:	4b4a      	ldr	r3, [pc, #296]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00b      	beq.n	800604a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006032:	4b47      	ldr	r3, [pc, #284]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800603a:	2b0c      	cmp	r3, #12
 800603c:	d11c      	bne.n	8006078 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800603e:	4b44      	ldr	r3, [pc, #272]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d116      	bne.n	8006078 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800604a:	4b41      	ldr	r3, [pc, #260]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0302 	and.w	r3, r3, #2
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_RCC_OscConfig+0x186>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d001      	beq.n	8006062 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e1d3      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006062:	4b3b      	ldr	r3, [pc, #236]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	4937      	ldr	r1, [pc, #220]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006072:	4313      	orrs	r3, r2
 8006074:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006076:	e03a      	b.n	80060ee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d020      	beq.n	80060c2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006080:	4b34      	ldr	r3, [pc, #208]	@ (8006154 <HAL_RCC_OscConfig+0x278>)
 8006082:	2201      	movs	r2, #1
 8006084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006086:	f7fc fe39 	bl	8002cfc <HAL_GetTick>
 800608a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800608c:	e008      	b.n	80060a0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800608e:	f7fc fe35 	bl	8002cfc <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	2b02      	cmp	r3, #2
 800609a:	d901      	bls.n	80060a0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e1b4      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0f0      	beq.n	800608e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ac:	4b28      	ldr	r3, [pc, #160]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	4925      	ldr	r1, [pc, #148]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	600b      	str	r3, [r1, #0]
 80060c0:	e015      	b.n	80060ee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060c2:	4b24      	ldr	r3, [pc, #144]	@ (8006154 <HAL_RCC_OscConfig+0x278>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c8:	f7fc fe18 	bl	8002cfc <HAL_GetTick>
 80060cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060d0:	f7fc fe14 	bl	8002cfc <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e193      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1f0      	bne.n	80060d0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0308 	and.w	r3, r3, #8
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d036      	beq.n	8006168 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d016      	beq.n	8006130 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006102:	4b15      	ldr	r3, [pc, #84]	@ (8006158 <HAL_RCC_OscConfig+0x27c>)
 8006104:	2201      	movs	r2, #1
 8006106:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006108:	f7fc fdf8 	bl	8002cfc <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006110:	f7fc fdf4 	bl	8002cfc <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e173      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006122:	4b0b      	ldr	r3, [pc, #44]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0f0      	beq.n	8006110 <HAL_RCC_OscConfig+0x234>
 800612e:	e01b      	b.n	8006168 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006130:	4b09      	ldr	r3, [pc, #36]	@ (8006158 <HAL_RCC_OscConfig+0x27c>)
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006136:	f7fc fde1 	bl	8002cfc <HAL_GetTick>
 800613a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800613c:	e00e      	b.n	800615c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800613e:	f7fc fddd 	bl	8002cfc <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b02      	cmp	r3, #2
 800614a:	d907      	bls.n	800615c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e15c      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
 8006150:	40023800 	.word	0x40023800
 8006154:	42470000 	.word	0x42470000
 8006158:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800615c:	4b8a      	ldr	r3, [pc, #552]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800615e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1ea      	bne.n	800613e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0304 	and.w	r3, r3, #4
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 8097 	beq.w	80062a4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006176:	2300      	movs	r3, #0
 8006178:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800617a:	4b83      	ldr	r3, [pc, #524]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800617c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10f      	bne.n	80061a6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006186:	2300      	movs	r3, #0
 8006188:	60bb      	str	r3, [r7, #8]
 800618a:	4b7f      	ldr	r3, [pc, #508]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800618c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618e:	4a7e      	ldr	r2, [pc, #504]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006194:	6413      	str	r3, [r2, #64]	@ 0x40
 8006196:	4b7c      	ldr	r3, [pc, #496]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800619e:	60bb      	str	r3, [r7, #8]
 80061a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061a2:	2301      	movs	r3, #1
 80061a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061a6:	4b79      	ldr	r3, [pc, #484]	@ (800638c <HAL_RCC_OscConfig+0x4b0>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d118      	bne.n	80061e4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061b2:	4b76      	ldr	r3, [pc, #472]	@ (800638c <HAL_RCC_OscConfig+0x4b0>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a75      	ldr	r2, [pc, #468]	@ (800638c <HAL_RCC_OscConfig+0x4b0>)
 80061b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061be:	f7fc fd9d 	bl	8002cfc <HAL_GetTick>
 80061c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061c4:	e008      	b.n	80061d8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061c6:	f7fc fd99 	bl	8002cfc <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	2b02      	cmp	r3, #2
 80061d2:	d901      	bls.n	80061d8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e118      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061d8:	4b6c      	ldr	r3, [pc, #432]	@ (800638c <HAL_RCC_OscConfig+0x4b0>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d0f0      	beq.n	80061c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d106      	bne.n	80061fa <HAL_RCC_OscConfig+0x31e>
 80061ec:	4b66      	ldr	r3, [pc, #408]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 80061ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f0:	4a65      	ldr	r2, [pc, #404]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 80061f2:	f043 0301 	orr.w	r3, r3, #1
 80061f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80061f8:	e01c      	b.n	8006234 <HAL_RCC_OscConfig+0x358>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	2b05      	cmp	r3, #5
 8006200:	d10c      	bne.n	800621c <HAL_RCC_OscConfig+0x340>
 8006202:	4b61      	ldr	r3, [pc, #388]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006206:	4a60      	ldr	r2, [pc, #384]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006208:	f043 0304 	orr.w	r3, r3, #4
 800620c:	6713      	str	r3, [r2, #112]	@ 0x70
 800620e:	4b5e      	ldr	r3, [pc, #376]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006212:	4a5d      	ldr	r2, [pc, #372]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006214:	f043 0301 	orr.w	r3, r3, #1
 8006218:	6713      	str	r3, [r2, #112]	@ 0x70
 800621a:	e00b      	b.n	8006234 <HAL_RCC_OscConfig+0x358>
 800621c:	4b5a      	ldr	r3, [pc, #360]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800621e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006220:	4a59      	ldr	r2, [pc, #356]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006222:	f023 0301 	bic.w	r3, r3, #1
 8006226:	6713      	str	r3, [r2, #112]	@ 0x70
 8006228:	4b57      	ldr	r3, [pc, #348]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800622a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800622c:	4a56      	ldr	r2, [pc, #344]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800622e:	f023 0304 	bic.w	r3, r3, #4
 8006232:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d015      	beq.n	8006268 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800623c:	f7fc fd5e 	bl	8002cfc <HAL_GetTick>
 8006240:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006242:	e00a      	b.n	800625a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006244:	f7fc fd5a 	bl	8002cfc <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006252:	4293      	cmp	r3, r2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e0d7      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800625a:	4b4b      	ldr	r3, [pc, #300]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800625c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0ee      	beq.n	8006244 <HAL_RCC_OscConfig+0x368>
 8006266:	e014      	b.n	8006292 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006268:	f7fc fd48 	bl	8002cfc <HAL_GetTick>
 800626c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800626e:	e00a      	b.n	8006286 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006270:	f7fc fd44 	bl	8002cfc <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800627e:	4293      	cmp	r3, r2
 8006280:	d901      	bls.n	8006286 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e0c1      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006286:	4b40      	ldr	r3, [pc, #256]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628a:	f003 0302 	and.w	r3, r3, #2
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1ee      	bne.n	8006270 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006292:	7dfb      	ldrb	r3, [r7, #23]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d105      	bne.n	80062a4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006298:	4b3b      	ldr	r3, [pc, #236]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800629a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629c:	4a3a      	ldr	r2, [pc, #232]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800629e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80ad 	beq.w	8006408 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062ae:	4b36      	ldr	r3, [pc, #216]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 030c 	and.w	r3, r3, #12
 80062b6:	2b08      	cmp	r3, #8
 80062b8:	d060      	beq.n	800637c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d145      	bne.n	800634e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062c2:	4b33      	ldr	r3, [pc, #204]	@ (8006390 <HAL_RCC_OscConfig+0x4b4>)
 80062c4:	2200      	movs	r2, #0
 80062c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c8:	f7fc fd18 	bl	8002cfc <HAL_GetTick>
 80062cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062d0:	f7fc fd14 	bl	8002cfc <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e093      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062e2:	4b29      	ldr	r3, [pc, #164]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1f0      	bne.n	80062d0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	69da      	ldr	r2, [r3, #28]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a1b      	ldr	r3, [r3, #32]
 80062f6:	431a      	orrs	r2, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fc:	019b      	lsls	r3, r3, #6
 80062fe:	431a      	orrs	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006304:	085b      	lsrs	r3, r3, #1
 8006306:	3b01      	subs	r3, #1
 8006308:	041b      	lsls	r3, r3, #16
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006310:	061b      	lsls	r3, r3, #24
 8006312:	431a      	orrs	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006318:	071b      	lsls	r3, r3, #28
 800631a:	491b      	ldr	r1, [pc, #108]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 800631c:	4313      	orrs	r3, r2
 800631e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006320:	4b1b      	ldr	r3, [pc, #108]	@ (8006390 <HAL_RCC_OscConfig+0x4b4>)
 8006322:	2201      	movs	r2, #1
 8006324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006326:	f7fc fce9 	bl	8002cfc <HAL_GetTick>
 800632a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800632c:	e008      	b.n	8006340 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800632e:	f7fc fce5 	bl	8002cfc <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	2b02      	cmp	r3, #2
 800633a:	d901      	bls.n	8006340 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e064      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006340:	4b11      	ldr	r3, [pc, #68]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006348:	2b00      	cmp	r3, #0
 800634a:	d0f0      	beq.n	800632e <HAL_RCC_OscConfig+0x452>
 800634c:	e05c      	b.n	8006408 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800634e:	4b10      	ldr	r3, [pc, #64]	@ (8006390 <HAL_RCC_OscConfig+0x4b4>)
 8006350:	2200      	movs	r2, #0
 8006352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006354:	f7fc fcd2 	bl	8002cfc <HAL_GetTick>
 8006358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800635a:	e008      	b.n	800636e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800635c:	f7fc fcce 	bl	8002cfc <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	2b02      	cmp	r3, #2
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e04d      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800636e:	4b06      	ldr	r3, [pc, #24]	@ (8006388 <HAL_RCC_OscConfig+0x4ac>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1f0      	bne.n	800635c <HAL_RCC_OscConfig+0x480>
 800637a:	e045      	b.n	8006408 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	2b01      	cmp	r3, #1
 8006382:	d107      	bne.n	8006394 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e040      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
 8006388:	40023800 	.word	0x40023800
 800638c:	40007000 	.word	0x40007000
 8006390:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006394:	4b1f      	ldr	r3, [pc, #124]	@ (8006414 <HAL_RCC_OscConfig+0x538>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d030      	beq.n	8006404 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d129      	bne.n	8006404 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d122      	bne.n	8006404 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80063c4:	4013      	ands	r3, r2
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80063ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d119      	bne.n	8006404 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063da:	085b      	lsrs	r3, r3, #1
 80063dc:	3b01      	subs	r3, #1
 80063de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d10f      	bne.n	8006404 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d107      	bne.n	8006404 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006400:	429a      	cmp	r2, r3
 8006402:	d001      	beq.n	8006408 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e000      	b.n	800640a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3718      	adds	r7, #24
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	40023800 	.word	0x40023800

08006418 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
 8006424:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006426:	2300      	movs	r3, #0
 8006428:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	2b02      	cmp	r3, #2
 800642e:	d904      	bls.n	800643a <HAL_SAI_InitProtocol+0x22>
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	3b03      	subs	r3, #3
 8006434:	2b01      	cmp	r3, #1
 8006436:	d812      	bhi.n	800645e <HAL_SAI_InitProtocol+0x46>
 8006438:	e008      	b.n	800644c <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	68b9      	ldr	r1, [r7, #8]
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f9dd 	bl	8006800 <SAI_InitI2S>
 8006446:	4603      	mov	r3, r0
 8006448:	75fb      	strb	r3, [r7, #23]
      break;
 800644a:	e00b      	b.n	8006464 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	68b9      	ldr	r1, [r7, #8]
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f000 fa82 	bl	800695c <SAI_InitPCM>
 8006458:	4603      	mov	r3, r0
 800645a:	75fb      	strb	r3, [r7, #23]
      break;
 800645c:	e002      	b.n	8006464 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	75fb      	strb	r3, [r7, #23]
      break;
 8006462:	bf00      	nop
  }

  if (status == HAL_OK)
 8006464:	7dfb      	ldrb	r3, [r7, #23]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d104      	bne.n	8006474 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f000 f808 	bl	8006480 <HAL_SAI_Init>
 8006470:	4603      	mov	r3, r0
 8006472:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006474:	7dfb      	ldrb	r3, [r7, #23]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	60fb      	str	r3, [r7, #12]

  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t freq = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	60bb      	str	r3, [r7, #8]

  /* This variable is used to compute CKSTR bits of SAI CR1 according to
     ClockStrobing and AudioMode fields */
  uint32_t ckstr_bits = 0U;
 8006490:	2300      	movs	r3, #0
 8006492:	617b      	str	r3, [r7, #20]
  uint32_t syncen_bits = 0U;
 8006494:	2300      	movs	r3, #0
 8006496:	613b      	str	r3, [r7, #16]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_SAI_Init+0x22>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e10c      	b.n	80066bc <HAL_SAI_Init+0x23c>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d106      	bne.n	80064bc <HAL_SAI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7fb ff1e 	bl	80022f8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2202      	movs	r2, #2
 80064c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 faff 	bl	8006ac8 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  SAI_BlockSynchroConfig(hsai);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 fba6 	bl	8006c1c <SAI_BlockSynchroConfig>

  /* Configure Master Clock using the following formula :
     MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
     FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
     MCKDIV[3:0] = SAI_CK_x / FS * 512 */
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d030      	beq.n	800653a <HAL_SAI_Init+0xba>
  {
    /* Get SAI clock source based on Source clock selection from RCC */
    freq = SAI_GetInputClock(hsai);
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f000 fbe3 	bl	8006ca4 <SAI_GetInputClock>
 80064de:	60b8      	str	r0, [r7, #8]

    /* (saiclocksource x 10) to keep Significant digits */
    tmpregisterGCR = (((freq * 10U) / ((hsai->Init.AudioFrequency) * 512U)));
 80064e0:	68ba      	ldr	r2, [r7, #8]
 80064e2:	4613      	mov	r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	4413      	add	r3, r2
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	461a      	mov	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	025b      	lsls	r3, r3, #9
 80064f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f6:	60fb      	str	r3, [r7, #12]

    hsai->Init.Mckdiv = tmpregisterGCR / 10U;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4a72      	ldr	r2, [pc, #456]	@ (80066c4 <HAL_SAI_Init+0x244>)
 80064fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006500:	08da      	lsrs	r2, r3, #3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpregisterGCR % 10U) > 8U)
 8006506:	68f9      	ldr	r1, [r7, #12]
 8006508:	4b6e      	ldr	r3, [pc, #440]	@ (80066c4 <HAL_SAI_Init+0x244>)
 800650a:	fba3 2301 	umull	r2, r3, r3, r1
 800650e:	08da      	lsrs	r2, r3, #3
 8006510:	4613      	mov	r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4413      	add	r3, r2
 8006516:	005b      	lsls	r3, r3, #1
 8006518:	1aca      	subs	r2, r1, r3
 800651a:	2a08      	cmp	r2, #8
 800651c:	d904      	bls.n	8006528 <HAL_SAI_Init+0xa8>
    {
      hsai->Init.Mckdiv += 1U;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006522:	1c5a      	adds	r2, r3, #1
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800652c:	2b04      	cmp	r3, #4
 800652e:	d104      	bne.n	800653a <HAL_SAI_Init+0xba>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006534:	085a      	lsrs	r2, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according to ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <HAL_SAI_Init+0xca>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	2b02      	cmp	r3, #2
 8006548:	d109      	bne.n	800655e <HAL_SAI_Init+0xde>
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654e:	2b01      	cmp	r3, #1
 8006550:	d101      	bne.n	8006556 <HAL_SAI_Init+0xd6>
 8006552:	2300      	movs	r3, #0
 8006554:	e001      	b.n	800655a <HAL_SAI_Init+0xda>
 8006556:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	e008      	b.n	8006570 <HAL_SAI_Init+0xf0>
  }
  else
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	2b01      	cmp	r3, #1
 8006564:	d102      	bne.n	800656c <HAL_SAI_Init+0xec>
 8006566:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800656a:	e000      	b.n	800656e <HAL_SAI_Init+0xee>
 800656c:	2300      	movs	r3, #0
 800656e:	617b      	str	r3, [r7, #20]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  switch (hsai->Init.Synchro)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	2b03      	cmp	r3, #3
 8006576:	d811      	bhi.n	800659c <HAL_SAI_Init+0x11c>
 8006578:	2b02      	cmp	r3, #2
 800657a:	d20b      	bcs.n	8006594 <HAL_SAI_Init+0x114>
 800657c:	2b00      	cmp	r3, #0
 800657e:	d002      	beq.n	8006586 <HAL_SAI_Init+0x106>
 8006580:	2b01      	cmp	r3, #1
 8006582:	d003      	beq.n	800658c <HAL_SAI_Init+0x10c>
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
    }
    break;
    default:
      break;
 8006584:	e00a      	b.n	800659c <HAL_SAI_Init+0x11c>
      syncen_bits = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	613b      	str	r3, [r7, #16]
    break;
 800658a:	e008      	b.n	800659e <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800658c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006590:	613b      	str	r3, [r7, #16]
    break;
 8006592:	e004      	b.n	800659e <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006594:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006598:	613b      	str	r3, [r7, #16]
    break;
 800659a:	e000      	b.n	800659e <HAL_SAI_Init+0x11e>
      break;
 800659c:	bf00      	nop
  }

  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6819      	ldr	r1, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	4b47      	ldr	r3, [pc, #284]	@ (80066c8 <HAL_SAI_Init+0x248>)
 80065aa:	400b      	ands	r3, r1
 80065ac:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6819      	ldr	r1, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685a      	ldr	r2, [r3, #4]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065bc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80065c2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c8:	431a      	orrs	r2, r3
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 80065d6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80065e2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e8:	051b      	lsls	r3, r3, #20
 80065ea:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	6812      	ldr	r2, [r2, #0]
 80065fe:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006602:	f023 030f 	bic.w	r3, r3, #15
 8006606:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6859      	ldr	r1, [r3, #4]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	699a      	ldr	r2, [r3, #24]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006616:	431a      	orrs	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800661c:	431a      	orrs	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	430a      	orrs	r2, r1
 8006624:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6899      	ldr	r1, [r3, #8]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	4b26      	ldr	r3, [pc, #152]	@ (80066cc <HAL_SAI_Init+0x24c>)
 8006632:	400b      	ands	r3, r1
 8006634:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6899      	ldr	r1, [r3, #8]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006640:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset     |
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006646:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSOffset     |
 800664c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                           hsai->FrameInit.FSDefinition |
 8006652:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8U));
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006658:	3b01      	subs	r3, #1
 800665a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800665c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= ~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68d9      	ldr	r1, [r3, #12]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8006674:	400b      	ands	r3, r1
 8006676:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN);

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68d9      	ldr	r1, [r3, #12]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006686:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800668c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 800668e:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006694:	3b01      	subs	r3, #1
 8006696:	021b      	lsls	r3, r3, #8
 8006698:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	cccccccd 	.word	0xcccccccd
 80066c8:	ff05c010 	.word	0xff05c010
 80066cc:	fff88000 	.word	0xfff88000

080066d0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	4613      	mov	r3, r2
 80066dc:	80fb      	strh	r3, [r7, #6]
  if ((pData == NULL) || (Size == 0))
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d002      	beq.n	80066ea <HAL_SAI_Receive_DMA+0x1a>
 80066e4:	88fb      	ldrh	r3, [r7, #6]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e074      	b.n	80067d8 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d16d      	bne.n	80067d6 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006700:	2b01      	cmp	r3, #1
 8006702:	d101      	bne.n	8006708 <HAL_SAI_Receive_DMA+0x38>
 8006704:	2302      	movs	r3, #2
 8006706:	e067      	b.n	80067d8 <HAL_SAI_Receive_DMA+0x108>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    hsai->pBuffPtr = pData;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	68ba      	ldr	r2, [r7, #8]
 8006714:	669a      	str	r2, [r3, #104]	@ 0x68
    hsai->XferSize = Size;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	88fa      	ldrh	r2, [r7, #6]
 800671a:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
    hsai->XferCount = Size;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	88fa      	ldrh	r2, [r7, #6]
 8006722:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2222      	movs	r2, #34	@ 0x22
 8006732:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800673a:	4a29      	ldr	r2, [pc, #164]	@ (80067e0 <HAL_SAI_Receive_DMA+0x110>)
 800673c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006742:	4a28      	ldr	r2, [pc, #160]	@ (80067e4 <HAL_SAI_Receive_DMA+0x114>)
 8006744:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800674a:	4a27      	ldr	r2, [pc, #156]	@ (80067e8 <HAL_SAI_Receive_DMA+0x118>)
 800674c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006752:	2200      	movs	r2, #0
 8006754:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	331c      	adds	r3, #28
 8006760:	4619      	mov	r1, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006766:	461a      	mov	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 800676e:	f7fc ff27 	bl	80035c0 <HAL_DMA_Start_IT>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d005      	beq.n	8006784 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      return  HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e029      	b.n	80067d8 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006784:	2100      	movs	r1, #0
 8006786:	68f8      	ldr	r0, [r7, #12]
 8006788:	f000 f968 	bl	8006a5c <SAI_InterruptFlag>
 800678c:	4601      	mov	r1, r0
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	691a      	ldr	r2, [r3, #16]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80067aa:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d107      	bne.n	80067ca <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80067c8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80067d2:	2300      	movs	r3, #0
 80067d4:	e000      	b.n	80067d8 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80067d6:	2302      	movs	r3, #2
  }
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	08006b99 	.word	0x08006b99
 80067e4:	08006b39 	.word	0x08006b39
 80067e8:	08006bb5 	.word	0x08006bb5

080067ec <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]
 800680c:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <SAI_InitI2S+0x2a>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	2b02      	cmp	r3, #2
 8006828:	d103      	bne.n	8006832 <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006830:	e002      	b.n	8006838 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	641a      	str	r2, [r3, #64]	@ 0x40
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800683e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006846:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0U;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->SlotInit.SlotNumber      = nbslot;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	661a      	str	r2, [r3, #96]	@ 0x60

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e076      	b.n	8006950 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d107      	bne.n	8006878 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006874:	655a      	str	r2, [r3, #84]	@ 0x54
 8006876:	e006      	b.n	8006886 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800687e:	651a      	str	r2, [r3, #80]	@ 0x50
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Frame definition */
  switch (datasize)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b03      	cmp	r3, #3
 800688a:	d84f      	bhi.n	800692c <SAI_InitI2S+0x12c>
 800688c:	a201      	add	r2, pc, #4	@ (adr r2, 8006894 <SAI_InitI2S+0x94>)
 800688e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006892:	bf00      	nop
 8006894:	080068a5 	.word	0x080068a5
 8006898:	080068c7 	.word	0x080068c7
 800689c:	080068e9 	.word	0x080068e9
 80068a0:	0800690b 	.word	0x0800690b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2280      	movs	r2, #128	@ 0x80
 80068a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	085b      	lsrs	r3, r3, #1
 80068ae:	015a      	lsls	r2, r3, #5
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	085b      	lsrs	r3, r3, #1
 80068b8:	011a      	lsls	r2, r3, #4
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2240      	movs	r2, #64	@ 0x40
 80068c2:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 80068c4:	e034      	b.n	8006930 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2280      	movs	r2, #128	@ 0x80
 80068ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	085b      	lsrs	r3, r3, #1
 80068d0:	019a      	lsls	r2, r3, #6
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	085b      	lsrs	r3, r3, #1
 80068da:	015a      	lsls	r2, r3, #5
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2280      	movs	r2, #128	@ 0x80
 80068e4:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 80068e6:	e023      	b.n	8006930 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	22c0      	movs	r2, #192	@ 0xc0
 80068ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	085b      	lsrs	r3, r3, #1
 80068f2:	019a      	lsls	r2, r3, #6
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	085b      	lsrs	r3, r3, #1
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2280      	movs	r2, #128	@ 0x80
 8006906:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8006908:	e012      	b.n	8006930 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	22e0      	movs	r2, #224	@ 0xe0
 800690e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	085b      	lsrs	r3, r3, #1
 8006914:	019a      	lsls	r2, r3, #6
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	085b      	lsrs	r3, r3, #1
 800691e:	015a      	lsls	r2, r3, #5
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2280      	movs	r2, #128	@ 0x80
 8006928:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 800692a:	e001      	b.n	8006930 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e00f      	b.n	8006950 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	2b02      	cmp	r3, #2
 8006934:	d10b      	bne.n	800694e <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d102      	bne.n	8006942 <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16U;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2210      	movs	r2, #16
 8006940:	659a      	str	r2, [r3, #88]	@ 0x58
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b02      	cmp	r3, #2
 8006946:	d102      	bne.n	800694e <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8U;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2208      	movs	r2, #8
 800694c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2200      	movs	r2, #0
 8006974:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <SAI_InitPCM+0x2a>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	2b02      	cmp	r3, #2
 8006984:	d103      	bne.n	800698e <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2201      	movs	r2, #1
 800698a:	641a      	str	r2, [r3, #64]	@ 0x40
 800698c:	e002      	b.n	8006994 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	641a      	str	r2, [r3, #64]	@ 0x40
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80069a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80069a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.FirstBitOffset  = 0U;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->SlotInit.SlotNumber      = nbslot;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80069bc:	665a      	str	r2, [r3, #100]	@ 0x64

  if (protocol == SAI_PCM_SHORT)
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	2b04      	cmp	r3, #4
 80069c2:	d103      	bne.n	80069cc <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2201      	movs	r2, #1
 80069c8:	649a      	str	r2, [r3, #72]	@ 0x48
 80069ca:	e002      	b.n	80069d2 <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	220d      	movs	r2, #13
 80069d0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  switch (datasize)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b03      	cmp	r3, #3
 80069d6:	d837      	bhi.n	8006a48 <SAI_InitPCM+0xec>
 80069d8:	a201      	add	r2, pc, #4	@ (adr r2, 80069e0 <SAI_InitPCM+0x84>)
 80069da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069de:	bf00      	nop
 80069e0:	080069f1 	.word	0x080069f1
 80069e4:	08006a07 	.word	0x08006a07
 80069e8:	08006a1d 	.word	0x08006a1d
 80069ec:	08006a33 	.word	0x08006a33
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2280      	movs	r2, #128	@ 0x80
 80069f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	011a      	lsls	r2, r3, #4
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2240      	movs	r2, #64	@ 0x40
 8006a02:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8006a04:	e022      	b.n	8006a4c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2280      	movs	r2, #128	@ 0x80
 8006a0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	015a      	lsls	r2, r3, #5
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2280      	movs	r2, #128	@ 0x80
 8006a18:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8006a1a:	e017      	b.n	8006a4c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	22c0      	movs	r2, #192	@ 0xc0
 8006a20:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	015a      	lsls	r2, r3, #5
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2280      	movs	r2, #128	@ 0x80
 8006a2e:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8006a30:	e00c      	b.n	8006a4c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	22e0      	movs	r2, #224	@ 0xe0
 8006a36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	015a      	lsls	r2, r3, #5
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2280      	movs	r2, #128	@ 0x80
 8006a44:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8006a46:	e001      	b.n	8006a4c <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e000      	b.n	8006a4e <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop

08006a5c <SAI_InterruptFlag>:
  *               the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d103      	bne.n	8006a78 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f043 0308 	orr.w	r3, r3, #8
 8006a76:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a7c:	2b08      	cmp	r3, #8
 8006a7e:	d10b      	bne.n	8006a98 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006a84:	2b03      	cmp	r3, #3
 8006a86:	d003      	beq.n	8006a90 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d103      	bne.n	8006a98 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f043 0310 	orr.w	r3, r3, #16
 8006a96:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	2b03      	cmp	r3, #3
 8006a9e:	d003      	beq.n	8006aa8 <SAI_InterruptFlag+0x4c>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d104      	bne.n	8006ab2 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006aae:	60fb      	str	r3, [r7, #12]
 8006ab0:	e003      	b.n	8006aba <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f043 0304 	orr.w	r3, r3, #4
 8006ab8:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006aba:	68fb      	ldr	r3, [r7, #12]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3714      	adds	r7, #20
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006ad0:	4b17      	ldr	r3, [pc, #92]	@ (8006b30 <SAI_Disable+0x68>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a17      	ldr	r2, [pc, #92]	@ (8006b34 <SAI_Disable+0x6c>)
 8006ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8006ada:	0b1b      	lsrs	r3, r3, #12
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006af2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0U)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	1e5a      	subs	r2, r3, #1
 8006af8:	60fa      	str	r2, [r7, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10a      	bne.n	8006b14 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b04:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      status = HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	72fb      	strb	r3, [r7, #11]
      break;
 8006b12:	e006      	b.n	8006b22 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1e8      	bne.n	8006af4 <SAI_Disable+0x2c>

  return status;
 8006b22:	7afb      	ldrb	r3, [r7, #11]
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3714      	adds	r7, #20
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	20000000 	.word	0x20000000
 8006b34:	95cbec1b 	.word	0x95cbec1b

08006b38 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b44:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	69db      	ldr	r3, [r3, #28]
 8006b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b4e:	d01c      	beq.n	8006b8a <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006b5e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0U;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006b68:	2100      	movs	r1, #0
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f7ff ff76 	bl	8006a5c <SAI_InterruptFlag>
 8006b70:	4603      	mov	r3, r0
 8006b72:	43d9      	mvns	r1, r3
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	691a      	ldr	r2, [r3, #16]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	400a      	ands	r2, r1
 8006b80:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f7fb fb4c 	bl	8002228 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8006b90:	bf00      	nop
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f7fb fb54 	bl	8002254 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8006bac:	bf00      	nop
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc0:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bc8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d004      	beq.n	8006be6 <SAI_DMAError+0x32>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d112      	bne.n	8006c0c <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006bf4:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8006bf6:	68f8      	ldr	r0, [r7, #12]
 8006bf8:	f7ff ff66 	bl	8006ac8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f7ff fded 	bl	80067ec <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8006c12:	bf00      	nop
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
	...

08006c1c <SAI_BlockSynchroConfig>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval SAI Clock Input
  */
void SAI_BlockSynchroConfig(const SAI_HandleTypeDef *hsai)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;

#if defined(STM32F446xx)
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d00c      	beq.n	8006c46 <SAI_BlockSynchroConfig+0x2a>
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d80d      	bhi.n	8006c4c <SAI_BlockSynchroConfig+0x30>
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d002      	beq.n	8006c3a <SAI_BlockSynchroConfig+0x1e>
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d003      	beq.n	8006c40 <SAI_BlockSynchroConfig+0x24>
 8006c38:	e008      	b.n	8006c4c <SAI_BlockSynchroConfig+0x30>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0U;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	60fb      	str	r3, [r7, #12]
      break;
 8006c3e:	e008      	b.n	8006c52 <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8006c40:	2310      	movs	r3, #16
 8006c42:	60fb      	str	r3, [r7, #12]
      break;
 8006c44:	e005      	b.n	8006c52 <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006c46:	2320      	movs	r3, #32
 8006c48:	60fb      	str	r3, [r7, #12]
      break;
 8006c4a:	e002      	b.n	8006c52 <SAI_BlockSynchroConfig+0x36>
    default:
      tmpregisterGCR = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	60fb      	str	r3, [r7, #12]
      break;
 8006c50:	bf00      	nop
  }

  if ((hsai->Init.Synchro) == SAI_SYNCHRONOUS_EXT_SAI2)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	2b03      	cmp	r3, #3
 8006c58:	d103      	bne.n	8006c62 <SAI_BlockSynchroConfig+0x46>
  {
    tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f043 0301 	orr.w	r3, r3, #1
 8006c60:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a0b      	ldr	r2, [pc, #44]	@ (8006c94 <SAI_BlockSynchroConfig+0x78>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d004      	beq.n	8006c76 <SAI_BlockSynchroConfig+0x5a>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a09      	ldr	r2, [pc, #36]	@ (8006c98 <SAI_BlockSynchroConfig+0x7c>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d103      	bne.n	8006c7e <SAI_BlockSynchroConfig+0x62>
  {
    SAI1->GCR = tmpregisterGCR;
 8006c76:	4a09      	ldr	r2, [pc, #36]	@ (8006c9c <SAI_BlockSynchroConfig+0x80>)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6013      	str	r3, [r2, #0]
 8006c7c:	e003      	b.n	8006c86 <SAI_BlockSynchroConfig+0x6a>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8006c7e:	4a08      	ldr	r2, [pc, #32]	@ (8006ca0 <SAI_BlockSynchroConfig+0x84>)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6013      	str	r3, [r2, #0]
      tmpregisterGCR = 0U;
      break;
  }
  SAI1->GCR = tmpregisterGCR;
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop
 8006c88:	3714      	adds	r7, #20
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	40015804 	.word	0x40015804
 8006c98:	40015824 	.word	0x40015824
 8006c9c:	40015800 	.word	0x40015800
 8006ca0:	40015c00 	.word	0x40015c00

08006ca4 <SAI_GetInputClock>:
* @param  hsai pointer to a SAI_HandleTypeDef structure that contains
*               the configuration information for SAI module.
* @retval SAI Clock Input
*/
uint32_t SAI_GetInputClock(const SAI_HandleTypeDef *hsai)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t saiclocksource = 0U;
 8006cac:	2300      	movs	r3, #0
 8006cae:	60fb      	str	r3, [r7, #12]

#if defined(STM32F446xx)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8006ce0 <SAI_GetInputClock+0x3c>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d004      	beq.n	8006cc4 <SAI_GetInputClock+0x20>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a09      	ldr	r2, [pc, #36]	@ (8006ce4 <SAI_GetInputClock+0x40>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d104      	bne.n	8006cce <SAI_GetInputClock+0x2a>
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8006cc4:	2004      	movs	r0, #4
 8006cc6:	f7fe fd15 	bl	80056f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	e003      	b.n	8006cd6 <SAI_GetInputClock+0x32>
  }
  else /* SAI2_Block_A || SAI2_Block_B*/
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8006cce:	2008      	movs	r0, #8
 8006cd0:	f7fe fd10 	bl	80056f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006cd4:	60f8      	str	r0, [r7, #12]
    saiclocksource = EXTERNAL_CLOCK_VALUE;
  }
#endif /* STM32F413xx || STM32F423xx */
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
  /* the return result is the value of SAI clock */
  return saiclocksource;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	40015804 	.word	0x40015804
 8006ce4:	40015824 	.word	0x40015824

08006ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e041      	b.n	8006d7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d106      	bne.n	8006d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7fb fc98 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3304      	adds	r3, #4
 8006d24:	4619      	mov	r1, r3
 8006d26:	4610      	mov	r0, r2
 8006d28:	f000 f9ae 	bl	8007088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
	...

08006d88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d001      	beq.n	8006da0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e046      	b.n	8006e2e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a23      	ldr	r2, [pc, #140]	@ (8006e3c <HAL_TIM_Base_Start+0xb4>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d022      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dba:	d01d      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a1f      	ldr	r2, [pc, #124]	@ (8006e40 <HAL_TIM_Base_Start+0xb8>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d018      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a1e      	ldr	r2, [pc, #120]	@ (8006e44 <HAL_TIM_Base_Start+0xbc>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d013      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8006e48 <HAL_TIM_Base_Start+0xc0>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d00e      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a1b      	ldr	r2, [pc, #108]	@ (8006e4c <HAL_TIM_Base_Start+0xc4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d009      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a19      	ldr	r2, [pc, #100]	@ (8006e50 <HAL_TIM_Base_Start+0xc8>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d004      	beq.n	8006df8 <HAL_TIM_Base_Start+0x70>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a18      	ldr	r2, [pc, #96]	@ (8006e54 <HAL_TIM_Base_Start+0xcc>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d111      	bne.n	8006e1c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f003 0307 	and.w	r3, r3, #7
 8006e02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2b06      	cmp	r3, #6
 8006e08:	d010      	beq.n	8006e2c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f042 0201 	orr.w	r2, r2, #1
 8006e18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e1a:	e007      	b.n	8006e2c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 0201 	orr.w	r2, r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	40010000 	.word	0x40010000
 8006e40:	40000400 	.word	0x40000400
 8006e44:	40000800 	.word	0x40000800
 8006e48:	40000c00 	.word	0x40000c00
 8006e4c:	40010400 	.word	0x40010400
 8006e50:	40014000 	.word	0x40014000
 8006e54:	40001800 	.word	0x40001800

08006e58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d020      	beq.n	8006ebc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f003 0302 	and.w	r3, r3, #2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d01b      	beq.n	8006ebc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f06f 0202 	mvn.w	r2, #2
 8006e8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	f003 0303 	and.w	r3, r3, #3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f8d2 	bl	800704c <HAL_TIM_IC_CaptureCallback>
 8006ea8:	e005      	b.n	8006eb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f8c4 	bl	8007038 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 f8d5 	bl	8007060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f003 0304 	and.w	r3, r3, #4
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d020      	beq.n	8006f08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f003 0304 	and.w	r3, r3, #4
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d01b      	beq.n	8006f08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f06f 0204 	mvn.w	r2, #4
 8006ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2202      	movs	r2, #2
 8006ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d003      	beq.n	8006ef6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f8ac 	bl	800704c <HAL_TIM_IC_CaptureCallback>
 8006ef4:	e005      	b.n	8006f02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f89e 	bl	8007038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 f8af 	bl	8007060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f003 0308 	and.w	r3, r3, #8
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d020      	beq.n	8006f54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f003 0308 	and.w	r3, r3, #8
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01b      	beq.n	8006f54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f06f 0208 	mvn.w	r2, #8
 8006f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2204      	movs	r2, #4
 8006f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	69db      	ldr	r3, [r3, #28]
 8006f32:	f003 0303 	and.w	r3, r3, #3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f886 	bl	800704c <HAL_TIM_IC_CaptureCallback>
 8006f40:	e005      	b.n	8006f4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f878 	bl	8007038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 f889 	bl	8007060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	f003 0310 	and.w	r3, r3, #16
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d020      	beq.n	8006fa0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f003 0310 	and.w	r3, r3, #16
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d01b      	beq.n	8006fa0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f06f 0210 	mvn.w	r2, #16
 8006f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2208      	movs	r2, #8
 8006f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 f860 	bl	800704c <HAL_TIM_IC_CaptureCallback>
 8006f8c:	e005      	b.n	8006f9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 f852 	bl	8007038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f863 	bl	8007060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00c      	beq.n	8006fc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d007      	beq.n	8006fc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f06f 0201 	mvn.w	r2, #1
 8006fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f7fb f91c 	bl	80021fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00c      	beq.n	8006fe8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d007      	beq.n	8006fe8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 f97c 	bl	80072e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00c      	beq.n	800700c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d007      	beq.n	800700c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f834 	bl	8007074 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	f003 0320 	and.w	r3, r3, #32
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00c      	beq.n	8007030 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f003 0320 	and.w	r3, r3, #32
 800701c:	2b00      	cmp	r3, #0
 800701e:	d007      	beq.n	8007030 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f06f 0220 	mvn.w	r2, #32
 8007028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 f94e 	bl	80072cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007030:	bf00      	nop
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007054:	bf00      	nop
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a43      	ldr	r2, [pc, #268]	@ (80071a8 <TIM_Base_SetConfig+0x120>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d013      	beq.n	80070c8 <TIM_Base_SetConfig+0x40>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070a6:	d00f      	beq.n	80070c8 <TIM_Base_SetConfig+0x40>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a40      	ldr	r2, [pc, #256]	@ (80071ac <TIM_Base_SetConfig+0x124>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d00b      	beq.n	80070c8 <TIM_Base_SetConfig+0x40>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a3f      	ldr	r2, [pc, #252]	@ (80071b0 <TIM_Base_SetConfig+0x128>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d007      	beq.n	80070c8 <TIM_Base_SetConfig+0x40>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a3e      	ldr	r2, [pc, #248]	@ (80071b4 <TIM_Base_SetConfig+0x12c>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d003      	beq.n	80070c8 <TIM_Base_SetConfig+0x40>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a3d      	ldr	r2, [pc, #244]	@ (80071b8 <TIM_Base_SetConfig+0x130>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d108      	bne.n	80070da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a32      	ldr	r2, [pc, #200]	@ (80071a8 <TIM_Base_SetConfig+0x120>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d02b      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e8:	d027      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a2f      	ldr	r2, [pc, #188]	@ (80071ac <TIM_Base_SetConfig+0x124>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d023      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4a2e      	ldr	r2, [pc, #184]	@ (80071b0 <TIM_Base_SetConfig+0x128>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d01f      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a2d      	ldr	r2, [pc, #180]	@ (80071b4 <TIM_Base_SetConfig+0x12c>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d01b      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a2c      	ldr	r2, [pc, #176]	@ (80071b8 <TIM_Base_SetConfig+0x130>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d017      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a2b      	ldr	r2, [pc, #172]	@ (80071bc <TIM_Base_SetConfig+0x134>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d013      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a2a      	ldr	r2, [pc, #168]	@ (80071c0 <TIM_Base_SetConfig+0x138>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d00f      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a29      	ldr	r2, [pc, #164]	@ (80071c4 <TIM_Base_SetConfig+0x13c>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d00b      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a28      	ldr	r2, [pc, #160]	@ (80071c8 <TIM_Base_SetConfig+0x140>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d007      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a27      	ldr	r2, [pc, #156]	@ (80071cc <TIM_Base_SetConfig+0x144>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d003      	beq.n	800713a <TIM_Base_SetConfig+0xb2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a26      	ldr	r2, [pc, #152]	@ (80071d0 <TIM_Base_SetConfig+0x148>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d108      	bne.n	800714c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007140:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	4313      	orrs	r3, r2
 800714a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	4313      	orrs	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	689a      	ldr	r2, [r3, #8]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a0e      	ldr	r2, [pc, #56]	@ (80071a8 <TIM_Base_SetConfig+0x120>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d003      	beq.n	800717a <TIM_Base_SetConfig+0xf2>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a10      	ldr	r2, [pc, #64]	@ (80071b8 <TIM_Base_SetConfig+0x130>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d103      	bne.n	8007182 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	691a      	ldr	r2, [r3, #16]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f043 0204 	orr.w	r2, r3, #4
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	601a      	str	r2, [r3, #0]
}
 800719a:	bf00      	nop
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	40010000 	.word	0x40010000
 80071ac:	40000400 	.word	0x40000400
 80071b0:	40000800 	.word	0x40000800
 80071b4:	40000c00 	.word	0x40000c00
 80071b8:	40010400 	.word	0x40010400
 80071bc:	40014000 	.word	0x40014000
 80071c0:	40014400 	.word	0x40014400
 80071c4:	40014800 	.word	0x40014800
 80071c8:	40001800 	.word	0x40001800
 80071cc:	40001c00 	.word	0x40001c00
 80071d0:	40002000 	.word	0x40002000

080071d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b085      	sub	sp, #20
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d101      	bne.n	80071ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071e8:	2302      	movs	r3, #2
 80071ea:	e05a      	b.n	80072a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007212:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	4313      	orrs	r3, r2
 800721c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a21      	ldr	r2, [pc, #132]	@ (80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d022      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007238:	d01d      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a1d      	ldr	r2, [pc, #116]	@ (80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d018      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a1b      	ldr	r2, [pc, #108]	@ (80072b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d013      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a1a      	ldr	r2, [pc, #104]	@ (80072bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d00e      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a18      	ldr	r2, [pc, #96]	@ (80072c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d009      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a17      	ldr	r2, [pc, #92]	@ (80072c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d004      	beq.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a15      	ldr	r2, [pc, #84]	@ (80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d10c      	bne.n	8007290 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800727c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	4313      	orrs	r3, r2
 8007286:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68ba      	ldr	r2, [r7, #8]
 800728e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3714      	adds	r7, #20
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
 80072ae:	bf00      	nop
 80072b0:	40010000 	.word	0x40010000
 80072b4:	40000400 	.word	0x40000400
 80072b8:	40000800 	.word	0x40000800
 80072bc:	40000c00 	.word	0x40000c00
 80072c0:	40010400 	.word	0x40010400
 80072c4:	40014000 	.word	0x40014000
 80072c8:	40001800 	.word	0x40001800

080072cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072d4:	bf00      	nop
 80072d6:	370c      	adds	r7, #12
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <arm_rfft_fast_init_f32>:
 80072f4:	084b      	lsrs	r3, r1, #1
 80072f6:	2b80      	cmp	r3, #128	@ 0x80
 80072f8:	b410      	push	{r4}
 80072fa:	8201      	strh	r1, [r0, #16]
 80072fc:	8003      	strh	r3, [r0, #0]
 80072fe:	d046      	beq.n	800738e <arm_rfft_fast_init_f32+0x9a>
 8007300:	d916      	bls.n	8007330 <arm_rfft_fast_init_f32+0x3c>
 8007302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007306:	d03c      	beq.n	8007382 <arm_rfft_fast_init_f32+0x8e>
 8007308:	d928      	bls.n	800735c <arm_rfft_fast_init_f32+0x68>
 800730a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800730e:	d01f      	beq.n	8007350 <arm_rfft_fast_init_f32+0x5c>
 8007310:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007314:	d112      	bne.n	800733c <arm_rfft_fast_init_f32+0x48>
 8007316:	4920      	ldr	r1, [pc, #128]	@ (8007398 <arm_rfft_fast_init_f32+0xa4>)
 8007318:	4a20      	ldr	r2, [pc, #128]	@ (800739c <arm_rfft_fast_init_f32+0xa8>)
 800731a:	4b21      	ldr	r3, [pc, #132]	@ (80073a0 <arm_rfft_fast_init_f32+0xac>)
 800731c:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8007320:	8184      	strh	r4, [r0, #12]
 8007322:	6081      	str	r1, [r0, #8]
 8007324:	6042      	str	r2, [r0, #4]
 8007326:	6143      	str	r3, [r0, #20]
 8007328:	f85d 4b04 	ldr.w	r4, [sp], #4
 800732c:	2000      	movs	r0, #0
 800732e:	4770      	bx	lr
 8007330:	2b20      	cmp	r3, #32
 8007332:	d01c      	beq.n	800736e <arm_rfft_fast_init_f32+0x7a>
 8007334:	2b40      	cmp	r3, #64	@ 0x40
 8007336:	d006      	beq.n	8007346 <arm_rfft_fast_init_f32+0x52>
 8007338:	2b10      	cmp	r3, #16
 800733a:	d01d      	beq.n	8007378 <arm_rfft_fast_init_f32+0x84>
 800733c:	f04f 30ff 	mov.w	r0, #4294967295
 8007340:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	2438      	movs	r4, #56	@ 0x38
 8007348:	4916      	ldr	r1, [pc, #88]	@ (80073a4 <arm_rfft_fast_init_f32+0xb0>)
 800734a:	4a17      	ldr	r2, [pc, #92]	@ (80073a8 <arm_rfft_fast_init_f32+0xb4>)
 800734c:	4b17      	ldr	r3, [pc, #92]	@ (80073ac <arm_rfft_fast_init_f32+0xb8>)
 800734e:	e7e7      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 8007350:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8007354:	4916      	ldr	r1, [pc, #88]	@ (80073b0 <arm_rfft_fast_init_f32+0xbc>)
 8007356:	4a17      	ldr	r2, [pc, #92]	@ (80073b4 <arm_rfft_fast_init_f32+0xc0>)
 8007358:	4b17      	ldr	r3, [pc, #92]	@ (80073b8 <arm_rfft_fast_init_f32+0xc4>)
 800735a:	e7e1      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 800735c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007360:	d1ec      	bne.n	800733c <arm_rfft_fast_init_f32+0x48>
 8007362:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8007366:	4915      	ldr	r1, [pc, #84]	@ (80073bc <arm_rfft_fast_init_f32+0xc8>)
 8007368:	4a15      	ldr	r2, [pc, #84]	@ (80073c0 <arm_rfft_fast_init_f32+0xcc>)
 800736a:	4b16      	ldr	r3, [pc, #88]	@ (80073c4 <arm_rfft_fast_init_f32+0xd0>)
 800736c:	e7d8      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 800736e:	2430      	movs	r4, #48	@ 0x30
 8007370:	4915      	ldr	r1, [pc, #84]	@ (80073c8 <arm_rfft_fast_init_f32+0xd4>)
 8007372:	4a16      	ldr	r2, [pc, #88]	@ (80073cc <arm_rfft_fast_init_f32+0xd8>)
 8007374:	4b16      	ldr	r3, [pc, #88]	@ (80073d0 <arm_rfft_fast_init_f32+0xdc>)
 8007376:	e7d3      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 8007378:	2414      	movs	r4, #20
 800737a:	4916      	ldr	r1, [pc, #88]	@ (80073d4 <arm_rfft_fast_init_f32+0xe0>)
 800737c:	4a16      	ldr	r2, [pc, #88]	@ (80073d8 <arm_rfft_fast_init_f32+0xe4>)
 800737e:	4b17      	ldr	r3, [pc, #92]	@ (80073dc <arm_rfft_fast_init_f32+0xe8>)
 8007380:	e7ce      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 8007382:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8007386:	4916      	ldr	r1, [pc, #88]	@ (80073e0 <arm_rfft_fast_init_f32+0xec>)
 8007388:	4a16      	ldr	r2, [pc, #88]	@ (80073e4 <arm_rfft_fast_init_f32+0xf0>)
 800738a:	4b17      	ldr	r3, [pc, #92]	@ (80073e8 <arm_rfft_fast_init_f32+0xf4>)
 800738c:	e7c8      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 800738e:	24d0      	movs	r4, #208	@ 0xd0
 8007390:	4916      	ldr	r1, [pc, #88]	@ (80073ec <arm_rfft_fast_init_f32+0xf8>)
 8007392:	4a17      	ldr	r2, [pc, #92]	@ (80073f0 <arm_rfft_fast_init_f32+0xfc>)
 8007394:	4b17      	ldr	r3, [pc, #92]	@ (80073f4 <arm_rfft_fast_init_f32+0x100>)
 8007396:	e7c3      	b.n	8007320 <arm_rfft_fast_init_f32+0x2c>
 8007398:	0801ab70 	.word	0x0801ab70
 800739c:	0800b564 	.word	0x0800b564
 80073a0:	080116d4 	.word	0x080116d4
 80073a4:	0800f664 	.word	0x0800f664
 80073a8:	0801c930 	.word	0x0801c930
 80073ac:	0801ee20 	.word	0x0801ee20
 80073b0:	08018054 	.word	0x08018054
 80073b4:	08015f54 	.word	0x08015f54
 80073b8:	0800f6d4 	.word	0x0800f6d4
 80073bc:	0801eab0 	.word	0x0801eab0
 80073c0:	080156d4 	.word	0x080156d4
 80073c4:	0801cb30 	.word	0x0801cb30
 80073c8:	08018f0c 	.word	0x08018f0c
 80073cc:	08017f54 	.word	0x08017f54
 80073d0:	0800f564 	.word	0x0800f564
 80073d4:	08018e64 	.word	0x08018e64
 80073d8:	08015ed4 	.word	0x08015ed4
 80073dc:	08018e8c 	.word	0x08018e8c
 80073e0:	0801d330 	.word	0x0801d330
 80073e4:	08019b70 	.word	0x08019b70
 80073e8:	0801d6b0 	.word	0x0801d6b0
 80073ec:	0801f020 	.word	0x0801f020
 80073f0:	08019770 	.word	0x08019770
 80073f4:	0801e6b0 	.word	0x0801e6b0

080073f8 <arm_rfft_fast_f32>:
 80073f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073fc:	8a06      	ldrh	r6, [r0, #16]
 80073fe:	0876      	lsrs	r6, r6, #1
 8007400:	4607      	mov	r7, r0
 8007402:	4615      	mov	r5, r2
 8007404:	8006      	strh	r6, [r0, #0]
 8007406:	460c      	mov	r4, r1
 8007408:	2b00      	cmp	r3, #0
 800740a:	d15c      	bne.n	80074c6 <arm_rfft_fast_f32+0xce>
 800740c:	461a      	mov	r2, r3
 800740e:	2301      	movs	r3, #1
 8007410:	f000 fbe4 	bl	8007bdc <arm_cfft_f32>
 8007414:	edd4 7a00 	vldr	s15, [r4]
 8007418:	ed94 7a01 	vldr	s14, [r4, #4]
 800741c:	883e      	ldrh	r6, [r7, #0]
 800741e:	6978      	ldr	r0, [r7, #20]
 8007420:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007424:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007428:	eeb6 3a00 	vmov.f32	s6, #96	@ 0x3f000000  0.5
 800742c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007430:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007434:	3e01      	subs	r6, #1
 8007436:	ee26 7a83 	vmul.f32	s14, s13, s6
 800743a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800743e:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8007442:	ed85 7a00 	vstr	s14, [r5]
 8007446:	edc5 7a01 	vstr	s15, [r5, #4]
 800744a:	3010      	adds	r0, #16
 800744c:	f105 0210 	add.w	r2, r5, #16
 8007450:	3b08      	subs	r3, #8
 8007452:	f104 0110 	add.w	r1, r4, #16
 8007456:	ed93 7a02 	vldr	s14, [r3, #8]
 800745a:	ed51 6a02 	vldr	s13, [r1, #-8]
 800745e:	ed10 6a02 	vldr	s12, [r0, #-8]
 8007462:	edd3 3a03 	vldr	s7, [r3, #12]
 8007466:	ed11 5a01 	vldr	s10, [r1, #-4]
 800746a:	ed50 5a01 	vldr	s11, [r0, #-4]
 800746e:	ee77 7a66 	vsub.f32	s15, s14, s13
 8007472:	ee77 4a26 	vadd.f32	s9, s14, s13
 8007476:	ee33 4a85 	vadd.f32	s8, s7, s10
 800747a:	ee66 6a27 	vmul.f32	s13, s12, s15
 800747e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8007482:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007486:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800748a:	ee77 7a05 	vadd.f32	s15, s14, s10
 800748e:	ee26 6a04 	vmul.f32	s12, s12, s8
 8007492:	ee65 5a84 	vmul.f32	s11, s11, s8
 8007496:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800749a:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800749e:	ee67 7a83 	vmul.f32	s15, s15, s6
 80074a2:	ee27 7a03 	vmul.f32	s14, s14, s6
 80074a6:	3e01      	subs	r6, #1
 80074a8:	ed02 7a02 	vstr	s14, [r2, #-8]
 80074ac:	ed42 7a01 	vstr	s15, [r2, #-4]
 80074b0:	f1a3 0308 	sub.w	r3, r3, #8
 80074b4:	f101 0108 	add.w	r1, r1, #8
 80074b8:	f100 0008 	add.w	r0, r0, #8
 80074bc:	f102 0208 	add.w	r2, r2, #8
 80074c0:	d1c9      	bne.n	8007456 <arm_rfft_fast_f32+0x5e>
 80074c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074c6:	edd1 7a00 	vldr	s15, [r1]
 80074ca:	edd1 6a01 	vldr	s13, [r1, #4]
 80074ce:	6941      	ldr	r1, [r0, #20]
 80074d0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80074d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80074d8:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 80074dc:	ee27 7a23 	vmul.f32	s14, s14, s7
 80074e0:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80074e4:	3e01      	subs	r6, #1
 80074e6:	ed82 7a00 	vstr	s14, [r2]
 80074ea:	edc2 7a01 	vstr	s15, [r2, #4]
 80074ee:	00f0      	lsls	r0, r6, #3
 80074f0:	b3ee      	cbz	r6, 800756e <arm_rfft_fast_f32+0x176>
 80074f2:	3808      	subs	r0, #8
 80074f4:	f101 0e10 	add.w	lr, r1, #16
 80074f8:	4420      	add	r0, r4
 80074fa:	f104 0110 	add.w	r1, r4, #16
 80074fe:	f102 0c10 	add.w	ip, r2, #16
 8007502:	ed90 7a02 	vldr	s14, [r0, #8]
 8007506:	ed51 6a02 	vldr	s13, [r1, #-8]
 800750a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800750e:	ed90 4a03 	vldr	s8, [r0, #12]
 8007512:	ed11 5a01 	vldr	s10, [r1, #-4]
 8007516:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800751a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800751e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8007522:	ee26 3a27 	vmul.f32	s6, s12, s15
 8007526:	ee77 6a26 	vadd.f32	s13, s14, s13
 800752a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800752e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8007532:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007536:	ee77 7a05 	vadd.f32	s15, s14, s10
 800753a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800753e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8007542:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007546:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800754a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800754e:	ee27 7a23 	vmul.f32	s14, s14, s7
 8007552:	3e01      	subs	r6, #1
 8007554:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8007558:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800755c:	f1a0 0008 	sub.w	r0, r0, #8
 8007560:	f101 0108 	add.w	r1, r1, #8
 8007564:	f10e 0e08 	add.w	lr, lr, #8
 8007568:	f10c 0c08 	add.w	ip, ip, #8
 800756c:	d1c9      	bne.n	8007502 <arm_rfft_fast_f32+0x10a>
 800756e:	461a      	mov	r2, r3
 8007570:	4629      	mov	r1, r5
 8007572:	4638      	mov	r0, r7
 8007574:	2301      	movs	r3, #1
 8007576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800757a:	f000 bb2f 	b.w	8007bdc <arm_cfft_f32>
 800757e:	bf00      	nop

08007580 <arm_cfft_radix8by2_f32>:
 8007580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007584:	ed2d 8b08 	vpush	{d8-d11}
 8007588:	4607      	mov	r7, r0
 800758a:	4608      	mov	r0, r1
 800758c:	f8b7 e000 	ldrh.w	lr, [r7]
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8007596:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800759a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800759e:	f000 80b0 	beq.w	8007702 <arm_cfft_radix8by2_f32+0x182>
 80075a2:	008b      	lsls	r3, r1, #2
 80075a4:	3310      	adds	r3, #16
 80075a6:	18c6      	adds	r6, r0, r3
 80075a8:	3210      	adds	r2, #16
 80075aa:	4443      	add	r3, r8
 80075ac:	f100 0510 	add.w	r5, r0, #16
 80075b0:	f108 0410 	add.w	r4, r8, #16
 80075b4:	ed54 1a04 	vldr	s3, [r4, #-16]
 80075b8:	ed54 6a03 	vldr	s13, [r4, #-12]
 80075bc:	ed13 4a04 	vldr	s8, [r3, #-16]
 80075c0:	ed53 3a03 	vldr	s7, [r3, #-12]
 80075c4:	ed53 5a02 	vldr	s11, [r3, #-8]
 80075c8:	ed13 5a01 	vldr	s10, [r3, #-4]
 80075cc:	ed14 0a02 	vldr	s0, [r4, #-8]
 80075d0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80075d4:	ed16 2a04 	vldr	s4, [r6, #-16]
 80075d8:	ed56 2a03 	vldr	s5, [r6, #-12]
 80075dc:	ed15 6a03 	vldr	s12, [r5, #-12]
 80075e0:	ed15 7a01 	vldr	s14, [r5, #-4]
 80075e4:	ed15 3a04 	vldr	s6, [r5, #-16]
 80075e8:	ed56 0a02 	vldr	s1, [r6, #-8]
 80075ec:	ed16 1a01 	vldr	s2, [r6, #-4]
 80075f0:	ed55 4a02 	vldr	s9, [r5, #-8]
 80075f4:	ee73 ba21 	vadd.f32	s23, s6, s3
 80075f8:	ee36 ba26 	vadd.f32	s22, s12, s13
 80075fc:	ee37 aa27 	vadd.f32	s20, s14, s15
 8007600:	ee72 9a04 	vadd.f32	s19, s4, s8
 8007604:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8007608:	ee31 8a05 	vadd.f32	s16, s2, s10
 800760c:	ee74 aa80 	vadd.f32	s21, s9, s0
 8007610:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8007614:	ed45 ba04 	vstr	s23, [r5, #-16]
 8007618:	ed05 ba03 	vstr	s22, [r5, #-12]
 800761c:	ed45 aa02 	vstr	s21, [r5, #-8]
 8007620:	ed05 aa01 	vstr	s20, [r5, #-4]
 8007624:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007628:	ed46 9a04 	vstr	s19, [r6, #-16]
 800762c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8007630:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007634:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007638:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800763c:	ed12 6a03 	vldr	s12, [r2, #-12]
 8007640:	ed52 2a04 	vldr	s5, [r2, #-16]
 8007644:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007648:	ee34 4a42 	vsub.f32	s8, s8, s4
 800764c:	ee26 8a86 	vmul.f32	s16, s13, s12
 8007650:	ee24 2a06 	vmul.f32	s4, s8, s12
 8007654:	ee63 1a22 	vmul.f32	s3, s6, s5
 8007658:	ee24 4a22 	vmul.f32	s8, s8, s5
 800765c:	ee23 3a06 	vmul.f32	s6, s6, s12
 8007660:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8007664:	ee23 6a86 	vmul.f32	s12, s7, s12
 8007668:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800766c:	ee36 6a04 	vadd.f32	s12, s12, s8
 8007670:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007674:	ee72 3a63 	vsub.f32	s7, s4, s7
 8007678:	ee71 2a88 	vadd.f32	s5, s3, s16
 800767c:	ed44 6a03 	vstr	s13, [r4, #-12]
 8007680:	ed44 2a04 	vstr	s5, [r4, #-16]
 8007684:	ed43 3a04 	vstr	s7, [r3, #-16]
 8007688:	ed03 6a03 	vstr	s12, [r3, #-12]
 800768c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007690:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8007694:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007698:	ed52 5a02 	vldr	s11, [r2, #-8]
 800769c:	ee35 6a41 	vsub.f32	s12, s10, s2
 80076a0:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80076a4:	ee67 3a87 	vmul.f32	s7, s15, s14
 80076a8:	ee26 5a87 	vmul.f32	s10, s13, s14
 80076ac:	ee24 4aa5 	vmul.f32	s8, s9, s11
 80076b0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80076b4:	ee64 4a87 	vmul.f32	s9, s9, s14
 80076b8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80076bc:	ee26 7a07 	vmul.f32	s14, s12, s14
 80076c0:	ee26 6a25 	vmul.f32	s12, s12, s11
 80076c4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80076c8:	ee74 5a23 	vadd.f32	s11, s8, s7
 80076cc:	ee35 6a46 	vsub.f32	s12, s10, s12
 80076d0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80076d4:	f1be 0e01 	subs.w	lr, lr, #1
 80076d8:	ed44 5a02 	vstr	s11, [r4, #-8]
 80076dc:	f105 0510 	add.w	r5, r5, #16
 80076e0:	ed44 7a01 	vstr	s15, [r4, #-4]
 80076e4:	f106 0610 	add.w	r6, r6, #16
 80076e8:	ed03 6a02 	vstr	s12, [r3, #-8]
 80076ec:	ed03 7a01 	vstr	s14, [r3, #-4]
 80076f0:	f102 0210 	add.w	r2, r2, #16
 80076f4:	f104 0410 	add.w	r4, r4, #16
 80076f8:	f103 0310 	add.w	r3, r3, #16
 80076fc:	f47f af5a 	bne.w	80075b4 <arm_cfft_radix8by2_f32+0x34>
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	b28c      	uxth	r4, r1
 8007704:	4621      	mov	r1, r4
 8007706:	2302      	movs	r3, #2
 8007708:	f000 fb22 	bl	8007d50 <arm_radix8_butterfly_f32>
 800770c:	ecbd 8b08 	vpop	{d8-d11}
 8007710:	4621      	mov	r1, r4
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	4640      	mov	r0, r8
 8007716:	2302      	movs	r3, #2
 8007718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800771c:	f000 bb18 	b.w	8007d50 <arm_radix8_butterfly_f32>

08007720 <arm_cfft_radix8by4_f32>:
 8007720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	ed2d 8b0a 	vpush	{d8-d12}
 8007728:	8802      	ldrh	r2, [r0, #0]
 800772a:	ed91 6a00 	vldr	s12, [r1]
 800772e:	b08f      	sub	sp, #60	@ 0x3c
 8007730:	460f      	mov	r7, r1
 8007732:	0852      	lsrs	r2, r2, #1
 8007734:	6841      	ldr	r1, [r0, #4]
 8007736:	900c      	str	r0, [sp, #48]	@ 0x30
 8007738:	0093      	lsls	r3, r2, #2
 800773a:	4638      	mov	r0, r7
 800773c:	4418      	add	r0, r3
 800773e:	4606      	mov	r6, r0
 8007740:	9009      	str	r0, [sp, #36]	@ 0x24
 8007742:	4418      	add	r0, r3
 8007744:	edd0 6a00 	vldr	s13, [r0]
 8007748:	ed96 4a00 	vldr	s8, [r6]
 800774c:	edd6 2a01 	vldr	s5, [r6, #4]
 8007750:	edd0 7a01 	vldr	s15, [r0, #4]
 8007754:	900a      	str	r0, [sp, #40]	@ 0x28
 8007756:	ee76 5a26 	vadd.f32	s11, s12, s13
 800775a:	4604      	mov	r4, r0
 800775c:	4625      	mov	r5, r4
 800775e:	441c      	add	r4, r3
 8007760:	edd4 4a00 	vldr	s9, [r4]
 8007764:	ed97 7a01 	vldr	s14, [r7, #4]
 8007768:	ed94 3a01 	vldr	s6, [r4, #4]
 800776c:	9401      	str	r4, [sp, #4]
 800776e:	ee35 5a84 	vadd.f32	s10, s11, s8
 8007772:	4630      	mov	r0, r6
 8007774:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007778:	463e      	mov	r6, r7
 800777a:	ee15 ea10 	vmov	lr, s10
 800777e:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007782:	f846 eb08 	str.w	lr, [r6], #8
 8007786:	ee37 6a27 	vadd.f32	s12, s14, s15
 800778a:	ed90 5a01 	vldr	s10, [r0, #4]
 800778e:	9605      	str	r6, [sp, #20]
 8007790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007794:	9e01      	ldr	r6, [sp, #4]
 8007796:	9707      	str	r7, [sp, #28]
 8007798:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800779c:	ed96 2a01 	vldr	s4, [r6, #4]
 80077a0:	ee36 7a05 	vadd.f32	s14, s12, s10
 80077a4:	ee75 5ac4 	vsub.f32	s11, s11, s8
 80077a8:	ee37 5ac4 	vsub.f32	s10, s15, s8
 80077ac:	ee77 7a84 	vadd.f32	s15, s15, s8
 80077b0:	ee33 4ac3 	vsub.f32	s8, s7, s6
 80077b4:	4604      	mov	r4, r0
 80077b6:	46a3      	mov	fp, r4
 80077b8:	ee37 7a02 	vadd.f32	s14, s14, s4
 80077bc:	ee35 5a24 	vadd.f32	s10, s10, s9
 80077c0:	ee14 8a10 	vmov	r8, s8
 80077c4:	46a4      	mov	ip, r4
 80077c6:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80077ca:	ed87 7a01 	vstr	s14, [r7, #4]
 80077ce:	f84b 8b08 	str.w	r8, [fp], #8
 80077d2:	f1ac 0704 	sub.w	r7, ip, #4
 80077d6:	ed8c 5a01 	vstr	s10, [ip, #4]
 80077da:	f101 0c08 	add.w	ip, r1, #8
 80077de:	462c      	mov	r4, r5
 80077e0:	f8cd c010 	str.w	ip, [sp, #16]
 80077e4:	ee15 ca90 	vmov	ip, s11
 80077e8:	ee36 6a62 	vsub.f32	s12, s12, s5
 80077ec:	f844 cb08 	str.w	ip, [r4], #8
 80077f0:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80077f4:	ee36 6a43 	vsub.f32	s12, s12, s6
 80077f8:	9406      	str	r4, [sp, #24]
 80077fa:	ee76 6a83 	vadd.f32	s13, s13, s6
 80077fe:	f101 0410 	add.w	r4, r1, #16
 8007802:	0852      	lsrs	r2, r2, #1
 8007804:	9402      	str	r4, [sp, #8]
 8007806:	ed85 6a01 	vstr	s12, [r5, #4]
 800780a:	462c      	mov	r4, r5
 800780c:	f101 0518 	add.w	r5, r1, #24
 8007810:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007812:	46b2      	mov	sl, r6
 8007814:	9503      	str	r5, [sp, #12]
 8007816:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800781a:	3a02      	subs	r2, #2
 800781c:	ee16 5a90 	vmov	r5, s13
 8007820:	46b6      	mov	lr, r6
 8007822:	4630      	mov	r0, r6
 8007824:	0852      	lsrs	r2, r2, #1
 8007826:	f84a 5b08 	str.w	r5, [sl], #8
 800782a:	f1a0 0604 	sub.w	r6, r0, #4
 800782e:	edce 7a01 	vstr	s15, [lr, #4]
 8007832:	9208      	str	r2, [sp, #32]
 8007834:	f000 8130 	beq.w	8007a98 <arm_cfft_radix8by4_f32+0x378>
 8007838:	4691      	mov	r9, r2
 800783a:	9a07      	ldr	r2, [sp, #28]
 800783c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007840:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8007844:	3b08      	subs	r3, #8
 8007846:	f102 0510 	add.w	r5, r2, #16
 800784a:	f101 0c20 	add.w	ip, r1, #32
 800784e:	f1a4 020c 	sub.w	r2, r4, #12
 8007852:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8007856:	4433      	add	r3, r6
 8007858:	3410      	adds	r4, #16
 800785a:	4650      	mov	r0, sl
 800785c:	4659      	mov	r1, fp
 800785e:	ed55 3a02 	vldr	s7, [r5, #-8]
 8007862:	ed14 5a02 	vldr	s10, [r4, #-8]
 8007866:	ed91 7a00 	vldr	s14, [r1]
 800786a:	edd0 7a00 	vldr	s15, [r0]
 800786e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007872:	ed15 4a01 	vldr	s8, [r5, #-4]
 8007876:	edd0 6a01 	vldr	s13, [r0, #4]
 800787a:	ed91 6a01 	vldr	s12, [r1, #4]
 800787e:	ee33 8a85 	vadd.f32	s16, s7, s10
 8007882:	ee34 0a25 	vadd.f32	s0, s8, s11
 8007886:	ee78 4a07 	vadd.f32	s9, s16, s14
 800788a:	ee74 5a65 	vsub.f32	s11, s8, s11
 800788e:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8007892:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8007896:	ed45 4a02 	vstr	s9, [r5, #-8]
 800789a:	edd1 4a01 	vldr	s9, [r1, #4]
 800789e:	ed90 4a01 	vldr	s8, [r0, #4]
 80078a2:	ee70 4a24 	vadd.f32	s9, s0, s9
 80078a6:	ee75 aa06 	vadd.f32	s21, s10, s12
 80078aa:	ee74 4a84 	vadd.f32	s9, s9, s8
 80078ae:	ee35 aac7 	vsub.f32	s20, s11, s14
 80078b2:	ed45 4a01 	vstr	s9, [r5, #-4]
 80078b6:	edd6 1a00 	vldr	s3, [r6]
 80078ba:	edd7 0a00 	vldr	s1, [r7]
 80078be:	ed92 4a02 	vldr	s8, [r2, #8]
 80078c2:	edd3 3a02 	vldr	s7, [r3, #8]
 80078c6:	ed93 2a01 	vldr	s4, [r3, #4]
 80078ca:	ed16 1a01 	vldr	s2, [r6, #-4]
 80078ce:	edd2 2a01 	vldr	s5, [r2, #4]
 80078d2:	ed57 9a01 	vldr	s19, [r7, #-4]
 80078d6:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80078da:	ee39 3a81 	vadd.f32	s6, s19, s2
 80078de:	ee74 8a84 	vadd.f32	s17, s9, s8
 80078e2:	ee70 1ae1 	vsub.f32	s3, s1, s3
 80078e6:	ee78 8aa3 	vadd.f32	s17, s17, s7
 80078ea:	ee7a aae6 	vsub.f32	s21, s21, s13
 80078ee:	ee18 aa90 	vmov	sl, s17
 80078f2:	f847 a908 	str.w	sl, [r7], #-8
 80078f6:	edd2 8a01 	vldr	s17, [r2, #4]
 80078fa:	ed93 9a01 	vldr	s18, [r3, #4]
 80078fe:	ee73 8a28 	vadd.f32	s17, s6, s17
 8007902:	ee3a aa27 	vadd.f32	s20, s20, s15
 8007906:	ee78 8a89 	vadd.f32	s17, s17, s18
 800790a:	ee74 0a63 	vsub.f32	s1, s8, s7
 800790e:	edc7 8a01 	vstr	s17, [r7, #4]
 8007912:	ed18 ba02 	vldr	s22, [r8, #-8]
 8007916:	ed58 8a01 	vldr	s17, [r8, #-4]
 800791a:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800791e:	ee6a ba28 	vmul.f32	s23, s20, s17
 8007922:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8007926:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800792a:	ee31 9a20 	vadd.f32	s18, s2, s1
 800792e:	ee79 9a82 	vadd.f32	s19, s19, s4
 8007932:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8007936:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800793a:	ee69 baa8 	vmul.f32	s23, s19, s17
 800793e:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8007942:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8007946:	ee69 8a28 	vmul.f32	s17, s18, s17
 800794a:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800794e:	ee1c aa10 	vmov	sl, s24
 8007952:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8007956:	f841 ab08 	str.w	sl, [r1], #8
 800795a:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800795e:	ee3b bacb 	vsub.f32	s22, s23, s22
 8007962:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8007966:	ee33 3a62 	vsub.f32	s6, s6, s5
 800796a:	ed01 aa01 	vstr	s20, [r1, #-4]
 800796e:	edc2 8a01 	vstr	s17, [r2, #4]
 8007972:	ed82 ba02 	vstr	s22, [r2, #8]
 8007976:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800797a:	ee74 3a63 	vsub.f32	s7, s8, s7
 800797e:	ee38 8a47 	vsub.f32	s16, s16, s14
 8007982:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8007986:	ee30 0a46 	vsub.f32	s0, s0, s12
 800798a:	ee33 3a42 	vsub.f32	s6, s6, s4
 800798e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8007992:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007996:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800799a:	ee63 8a04 	vmul.f32	s17, s6, s8
 800799e:	ee28 aa24 	vmul.f32	s20, s16, s9
 80079a2:	ee60 9a04 	vmul.f32	s19, s0, s8
 80079a6:	ee28 8a04 	vmul.f32	s16, s16, s8
 80079aa:	ee20 0a24 	vmul.f32	s0, s0, s9
 80079ae:	ee63 3a84 	vmul.f32	s7, s7, s8
 80079b2:	ee39 4a68 	vsub.f32	s8, s18, s17
 80079b6:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80079ba:	ee14 aa10 	vmov	sl, s8
 80079be:	ee30 0a48 	vsub.f32	s0, s0, s16
 80079c2:	ee63 4a24 	vmul.f32	s9, s6, s9
 80079c6:	ed44 9a02 	vstr	s19, [r4, #-8]
 80079ca:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80079ce:	ed04 0a01 	vstr	s0, [r4, #-4]
 80079d2:	f846 a908 	str.w	sl, [r6], #-8
 80079d6:	ee35 6a46 	vsub.f32	s12, s10, s12
 80079da:	ee35 7a87 	vadd.f32	s14, s11, s14
 80079de:	edc6 3a01 	vstr	s7, [r6, #4]
 80079e2:	ee76 6a26 	vadd.f32	s13, s12, s13
 80079e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80079ea:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 80079ee:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 80079f2:	ee67 5a86 	vmul.f32	s11, s15, s12
 80079f6:	ee26 5a87 	vmul.f32	s10, s13, s14
 80079fa:	ee72 2a62 	vsub.f32	s5, s4, s5
 80079fe:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8007a02:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8007a06:	ee75 5a25 	vadd.f32	s11, s10, s11
 8007a0a:	ee62 0a86 	vmul.f32	s1, s5, s12
 8007a0e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007a12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a16:	ee21 6a06 	vmul.f32	s12, s2, s12
 8007a1a:	ee62 2a87 	vmul.f32	s5, s5, s14
 8007a1e:	ee21 1a07 	vmul.f32	s2, s2, s14
 8007a22:	ee15 aa90 	vmov	sl, s11
 8007a26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007a2a:	f840 ab08 	str.w	sl, [r0], #8
 8007a2e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8007a32:	ee76 2a22 	vadd.f32	s5, s12, s5
 8007a36:	f1b9 0901 	subs.w	r9, r9, #1
 8007a3a:	ed40 7a01 	vstr	s15, [r0, #-4]
 8007a3e:	f105 0508 	add.w	r5, r5, #8
 8007a42:	ed83 1a02 	vstr	s2, [r3, #8]
 8007a46:	edc3 2a01 	vstr	s5, [r3, #4]
 8007a4a:	f108 0808 	add.w	r8, r8, #8
 8007a4e:	f1a2 0208 	sub.w	r2, r2, #8
 8007a52:	f10c 0c10 	add.w	ip, ip, #16
 8007a56:	f104 0408 	add.w	r4, r4, #8
 8007a5a:	f10e 0e18 	add.w	lr, lr, #24
 8007a5e:	f1a3 0308 	sub.w	r3, r3, #8
 8007a62:	f47f aefc 	bne.w	800785e <arm_cfft_radix8by4_f32+0x13e>
 8007a66:	9908      	ldr	r1, [sp, #32]
 8007a68:	9802      	ldr	r0, [sp, #8]
 8007a6a:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8007a6e:	00cb      	lsls	r3, r1, #3
 8007a70:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8007a74:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8007a78:	9102      	str	r1, [sp, #8]
 8007a7a:	9905      	ldr	r1, [sp, #20]
 8007a7c:	4419      	add	r1, r3
 8007a7e:	9105      	str	r1, [sp, #20]
 8007a80:	9904      	ldr	r1, [sp, #16]
 8007a82:	4419      	add	r1, r3
 8007a84:	9104      	str	r1, [sp, #16]
 8007a86:	9906      	ldr	r1, [sp, #24]
 8007a88:	449b      	add	fp, r3
 8007a8a:	4419      	add	r1, r3
 8007a8c:	449a      	add	sl, r3
 8007a8e:	9b03      	ldr	r3, [sp, #12]
 8007a90:	9106      	str	r1, [sp, #24]
 8007a92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a96:	9303      	str	r3, [sp, #12]
 8007a98:	9a05      	ldr	r2, [sp, #20]
 8007a9a:	9806      	ldr	r0, [sp, #24]
 8007a9c:	ed92 4a00 	vldr	s8, [r2]
 8007aa0:	ed90 7a00 	vldr	s14, [r0]
 8007aa4:	ed9b 3a00 	vldr	s6, [fp]
 8007aa8:	edda 3a00 	vldr	s7, [sl]
 8007aac:	edd2 4a01 	vldr	s9, [r2, #4]
 8007ab0:	edd0 6a01 	vldr	s13, [r0, #4]
 8007ab4:	ed9a 2a01 	vldr	s4, [sl, #4]
 8007ab8:	eddb 7a01 	vldr	s15, [fp, #4]
 8007abc:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8007ac0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ac2:	ee34 6a07 	vadd.f32	s12, s8, s14
 8007ac6:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8007aca:	ee36 5a03 	vadd.f32	s10, s12, s6
 8007ace:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8007ad2:	ee35 5a23 	vadd.f32	s10, s10, s7
 8007ad6:	ee34 7a47 	vsub.f32	s14, s8, s14
 8007ada:	ed82 5a00 	vstr	s10, [r2]
 8007ade:	ed9b 5a01 	vldr	s10, [fp, #4]
 8007ae2:	edda 4a01 	vldr	s9, [sl, #4]
 8007ae6:	ee35 5a85 	vadd.f32	s10, s11, s10
 8007aea:	ee37 4a27 	vadd.f32	s8, s14, s15
 8007aee:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007af2:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8007af6:	ed82 5a01 	vstr	s10, [r2, #4]
 8007afa:	9a04      	ldr	r2, [sp, #16]
 8007afc:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8007b00:	edd2 1a00 	vldr	s3, [r2]
 8007b04:	edd2 2a01 	vldr	s5, [r2, #4]
 8007b08:	9a02      	ldr	r2, [sp, #8]
 8007b0a:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007b0e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8007b12:	ee64 4a21 	vmul.f32	s9, s8, s3
 8007b16:	ee24 4a22 	vmul.f32	s8, s8, s5
 8007b1a:	ee65 2a22 	vmul.f32	s5, s10, s5
 8007b1e:	ee25 5a21 	vmul.f32	s10, s10, s3
 8007b22:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8007b26:	ee35 5a44 	vsub.f32	s10, s10, s8
 8007b2a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8007b2e:	edcb 2a00 	vstr	s5, [fp]
 8007b32:	ed8b 5a01 	vstr	s10, [fp, #4]
 8007b36:	ed92 4a01 	vldr	s8, [r2, #4]
 8007b3a:	ed92 5a00 	vldr	s10, [r2]
 8007b3e:	9a03      	ldr	r2, [sp, #12]
 8007b40:	ee36 6a63 	vsub.f32	s12, s12, s7
 8007b44:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8007b48:	ee66 4a05 	vmul.f32	s9, s12, s10
 8007b4c:	ee25 5a85 	vmul.f32	s10, s11, s10
 8007b50:	ee26 6a04 	vmul.f32	s12, s12, s8
 8007b54:	ee65 5a84 	vmul.f32	s11, s11, s8
 8007b58:	ee35 6a46 	vsub.f32	s12, s10, s12
 8007b5c:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8007b60:	ee76 6a83 	vadd.f32	s13, s13, s6
 8007b64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b68:	ed80 6a01 	vstr	s12, [r0, #4]
 8007b6c:	edc0 5a00 	vstr	s11, [r0]
 8007b70:	edd2 5a01 	vldr	s11, [r2, #4]
 8007b74:	9807      	ldr	r0, [sp, #28]
 8007b76:	ee77 7a02 	vadd.f32	s15, s14, s4
 8007b7a:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8007b7e:	edd2 6a00 	vldr	s13, [r2]
 8007b82:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8007b86:	ee67 6a26 	vmul.f32	s13, s14, s13
 8007b8a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007b8e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8007b92:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007b96:	ee36 7a07 	vadd.f32	s14, s12, s14
 8007b9a:	edca 7a01 	vstr	s15, [sl, #4]
 8007b9e:	ed8a 7a00 	vstr	s14, [sl]
 8007ba2:	6872      	ldr	r2, [r6, #4]
 8007ba4:	4621      	mov	r1, r4
 8007ba6:	2304      	movs	r3, #4
 8007ba8:	f000 f8d2 	bl	8007d50 <arm_radix8_butterfly_f32>
 8007bac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bae:	6872      	ldr	r2, [r6, #4]
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	2304      	movs	r3, #4
 8007bb4:	f000 f8cc 	bl	8007d50 <arm_radix8_butterfly_f32>
 8007bb8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007bba:	6872      	ldr	r2, [r6, #4]
 8007bbc:	4621      	mov	r1, r4
 8007bbe:	2304      	movs	r3, #4
 8007bc0:	f000 f8c6 	bl	8007d50 <arm_radix8_butterfly_f32>
 8007bc4:	6872      	ldr	r2, [r6, #4]
 8007bc6:	9801      	ldr	r0, [sp, #4]
 8007bc8:	4621      	mov	r1, r4
 8007bca:	2304      	movs	r3, #4
 8007bcc:	b00f      	add	sp, #60	@ 0x3c
 8007bce:	ecbd 8b0a 	vpop	{d8-d12}
 8007bd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd6:	f000 b8bb 	b.w	8007d50 <arm_radix8_butterfly_f32>
 8007bda:	bf00      	nop

08007bdc <arm_cfft_f32>:
 8007bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be0:	2a01      	cmp	r2, #1
 8007be2:	4606      	mov	r6, r0
 8007be4:	4617      	mov	r7, r2
 8007be6:	460c      	mov	r4, r1
 8007be8:	4698      	mov	r8, r3
 8007bea:	8805      	ldrh	r5, [r0, #0]
 8007bec:	d054      	beq.n	8007c98 <arm_cfft_f32+0xbc>
 8007bee:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007bf2:	d04c      	beq.n	8007c8e <arm_cfft_f32+0xb2>
 8007bf4:	d916      	bls.n	8007c24 <arm_cfft_f32+0x48>
 8007bf6:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8007bfa:	d01a      	beq.n	8007c32 <arm_cfft_f32+0x56>
 8007bfc:	d95c      	bls.n	8007cb8 <arm_cfft_f32+0xdc>
 8007bfe:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8007c02:	d044      	beq.n	8007c8e <arm_cfft_f32+0xb2>
 8007c04:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8007c08:	d105      	bne.n	8007c16 <arm_cfft_f32+0x3a>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	6872      	ldr	r2, [r6, #4]
 8007c0e:	4629      	mov	r1, r5
 8007c10:	4620      	mov	r0, r4
 8007c12:	f000 f89d 	bl	8007d50 <arm_radix8_butterfly_f32>
 8007c16:	f1b8 0f00 	cmp.w	r8, #0
 8007c1a:	d111      	bne.n	8007c40 <arm_cfft_f32+0x64>
 8007c1c:	2f01      	cmp	r7, #1
 8007c1e:	d016      	beq.n	8007c4e <arm_cfft_f32+0x72>
 8007c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c24:	2d20      	cmp	r5, #32
 8007c26:	d032      	beq.n	8007c8e <arm_cfft_f32+0xb2>
 8007c28:	d94a      	bls.n	8007cc0 <arm_cfft_f32+0xe4>
 8007c2a:	2d40      	cmp	r5, #64	@ 0x40
 8007c2c:	d0ed      	beq.n	8007c0a <arm_cfft_f32+0x2e>
 8007c2e:	2d80      	cmp	r5, #128	@ 0x80
 8007c30:	d1f1      	bne.n	8007c16 <arm_cfft_f32+0x3a>
 8007c32:	4621      	mov	r1, r4
 8007c34:	4630      	mov	r0, r6
 8007c36:	f7ff fca3 	bl	8007580 <arm_cfft_radix8by2_f32>
 8007c3a:	f1b8 0f00 	cmp.w	r8, #0
 8007c3e:	d0ed      	beq.n	8007c1c <arm_cfft_f32+0x40>
 8007c40:	68b2      	ldr	r2, [r6, #8]
 8007c42:	89b1      	ldrh	r1, [r6, #12]
 8007c44:	4620      	mov	r0, r4
 8007c46:	f7f8 fae3 	bl	8000210 <arm_bitreversal_32>
 8007c4a:	2f01      	cmp	r7, #1
 8007c4c:	d1e8      	bne.n	8007c20 <arm_cfft_f32+0x44>
 8007c4e:	ee07 5a90 	vmov	s15, r5
 8007c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c5a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007c5e:	2d00      	cmp	r5, #0
 8007c60:	d0de      	beq.n	8007c20 <arm_cfft_f32+0x44>
 8007c62:	f104 0108 	add.w	r1, r4, #8
 8007c66:	2300      	movs	r3, #0
 8007c68:	3301      	adds	r3, #1
 8007c6a:	429d      	cmp	r5, r3
 8007c6c:	f101 0108 	add.w	r1, r1, #8
 8007c70:	ed11 7a04 	vldr	s14, [r1, #-16]
 8007c74:	ed51 7a03 	vldr	s15, [r1, #-12]
 8007c78:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007c7c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007c80:	ed01 7a04 	vstr	s14, [r1, #-16]
 8007c84:	ed41 7a03 	vstr	s15, [r1, #-12]
 8007c88:	d1ee      	bne.n	8007c68 <arm_cfft_f32+0x8c>
 8007c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4630      	mov	r0, r6
 8007c92:	f7ff fd45 	bl	8007720 <arm_cfft_radix8by4_f32>
 8007c96:	e7be      	b.n	8007c16 <arm_cfft_f32+0x3a>
 8007c98:	b1ad      	cbz	r5, 8007cc6 <arm_cfft_f32+0xea>
 8007c9a:	f101 030c 	add.w	r3, r1, #12
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	ed53 7a02 	vldr	s15, [r3, #-8]
 8007ca4:	3201      	adds	r2, #1
 8007ca6:	eef1 7a67 	vneg.f32	s15, s15
 8007caa:	4295      	cmp	r5, r2
 8007cac:	ed43 7a02 	vstr	s15, [r3, #-8]
 8007cb0:	f103 0308 	add.w	r3, r3, #8
 8007cb4:	d1f4      	bne.n	8007ca0 <arm_cfft_f32+0xc4>
 8007cb6:	e79a      	b.n	8007bee <arm_cfft_f32+0x12>
 8007cb8:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8007cbc:	d0a5      	beq.n	8007c0a <arm_cfft_f32+0x2e>
 8007cbe:	e7aa      	b.n	8007c16 <arm_cfft_f32+0x3a>
 8007cc0:	2d10      	cmp	r5, #16
 8007cc2:	d0b6      	beq.n	8007c32 <arm_cfft_f32+0x56>
 8007cc4:	e7a7      	b.n	8007c16 <arm_cfft_f32+0x3a>
 8007cc6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007cca:	d894      	bhi.n	8007bf6 <arm_cfft_f32+0x1a>
 8007ccc:	e7aa      	b.n	8007c24 <arm_cfft_f32+0x48>
 8007cce:	bf00      	nop

08007cd0 <arm_cos_f32>:
 8007cd0:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8007d44 <arm_cos_f32+0x74>
 8007cd4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007cd8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8007cdc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007ce0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ce8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007cec:	d504      	bpl.n	8007cf8 <arm_cos_f32+0x28>
 8007cee:	ee17 3a90 	vmov	r3, s15
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	ee07 3a90 	vmov	s15, r3
 8007cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007cfc:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8007d48 <arm_cos_f32+0x78>
 8007d00:	4a12      	ldr	r2, [pc, #72]	@ (8007d4c <arm_cos_f32+0x7c>)
 8007d02:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007d06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d0a:	ee20 0a26 	vmul.f32	s0, s0, s13
 8007d0e:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8007d12:	ee17 3a90 	vmov	r3, s15
 8007d16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d1a:	ee07 3a90 	vmov	s15, r3
 8007d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d22:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8007d26:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007d2a:	edd1 6a01 	vldr	s13, [r1, #4]
 8007d2e:	ed91 0a00 	vldr	s0, [r1]
 8007d32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007d36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007d3a:	ee27 0a00 	vmul.f32	s0, s14, s0
 8007d3e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007d42:	4770      	bx	lr
 8007d44:	3e22f983 	.word	0x3e22f983
 8007d48:	44000000 	.word	0x44000000
 8007d4c:	08018f6c 	.word	0x08018f6c

08007d50 <arm_radix8_butterfly_f32>:
 8007d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d54:	ed2d 8b10 	vpush	{d8-d15}
 8007d58:	461c      	mov	r4, r3
 8007d5a:	b09d      	sub	sp, #116	@ 0x74
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	3304      	adds	r3, #4
 8007d60:	ed9f bac4 	vldr	s22, [pc, #784]	@ 8008074 <arm_radix8_butterfly_f32+0x324>
 8007d64:	9019      	str	r0, [sp, #100]	@ 0x64
 8007d66:	921a      	str	r2, [sp, #104]	@ 0x68
 8007d68:	468b      	mov	fp, r1
 8007d6a:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d6c:	468a      	mov	sl, r1
 8007d6e:	46a1      	mov	r9, r4
 8007d70:	4607      	mov	r7, r0
 8007d72:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8007d76:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8007d7a:	eb03 0508 	add.w	r5, r3, r8
 8007d7e:	195c      	adds	r4, r3, r5
 8007d80:	00de      	lsls	r6, r3, #3
 8007d82:	191a      	adds	r2, r3, r4
 8007d84:	9600      	str	r6, [sp, #0]
 8007d86:	1898      	adds	r0, r3, r2
 8007d88:	4619      	mov	r1, r3
 8007d8a:	9e00      	ldr	r6, [sp, #0]
 8007d8c:	9311      	str	r3, [sp, #68]	@ 0x44
 8007d8e:	4401      	add	r1, r0
 8007d90:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8007d94:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8007d98:	19be      	adds	r6, r7, r6
 8007d9a:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8007d9e:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8007da2:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8007da6:	9f00      	ldr	r7, [sp, #0]
 8007da8:	011b      	lsls	r3, r3, #4
 8007daa:	eb06 0e07 	add.w	lr, r6, r7
 8007dae:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 8007db0:	9302      	str	r3, [sp, #8]
 8007db2:	3204      	adds	r2, #4
 8007db4:	3104      	adds	r1, #4
 8007db6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007dba:	f04f 0c00 	mov.w	ip, #0
 8007dbe:	edde 7a00 	vldr	s15, [lr]
 8007dc2:	edd6 6a00 	vldr	s13, [r6]
 8007dc6:	ed95 2a00 	vldr	s4, [r5]
 8007dca:	ed17 aa01 	vldr	s20, [r7, #-4]
 8007dce:	edd4 4a00 	vldr	s9, [r4]
 8007dd2:	ed90 5a00 	vldr	s10, [r0]
 8007dd6:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007dda:	ed51 0a01 	vldr	s1, [r1, #-4]
 8007dde:	ee77 8a85 	vadd.f32	s17, s15, s10
 8007de2:	ee76 3a87 	vadd.f32	s7, s13, s14
 8007de6:	ee32 4a20 	vadd.f32	s8, s4, s1
 8007dea:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8007dee:	ee33 6a84 	vadd.f32	s12, s7, s8
 8007df2:	ee73 5a28 	vadd.f32	s11, s6, s17
 8007df6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007dfa:	ee75 6a86 	vadd.f32	s13, s11, s12
 8007dfe:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8007e02:	ed47 6a01 	vstr	s13, [r7, #-4]
 8007e06:	edc4 5a00 	vstr	s11, [r4]
 8007e0a:	ed92 9a00 	vldr	s18, [r2]
 8007e0e:	ed95 1a01 	vldr	s2, [r5, #4]
 8007e12:	edd6 5a01 	vldr	s11, [r6, #4]
 8007e16:	ed91 6a00 	vldr	s12, [r1]
 8007e1a:	edd7 2a00 	vldr	s5, [r7]
 8007e1e:	edd4 1a01 	vldr	s3, [r4, #4]
 8007e22:	edde 6a01 	vldr	s13, [lr, #4]
 8007e26:	edd0 9a01 	vldr	s19, [r0, #4]
 8007e2a:	ee72 0a60 	vsub.f32	s1, s4, s1
 8007e2e:	ee71 aa46 	vsub.f32	s21, s2, s12
 8007e32:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8007e36:	ee37 0a60 	vsub.f32	s0, s14, s1
 8007e3a:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8007e3e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8007e42:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8007e46:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8007e4a:	ee75 5a89 	vadd.f32	s11, s11, s18
 8007e4e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8007e52:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8007e56:	ee31 6a06 	vadd.f32	s12, s2, s12
 8007e5a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8007e5e:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8007e62:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8007e66:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8007e6a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8007e6e:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8007e72:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8007e76:	ee33 3a68 	vsub.f32	s6, s6, s17
 8007e7a:	ee36 0a88 	vadd.f32	s0, s13, s16
 8007e7e:	ee75 8a86 	vadd.f32	s17, s11, s12
 8007e82:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8007e86:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8007e8a:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8007e8e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8007e92:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007e96:	ee75 4a27 	vadd.f32	s9, s10, s15
 8007e9a:	ee71 5a49 	vsub.f32	s11, s2, s18
 8007e9e:	ee31 2a09 	vadd.f32	s4, s2, s18
 8007ea2:	ee75 7a67 	vsub.f32	s15, s10, s15
 8007ea6:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8007eaa:	ee71 2ae2 	vsub.f32	s5, s3, s5
 8007eae:	ee73 0a06 	vadd.f32	s1, s6, s12
 8007eb2:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8007eb6:	ee36 5a87 	vadd.f32	s10, s13, s14
 8007eba:	ee32 8a28 	vadd.f32	s16, s4, s17
 8007ebe:	ee33 6a46 	vsub.f32	s12, s6, s12
 8007ec2:	ee34 4a25 	vadd.f32	s8, s8, s11
 8007ec6:	ee33 3a80 	vadd.f32	s6, s7, s0
 8007eca:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007ece:	ee71 5a64 	vsub.f32	s11, s2, s9
 8007ed2:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8007ed6:	ee32 2a68 	vsub.f32	s4, s4, s17
 8007eda:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8007ede:	ee74 4a81 	vadd.f32	s9, s9, s2
 8007ee2:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8007ee6:	44dc      	add	ip, fp
 8007ee8:	45e2      	cmp	sl, ip
 8007eea:	ed87 8a00 	vstr	s16, [r7]
 8007eee:	ed84 2a01 	vstr	s4, [r4, #4]
 8007ef2:	441f      	add	r7, r3
 8007ef4:	edce 0a00 	vstr	s1, [lr]
 8007ef8:	441c      	add	r4, r3
 8007efa:	ed80 6a00 	vstr	s12, [r0]
 8007efe:	edce 1a01 	vstr	s3, [lr, #4]
 8007f02:	ed80 4a01 	vstr	s8, [r0, #4]
 8007f06:	449e      	add	lr, r3
 8007f08:	ed86 3a00 	vstr	s6, [r6]
 8007f0c:	4418      	add	r0, r3
 8007f0e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8007f12:	ed02 5a01 	vstr	s10, [r2, #-4]
 8007f16:	ed85 7a00 	vstr	s14, [r5]
 8007f1a:	edc6 5a01 	vstr	s11, [r6, #4]
 8007f1e:	edc1 4a00 	vstr	s9, [r1]
 8007f22:	441e      	add	r6, r3
 8007f24:	edc2 6a00 	vstr	s13, [r2]
 8007f28:	4419      	add	r1, r3
 8007f2a:	edc5 7a01 	vstr	s15, [r5, #4]
 8007f2e:	441a      	add	r2, r3
 8007f30:	441d      	add	r5, r3
 8007f32:	f63f af44 	bhi.w	8007dbe <arm_radix8_butterfly_f32+0x6e>
 8007f36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007f38:	2a07      	cmp	r2, #7
 8007f3a:	f240 81f5 	bls.w	8008328 <arm_radix8_butterfly_f32+0x5d8>
 8007f3e:	f108 0101 	add.w	r1, r8, #1
 8007f42:	188f      	adds	r7, r1, r2
 8007f44:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8007f48:	19d6      	adds	r6, r2, r7
 8007f4a:	eb08 0c09 	add.w	ip, r8, r9
 8007f4e:	1994      	adds	r4, r2, r6
 8007f50:	eb0c 0e09 	add.w	lr, ip, r9
 8007f54:	4610      	mov	r0, r2
 8007f56:	9701      	str	r7, [sp, #4]
 8007f58:	4420      	add	r0, r4
 8007f5a:	eb0e 0709 	add.w	r7, lr, r9
 8007f5e:	1815      	adds	r5, r2, r0
 8007f60:	eb07 0209 	add.w	r2, r7, r9
 8007f64:	9203      	str	r2, [sp, #12]
 8007f66:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007f68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007f6c:	9117      	str	r1, [sp, #92]	@ 0x5c
 8007f6e:	440a      	add	r2, r1
 8007f70:	9900      	ldr	r1, [sp, #0]
 8007f72:	3108      	adds	r1, #8
 8007f74:	9100      	str	r1, [sp, #0]
 8007f76:	9902      	ldr	r1, [sp, #8]
 8007f78:	3108      	adds	r1, #8
 8007f7a:	9102      	str	r1, [sp, #8]
 8007f7c:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007f7e:	00ff      	lsls	r7, r7, #3
 8007f80:	9715      	str	r7, [sp, #84]	@ 0x54
 8007f82:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8007f86:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8007f8a:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8007f8e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8007f90:	9903      	ldr	r1, [sp, #12]
 8007f92:	19d7      	adds	r7, r2, r7
 8007f94:	00c9      	lsls	r1, r1, #3
 8007f96:	9114      	str	r1, [sp, #80]	@ 0x50
 8007f98:	9710      	str	r7, [sp, #64]	@ 0x40
 8007f9a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007f9c:	9f00      	ldr	r7, [sp, #0]
 8007f9e:	19cf      	adds	r7, r1, r7
 8007fa0:	970d      	str	r7, [sp, #52]	@ 0x34
 8007fa2:	9f02      	ldr	r7, [sp, #8]
 8007fa4:	19cf      	adds	r7, r1, r7
 8007fa6:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8007faa:	970c      	str	r7, [sp, #48]	@ 0x30
 8007fac:	9f01      	ldr	r7, [sp, #4]
 8007fae:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 8007fb2:	3504      	adds	r5, #4
 8007fb4:	3004      	adds	r0, #4
 8007fb6:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8007fba:	9508      	str	r5, [sp, #32]
 8007fbc:	9009      	str	r0, [sp, #36]	@ 0x24
 8007fbe:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8007fc0:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8007fc2:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 8007fc6:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8007fca:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 8007fce:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007fd0:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 8007fd4:	1945      	adds	r5, r0, r5
 8007fd6:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007fda:	460f      	mov	r7, r1
 8007fdc:	3404      	adds	r4, #4
 8007fde:	4641      	mov	r1, r8
 8007fe0:	1841      	adds	r1, r0, r1
 8007fe2:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 8007fe6:	940a      	str	r4, [sp, #40]	@ 0x28
 8007fe8:	eb00 0c06 	add.w	ip, r0, r6
 8007fec:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 8007ff0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007ff2:	9506      	str	r5, [sp, #24]
 8007ff4:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8007ff6:	9105      	str	r1, [sp, #20]
 8007ff8:	4639      	mov	r1, r7
 8007ffa:	1905      	adds	r5, r0, r4
 8007ffc:	3108      	adds	r1, #8
 8007ffe:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008000:	9507      	str	r5, [sp, #28]
 8008002:	910f      	str	r1, [sp, #60]	@ 0x3c
 8008004:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8008008:	2101      	movs	r1, #1
 800800a:	eb00 0e06 	add.w	lr, r0, r6
 800800e:	9518      	str	r5, [sp, #96]	@ 0x60
 8008010:	9404      	str	r4, [sp, #16]
 8008012:	9103      	str	r1, [sp, #12]
 8008014:	4620      	mov	r0, r4
 8008016:	4689      	mov	r9, r1
 8008018:	9e06      	ldr	r6, [sp, #24]
 800801a:	ed90 fa00 	vldr	s30, [r0]
 800801e:	edd6 7a01 	vldr	s15, [r6, #4]
 8008022:	edd0 ba01 	vldr	s23, [r0, #4]
 8008026:	edcd 7a00 	vstr	s15, [sp]
 800802a:	a80d      	add	r0, sp, #52	@ 0x34
 800802c:	edde 7a01 	vldr	s15, [lr, #4]
 8008030:	9c05      	ldr	r4, [sp, #20]
 8008032:	9d07      	ldr	r5, [sp, #28]
 8008034:	edd2 fa00 	vldr	s31, [r2]
 8008038:	ed92 ca01 	vldr	s24, [r2, #4]
 800803c:	edcd 7a01 	vstr	s15, [sp, #4]
 8008040:	c807      	ldmia	r0, {r0, r1, r2}
 8008042:	eddc 7a01 	vldr	s15, [ip, #4]
 8008046:	edd4 ea00 	vldr	s29, [r4]
 800804a:	ed95 ea00 	vldr	s28, [r5]
 800804e:	edd6 da00 	vldr	s27, [r6]
 8008052:	edd4 aa01 	vldr	s21, [r4, #4]
 8008056:	ed95 aa01 	vldr	s20, [r5, #4]
 800805a:	ed9e da00 	vldr	s26, [lr]
 800805e:	eddc ca00 	vldr	s25, [ip]
 8008062:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008066:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8008068:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800806a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800806c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800806e:	edcd 7a02 	vstr	s15, [sp, #8]
 8008072:	e001      	b.n	8008078 <arm_radix8_butterfly_f32+0x328>
 8008074:	3f3504f3 	.word	0x3f3504f3
 8008078:	ed16 6a01 	vldr	s12, [r6, #-4]
 800807c:	ed91 5a00 	vldr	s10, [r1]
 8008080:	ed57 9a01 	vldr	s19, [r7, #-4]
 8008084:	edd5 7a00 	vldr	s15, [r5]
 8008088:	ed18 7a01 	vldr	s14, [r8, #-4]
 800808c:	edd2 3a00 	vldr	s7, [r2]
 8008090:	ed94 3a00 	vldr	s6, [r4]
 8008094:	ed90 2a00 	vldr	s4, [r0]
 8008098:	ed92 0a01 	vldr	s0, [r2, #4]
 800809c:	ee33 8a85 	vadd.f32	s16, s7, s10
 80080a0:	ee32 1a06 	vadd.f32	s2, s4, s12
 80080a4:	ee33 4a29 	vadd.f32	s8, s6, s19
 80080a8:	ee77 4a87 	vadd.f32	s9, s15, s14
 80080ac:	ee78 1a04 	vadd.f32	s3, s16, s8
 80080b0:	ee71 6a24 	vadd.f32	s13, s2, s9
 80080b4:	ee32 2a46 	vsub.f32	s4, s4, s12
 80080b8:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80080bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080c0:	ed82 6a00 	vstr	s12, [r2]
 80080c4:	edd5 8a01 	vldr	s17, [r5, #4]
 80080c8:	ed90 9a01 	vldr	s18, [r0, #4]
 80080cc:	edd6 2a00 	vldr	s5, [r6]
 80080d0:	ed98 7a00 	vldr	s14, [r8]
 80080d4:	edd4 0a01 	vldr	s1, [r4, #4]
 80080d8:	ed91 6a01 	vldr	s12, [r1, #4]
 80080dc:	edd7 5a00 	vldr	s11, [r7]
 80080e0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80080e4:	ee33 3a69 	vsub.f32	s6, s6, s19
 80080e8:	ee39 5a62 	vsub.f32	s10, s18, s5
 80080ec:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80080f0:	ee38 4a44 	vsub.f32	s8, s16, s8
 80080f4:	ee38 7a87 	vadd.f32	s14, s17, s14
 80080f8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80080fc:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008100:	ee75 8a69 	vsub.f32	s17, s10, s19
 8008104:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008108:	ee35 5a29 	vadd.f32	s10, s10, s19
 800810c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008110:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008114:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8008118:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800811c:	ee32 9a08 	vadd.f32	s18, s4, s16
 8008120:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008124:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008128:	ee71 4a64 	vsub.f32	s9, s2, s9
 800812c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008130:	ee32 1a87 	vadd.f32	s2, s5, s14
 8008134:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008138:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800813c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008140:	ee73 0a29 	vadd.f32	s1, s6, s19
 8008144:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008148:	ee33 3a69 	vsub.f32	s6, s6, s19
 800814c:	ee32 7a64 	vsub.f32	s14, s4, s9
 8008150:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8008154:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008158:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800815c:	ee75 8a85 	vadd.f32	s17, s11, s10
 8008160:	ee74 3a22 	vadd.f32	s7, s8, s5
 8008164:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8008168:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800816c:	ee79 1a41 	vsub.f32	s3, s18, s2
 8008170:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8008174:	ee76 5a43 	vsub.f32	s11, s12, s6
 8008178:	ee74 2a62 	vsub.f32	s5, s8, s5
 800817c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8008180:	ee30 4a60 	vsub.f32	s8, s0, s1
 8008184:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8008188:	ee30 0a80 	vadd.f32	s0, s1, s0
 800818c:	ee77 9a85 	vadd.f32	s19, s15, s10
 8008190:	ee33 6a06 	vadd.f32	s12, s6, s12
 8008194:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8008198:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800819c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 80081a0:	ee6f 0a23 	vmul.f32	s1, s30, s7
 80081a4:	ee2a 3a21 	vmul.f32	s6, s20, s3
 80081a8:	ee39 1a01 	vadd.f32	s2, s18, s2
 80081ac:	ee6a 6a26 	vmul.f32	s13, s20, s13
 80081b0:	ee2b 9a87 	vmul.f32	s18, s23, s14
 80081b4:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 80081b8:	ee2f 7a07 	vmul.f32	s14, s30, s14
 80081bc:	ee6f 1a84 	vmul.f32	s3, s31, s8
 80081c0:	ee35 3a03 	vadd.f32	s6, s10, s6
 80081c4:	ee72 6a66 	vsub.f32	s13, s4, s13
 80081c8:	ee2c 5a04 	vmul.f32	s10, s24, s8
 80081cc:	ee2f 2a88 	vmul.f32	s4, s31, s16
 80081d0:	ed9d 4a02 	vldr	s8, [sp, #8]
 80081d4:	ed82 1a01 	vstr	s2, [r2, #4]
 80081d8:	ee77 3a63 	vsub.f32	s7, s14, s7
 80081dc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80081e0:	ed9d 7a01 	vldr	s14, [sp, #4]
 80081e4:	ed81 3a00 	vstr	s6, [r1]
 80081e8:	ee30 9a89 	vadd.f32	s18, s1, s18
 80081ec:	ee32 2a05 	vadd.f32	s4, s4, s10
 80081f0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 80081f4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 80081f8:	ee67 2a22 	vmul.f32	s5, s14, s5
 80081fc:	ee64 1a00 	vmul.f32	s3, s8, s0
 8008200:	ee27 7a24 	vmul.f32	s14, s14, s9
 8008204:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8008208:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800820c:	ee64 8a28 	vmul.f32	s17, s8, s17
 8008210:	ed9d 4a00 	vldr	s8, [sp]
 8008214:	edc1 6a01 	vstr	s13, [r1, #4]
 8008218:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800821c:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8008220:	ee64 9a29 	vmul.f32	s19, s8, s19
 8008224:	ee24 4a25 	vmul.f32	s8, s8, s11
 8008228:	ee30 7a87 	vadd.f32	s14, s1, s14
 800822c:	ee74 4a84 	vadd.f32	s9, s9, s8
 8008230:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8008234:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8008238:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800823c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8008240:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8008244:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8008248:	ee75 1a21 	vadd.f32	s3, s10, s3
 800824c:	ee30 0a68 	vsub.f32	s0, s0, s17
 8008250:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8008254:	ee70 0a84 	vadd.f32	s1, s1, s8
 8008258:	ee36 6a67 	vsub.f32	s12, s12, s15
 800825c:	44d9      	add	r9, fp
 800825e:	45ca      	cmp	sl, r9
 8008260:	ed84 9a00 	vstr	s18, [r4]
 8008264:	edc4 3a01 	vstr	s7, [r4, #4]
 8008268:	441a      	add	r2, r3
 800826a:	ed07 7a01 	vstr	s14, [r7, #-4]
 800826e:	edc7 2a00 	vstr	s5, [r7]
 8008272:	4419      	add	r1, r3
 8008274:	ed80 2a00 	vstr	s4, [r0]
 8008278:	ed80 8a01 	vstr	s16, [r0, #4]
 800827c:	441c      	add	r4, r3
 800827e:	ed48 1a01 	vstr	s3, [r8, #-4]
 8008282:	ed88 0a00 	vstr	s0, [r8]
 8008286:	441f      	add	r7, r3
 8008288:	ed46 4a01 	vstr	s9, [r6, #-4]
 800828c:	4418      	add	r0, r3
 800828e:	edc6 9a00 	vstr	s19, [r6]
 8008292:	4498      	add	r8, r3
 8008294:	edc5 0a00 	vstr	s1, [r5]
 8008298:	ed85 6a01 	vstr	s12, [r5, #4]
 800829c:	441e      	add	r6, r3
 800829e:	441d      	add	r5, r3
 80082a0:	f63f aeea 	bhi.w	8008078 <arm_radix8_butterfly_f32+0x328>
 80082a4:	9a03      	ldr	r2, [sp, #12]
 80082a6:	9818      	ldr	r0, [sp, #96]	@ 0x60
 80082a8:	3201      	adds	r2, #1
 80082aa:	4611      	mov	r1, r2
 80082ac:	9203      	str	r2, [sp, #12]
 80082ae:	9a04      	ldr	r2, [sp, #16]
 80082b0:	4402      	add	r2, r0
 80082b2:	9204      	str	r2, [sp, #16]
 80082b4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80082b6:	9a05      	ldr	r2, [sp, #20]
 80082b8:	4402      	add	r2, r0
 80082ba:	9205      	str	r2, [sp, #20]
 80082bc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80082be:	9a07      	ldr	r2, [sp, #28]
 80082c0:	4402      	add	r2, r0
 80082c2:	9207      	str	r2, [sp, #28]
 80082c4:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80082c6:	9a06      	ldr	r2, [sp, #24]
 80082c8:	4402      	add	r2, r0
 80082ca:	9206      	str	r2, [sp, #24]
 80082cc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80082ce:	4496      	add	lr, r2
 80082d0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80082d2:	4494      	add	ip, r2
 80082d4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80082d6:	3208      	adds	r2, #8
 80082d8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80082da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082dc:	3208      	adds	r2, #8
 80082de:	920e      	str	r2, [sp, #56]	@ 0x38
 80082e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80082e2:	3208      	adds	r2, #8
 80082e4:	920d      	str	r2, [sp, #52]	@ 0x34
 80082e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80082e8:	3208      	adds	r2, #8
 80082ea:	920c      	str	r2, [sp, #48]	@ 0x30
 80082ec:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80082ee:	3208      	adds	r2, #8
 80082f0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80082f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082f4:	3208      	adds	r2, #8
 80082f6:	920a      	str	r2, [sp, #40]	@ 0x28
 80082f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082fa:	3208      	adds	r2, #8
 80082fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80082fe:	9a08      	ldr	r2, [sp, #32]
 8008300:	3208      	adds	r2, #8
 8008302:	9208      	str	r2, [sp, #32]
 8008304:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008306:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8008308:	4288      	cmp	r0, r1
 800830a:	4622      	mov	r2, r4
 800830c:	d007      	beq.n	800831e <arm_radix8_butterfly_f32+0x5ce>
 800830e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008310:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008314:	4621      	mov	r1, r4
 8008316:	4401      	add	r1, r0
 8008318:	9110      	str	r1, [sp, #64]	@ 0x40
 800831a:	9804      	ldr	r0, [sp, #16]
 800831c:	e67c      	b.n	8008018 <arm_radix8_butterfly_f32+0x2c8>
 800831e:	4683      	mov	fp, r0
 8008320:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 8008324:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8008326:	e524      	b.n	8007d72 <arm_radix8_butterfly_f32+0x22>
 8008328:	b01d      	add	sp, #116	@ 0x74
 800832a:	ecbd 8b10 	vpop	{d8-d15}
 800832e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008332:	bf00      	nop

08008334 <__cvt>:
 8008334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008338:	ec57 6b10 	vmov	r6, r7, d0
 800833c:	2f00      	cmp	r7, #0
 800833e:	460c      	mov	r4, r1
 8008340:	4619      	mov	r1, r3
 8008342:	463b      	mov	r3, r7
 8008344:	bfbb      	ittet	lt
 8008346:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800834a:	461f      	movlt	r7, r3
 800834c:	2300      	movge	r3, #0
 800834e:	232d      	movlt	r3, #45	@ 0x2d
 8008350:	700b      	strb	r3, [r1, #0]
 8008352:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008354:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008358:	4691      	mov	r9, r2
 800835a:	f023 0820 	bic.w	r8, r3, #32
 800835e:	bfbc      	itt	lt
 8008360:	4632      	movlt	r2, r6
 8008362:	4616      	movlt	r6, r2
 8008364:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008368:	d005      	beq.n	8008376 <__cvt+0x42>
 800836a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800836e:	d100      	bne.n	8008372 <__cvt+0x3e>
 8008370:	3401      	adds	r4, #1
 8008372:	2102      	movs	r1, #2
 8008374:	e000      	b.n	8008378 <__cvt+0x44>
 8008376:	2103      	movs	r1, #3
 8008378:	ab03      	add	r3, sp, #12
 800837a:	9301      	str	r3, [sp, #4]
 800837c:	ab02      	add	r3, sp, #8
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	ec47 6b10 	vmov	d0, r6, r7
 8008384:	4653      	mov	r3, sl
 8008386:	4622      	mov	r2, r4
 8008388:	f000 feda 	bl	8009140 <_dtoa_r>
 800838c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008390:	4605      	mov	r5, r0
 8008392:	d119      	bne.n	80083c8 <__cvt+0x94>
 8008394:	f019 0f01 	tst.w	r9, #1
 8008398:	d00e      	beq.n	80083b8 <__cvt+0x84>
 800839a:	eb00 0904 	add.w	r9, r0, r4
 800839e:	2200      	movs	r2, #0
 80083a0:	2300      	movs	r3, #0
 80083a2:	4630      	mov	r0, r6
 80083a4:	4639      	mov	r1, r7
 80083a6:	f7f8 fc0f 	bl	8000bc8 <__aeabi_dcmpeq>
 80083aa:	b108      	cbz	r0, 80083b0 <__cvt+0x7c>
 80083ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80083b0:	2230      	movs	r2, #48	@ 0x30
 80083b2:	9b03      	ldr	r3, [sp, #12]
 80083b4:	454b      	cmp	r3, r9
 80083b6:	d31e      	bcc.n	80083f6 <__cvt+0xc2>
 80083b8:	9b03      	ldr	r3, [sp, #12]
 80083ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083bc:	1b5b      	subs	r3, r3, r5
 80083be:	4628      	mov	r0, r5
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	b004      	add	sp, #16
 80083c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80083cc:	eb00 0904 	add.w	r9, r0, r4
 80083d0:	d1e5      	bne.n	800839e <__cvt+0x6a>
 80083d2:	7803      	ldrb	r3, [r0, #0]
 80083d4:	2b30      	cmp	r3, #48	@ 0x30
 80083d6:	d10a      	bne.n	80083ee <__cvt+0xba>
 80083d8:	2200      	movs	r2, #0
 80083da:	2300      	movs	r3, #0
 80083dc:	4630      	mov	r0, r6
 80083de:	4639      	mov	r1, r7
 80083e0:	f7f8 fbf2 	bl	8000bc8 <__aeabi_dcmpeq>
 80083e4:	b918      	cbnz	r0, 80083ee <__cvt+0xba>
 80083e6:	f1c4 0401 	rsb	r4, r4, #1
 80083ea:	f8ca 4000 	str.w	r4, [sl]
 80083ee:	f8da 3000 	ldr.w	r3, [sl]
 80083f2:	4499      	add	r9, r3
 80083f4:	e7d3      	b.n	800839e <__cvt+0x6a>
 80083f6:	1c59      	adds	r1, r3, #1
 80083f8:	9103      	str	r1, [sp, #12]
 80083fa:	701a      	strb	r2, [r3, #0]
 80083fc:	e7d9      	b.n	80083b2 <__cvt+0x7e>

080083fe <__exponent>:
 80083fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008400:	2900      	cmp	r1, #0
 8008402:	bfba      	itte	lt
 8008404:	4249      	neglt	r1, r1
 8008406:	232d      	movlt	r3, #45	@ 0x2d
 8008408:	232b      	movge	r3, #43	@ 0x2b
 800840a:	2909      	cmp	r1, #9
 800840c:	7002      	strb	r2, [r0, #0]
 800840e:	7043      	strb	r3, [r0, #1]
 8008410:	dd29      	ble.n	8008466 <__exponent+0x68>
 8008412:	f10d 0307 	add.w	r3, sp, #7
 8008416:	461d      	mov	r5, r3
 8008418:	270a      	movs	r7, #10
 800841a:	461a      	mov	r2, r3
 800841c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008420:	fb07 1416 	mls	r4, r7, r6, r1
 8008424:	3430      	adds	r4, #48	@ 0x30
 8008426:	f802 4c01 	strb.w	r4, [r2, #-1]
 800842a:	460c      	mov	r4, r1
 800842c:	2c63      	cmp	r4, #99	@ 0x63
 800842e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008432:	4631      	mov	r1, r6
 8008434:	dcf1      	bgt.n	800841a <__exponent+0x1c>
 8008436:	3130      	adds	r1, #48	@ 0x30
 8008438:	1e94      	subs	r4, r2, #2
 800843a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800843e:	1c41      	adds	r1, r0, #1
 8008440:	4623      	mov	r3, r4
 8008442:	42ab      	cmp	r3, r5
 8008444:	d30a      	bcc.n	800845c <__exponent+0x5e>
 8008446:	f10d 0309 	add.w	r3, sp, #9
 800844a:	1a9b      	subs	r3, r3, r2
 800844c:	42ac      	cmp	r4, r5
 800844e:	bf88      	it	hi
 8008450:	2300      	movhi	r3, #0
 8008452:	3302      	adds	r3, #2
 8008454:	4403      	add	r3, r0
 8008456:	1a18      	subs	r0, r3, r0
 8008458:	b003      	add	sp, #12
 800845a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800845c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008460:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008464:	e7ed      	b.n	8008442 <__exponent+0x44>
 8008466:	2330      	movs	r3, #48	@ 0x30
 8008468:	3130      	adds	r1, #48	@ 0x30
 800846a:	7083      	strb	r3, [r0, #2]
 800846c:	70c1      	strb	r1, [r0, #3]
 800846e:	1d03      	adds	r3, r0, #4
 8008470:	e7f1      	b.n	8008456 <__exponent+0x58>
	...

08008474 <_printf_float>:
 8008474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008478:	b08d      	sub	sp, #52	@ 0x34
 800847a:	460c      	mov	r4, r1
 800847c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008480:	4616      	mov	r6, r2
 8008482:	461f      	mov	r7, r3
 8008484:	4605      	mov	r5, r0
 8008486:	f000 fd4d 	bl	8008f24 <_localeconv_r>
 800848a:	6803      	ldr	r3, [r0, #0]
 800848c:	9304      	str	r3, [sp, #16]
 800848e:	4618      	mov	r0, r3
 8008490:	f7f7 ff6e 	bl	8000370 <strlen>
 8008494:	2300      	movs	r3, #0
 8008496:	930a      	str	r3, [sp, #40]	@ 0x28
 8008498:	f8d8 3000 	ldr.w	r3, [r8]
 800849c:	9005      	str	r0, [sp, #20]
 800849e:	3307      	adds	r3, #7
 80084a0:	f023 0307 	bic.w	r3, r3, #7
 80084a4:	f103 0208 	add.w	r2, r3, #8
 80084a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80084ac:	f8d4 b000 	ldr.w	fp, [r4]
 80084b0:	f8c8 2000 	str.w	r2, [r8]
 80084b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80084bc:	9307      	str	r3, [sp, #28]
 80084be:	f8cd 8018 	str.w	r8, [sp, #24]
 80084c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80084c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084ca:	4b9c      	ldr	r3, [pc, #624]	@ (800873c <_printf_float+0x2c8>)
 80084cc:	f04f 32ff 	mov.w	r2, #4294967295
 80084d0:	f7f8 fbac 	bl	8000c2c <__aeabi_dcmpun>
 80084d4:	bb70      	cbnz	r0, 8008534 <_printf_float+0xc0>
 80084d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084da:	4b98      	ldr	r3, [pc, #608]	@ (800873c <_printf_float+0x2c8>)
 80084dc:	f04f 32ff 	mov.w	r2, #4294967295
 80084e0:	f7f8 fb86 	bl	8000bf0 <__aeabi_dcmple>
 80084e4:	bb30      	cbnz	r0, 8008534 <_printf_float+0xc0>
 80084e6:	2200      	movs	r2, #0
 80084e8:	2300      	movs	r3, #0
 80084ea:	4640      	mov	r0, r8
 80084ec:	4649      	mov	r1, r9
 80084ee:	f7f8 fb75 	bl	8000bdc <__aeabi_dcmplt>
 80084f2:	b110      	cbz	r0, 80084fa <_printf_float+0x86>
 80084f4:	232d      	movs	r3, #45	@ 0x2d
 80084f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084fa:	4a91      	ldr	r2, [pc, #580]	@ (8008740 <_printf_float+0x2cc>)
 80084fc:	4b91      	ldr	r3, [pc, #580]	@ (8008744 <_printf_float+0x2d0>)
 80084fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008502:	bf8c      	ite	hi
 8008504:	4690      	movhi	r8, r2
 8008506:	4698      	movls	r8, r3
 8008508:	2303      	movs	r3, #3
 800850a:	6123      	str	r3, [r4, #16]
 800850c:	f02b 0304 	bic.w	r3, fp, #4
 8008510:	6023      	str	r3, [r4, #0]
 8008512:	f04f 0900 	mov.w	r9, #0
 8008516:	9700      	str	r7, [sp, #0]
 8008518:	4633      	mov	r3, r6
 800851a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800851c:	4621      	mov	r1, r4
 800851e:	4628      	mov	r0, r5
 8008520:	f000 f9d2 	bl	80088c8 <_printf_common>
 8008524:	3001      	adds	r0, #1
 8008526:	f040 808d 	bne.w	8008644 <_printf_float+0x1d0>
 800852a:	f04f 30ff 	mov.w	r0, #4294967295
 800852e:	b00d      	add	sp, #52	@ 0x34
 8008530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008534:	4642      	mov	r2, r8
 8008536:	464b      	mov	r3, r9
 8008538:	4640      	mov	r0, r8
 800853a:	4649      	mov	r1, r9
 800853c:	f7f8 fb76 	bl	8000c2c <__aeabi_dcmpun>
 8008540:	b140      	cbz	r0, 8008554 <_printf_float+0xe0>
 8008542:	464b      	mov	r3, r9
 8008544:	2b00      	cmp	r3, #0
 8008546:	bfbc      	itt	lt
 8008548:	232d      	movlt	r3, #45	@ 0x2d
 800854a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800854e:	4a7e      	ldr	r2, [pc, #504]	@ (8008748 <_printf_float+0x2d4>)
 8008550:	4b7e      	ldr	r3, [pc, #504]	@ (800874c <_printf_float+0x2d8>)
 8008552:	e7d4      	b.n	80084fe <_printf_float+0x8a>
 8008554:	6863      	ldr	r3, [r4, #4]
 8008556:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800855a:	9206      	str	r2, [sp, #24]
 800855c:	1c5a      	adds	r2, r3, #1
 800855e:	d13b      	bne.n	80085d8 <_printf_float+0x164>
 8008560:	2306      	movs	r3, #6
 8008562:	6063      	str	r3, [r4, #4]
 8008564:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008568:	2300      	movs	r3, #0
 800856a:	6022      	str	r2, [r4, #0]
 800856c:	9303      	str	r3, [sp, #12]
 800856e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008570:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008574:	ab09      	add	r3, sp, #36	@ 0x24
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	6861      	ldr	r1, [r4, #4]
 800857a:	ec49 8b10 	vmov	d0, r8, r9
 800857e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008582:	4628      	mov	r0, r5
 8008584:	f7ff fed6 	bl	8008334 <__cvt>
 8008588:	9b06      	ldr	r3, [sp, #24]
 800858a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800858c:	2b47      	cmp	r3, #71	@ 0x47
 800858e:	4680      	mov	r8, r0
 8008590:	d129      	bne.n	80085e6 <_printf_float+0x172>
 8008592:	1cc8      	adds	r0, r1, #3
 8008594:	db02      	blt.n	800859c <_printf_float+0x128>
 8008596:	6863      	ldr	r3, [r4, #4]
 8008598:	4299      	cmp	r1, r3
 800859a:	dd41      	ble.n	8008620 <_printf_float+0x1ac>
 800859c:	f1aa 0a02 	sub.w	sl, sl, #2
 80085a0:	fa5f fa8a 	uxtb.w	sl, sl
 80085a4:	3901      	subs	r1, #1
 80085a6:	4652      	mov	r2, sl
 80085a8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80085ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80085ae:	f7ff ff26 	bl	80083fe <__exponent>
 80085b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085b4:	1813      	adds	r3, r2, r0
 80085b6:	2a01      	cmp	r2, #1
 80085b8:	4681      	mov	r9, r0
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	dc02      	bgt.n	80085c4 <_printf_float+0x150>
 80085be:	6822      	ldr	r2, [r4, #0]
 80085c0:	07d2      	lsls	r2, r2, #31
 80085c2:	d501      	bpl.n	80085c8 <_printf_float+0x154>
 80085c4:	3301      	adds	r3, #1
 80085c6:	6123      	str	r3, [r4, #16]
 80085c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d0a2      	beq.n	8008516 <_printf_float+0xa2>
 80085d0:	232d      	movs	r3, #45	@ 0x2d
 80085d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085d6:	e79e      	b.n	8008516 <_printf_float+0xa2>
 80085d8:	9a06      	ldr	r2, [sp, #24]
 80085da:	2a47      	cmp	r2, #71	@ 0x47
 80085dc:	d1c2      	bne.n	8008564 <_printf_float+0xf0>
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1c0      	bne.n	8008564 <_printf_float+0xf0>
 80085e2:	2301      	movs	r3, #1
 80085e4:	e7bd      	b.n	8008562 <_printf_float+0xee>
 80085e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80085ea:	d9db      	bls.n	80085a4 <_printf_float+0x130>
 80085ec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80085f0:	d118      	bne.n	8008624 <_printf_float+0x1b0>
 80085f2:	2900      	cmp	r1, #0
 80085f4:	6863      	ldr	r3, [r4, #4]
 80085f6:	dd0b      	ble.n	8008610 <_printf_float+0x19c>
 80085f8:	6121      	str	r1, [r4, #16]
 80085fa:	b913      	cbnz	r3, 8008602 <_printf_float+0x18e>
 80085fc:	6822      	ldr	r2, [r4, #0]
 80085fe:	07d0      	lsls	r0, r2, #31
 8008600:	d502      	bpl.n	8008608 <_printf_float+0x194>
 8008602:	3301      	adds	r3, #1
 8008604:	440b      	add	r3, r1
 8008606:	6123      	str	r3, [r4, #16]
 8008608:	65a1      	str	r1, [r4, #88]	@ 0x58
 800860a:	f04f 0900 	mov.w	r9, #0
 800860e:	e7db      	b.n	80085c8 <_printf_float+0x154>
 8008610:	b913      	cbnz	r3, 8008618 <_printf_float+0x1a4>
 8008612:	6822      	ldr	r2, [r4, #0]
 8008614:	07d2      	lsls	r2, r2, #31
 8008616:	d501      	bpl.n	800861c <_printf_float+0x1a8>
 8008618:	3302      	adds	r3, #2
 800861a:	e7f4      	b.n	8008606 <_printf_float+0x192>
 800861c:	2301      	movs	r3, #1
 800861e:	e7f2      	b.n	8008606 <_printf_float+0x192>
 8008620:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008626:	4299      	cmp	r1, r3
 8008628:	db05      	blt.n	8008636 <_printf_float+0x1c2>
 800862a:	6823      	ldr	r3, [r4, #0]
 800862c:	6121      	str	r1, [r4, #16]
 800862e:	07d8      	lsls	r0, r3, #31
 8008630:	d5ea      	bpl.n	8008608 <_printf_float+0x194>
 8008632:	1c4b      	adds	r3, r1, #1
 8008634:	e7e7      	b.n	8008606 <_printf_float+0x192>
 8008636:	2900      	cmp	r1, #0
 8008638:	bfd4      	ite	le
 800863a:	f1c1 0202 	rsble	r2, r1, #2
 800863e:	2201      	movgt	r2, #1
 8008640:	4413      	add	r3, r2
 8008642:	e7e0      	b.n	8008606 <_printf_float+0x192>
 8008644:	6823      	ldr	r3, [r4, #0]
 8008646:	055a      	lsls	r2, r3, #21
 8008648:	d407      	bmi.n	800865a <_printf_float+0x1e6>
 800864a:	6923      	ldr	r3, [r4, #16]
 800864c:	4642      	mov	r2, r8
 800864e:	4631      	mov	r1, r6
 8008650:	4628      	mov	r0, r5
 8008652:	47b8      	blx	r7
 8008654:	3001      	adds	r0, #1
 8008656:	d12b      	bne.n	80086b0 <_printf_float+0x23c>
 8008658:	e767      	b.n	800852a <_printf_float+0xb6>
 800865a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800865e:	f240 80dd 	bls.w	800881c <_printf_float+0x3a8>
 8008662:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008666:	2200      	movs	r2, #0
 8008668:	2300      	movs	r3, #0
 800866a:	f7f8 faad 	bl	8000bc8 <__aeabi_dcmpeq>
 800866e:	2800      	cmp	r0, #0
 8008670:	d033      	beq.n	80086da <_printf_float+0x266>
 8008672:	4a37      	ldr	r2, [pc, #220]	@ (8008750 <_printf_float+0x2dc>)
 8008674:	2301      	movs	r3, #1
 8008676:	4631      	mov	r1, r6
 8008678:	4628      	mov	r0, r5
 800867a:	47b8      	blx	r7
 800867c:	3001      	adds	r0, #1
 800867e:	f43f af54 	beq.w	800852a <_printf_float+0xb6>
 8008682:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008686:	4543      	cmp	r3, r8
 8008688:	db02      	blt.n	8008690 <_printf_float+0x21c>
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	07d8      	lsls	r0, r3, #31
 800868e:	d50f      	bpl.n	80086b0 <_printf_float+0x23c>
 8008690:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008694:	4631      	mov	r1, r6
 8008696:	4628      	mov	r0, r5
 8008698:	47b8      	blx	r7
 800869a:	3001      	adds	r0, #1
 800869c:	f43f af45 	beq.w	800852a <_printf_float+0xb6>
 80086a0:	f04f 0900 	mov.w	r9, #0
 80086a4:	f108 38ff 	add.w	r8, r8, #4294967295
 80086a8:	f104 0a1a 	add.w	sl, r4, #26
 80086ac:	45c8      	cmp	r8, r9
 80086ae:	dc09      	bgt.n	80086c4 <_printf_float+0x250>
 80086b0:	6823      	ldr	r3, [r4, #0]
 80086b2:	079b      	lsls	r3, r3, #30
 80086b4:	f100 8103 	bmi.w	80088be <_printf_float+0x44a>
 80086b8:	68e0      	ldr	r0, [r4, #12]
 80086ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086bc:	4298      	cmp	r0, r3
 80086be:	bfb8      	it	lt
 80086c0:	4618      	movlt	r0, r3
 80086c2:	e734      	b.n	800852e <_printf_float+0xba>
 80086c4:	2301      	movs	r3, #1
 80086c6:	4652      	mov	r2, sl
 80086c8:	4631      	mov	r1, r6
 80086ca:	4628      	mov	r0, r5
 80086cc:	47b8      	blx	r7
 80086ce:	3001      	adds	r0, #1
 80086d0:	f43f af2b 	beq.w	800852a <_printf_float+0xb6>
 80086d4:	f109 0901 	add.w	r9, r9, #1
 80086d8:	e7e8      	b.n	80086ac <_printf_float+0x238>
 80086da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086dc:	2b00      	cmp	r3, #0
 80086de:	dc39      	bgt.n	8008754 <_printf_float+0x2e0>
 80086e0:	4a1b      	ldr	r2, [pc, #108]	@ (8008750 <_printf_float+0x2dc>)
 80086e2:	2301      	movs	r3, #1
 80086e4:	4631      	mov	r1, r6
 80086e6:	4628      	mov	r0, r5
 80086e8:	47b8      	blx	r7
 80086ea:	3001      	adds	r0, #1
 80086ec:	f43f af1d 	beq.w	800852a <_printf_float+0xb6>
 80086f0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80086f4:	ea59 0303 	orrs.w	r3, r9, r3
 80086f8:	d102      	bne.n	8008700 <_printf_float+0x28c>
 80086fa:	6823      	ldr	r3, [r4, #0]
 80086fc:	07d9      	lsls	r1, r3, #31
 80086fe:	d5d7      	bpl.n	80086b0 <_printf_float+0x23c>
 8008700:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008704:	4631      	mov	r1, r6
 8008706:	4628      	mov	r0, r5
 8008708:	47b8      	blx	r7
 800870a:	3001      	adds	r0, #1
 800870c:	f43f af0d 	beq.w	800852a <_printf_float+0xb6>
 8008710:	f04f 0a00 	mov.w	sl, #0
 8008714:	f104 0b1a 	add.w	fp, r4, #26
 8008718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800871a:	425b      	negs	r3, r3
 800871c:	4553      	cmp	r3, sl
 800871e:	dc01      	bgt.n	8008724 <_printf_float+0x2b0>
 8008720:	464b      	mov	r3, r9
 8008722:	e793      	b.n	800864c <_printf_float+0x1d8>
 8008724:	2301      	movs	r3, #1
 8008726:	465a      	mov	r2, fp
 8008728:	4631      	mov	r1, r6
 800872a:	4628      	mov	r0, r5
 800872c:	47b8      	blx	r7
 800872e:	3001      	adds	r0, #1
 8008730:	f43f aefb 	beq.w	800852a <_printf_float+0xb6>
 8008734:	f10a 0a01 	add.w	sl, sl, #1
 8008738:	e7ee      	b.n	8008718 <_printf_float+0x2a4>
 800873a:	bf00      	nop
 800873c:	7fefffff 	.word	0x7fefffff
 8008740:	0801f1c4 	.word	0x0801f1c4
 8008744:	0801f1c0 	.word	0x0801f1c0
 8008748:	0801f1cc 	.word	0x0801f1cc
 800874c:	0801f1c8 	.word	0x0801f1c8
 8008750:	0801f1d0 	.word	0x0801f1d0
 8008754:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008756:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800875a:	4553      	cmp	r3, sl
 800875c:	bfa8      	it	ge
 800875e:	4653      	movge	r3, sl
 8008760:	2b00      	cmp	r3, #0
 8008762:	4699      	mov	r9, r3
 8008764:	dc36      	bgt.n	80087d4 <_printf_float+0x360>
 8008766:	f04f 0b00 	mov.w	fp, #0
 800876a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800876e:	f104 021a 	add.w	r2, r4, #26
 8008772:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008774:	9306      	str	r3, [sp, #24]
 8008776:	eba3 0309 	sub.w	r3, r3, r9
 800877a:	455b      	cmp	r3, fp
 800877c:	dc31      	bgt.n	80087e2 <_printf_float+0x36e>
 800877e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008780:	459a      	cmp	sl, r3
 8008782:	dc3a      	bgt.n	80087fa <_printf_float+0x386>
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	07da      	lsls	r2, r3, #31
 8008788:	d437      	bmi.n	80087fa <_printf_float+0x386>
 800878a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800878c:	ebaa 0903 	sub.w	r9, sl, r3
 8008790:	9b06      	ldr	r3, [sp, #24]
 8008792:	ebaa 0303 	sub.w	r3, sl, r3
 8008796:	4599      	cmp	r9, r3
 8008798:	bfa8      	it	ge
 800879a:	4699      	movge	r9, r3
 800879c:	f1b9 0f00 	cmp.w	r9, #0
 80087a0:	dc33      	bgt.n	800880a <_printf_float+0x396>
 80087a2:	f04f 0800 	mov.w	r8, #0
 80087a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087aa:	f104 0b1a 	add.w	fp, r4, #26
 80087ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b0:	ebaa 0303 	sub.w	r3, sl, r3
 80087b4:	eba3 0309 	sub.w	r3, r3, r9
 80087b8:	4543      	cmp	r3, r8
 80087ba:	f77f af79 	ble.w	80086b0 <_printf_float+0x23c>
 80087be:	2301      	movs	r3, #1
 80087c0:	465a      	mov	r2, fp
 80087c2:	4631      	mov	r1, r6
 80087c4:	4628      	mov	r0, r5
 80087c6:	47b8      	blx	r7
 80087c8:	3001      	adds	r0, #1
 80087ca:	f43f aeae 	beq.w	800852a <_printf_float+0xb6>
 80087ce:	f108 0801 	add.w	r8, r8, #1
 80087d2:	e7ec      	b.n	80087ae <_printf_float+0x33a>
 80087d4:	4642      	mov	r2, r8
 80087d6:	4631      	mov	r1, r6
 80087d8:	4628      	mov	r0, r5
 80087da:	47b8      	blx	r7
 80087dc:	3001      	adds	r0, #1
 80087de:	d1c2      	bne.n	8008766 <_printf_float+0x2f2>
 80087e0:	e6a3      	b.n	800852a <_printf_float+0xb6>
 80087e2:	2301      	movs	r3, #1
 80087e4:	4631      	mov	r1, r6
 80087e6:	4628      	mov	r0, r5
 80087e8:	9206      	str	r2, [sp, #24]
 80087ea:	47b8      	blx	r7
 80087ec:	3001      	adds	r0, #1
 80087ee:	f43f ae9c 	beq.w	800852a <_printf_float+0xb6>
 80087f2:	9a06      	ldr	r2, [sp, #24]
 80087f4:	f10b 0b01 	add.w	fp, fp, #1
 80087f8:	e7bb      	b.n	8008772 <_printf_float+0x2fe>
 80087fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087fe:	4631      	mov	r1, r6
 8008800:	4628      	mov	r0, r5
 8008802:	47b8      	blx	r7
 8008804:	3001      	adds	r0, #1
 8008806:	d1c0      	bne.n	800878a <_printf_float+0x316>
 8008808:	e68f      	b.n	800852a <_printf_float+0xb6>
 800880a:	9a06      	ldr	r2, [sp, #24]
 800880c:	464b      	mov	r3, r9
 800880e:	4442      	add	r2, r8
 8008810:	4631      	mov	r1, r6
 8008812:	4628      	mov	r0, r5
 8008814:	47b8      	blx	r7
 8008816:	3001      	adds	r0, #1
 8008818:	d1c3      	bne.n	80087a2 <_printf_float+0x32e>
 800881a:	e686      	b.n	800852a <_printf_float+0xb6>
 800881c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008820:	f1ba 0f01 	cmp.w	sl, #1
 8008824:	dc01      	bgt.n	800882a <_printf_float+0x3b6>
 8008826:	07db      	lsls	r3, r3, #31
 8008828:	d536      	bpl.n	8008898 <_printf_float+0x424>
 800882a:	2301      	movs	r3, #1
 800882c:	4642      	mov	r2, r8
 800882e:	4631      	mov	r1, r6
 8008830:	4628      	mov	r0, r5
 8008832:	47b8      	blx	r7
 8008834:	3001      	adds	r0, #1
 8008836:	f43f ae78 	beq.w	800852a <_printf_float+0xb6>
 800883a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800883e:	4631      	mov	r1, r6
 8008840:	4628      	mov	r0, r5
 8008842:	47b8      	blx	r7
 8008844:	3001      	adds	r0, #1
 8008846:	f43f ae70 	beq.w	800852a <_printf_float+0xb6>
 800884a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800884e:	2200      	movs	r2, #0
 8008850:	2300      	movs	r3, #0
 8008852:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008856:	f7f8 f9b7 	bl	8000bc8 <__aeabi_dcmpeq>
 800885a:	b9c0      	cbnz	r0, 800888e <_printf_float+0x41a>
 800885c:	4653      	mov	r3, sl
 800885e:	f108 0201 	add.w	r2, r8, #1
 8008862:	4631      	mov	r1, r6
 8008864:	4628      	mov	r0, r5
 8008866:	47b8      	blx	r7
 8008868:	3001      	adds	r0, #1
 800886a:	d10c      	bne.n	8008886 <_printf_float+0x412>
 800886c:	e65d      	b.n	800852a <_printf_float+0xb6>
 800886e:	2301      	movs	r3, #1
 8008870:	465a      	mov	r2, fp
 8008872:	4631      	mov	r1, r6
 8008874:	4628      	mov	r0, r5
 8008876:	47b8      	blx	r7
 8008878:	3001      	adds	r0, #1
 800887a:	f43f ae56 	beq.w	800852a <_printf_float+0xb6>
 800887e:	f108 0801 	add.w	r8, r8, #1
 8008882:	45d0      	cmp	r8, sl
 8008884:	dbf3      	blt.n	800886e <_printf_float+0x3fa>
 8008886:	464b      	mov	r3, r9
 8008888:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800888c:	e6df      	b.n	800864e <_printf_float+0x1da>
 800888e:	f04f 0800 	mov.w	r8, #0
 8008892:	f104 0b1a 	add.w	fp, r4, #26
 8008896:	e7f4      	b.n	8008882 <_printf_float+0x40e>
 8008898:	2301      	movs	r3, #1
 800889a:	4642      	mov	r2, r8
 800889c:	e7e1      	b.n	8008862 <_printf_float+0x3ee>
 800889e:	2301      	movs	r3, #1
 80088a0:	464a      	mov	r2, r9
 80088a2:	4631      	mov	r1, r6
 80088a4:	4628      	mov	r0, r5
 80088a6:	47b8      	blx	r7
 80088a8:	3001      	adds	r0, #1
 80088aa:	f43f ae3e 	beq.w	800852a <_printf_float+0xb6>
 80088ae:	f108 0801 	add.w	r8, r8, #1
 80088b2:	68e3      	ldr	r3, [r4, #12]
 80088b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088b6:	1a5b      	subs	r3, r3, r1
 80088b8:	4543      	cmp	r3, r8
 80088ba:	dcf0      	bgt.n	800889e <_printf_float+0x42a>
 80088bc:	e6fc      	b.n	80086b8 <_printf_float+0x244>
 80088be:	f04f 0800 	mov.w	r8, #0
 80088c2:	f104 0919 	add.w	r9, r4, #25
 80088c6:	e7f4      	b.n	80088b2 <_printf_float+0x43e>

080088c8 <_printf_common>:
 80088c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088cc:	4616      	mov	r6, r2
 80088ce:	4698      	mov	r8, r3
 80088d0:	688a      	ldr	r2, [r1, #8]
 80088d2:	690b      	ldr	r3, [r1, #16]
 80088d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80088d8:	4293      	cmp	r3, r2
 80088da:	bfb8      	it	lt
 80088dc:	4613      	movlt	r3, r2
 80088de:	6033      	str	r3, [r6, #0]
 80088e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80088e4:	4607      	mov	r7, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	b10a      	cbz	r2, 80088ee <_printf_common+0x26>
 80088ea:	3301      	adds	r3, #1
 80088ec:	6033      	str	r3, [r6, #0]
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	0699      	lsls	r1, r3, #26
 80088f2:	bf42      	ittt	mi
 80088f4:	6833      	ldrmi	r3, [r6, #0]
 80088f6:	3302      	addmi	r3, #2
 80088f8:	6033      	strmi	r3, [r6, #0]
 80088fa:	6825      	ldr	r5, [r4, #0]
 80088fc:	f015 0506 	ands.w	r5, r5, #6
 8008900:	d106      	bne.n	8008910 <_printf_common+0x48>
 8008902:	f104 0a19 	add.w	sl, r4, #25
 8008906:	68e3      	ldr	r3, [r4, #12]
 8008908:	6832      	ldr	r2, [r6, #0]
 800890a:	1a9b      	subs	r3, r3, r2
 800890c:	42ab      	cmp	r3, r5
 800890e:	dc26      	bgt.n	800895e <_printf_common+0x96>
 8008910:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008914:	6822      	ldr	r2, [r4, #0]
 8008916:	3b00      	subs	r3, #0
 8008918:	bf18      	it	ne
 800891a:	2301      	movne	r3, #1
 800891c:	0692      	lsls	r2, r2, #26
 800891e:	d42b      	bmi.n	8008978 <_printf_common+0xb0>
 8008920:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008924:	4641      	mov	r1, r8
 8008926:	4638      	mov	r0, r7
 8008928:	47c8      	blx	r9
 800892a:	3001      	adds	r0, #1
 800892c:	d01e      	beq.n	800896c <_printf_common+0xa4>
 800892e:	6823      	ldr	r3, [r4, #0]
 8008930:	6922      	ldr	r2, [r4, #16]
 8008932:	f003 0306 	and.w	r3, r3, #6
 8008936:	2b04      	cmp	r3, #4
 8008938:	bf02      	ittt	eq
 800893a:	68e5      	ldreq	r5, [r4, #12]
 800893c:	6833      	ldreq	r3, [r6, #0]
 800893e:	1aed      	subeq	r5, r5, r3
 8008940:	68a3      	ldr	r3, [r4, #8]
 8008942:	bf0c      	ite	eq
 8008944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008948:	2500      	movne	r5, #0
 800894a:	4293      	cmp	r3, r2
 800894c:	bfc4      	itt	gt
 800894e:	1a9b      	subgt	r3, r3, r2
 8008950:	18ed      	addgt	r5, r5, r3
 8008952:	2600      	movs	r6, #0
 8008954:	341a      	adds	r4, #26
 8008956:	42b5      	cmp	r5, r6
 8008958:	d11a      	bne.n	8008990 <_printf_common+0xc8>
 800895a:	2000      	movs	r0, #0
 800895c:	e008      	b.n	8008970 <_printf_common+0xa8>
 800895e:	2301      	movs	r3, #1
 8008960:	4652      	mov	r2, sl
 8008962:	4641      	mov	r1, r8
 8008964:	4638      	mov	r0, r7
 8008966:	47c8      	blx	r9
 8008968:	3001      	adds	r0, #1
 800896a:	d103      	bne.n	8008974 <_printf_common+0xac>
 800896c:	f04f 30ff 	mov.w	r0, #4294967295
 8008970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008974:	3501      	adds	r5, #1
 8008976:	e7c6      	b.n	8008906 <_printf_common+0x3e>
 8008978:	18e1      	adds	r1, r4, r3
 800897a:	1c5a      	adds	r2, r3, #1
 800897c:	2030      	movs	r0, #48	@ 0x30
 800897e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008982:	4422      	add	r2, r4
 8008984:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008988:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800898c:	3302      	adds	r3, #2
 800898e:	e7c7      	b.n	8008920 <_printf_common+0x58>
 8008990:	2301      	movs	r3, #1
 8008992:	4622      	mov	r2, r4
 8008994:	4641      	mov	r1, r8
 8008996:	4638      	mov	r0, r7
 8008998:	47c8      	blx	r9
 800899a:	3001      	adds	r0, #1
 800899c:	d0e6      	beq.n	800896c <_printf_common+0xa4>
 800899e:	3601      	adds	r6, #1
 80089a0:	e7d9      	b.n	8008956 <_printf_common+0x8e>
	...

080089a4 <_printf_i>:
 80089a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089a8:	7e0f      	ldrb	r7, [r1, #24]
 80089aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80089ac:	2f78      	cmp	r7, #120	@ 0x78
 80089ae:	4691      	mov	r9, r2
 80089b0:	4680      	mov	r8, r0
 80089b2:	460c      	mov	r4, r1
 80089b4:	469a      	mov	sl, r3
 80089b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80089ba:	d807      	bhi.n	80089cc <_printf_i+0x28>
 80089bc:	2f62      	cmp	r7, #98	@ 0x62
 80089be:	d80a      	bhi.n	80089d6 <_printf_i+0x32>
 80089c0:	2f00      	cmp	r7, #0
 80089c2:	f000 80d1 	beq.w	8008b68 <_printf_i+0x1c4>
 80089c6:	2f58      	cmp	r7, #88	@ 0x58
 80089c8:	f000 80b8 	beq.w	8008b3c <_printf_i+0x198>
 80089cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80089d4:	e03a      	b.n	8008a4c <_printf_i+0xa8>
 80089d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80089da:	2b15      	cmp	r3, #21
 80089dc:	d8f6      	bhi.n	80089cc <_printf_i+0x28>
 80089de:	a101      	add	r1, pc, #4	@ (adr r1, 80089e4 <_printf_i+0x40>)
 80089e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089e4:	08008a3d 	.word	0x08008a3d
 80089e8:	08008a51 	.word	0x08008a51
 80089ec:	080089cd 	.word	0x080089cd
 80089f0:	080089cd 	.word	0x080089cd
 80089f4:	080089cd 	.word	0x080089cd
 80089f8:	080089cd 	.word	0x080089cd
 80089fc:	08008a51 	.word	0x08008a51
 8008a00:	080089cd 	.word	0x080089cd
 8008a04:	080089cd 	.word	0x080089cd
 8008a08:	080089cd 	.word	0x080089cd
 8008a0c:	080089cd 	.word	0x080089cd
 8008a10:	08008b4f 	.word	0x08008b4f
 8008a14:	08008a7b 	.word	0x08008a7b
 8008a18:	08008b09 	.word	0x08008b09
 8008a1c:	080089cd 	.word	0x080089cd
 8008a20:	080089cd 	.word	0x080089cd
 8008a24:	08008b71 	.word	0x08008b71
 8008a28:	080089cd 	.word	0x080089cd
 8008a2c:	08008a7b 	.word	0x08008a7b
 8008a30:	080089cd 	.word	0x080089cd
 8008a34:	080089cd 	.word	0x080089cd
 8008a38:	08008b11 	.word	0x08008b11
 8008a3c:	6833      	ldr	r3, [r6, #0]
 8008a3e:	1d1a      	adds	r2, r3, #4
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6032      	str	r2, [r6, #0]
 8008a44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e09c      	b.n	8008b8a <_printf_i+0x1e6>
 8008a50:	6833      	ldr	r3, [r6, #0]
 8008a52:	6820      	ldr	r0, [r4, #0]
 8008a54:	1d19      	adds	r1, r3, #4
 8008a56:	6031      	str	r1, [r6, #0]
 8008a58:	0606      	lsls	r6, r0, #24
 8008a5a:	d501      	bpl.n	8008a60 <_printf_i+0xbc>
 8008a5c:	681d      	ldr	r5, [r3, #0]
 8008a5e:	e003      	b.n	8008a68 <_printf_i+0xc4>
 8008a60:	0645      	lsls	r5, r0, #25
 8008a62:	d5fb      	bpl.n	8008a5c <_printf_i+0xb8>
 8008a64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	da03      	bge.n	8008a74 <_printf_i+0xd0>
 8008a6c:	232d      	movs	r3, #45	@ 0x2d
 8008a6e:	426d      	negs	r5, r5
 8008a70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a74:	4858      	ldr	r0, [pc, #352]	@ (8008bd8 <_printf_i+0x234>)
 8008a76:	230a      	movs	r3, #10
 8008a78:	e011      	b.n	8008a9e <_printf_i+0xfa>
 8008a7a:	6821      	ldr	r1, [r4, #0]
 8008a7c:	6833      	ldr	r3, [r6, #0]
 8008a7e:	0608      	lsls	r0, r1, #24
 8008a80:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a84:	d402      	bmi.n	8008a8c <_printf_i+0xe8>
 8008a86:	0649      	lsls	r1, r1, #25
 8008a88:	bf48      	it	mi
 8008a8a:	b2ad      	uxthmi	r5, r5
 8008a8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a8e:	4852      	ldr	r0, [pc, #328]	@ (8008bd8 <_printf_i+0x234>)
 8008a90:	6033      	str	r3, [r6, #0]
 8008a92:	bf14      	ite	ne
 8008a94:	230a      	movne	r3, #10
 8008a96:	2308      	moveq	r3, #8
 8008a98:	2100      	movs	r1, #0
 8008a9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a9e:	6866      	ldr	r6, [r4, #4]
 8008aa0:	60a6      	str	r6, [r4, #8]
 8008aa2:	2e00      	cmp	r6, #0
 8008aa4:	db05      	blt.n	8008ab2 <_printf_i+0x10e>
 8008aa6:	6821      	ldr	r1, [r4, #0]
 8008aa8:	432e      	orrs	r6, r5
 8008aaa:	f021 0104 	bic.w	r1, r1, #4
 8008aae:	6021      	str	r1, [r4, #0]
 8008ab0:	d04b      	beq.n	8008b4a <_printf_i+0x1a6>
 8008ab2:	4616      	mov	r6, r2
 8008ab4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ab8:	fb03 5711 	mls	r7, r3, r1, r5
 8008abc:	5dc7      	ldrb	r7, [r0, r7]
 8008abe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ac2:	462f      	mov	r7, r5
 8008ac4:	42bb      	cmp	r3, r7
 8008ac6:	460d      	mov	r5, r1
 8008ac8:	d9f4      	bls.n	8008ab4 <_printf_i+0x110>
 8008aca:	2b08      	cmp	r3, #8
 8008acc:	d10b      	bne.n	8008ae6 <_printf_i+0x142>
 8008ace:	6823      	ldr	r3, [r4, #0]
 8008ad0:	07df      	lsls	r7, r3, #31
 8008ad2:	d508      	bpl.n	8008ae6 <_printf_i+0x142>
 8008ad4:	6923      	ldr	r3, [r4, #16]
 8008ad6:	6861      	ldr	r1, [r4, #4]
 8008ad8:	4299      	cmp	r1, r3
 8008ada:	bfde      	ittt	le
 8008adc:	2330      	movle	r3, #48	@ 0x30
 8008ade:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ae2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ae6:	1b92      	subs	r2, r2, r6
 8008ae8:	6122      	str	r2, [r4, #16]
 8008aea:	f8cd a000 	str.w	sl, [sp]
 8008aee:	464b      	mov	r3, r9
 8008af0:	aa03      	add	r2, sp, #12
 8008af2:	4621      	mov	r1, r4
 8008af4:	4640      	mov	r0, r8
 8008af6:	f7ff fee7 	bl	80088c8 <_printf_common>
 8008afa:	3001      	adds	r0, #1
 8008afc:	d14a      	bne.n	8008b94 <_printf_i+0x1f0>
 8008afe:	f04f 30ff 	mov.w	r0, #4294967295
 8008b02:	b004      	add	sp, #16
 8008b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	f043 0320 	orr.w	r3, r3, #32
 8008b0e:	6023      	str	r3, [r4, #0]
 8008b10:	4832      	ldr	r0, [pc, #200]	@ (8008bdc <_printf_i+0x238>)
 8008b12:	2778      	movs	r7, #120	@ 0x78
 8008b14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	6831      	ldr	r1, [r6, #0]
 8008b1c:	061f      	lsls	r7, r3, #24
 8008b1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b22:	d402      	bmi.n	8008b2a <_printf_i+0x186>
 8008b24:	065f      	lsls	r7, r3, #25
 8008b26:	bf48      	it	mi
 8008b28:	b2ad      	uxthmi	r5, r5
 8008b2a:	6031      	str	r1, [r6, #0]
 8008b2c:	07d9      	lsls	r1, r3, #31
 8008b2e:	bf44      	itt	mi
 8008b30:	f043 0320 	orrmi.w	r3, r3, #32
 8008b34:	6023      	strmi	r3, [r4, #0]
 8008b36:	b11d      	cbz	r5, 8008b40 <_printf_i+0x19c>
 8008b38:	2310      	movs	r3, #16
 8008b3a:	e7ad      	b.n	8008a98 <_printf_i+0xf4>
 8008b3c:	4826      	ldr	r0, [pc, #152]	@ (8008bd8 <_printf_i+0x234>)
 8008b3e:	e7e9      	b.n	8008b14 <_printf_i+0x170>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	f023 0320 	bic.w	r3, r3, #32
 8008b46:	6023      	str	r3, [r4, #0]
 8008b48:	e7f6      	b.n	8008b38 <_printf_i+0x194>
 8008b4a:	4616      	mov	r6, r2
 8008b4c:	e7bd      	b.n	8008aca <_printf_i+0x126>
 8008b4e:	6833      	ldr	r3, [r6, #0]
 8008b50:	6825      	ldr	r5, [r4, #0]
 8008b52:	6961      	ldr	r1, [r4, #20]
 8008b54:	1d18      	adds	r0, r3, #4
 8008b56:	6030      	str	r0, [r6, #0]
 8008b58:	062e      	lsls	r6, r5, #24
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	d501      	bpl.n	8008b62 <_printf_i+0x1be>
 8008b5e:	6019      	str	r1, [r3, #0]
 8008b60:	e002      	b.n	8008b68 <_printf_i+0x1c4>
 8008b62:	0668      	lsls	r0, r5, #25
 8008b64:	d5fb      	bpl.n	8008b5e <_printf_i+0x1ba>
 8008b66:	8019      	strh	r1, [r3, #0]
 8008b68:	2300      	movs	r3, #0
 8008b6a:	6123      	str	r3, [r4, #16]
 8008b6c:	4616      	mov	r6, r2
 8008b6e:	e7bc      	b.n	8008aea <_printf_i+0x146>
 8008b70:	6833      	ldr	r3, [r6, #0]
 8008b72:	1d1a      	adds	r2, r3, #4
 8008b74:	6032      	str	r2, [r6, #0]
 8008b76:	681e      	ldr	r6, [r3, #0]
 8008b78:	6862      	ldr	r2, [r4, #4]
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	4630      	mov	r0, r6
 8008b7e:	f7f7 fba7 	bl	80002d0 <memchr>
 8008b82:	b108      	cbz	r0, 8008b88 <_printf_i+0x1e4>
 8008b84:	1b80      	subs	r0, r0, r6
 8008b86:	6060      	str	r0, [r4, #4]
 8008b88:	6863      	ldr	r3, [r4, #4]
 8008b8a:	6123      	str	r3, [r4, #16]
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b92:	e7aa      	b.n	8008aea <_printf_i+0x146>
 8008b94:	6923      	ldr	r3, [r4, #16]
 8008b96:	4632      	mov	r2, r6
 8008b98:	4649      	mov	r1, r9
 8008b9a:	4640      	mov	r0, r8
 8008b9c:	47d0      	blx	sl
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	d0ad      	beq.n	8008afe <_printf_i+0x15a>
 8008ba2:	6823      	ldr	r3, [r4, #0]
 8008ba4:	079b      	lsls	r3, r3, #30
 8008ba6:	d413      	bmi.n	8008bd0 <_printf_i+0x22c>
 8008ba8:	68e0      	ldr	r0, [r4, #12]
 8008baa:	9b03      	ldr	r3, [sp, #12]
 8008bac:	4298      	cmp	r0, r3
 8008bae:	bfb8      	it	lt
 8008bb0:	4618      	movlt	r0, r3
 8008bb2:	e7a6      	b.n	8008b02 <_printf_i+0x15e>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	4632      	mov	r2, r6
 8008bb8:	4649      	mov	r1, r9
 8008bba:	4640      	mov	r0, r8
 8008bbc:	47d0      	blx	sl
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	d09d      	beq.n	8008afe <_printf_i+0x15a>
 8008bc2:	3501      	adds	r5, #1
 8008bc4:	68e3      	ldr	r3, [r4, #12]
 8008bc6:	9903      	ldr	r1, [sp, #12]
 8008bc8:	1a5b      	subs	r3, r3, r1
 8008bca:	42ab      	cmp	r3, r5
 8008bcc:	dcf2      	bgt.n	8008bb4 <_printf_i+0x210>
 8008bce:	e7eb      	b.n	8008ba8 <_printf_i+0x204>
 8008bd0:	2500      	movs	r5, #0
 8008bd2:	f104 0619 	add.w	r6, r4, #25
 8008bd6:	e7f5      	b.n	8008bc4 <_printf_i+0x220>
 8008bd8:	0801f1d2 	.word	0x0801f1d2
 8008bdc:	0801f1e3 	.word	0x0801f1e3

08008be0 <std>:
 8008be0:	2300      	movs	r3, #0
 8008be2:	b510      	push	{r4, lr}
 8008be4:	4604      	mov	r4, r0
 8008be6:	e9c0 3300 	strd	r3, r3, [r0]
 8008bea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bee:	6083      	str	r3, [r0, #8]
 8008bf0:	8181      	strh	r1, [r0, #12]
 8008bf2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008bf4:	81c2      	strh	r2, [r0, #14]
 8008bf6:	6183      	str	r3, [r0, #24]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	2208      	movs	r2, #8
 8008bfc:	305c      	adds	r0, #92	@ 0x5c
 8008bfe:	f000 f989 	bl	8008f14 <memset>
 8008c02:	4b0d      	ldr	r3, [pc, #52]	@ (8008c38 <std+0x58>)
 8008c04:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c06:	4b0d      	ldr	r3, [pc, #52]	@ (8008c3c <std+0x5c>)
 8008c08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c40 <std+0x60>)
 8008c0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c44 <std+0x64>)
 8008c10:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c12:	4b0d      	ldr	r3, [pc, #52]	@ (8008c48 <std+0x68>)
 8008c14:	6224      	str	r4, [r4, #32]
 8008c16:	429c      	cmp	r4, r3
 8008c18:	d006      	beq.n	8008c28 <std+0x48>
 8008c1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c1e:	4294      	cmp	r4, r2
 8008c20:	d002      	beq.n	8008c28 <std+0x48>
 8008c22:	33d0      	adds	r3, #208	@ 0xd0
 8008c24:	429c      	cmp	r4, r3
 8008c26:	d105      	bne.n	8008c34 <std+0x54>
 8008c28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c30:	f000 b9ec 	b.w	800900c <__retarget_lock_init_recursive>
 8008c34:	bd10      	pop	{r4, pc}
 8008c36:	bf00      	nop
 8008c38:	08008d65 	.word	0x08008d65
 8008c3c:	08008d87 	.word	0x08008d87
 8008c40:	08008dbf 	.word	0x08008dbf
 8008c44:	08008de3 	.word	0x08008de3
 8008c48:	20009c54 	.word	0x20009c54

08008c4c <stdio_exit_handler>:
 8008c4c:	4a02      	ldr	r2, [pc, #8]	@ (8008c58 <stdio_exit_handler+0xc>)
 8008c4e:	4903      	ldr	r1, [pc, #12]	@ (8008c5c <stdio_exit_handler+0x10>)
 8008c50:	4803      	ldr	r0, [pc, #12]	@ (8008c60 <stdio_exit_handler+0x14>)
 8008c52:	f000 b869 	b.w	8008d28 <_fwalk_sglue>
 8008c56:	bf00      	nop
 8008c58:	20000048 	.word	0x20000048
 8008c5c:	0800a6dd 	.word	0x0800a6dd
 8008c60:	20000058 	.word	0x20000058

08008c64 <cleanup_stdio>:
 8008c64:	6841      	ldr	r1, [r0, #4]
 8008c66:	4b0c      	ldr	r3, [pc, #48]	@ (8008c98 <cleanup_stdio+0x34>)
 8008c68:	4299      	cmp	r1, r3
 8008c6a:	b510      	push	{r4, lr}
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	d001      	beq.n	8008c74 <cleanup_stdio+0x10>
 8008c70:	f001 fd34 	bl	800a6dc <_fflush_r>
 8008c74:	68a1      	ldr	r1, [r4, #8]
 8008c76:	4b09      	ldr	r3, [pc, #36]	@ (8008c9c <cleanup_stdio+0x38>)
 8008c78:	4299      	cmp	r1, r3
 8008c7a:	d002      	beq.n	8008c82 <cleanup_stdio+0x1e>
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	f001 fd2d 	bl	800a6dc <_fflush_r>
 8008c82:	68e1      	ldr	r1, [r4, #12]
 8008c84:	4b06      	ldr	r3, [pc, #24]	@ (8008ca0 <cleanup_stdio+0x3c>)
 8008c86:	4299      	cmp	r1, r3
 8008c88:	d004      	beq.n	8008c94 <cleanup_stdio+0x30>
 8008c8a:	4620      	mov	r0, r4
 8008c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c90:	f001 bd24 	b.w	800a6dc <_fflush_r>
 8008c94:	bd10      	pop	{r4, pc}
 8008c96:	bf00      	nop
 8008c98:	20009c54 	.word	0x20009c54
 8008c9c:	20009cbc 	.word	0x20009cbc
 8008ca0:	20009d24 	.word	0x20009d24

08008ca4 <global_stdio_init.part.0>:
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8008cd4 <global_stdio_init.part.0+0x30>)
 8008ca8:	4c0b      	ldr	r4, [pc, #44]	@ (8008cd8 <global_stdio_init.part.0+0x34>)
 8008caa:	4a0c      	ldr	r2, [pc, #48]	@ (8008cdc <global_stdio_init.part.0+0x38>)
 8008cac:	601a      	str	r2, [r3, #0]
 8008cae:	4620      	mov	r0, r4
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	2104      	movs	r1, #4
 8008cb4:	f7ff ff94 	bl	8008be0 <std>
 8008cb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	2109      	movs	r1, #9
 8008cc0:	f7ff ff8e 	bl	8008be0 <std>
 8008cc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008cc8:	2202      	movs	r2, #2
 8008cca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cce:	2112      	movs	r1, #18
 8008cd0:	f7ff bf86 	b.w	8008be0 <std>
 8008cd4:	20009d8c 	.word	0x20009d8c
 8008cd8:	20009c54 	.word	0x20009c54
 8008cdc:	08008c4d 	.word	0x08008c4d

08008ce0 <__sfp_lock_acquire>:
 8008ce0:	4801      	ldr	r0, [pc, #4]	@ (8008ce8 <__sfp_lock_acquire+0x8>)
 8008ce2:	f000 b994 	b.w	800900e <__retarget_lock_acquire_recursive>
 8008ce6:	bf00      	nop
 8008ce8:	20009d95 	.word	0x20009d95

08008cec <__sfp_lock_release>:
 8008cec:	4801      	ldr	r0, [pc, #4]	@ (8008cf4 <__sfp_lock_release+0x8>)
 8008cee:	f000 b98f 	b.w	8009010 <__retarget_lock_release_recursive>
 8008cf2:	bf00      	nop
 8008cf4:	20009d95 	.word	0x20009d95

08008cf8 <__sinit>:
 8008cf8:	b510      	push	{r4, lr}
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	f7ff fff0 	bl	8008ce0 <__sfp_lock_acquire>
 8008d00:	6a23      	ldr	r3, [r4, #32]
 8008d02:	b11b      	cbz	r3, 8008d0c <__sinit+0x14>
 8008d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d08:	f7ff bff0 	b.w	8008cec <__sfp_lock_release>
 8008d0c:	4b04      	ldr	r3, [pc, #16]	@ (8008d20 <__sinit+0x28>)
 8008d0e:	6223      	str	r3, [r4, #32]
 8008d10:	4b04      	ldr	r3, [pc, #16]	@ (8008d24 <__sinit+0x2c>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d1f5      	bne.n	8008d04 <__sinit+0xc>
 8008d18:	f7ff ffc4 	bl	8008ca4 <global_stdio_init.part.0>
 8008d1c:	e7f2      	b.n	8008d04 <__sinit+0xc>
 8008d1e:	bf00      	nop
 8008d20:	08008c65 	.word	0x08008c65
 8008d24:	20009d8c 	.word	0x20009d8c

08008d28 <_fwalk_sglue>:
 8008d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d2c:	4607      	mov	r7, r0
 8008d2e:	4688      	mov	r8, r1
 8008d30:	4614      	mov	r4, r2
 8008d32:	2600      	movs	r6, #0
 8008d34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d38:	f1b9 0901 	subs.w	r9, r9, #1
 8008d3c:	d505      	bpl.n	8008d4a <_fwalk_sglue+0x22>
 8008d3e:	6824      	ldr	r4, [r4, #0]
 8008d40:	2c00      	cmp	r4, #0
 8008d42:	d1f7      	bne.n	8008d34 <_fwalk_sglue+0xc>
 8008d44:	4630      	mov	r0, r6
 8008d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d4a:	89ab      	ldrh	r3, [r5, #12]
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d907      	bls.n	8008d60 <_fwalk_sglue+0x38>
 8008d50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d54:	3301      	adds	r3, #1
 8008d56:	d003      	beq.n	8008d60 <_fwalk_sglue+0x38>
 8008d58:	4629      	mov	r1, r5
 8008d5a:	4638      	mov	r0, r7
 8008d5c:	47c0      	blx	r8
 8008d5e:	4306      	orrs	r6, r0
 8008d60:	3568      	adds	r5, #104	@ 0x68
 8008d62:	e7e9      	b.n	8008d38 <_fwalk_sglue+0x10>

08008d64 <__sread>:
 8008d64:	b510      	push	{r4, lr}
 8008d66:	460c      	mov	r4, r1
 8008d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d6c:	f000 f900 	bl	8008f70 <_read_r>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	bfab      	itete	ge
 8008d74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d76:	89a3      	ldrhlt	r3, [r4, #12]
 8008d78:	181b      	addge	r3, r3, r0
 8008d7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d7e:	bfac      	ite	ge
 8008d80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008d82:	81a3      	strhlt	r3, [r4, #12]
 8008d84:	bd10      	pop	{r4, pc}

08008d86 <__swrite>:
 8008d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d8a:	461f      	mov	r7, r3
 8008d8c:	898b      	ldrh	r3, [r1, #12]
 8008d8e:	05db      	lsls	r3, r3, #23
 8008d90:	4605      	mov	r5, r0
 8008d92:	460c      	mov	r4, r1
 8008d94:	4616      	mov	r6, r2
 8008d96:	d505      	bpl.n	8008da4 <__swrite+0x1e>
 8008d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f000 f8d4 	bl	8008f4c <_lseek_r>
 8008da4:	89a3      	ldrh	r3, [r4, #12]
 8008da6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008daa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dae:	81a3      	strh	r3, [r4, #12]
 8008db0:	4632      	mov	r2, r6
 8008db2:	463b      	mov	r3, r7
 8008db4:	4628      	mov	r0, r5
 8008db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dba:	f000 b8eb 	b.w	8008f94 <_write_r>

08008dbe <__sseek>:
 8008dbe:	b510      	push	{r4, lr}
 8008dc0:	460c      	mov	r4, r1
 8008dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dc6:	f000 f8c1 	bl	8008f4c <_lseek_r>
 8008dca:	1c43      	adds	r3, r0, #1
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	bf15      	itete	ne
 8008dd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008dd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008dd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008dda:	81a3      	strheq	r3, [r4, #12]
 8008ddc:	bf18      	it	ne
 8008dde:	81a3      	strhne	r3, [r4, #12]
 8008de0:	bd10      	pop	{r4, pc}

08008de2 <__sclose>:
 8008de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de6:	f000 b8a1 	b.w	8008f2c <_close_r>

08008dea <__swbuf_r>:
 8008dea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dec:	460e      	mov	r6, r1
 8008dee:	4614      	mov	r4, r2
 8008df0:	4605      	mov	r5, r0
 8008df2:	b118      	cbz	r0, 8008dfc <__swbuf_r+0x12>
 8008df4:	6a03      	ldr	r3, [r0, #32]
 8008df6:	b90b      	cbnz	r3, 8008dfc <__swbuf_r+0x12>
 8008df8:	f7ff ff7e 	bl	8008cf8 <__sinit>
 8008dfc:	69a3      	ldr	r3, [r4, #24]
 8008dfe:	60a3      	str	r3, [r4, #8]
 8008e00:	89a3      	ldrh	r3, [r4, #12]
 8008e02:	071a      	lsls	r2, r3, #28
 8008e04:	d501      	bpl.n	8008e0a <__swbuf_r+0x20>
 8008e06:	6923      	ldr	r3, [r4, #16]
 8008e08:	b943      	cbnz	r3, 8008e1c <__swbuf_r+0x32>
 8008e0a:	4621      	mov	r1, r4
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	f000 f82b 	bl	8008e68 <__swsetup_r>
 8008e12:	b118      	cbz	r0, 8008e1c <__swbuf_r+0x32>
 8008e14:	f04f 37ff 	mov.w	r7, #4294967295
 8008e18:	4638      	mov	r0, r7
 8008e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e1c:	6823      	ldr	r3, [r4, #0]
 8008e1e:	6922      	ldr	r2, [r4, #16]
 8008e20:	1a98      	subs	r0, r3, r2
 8008e22:	6963      	ldr	r3, [r4, #20]
 8008e24:	b2f6      	uxtb	r6, r6
 8008e26:	4283      	cmp	r3, r0
 8008e28:	4637      	mov	r7, r6
 8008e2a:	dc05      	bgt.n	8008e38 <__swbuf_r+0x4e>
 8008e2c:	4621      	mov	r1, r4
 8008e2e:	4628      	mov	r0, r5
 8008e30:	f001 fc54 	bl	800a6dc <_fflush_r>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	d1ed      	bne.n	8008e14 <__swbuf_r+0x2a>
 8008e38:	68a3      	ldr	r3, [r4, #8]
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	60a3      	str	r3, [r4, #8]
 8008e3e:	6823      	ldr	r3, [r4, #0]
 8008e40:	1c5a      	adds	r2, r3, #1
 8008e42:	6022      	str	r2, [r4, #0]
 8008e44:	701e      	strb	r6, [r3, #0]
 8008e46:	6962      	ldr	r2, [r4, #20]
 8008e48:	1c43      	adds	r3, r0, #1
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d004      	beq.n	8008e58 <__swbuf_r+0x6e>
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	07db      	lsls	r3, r3, #31
 8008e52:	d5e1      	bpl.n	8008e18 <__swbuf_r+0x2e>
 8008e54:	2e0a      	cmp	r6, #10
 8008e56:	d1df      	bne.n	8008e18 <__swbuf_r+0x2e>
 8008e58:	4621      	mov	r1, r4
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	f001 fc3e 	bl	800a6dc <_fflush_r>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	d0d9      	beq.n	8008e18 <__swbuf_r+0x2e>
 8008e64:	e7d6      	b.n	8008e14 <__swbuf_r+0x2a>
	...

08008e68 <__swsetup_r>:
 8008e68:	b538      	push	{r3, r4, r5, lr}
 8008e6a:	4b29      	ldr	r3, [pc, #164]	@ (8008f10 <__swsetup_r+0xa8>)
 8008e6c:	4605      	mov	r5, r0
 8008e6e:	6818      	ldr	r0, [r3, #0]
 8008e70:	460c      	mov	r4, r1
 8008e72:	b118      	cbz	r0, 8008e7c <__swsetup_r+0x14>
 8008e74:	6a03      	ldr	r3, [r0, #32]
 8008e76:	b90b      	cbnz	r3, 8008e7c <__swsetup_r+0x14>
 8008e78:	f7ff ff3e 	bl	8008cf8 <__sinit>
 8008e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e80:	0719      	lsls	r1, r3, #28
 8008e82:	d422      	bmi.n	8008eca <__swsetup_r+0x62>
 8008e84:	06da      	lsls	r2, r3, #27
 8008e86:	d407      	bmi.n	8008e98 <__swsetup_r+0x30>
 8008e88:	2209      	movs	r2, #9
 8008e8a:	602a      	str	r2, [r5, #0]
 8008e8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	e033      	b.n	8008f00 <__swsetup_r+0x98>
 8008e98:	0758      	lsls	r0, r3, #29
 8008e9a:	d512      	bpl.n	8008ec2 <__swsetup_r+0x5a>
 8008e9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e9e:	b141      	cbz	r1, 8008eb2 <__swsetup_r+0x4a>
 8008ea0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ea4:	4299      	cmp	r1, r3
 8008ea6:	d002      	beq.n	8008eae <__swsetup_r+0x46>
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	f000 ff19 	bl	8009ce0 <_free_r>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008eb2:	89a3      	ldrh	r3, [r4, #12]
 8008eb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008eb8:	81a3      	strh	r3, [r4, #12]
 8008eba:	2300      	movs	r3, #0
 8008ebc:	6063      	str	r3, [r4, #4]
 8008ebe:	6923      	ldr	r3, [r4, #16]
 8008ec0:	6023      	str	r3, [r4, #0]
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	f043 0308 	orr.w	r3, r3, #8
 8008ec8:	81a3      	strh	r3, [r4, #12]
 8008eca:	6923      	ldr	r3, [r4, #16]
 8008ecc:	b94b      	cbnz	r3, 8008ee2 <__swsetup_r+0x7a>
 8008ece:	89a3      	ldrh	r3, [r4, #12]
 8008ed0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ed8:	d003      	beq.n	8008ee2 <__swsetup_r+0x7a>
 8008eda:	4621      	mov	r1, r4
 8008edc:	4628      	mov	r0, r5
 8008ede:	f001 fc4b 	bl	800a778 <__smakebuf_r>
 8008ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ee6:	f013 0201 	ands.w	r2, r3, #1
 8008eea:	d00a      	beq.n	8008f02 <__swsetup_r+0x9a>
 8008eec:	2200      	movs	r2, #0
 8008eee:	60a2      	str	r2, [r4, #8]
 8008ef0:	6962      	ldr	r2, [r4, #20]
 8008ef2:	4252      	negs	r2, r2
 8008ef4:	61a2      	str	r2, [r4, #24]
 8008ef6:	6922      	ldr	r2, [r4, #16]
 8008ef8:	b942      	cbnz	r2, 8008f0c <__swsetup_r+0xa4>
 8008efa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008efe:	d1c5      	bne.n	8008e8c <__swsetup_r+0x24>
 8008f00:	bd38      	pop	{r3, r4, r5, pc}
 8008f02:	0799      	lsls	r1, r3, #30
 8008f04:	bf58      	it	pl
 8008f06:	6962      	ldrpl	r2, [r4, #20]
 8008f08:	60a2      	str	r2, [r4, #8]
 8008f0a:	e7f4      	b.n	8008ef6 <__swsetup_r+0x8e>
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	e7f7      	b.n	8008f00 <__swsetup_r+0x98>
 8008f10:	20000054 	.word	0x20000054

08008f14 <memset>:
 8008f14:	4402      	add	r2, r0
 8008f16:	4603      	mov	r3, r0
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d100      	bne.n	8008f1e <memset+0xa>
 8008f1c:	4770      	bx	lr
 8008f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f22:	e7f9      	b.n	8008f18 <memset+0x4>

08008f24 <_localeconv_r>:
 8008f24:	4800      	ldr	r0, [pc, #0]	@ (8008f28 <_localeconv_r+0x4>)
 8008f26:	4770      	bx	lr
 8008f28:	20000194 	.word	0x20000194

08008f2c <_close_r>:
 8008f2c:	b538      	push	{r3, r4, r5, lr}
 8008f2e:	4d06      	ldr	r5, [pc, #24]	@ (8008f48 <_close_r+0x1c>)
 8008f30:	2300      	movs	r3, #0
 8008f32:	4604      	mov	r4, r0
 8008f34:	4608      	mov	r0, r1
 8008f36:	602b      	str	r3, [r5, #0]
 8008f38:	f001 ff78 	bl	800ae2c <_close>
 8008f3c:	1c43      	adds	r3, r0, #1
 8008f3e:	d102      	bne.n	8008f46 <_close_r+0x1a>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	b103      	cbz	r3, 8008f46 <_close_r+0x1a>
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	bd38      	pop	{r3, r4, r5, pc}
 8008f48:	20009d90 	.word	0x20009d90

08008f4c <_lseek_r>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	4d07      	ldr	r5, [pc, #28]	@ (8008f6c <_lseek_r+0x20>)
 8008f50:	4604      	mov	r4, r0
 8008f52:	4608      	mov	r0, r1
 8008f54:	4611      	mov	r1, r2
 8008f56:	2200      	movs	r2, #0
 8008f58:	602a      	str	r2, [r5, #0]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f001 ff27 	bl	800adae <_lseek>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d102      	bne.n	8008f6a <_lseek_r+0x1e>
 8008f64:	682b      	ldr	r3, [r5, #0]
 8008f66:	b103      	cbz	r3, 8008f6a <_lseek_r+0x1e>
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	20009d90 	.word	0x20009d90

08008f70 <_read_r>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	4d07      	ldr	r5, [pc, #28]	@ (8008f90 <_read_r+0x20>)
 8008f74:	4604      	mov	r4, r0
 8008f76:	4608      	mov	r0, r1
 8008f78:	4611      	mov	r1, r2
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	602a      	str	r2, [r5, #0]
 8008f7e:	461a      	mov	r2, r3
 8008f80:	f001 febf 	bl	800ad02 <_read>
 8008f84:	1c43      	adds	r3, r0, #1
 8008f86:	d102      	bne.n	8008f8e <_read_r+0x1e>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	b103      	cbz	r3, 8008f8e <_read_r+0x1e>
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	bd38      	pop	{r3, r4, r5, pc}
 8008f90:	20009d90 	.word	0x20009d90

08008f94 <_write_r>:
 8008f94:	b538      	push	{r3, r4, r5, lr}
 8008f96:	4d07      	ldr	r5, [pc, #28]	@ (8008fb4 <_write_r+0x20>)
 8008f98:	4604      	mov	r4, r0
 8008f9a:	4608      	mov	r0, r1
 8008f9c:	4611      	mov	r1, r2
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	602a      	str	r2, [r5, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	f001 ff15 	bl	800add2 <_write>
 8008fa8:	1c43      	adds	r3, r0, #1
 8008faa:	d102      	bne.n	8008fb2 <_write_r+0x1e>
 8008fac:	682b      	ldr	r3, [r5, #0]
 8008fae:	b103      	cbz	r3, 8008fb2 <_write_r+0x1e>
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	20009d90 	.word	0x20009d90

08008fb8 <__errno>:
 8008fb8:	4b01      	ldr	r3, [pc, #4]	@ (8008fc0 <__errno+0x8>)
 8008fba:	6818      	ldr	r0, [r3, #0]
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	20000054 	.word	0x20000054

08008fc4 <__libc_init_array>:
 8008fc4:	b570      	push	{r4, r5, r6, lr}
 8008fc6:	4d0d      	ldr	r5, [pc, #52]	@ (8008ffc <__libc_init_array+0x38>)
 8008fc8:	4c0d      	ldr	r4, [pc, #52]	@ (8009000 <__libc_init_array+0x3c>)
 8008fca:	1b64      	subs	r4, r4, r5
 8008fcc:	10a4      	asrs	r4, r4, #2
 8008fce:	2600      	movs	r6, #0
 8008fd0:	42a6      	cmp	r6, r4
 8008fd2:	d109      	bne.n	8008fe8 <__libc_init_array+0x24>
 8008fd4:	4d0b      	ldr	r5, [pc, #44]	@ (8009004 <__libc_init_array+0x40>)
 8008fd6:	4c0c      	ldr	r4, [pc, #48]	@ (8009008 <__libc_init_array+0x44>)
 8008fd8:	f002 fa6e 	bl	800b4b8 <_init>
 8008fdc:	1b64      	subs	r4, r4, r5
 8008fde:	10a4      	asrs	r4, r4, #2
 8008fe0:	2600      	movs	r6, #0
 8008fe2:	42a6      	cmp	r6, r4
 8008fe4:	d105      	bne.n	8008ff2 <__libc_init_array+0x2e>
 8008fe6:	bd70      	pop	{r4, r5, r6, pc}
 8008fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fec:	4798      	blx	r3
 8008fee:	3601      	adds	r6, #1
 8008ff0:	e7ee      	b.n	8008fd0 <__libc_init_array+0xc>
 8008ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ff6:	4798      	blx	r3
 8008ff8:	3601      	adds	r6, #1
 8008ffa:	e7f2      	b.n	8008fe2 <__libc_init_array+0x1e>
 8008ffc:	0801f554 	.word	0x0801f554
 8009000:	0801f554 	.word	0x0801f554
 8009004:	0801f554 	.word	0x0801f554
 8009008:	0801f558 	.word	0x0801f558

0800900c <__retarget_lock_init_recursive>:
 800900c:	4770      	bx	lr

0800900e <__retarget_lock_acquire_recursive>:
 800900e:	4770      	bx	lr

08009010 <__retarget_lock_release_recursive>:
 8009010:	4770      	bx	lr

08009012 <memcpy>:
 8009012:	440a      	add	r2, r1
 8009014:	4291      	cmp	r1, r2
 8009016:	f100 33ff 	add.w	r3, r0, #4294967295
 800901a:	d100      	bne.n	800901e <memcpy+0xc>
 800901c:	4770      	bx	lr
 800901e:	b510      	push	{r4, lr}
 8009020:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009024:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009028:	4291      	cmp	r1, r2
 800902a:	d1f9      	bne.n	8009020 <memcpy+0xe>
 800902c:	bd10      	pop	{r4, pc}

0800902e <quorem>:
 800902e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009032:	6903      	ldr	r3, [r0, #16]
 8009034:	690c      	ldr	r4, [r1, #16]
 8009036:	42a3      	cmp	r3, r4
 8009038:	4607      	mov	r7, r0
 800903a:	db7e      	blt.n	800913a <quorem+0x10c>
 800903c:	3c01      	subs	r4, #1
 800903e:	f101 0814 	add.w	r8, r1, #20
 8009042:	00a3      	lsls	r3, r4, #2
 8009044:	f100 0514 	add.w	r5, r0, #20
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800904e:	9301      	str	r3, [sp, #4]
 8009050:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009054:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009058:	3301      	adds	r3, #1
 800905a:	429a      	cmp	r2, r3
 800905c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009060:	fbb2 f6f3 	udiv	r6, r2, r3
 8009064:	d32e      	bcc.n	80090c4 <quorem+0x96>
 8009066:	f04f 0a00 	mov.w	sl, #0
 800906a:	46c4      	mov	ip, r8
 800906c:	46ae      	mov	lr, r5
 800906e:	46d3      	mov	fp, sl
 8009070:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009074:	b298      	uxth	r0, r3
 8009076:	fb06 a000 	mla	r0, r6, r0, sl
 800907a:	0c02      	lsrs	r2, r0, #16
 800907c:	0c1b      	lsrs	r3, r3, #16
 800907e:	fb06 2303 	mla	r3, r6, r3, r2
 8009082:	f8de 2000 	ldr.w	r2, [lr]
 8009086:	b280      	uxth	r0, r0
 8009088:	b292      	uxth	r2, r2
 800908a:	1a12      	subs	r2, r2, r0
 800908c:	445a      	add	r2, fp
 800908e:	f8de 0000 	ldr.w	r0, [lr]
 8009092:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009096:	b29b      	uxth	r3, r3
 8009098:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800909c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80090a0:	b292      	uxth	r2, r2
 80090a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090a6:	45e1      	cmp	r9, ip
 80090a8:	f84e 2b04 	str.w	r2, [lr], #4
 80090ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80090b0:	d2de      	bcs.n	8009070 <quorem+0x42>
 80090b2:	9b00      	ldr	r3, [sp, #0]
 80090b4:	58eb      	ldr	r3, [r5, r3]
 80090b6:	b92b      	cbnz	r3, 80090c4 <quorem+0x96>
 80090b8:	9b01      	ldr	r3, [sp, #4]
 80090ba:	3b04      	subs	r3, #4
 80090bc:	429d      	cmp	r5, r3
 80090be:	461a      	mov	r2, r3
 80090c0:	d32f      	bcc.n	8009122 <quorem+0xf4>
 80090c2:	613c      	str	r4, [r7, #16]
 80090c4:	4638      	mov	r0, r7
 80090c6:	f001 f97d 	bl	800a3c4 <__mcmp>
 80090ca:	2800      	cmp	r0, #0
 80090cc:	db25      	blt.n	800911a <quorem+0xec>
 80090ce:	4629      	mov	r1, r5
 80090d0:	2000      	movs	r0, #0
 80090d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80090d6:	f8d1 c000 	ldr.w	ip, [r1]
 80090da:	fa1f fe82 	uxth.w	lr, r2
 80090de:	fa1f f38c 	uxth.w	r3, ip
 80090e2:	eba3 030e 	sub.w	r3, r3, lr
 80090e6:	4403      	add	r3, r0
 80090e8:	0c12      	lsrs	r2, r2, #16
 80090ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80090ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090f8:	45c1      	cmp	r9, r8
 80090fa:	f841 3b04 	str.w	r3, [r1], #4
 80090fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009102:	d2e6      	bcs.n	80090d2 <quorem+0xa4>
 8009104:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009108:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800910c:	b922      	cbnz	r2, 8009118 <quorem+0xea>
 800910e:	3b04      	subs	r3, #4
 8009110:	429d      	cmp	r5, r3
 8009112:	461a      	mov	r2, r3
 8009114:	d30b      	bcc.n	800912e <quorem+0x100>
 8009116:	613c      	str	r4, [r7, #16]
 8009118:	3601      	adds	r6, #1
 800911a:	4630      	mov	r0, r6
 800911c:	b003      	add	sp, #12
 800911e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009122:	6812      	ldr	r2, [r2, #0]
 8009124:	3b04      	subs	r3, #4
 8009126:	2a00      	cmp	r2, #0
 8009128:	d1cb      	bne.n	80090c2 <quorem+0x94>
 800912a:	3c01      	subs	r4, #1
 800912c:	e7c6      	b.n	80090bc <quorem+0x8e>
 800912e:	6812      	ldr	r2, [r2, #0]
 8009130:	3b04      	subs	r3, #4
 8009132:	2a00      	cmp	r2, #0
 8009134:	d1ef      	bne.n	8009116 <quorem+0xe8>
 8009136:	3c01      	subs	r4, #1
 8009138:	e7ea      	b.n	8009110 <quorem+0xe2>
 800913a:	2000      	movs	r0, #0
 800913c:	e7ee      	b.n	800911c <quorem+0xee>
	...

08009140 <_dtoa_r>:
 8009140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	69c7      	ldr	r7, [r0, #28]
 8009146:	b097      	sub	sp, #92	@ 0x5c
 8009148:	ed8d 0b04 	vstr	d0, [sp, #16]
 800914c:	ec55 4b10 	vmov	r4, r5, d0
 8009150:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009152:	9107      	str	r1, [sp, #28]
 8009154:	4681      	mov	r9, r0
 8009156:	920c      	str	r2, [sp, #48]	@ 0x30
 8009158:	9311      	str	r3, [sp, #68]	@ 0x44
 800915a:	b97f      	cbnz	r7, 800917c <_dtoa_r+0x3c>
 800915c:	2010      	movs	r0, #16
 800915e:	f000 fe09 	bl	8009d74 <malloc>
 8009162:	4602      	mov	r2, r0
 8009164:	f8c9 001c 	str.w	r0, [r9, #28]
 8009168:	b920      	cbnz	r0, 8009174 <_dtoa_r+0x34>
 800916a:	4ba9      	ldr	r3, [pc, #676]	@ (8009410 <_dtoa_r+0x2d0>)
 800916c:	21ef      	movs	r1, #239	@ 0xef
 800916e:	48a9      	ldr	r0, [pc, #676]	@ (8009414 <_dtoa_r+0x2d4>)
 8009170:	f001 fb70 	bl	800a854 <__assert_func>
 8009174:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009178:	6007      	str	r7, [r0, #0]
 800917a:	60c7      	str	r7, [r0, #12]
 800917c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009180:	6819      	ldr	r1, [r3, #0]
 8009182:	b159      	cbz	r1, 800919c <_dtoa_r+0x5c>
 8009184:	685a      	ldr	r2, [r3, #4]
 8009186:	604a      	str	r2, [r1, #4]
 8009188:	2301      	movs	r3, #1
 800918a:	4093      	lsls	r3, r2
 800918c:	608b      	str	r3, [r1, #8]
 800918e:	4648      	mov	r0, r9
 8009190:	f000 fee6 	bl	8009f60 <_Bfree>
 8009194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009198:	2200      	movs	r2, #0
 800919a:	601a      	str	r2, [r3, #0]
 800919c:	1e2b      	subs	r3, r5, #0
 800919e:	bfb9      	ittee	lt
 80091a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80091a4:	9305      	strlt	r3, [sp, #20]
 80091a6:	2300      	movge	r3, #0
 80091a8:	6033      	strge	r3, [r6, #0]
 80091aa:	9f05      	ldr	r7, [sp, #20]
 80091ac:	4b9a      	ldr	r3, [pc, #616]	@ (8009418 <_dtoa_r+0x2d8>)
 80091ae:	bfbc      	itt	lt
 80091b0:	2201      	movlt	r2, #1
 80091b2:	6032      	strlt	r2, [r6, #0]
 80091b4:	43bb      	bics	r3, r7
 80091b6:	d112      	bne.n	80091de <_dtoa_r+0x9e>
 80091b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091be:	6013      	str	r3, [r2, #0]
 80091c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091c4:	4323      	orrs	r3, r4
 80091c6:	f000 855a 	beq.w	8009c7e <_dtoa_r+0xb3e>
 80091ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800942c <_dtoa_r+0x2ec>
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f000 855c 	beq.w	8009c8e <_dtoa_r+0xb4e>
 80091d6:	f10a 0303 	add.w	r3, sl, #3
 80091da:	f000 bd56 	b.w	8009c8a <_dtoa_r+0xb4a>
 80091de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80091e2:	2200      	movs	r2, #0
 80091e4:	ec51 0b17 	vmov	r0, r1, d7
 80091e8:	2300      	movs	r3, #0
 80091ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80091ee:	f7f7 fceb 	bl	8000bc8 <__aeabi_dcmpeq>
 80091f2:	4680      	mov	r8, r0
 80091f4:	b158      	cbz	r0, 800920e <_dtoa_r+0xce>
 80091f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091f8:	2301      	movs	r3, #1
 80091fa:	6013      	str	r3, [r2, #0]
 80091fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091fe:	b113      	cbz	r3, 8009206 <_dtoa_r+0xc6>
 8009200:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009202:	4b86      	ldr	r3, [pc, #536]	@ (800941c <_dtoa_r+0x2dc>)
 8009204:	6013      	str	r3, [r2, #0]
 8009206:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009430 <_dtoa_r+0x2f0>
 800920a:	f000 bd40 	b.w	8009c8e <_dtoa_r+0xb4e>
 800920e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009212:	aa14      	add	r2, sp, #80	@ 0x50
 8009214:	a915      	add	r1, sp, #84	@ 0x54
 8009216:	4648      	mov	r0, r9
 8009218:	f001 f984 	bl	800a524 <__d2b>
 800921c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009220:	9002      	str	r0, [sp, #8]
 8009222:	2e00      	cmp	r6, #0
 8009224:	d078      	beq.n	8009318 <_dtoa_r+0x1d8>
 8009226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009228:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800922c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009230:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009234:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009238:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800923c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009240:	4619      	mov	r1, r3
 8009242:	2200      	movs	r2, #0
 8009244:	4b76      	ldr	r3, [pc, #472]	@ (8009420 <_dtoa_r+0x2e0>)
 8009246:	f7f7 f89f 	bl	8000388 <__aeabi_dsub>
 800924a:	a36b      	add	r3, pc, #428	@ (adr r3, 80093f8 <_dtoa_r+0x2b8>)
 800924c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009250:	f7f7 fa52 	bl	80006f8 <__aeabi_dmul>
 8009254:	a36a      	add	r3, pc, #424	@ (adr r3, 8009400 <_dtoa_r+0x2c0>)
 8009256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925a:	f7f7 f897 	bl	800038c <__adddf3>
 800925e:	4604      	mov	r4, r0
 8009260:	4630      	mov	r0, r6
 8009262:	460d      	mov	r5, r1
 8009264:	f7f7 f9de 	bl	8000624 <__aeabi_i2d>
 8009268:	a367      	add	r3, pc, #412	@ (adr r3, 8009408 <_dtoa_r+0x2c8>)
 800926a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926e:	f7f7 fa43 	bl	80006f8 <__aeabi_dmul>
 8009272:	4602      	mov	r2, r0
 8009274:	460b      	mov	r3, r1
 8009276:	4620      	mov	r0, r4
 8009278:	4629      	mov	r1, r5
 800927a:	f7f7 f887 	bl	800038c <__adddf3>
 800927e:	4604      	mov	r4, r0
 8009280:	460d      	mov	r5, r1
 8009282:	f7f7 fce9 	bl	8000c58 <__aeabi_d2iz>
 8009286:	2200      	movs	r2, #0
 8009288:	4607      	mov	r7, r0
 800928a:	2300      	movs	r3, #0
 800928c:	4620      	mov	r0, r4
 800928e:	4629      	mov	r1, r5
 8009290:	f7f7 fca4 	bl	8000bdc <__aeabi_dcmplt>
 8009294:	b140      	cbz	r0, 80092a8 <_dtoa_r+0x168>
 8009296:	4638      	mov	r0, r7
 8009298:	f7f7 f9c4 	bl	8000624 <__aeabi_i2d>
 800929c:	4622      	mov	r2, r4
 800929e:	462b      	mov	r3, r5
 80092a0:	f7f7 fc92 	bl	8000bc8 <__aeabi_dcmpeq>
 80092a4:	b900      	cbnz	r0, 80092a8 <_dtoa_r+0x168>
 80092a6:	3f01      	subs	r7, #1
 80092a8:	2f16      	cmp	r7, #22
 80092aa:	d852      	bhi.n	8009352 <_dtoa_r+0x212>
 80092ac:	4b5d      	ldr	r3, [pc, #372]	@ (8009424 <_dtoa_r+0x2e4>)
 80092ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80092ba:	f7f7 fc8f 	bl	8000bdc <__aeabi_dcmplt>
 80092be:	2800      	cmp	r0, #0
 80092c0:	d049      	beq.n	8009356 <_dtoa_r+0x216>
 80092c2:	3f01      	subs	r7, #1
 80092c4:	2300      	movs	r3, #0
 80092c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80092c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092ca:	1b9b      	subs	r3, r3, r6
 80092cc:	1e5a      	subs	r2, r3, #1
 80092ce:	bf45      	ittet	mi
 80092d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80092d4:	9300      	strmi	r3, [sp, #0]
 80092d6:	2300      	movpl	r3, #0
 80092d8:	2300      	movmi	r3, #0
 80092da:	9206      	str	r2, [sp, #24]
 80092dc:	bf54      	ite	pl
 80092de:	9300      	strpl	r3, [sp, #0]
 80092e0:	9306      	strmi	r3, [sp, #24]
 80092e2:	2f00      	cmp	r7, #0
 80092e4:	db39      	blt.n	800935a <_dtoa_r+0x21a>
 80092e6:	9b06      	ldr	r3, [sp, #24]
 80092e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80092ea:	443b      	add	r3, r7
 80092ec:	9306      	str	r3, [sp, #24]
 80092ee:	2300      	movs	r3, #0
 80092f0:	9308      	str	r3, [sp, #32]
 80092f2:	9b07      	ldr	r3, [sp, #28]
 80092f4:	2b09      	cmp	r3, #9
 80092f6:	d863      	bhi.n	80093c0 <_dtoa_r+0x280>
 80092f8:	2b05      	cmp	r3, #5
 80092fa:	bfc4      	itt	gt
 80092fc:	3b04      	subgt	r3, #4
 80092fe:	9307      	strgt	r3, [sp, #28]
 8009300:	9b07      	ldr	r3, [sp, #28]
 8009302:	f1a3 0302 	sub.w	r3, r3, #2
 8009306:	bfcc      	ite	gt
 8009308:	2400      	movgt	r4, #0
 800930a:	2401      	movle	r4, #1
 800930c:	2b03      	cmp	r3, #3
 800930e:	d863      	bhi.n	80093d8 <_dtoa_r+0x298>
 8009310:	e8df f003 	tbb	[pc, r3]
 8009314:	2b375452 	.word	0x2b375452
 8009318:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800931c:	441e      	add	r6, r3
 800931e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009322:	2b20      	cmp	r3, #32
 8009324:	bfc1      	itttt	gt
 8009326:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800932a:	409f      	lslgt	r7, r3
 800932c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009330:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009334:	bfd6      	itet	le
 8009336:	f1c3 0320 	rsble	r3, r3, #32
 800933a:	ea47 0003 	orrgt.w	r0, r7, r3
 800933e:	fa04 f003 	lslle.w	r0, r4, r3
 8009342:	f7f7 f95f 	bl	8000604 <__aeabi_ui2d>
 8009346:	2201      	movs	r2, #1
 8009348:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800934c:	3e01      	subs	r6, #1
 800934e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009350:	e776      	b.n	8009240 <_dtoa_r+0x100>
 8009352:	2301      	movs	r3, #1
 8009354:	e7b7      	b.n	80092c6 <_dtoa_r+0x186>
 8009356:	9010      	str	r0, [sp, #64]	@ 0x40
 8009358:	e7b6      	b.n	80092c8 <_dtoa_r+0x188>
 800935a:	9b00      	ldr	r3, [sp, #0]
 800935c:	1bdb      	subs	r3, r3, r7
 800935e:	9300      	str	r3, [sp, #0]
 8009360:	427b      	negs	r3, r7
 8009362:	9308      	str	r3, [sp, #32]
 8009364:	2300      	movs	r3, #0
 8009366:	930d      	str	r3, [sp, #52]	@ 0x34
 8009368:	e7c3      	b.n	80092f2 <_dtoa_r+0x1b2>
 800936a:	2301      	movs	r3, #1
 800936c:	9309      	str	r3, [sp, #36]	@ 0x24
 800936e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009370:	eb07 0b03 	add.w	fp, r7, r3
 8009374:	f10b 0301 	add.w	r3, fp, #1
 8009378:	2b01      	cmp	r3, #1
 800937a:	9303      	str	r3, [sp, #12]
 800937c:	bfb8      	it	lt
 800937e:	2301      	movlt	r3, #1
 8009380:	e006      	b.n	8009390 <_dtoa_r+0x250>
 8009382:	2301      	movs	r3, #1
 8009384:	9309      	str	r3, [sp, #36]	@ 0x24
 8009386:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009388:	2b00      	cmp	r3, #0
 800938a:	dd28      	ble.n	80093de <_dtoa_r+0x29e>
 800938c:	469b      	mov	fp, r3
 800938e:	9303      	str	r3, [sp, #12]
 8009390:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009394:	2100      	movs	r1, #0
 8009396:	2204      	movs	r2, #4
 8009398:	f102 0514 	add.w	r5, r2, #20
 800939c:	429d      	cmp	r5, r3
 800939e:	d926      	bls.n	80093ee <_dtoa_r+0x2ae>
 80093a0:	6041      	str	r1, [r0, #4]
 80093a2:	4648      	mov	r0, r9
 80093a4:	f000 fd9c 	bl	8009ee0 <_Balloc>
 80093a8:	4682      	mov	sl, r0
 80093aa:	2800      	cmp	r0, #0
 80093ac:	d142      	bne.n	8009434 <_dtoa_r+0x2f4>
 80093ae:	4b1e      	ldr	r3, [pc, #120]	@ (8009428 <_dtoa_r+0x2e8>)
 80093b0:	4602      	mov	r2, r0
 80093b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80093b6:	e6da      	b.n	800916e <_dtoa_r+0x2e>
 80093b8:	2300      	movs	r3, #0
 80093ba:	e7e3      	b.n	8009384 <_dtoa_r+0x244>
 80093bc:	2300      	movs	r3, #0
 80093be:	e7d5      	b.n	800936c <_dtoa_r+0x22c>
 80093c0:	2401      	movs	r4, #1
 80093c2:	2300      	movs	r3, #0
 80093c4:	9307      	str	r3, [sp, #28]
 80093c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80093c8:	f04f 3bff 	mov.w	fp, #4294967295
 80093cc:	2200      	movs	r2, #0
 80093ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80093d2:	2312      	movs	r3, #18
 80093d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80093d6:	e7db      	b.n	8009390 <_dtoa_r+0x250>
 80093d8:	2301      	movs	r3, #1
 80093da:	9309      	str	r3, [sp, #36]	@ 0x24
 80093dc:	e7f4      	b.n	80093c8 <_dtoa_r+0x288>
 80093de:	f04f 0b01 	mov.w	fp, #1
 80093e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80093e6:	465b      	mov	r3, fp
 80093e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80093ec:	e7d0      	b.n	8009390 <_dtoa_r+0x250>
 80093ee:	3101      	adds	r1, #1
 80093f0:	0052      	lsls	r2, r2, #1
 80093f2:	e7d1      	b.n	8009398 <_dtoa_r+0x258>
 80093f4:	f3af 8000 	nop.w
 80093f8:	636f4361 	.word	0x636f4361
 80093fc:	3fd287a7 	.word	0x3fd287a7
 8009400:	8b60c8b3 	.word	0x8b60c8b3
 8009404:	3fc68a28 	.word	0x3fc68a28
 8009408:	509f79fb 	.word	0x509f79fb
 800940c:	3fd34413 	.word	0x3fd34413
 8009410:	0801f201 	.word	0x0801f201
 8009414:	0801f218 	.word	0x0801f218
 8009418:	7ff00000 	.word	0x7ff00000
 800941c:	0801f1d1 	.word	0x0801f1d1
 8009420:	3ff80000 	.word	0x3ff80000
 8009424:	0801f380 	.word	0x0801f380
 8009428:	0801f270 	.word	0x0801f270
 800942c:	0801f1fd 	.word	0x0801f1fd
 8009430:	0801f1d0 	.word	0x0801f1d0
 8009434:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009438:	6018      	str	r0, [r3, #0]
 800943a:	9b03      	ldr	r3, [sp, #12]
 800943c:	2b0e      	cmp	r3, #14
 800943e:	f200 80a1 	bhi.w	8009584 <_dtoa_r+0x444>
 8009442:	2c00      	cmp	r4, #0
 8009444:	f000 809e 	beq.w	8009584 <_dtoa_r+0x444>
 8009448:	2f00      	cmp	r7, #0
 800944a:	dd33      	ble.n	80094b4 <_dtoa_r+0x374>
 800944c:	4b9c      	ldr	r3, [pc, #624]	@ (80096c0 <_dtoa_r+0x580>)
 800944e:	f007 020f 	and.w	r2, r7, #15
 8009452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009456:	ed93 7b00 	vldr	d7, [r3]
 800945a:	05f8      	lsls	r0, r7, #23
 800945c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009460:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009464:	d516      	bpl.n	8009494 <_dtoa_r+0x354>
 8009466:	4b97      	ldr	r3, [pc, #604]	@ (80096c4 <_dtoa_r+0x584>)
 8009468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800946c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009470:	f7f7 fa6c 	bl	800094c <__aeabi_ddiv>
 8009474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009478:	f004 040f 	and.w	r4, r4, #15
 800947c:	2603      	movs	r6, #3
 800947e:	4d91      	ldr	r5, [pc, #580]	@ (80096c4 <_dtoa_r+0x584>)
 8009480:	b954      	cbnz	r4, 8009498 <_dtoa_r+0x358>
 8009482:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800948a:	f7f7 fa5f 	bl	800094c <__aeabi_ddiv>
 800948e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009492:	e028      	b.n	80094e6 <_dtoa_r+0x3a6>
 8009494:	2602      	movs	r6, #2
 8009496:	e7f2      	b.n	800947e <_dtoa_r+0x33e>
 8009498:	07e1      	lsls	r1, r4, #31
 800949a:	d508      	bpl.n	80094ae <_dtoa_r+0x36e>
 800949c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094a4:	f7f7 f928 	bl	80006f8 <__aeabi_dmul>
 80094a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094ac:	3601      	adds	r6, #1
 80094ae:	1064      	asrs	r4, r4, #1
 80094b0:	3508      	adds	r5, #8
 80094b2:	e7e5      	b.n	8009480 <_dtoa_r+0x340>
 80094b4:	f000 80af 	beq.w	8009616 <_dtoa_r+0x4d6>
 80094b8:	427c      	negs	r4, r7
 80094ba:	4b81      	ldr	r3, [pc, #516]	@ (80096c0 <_dtoa_r+0x580>)
 80094bc:	4d81      	ldr	r5, [pc, #516]	@ (80096c4 <_dtoa_r+0x584>)
 80094be:	f004 020f 	and.w	r2, r4, #15
 80094c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094ce:	f7f7 f913 	bl	80006f8 <__aeabi_dmul>
 80094d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094d6:	1124      	asrs	r4, r4, #4
 80094d8:	2300      	movs	r3, #0
 80094da:	2602      	movs	r6, #2
 80094dc:	2c00      	cmp	r4, #0
 80094de:	f040 808f 	bne.w	8009600 <_dtoa_r+0x4c0>
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1d3      	bne.n	800948e <_dtoa_r+0x34e>
 80094e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80094e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	f000 8094 	beq.w	800961a <_dtoa_r+0x4da>
 80094f2:	4b75      	ldr	r3, [pc, #468]	@ (80096c8 <_dtoa_r+0x588>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	4620      	mov	r0, r4
 80094f8:	4629      	mov	r1, r5
 80094fa:	f7f7 fb6f 	bl	8000bdc <__aeabi_dcmplt>
 80094fe:	2800      	cmp	r0, #0
 8009500:	f000 808b 	beq.w	800961a <_dtoa_r+0x4da>
 8009504:	9b03      	ldr	r3, [sp, #12]
 8009506:	2b00      	cmp	r3, #0
 8009508:	f000 8087 	beq.w	800961a <_dtoa_r+0x4da>
 800950c:	f1bb 0f00 	cmp.w	fp, #0
 8009510:	dd34      	ble.n	800957c <_dtoa_r+0x43c>
 8009512:	4620      	mov	r0, r4
 8009514:	4b6d      	ldr	r3, [pc, #436]	@ (80096cc <_dtoa_r+0x58c>)
 8009516:	2200      	movs	r2, #0
 8009518:	4629      	mov	r1, r5
 800951a:	f7f7 f8ed 	bl	80006f8 <__aeabi_dmul>
 800951e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009522:	f107 38ff 	add.w	r8, r7, #4294967295
 8009526:	3601      	adds	r6, #1
 8009528:	465c      	mov	r4, fp
 800952a:	4630      	mov	r0, r6
 800952c:	f7f7 f87a 	bl	8000624 <__aeabi_i2d>
 8009530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009534:	f7f7 f8e0 	bl	80006f8 <__aeabi_dmul>
 8009538:	4b65      	ldr	r3, [pc, #404]	@ (80096d0 <_dtoa_r+0x590>)
 800953a:	2200      	movs	r2, #0
 800953c:	f7f6 ff26 	bl	800038c <__adddf3>
 8009540:	4605      	mov	r5, r0
 8009542:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009546:	2c00      	cmp	r4, #0
 8009548:	d16a      	bne.n	8009620 <_dtoa_r+0x4e0>
 800954a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800954e:	4b61      	ldr	r3, [pc, #388]	@ (80096d4 <_dtoa_r+0x594>)
 8009550:	2200      	movs	r2, #0
 8009552:	f7f6 ff19 	bl	8000388 <__aeabi_dsub>
 8009556:	4602      	mov	r2, r0
 8009558:	460b      	mov	r3, r1
 800955a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800955e:	462a      	mov	r2, r5
 8009560:	4633      	mov	r3, r6
 8009562:	f7f7 fb59 	bl	8000c18 <__aeabi_dcmpgt>
 8009566:	2800      	cmp	r0, #0
 8009568:	f040 8298 	bne.w	8009a9c <_dtoa_r+0x95c>
 800956c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009570:	462a      	mov	r2, r5
 8009572:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009576:	f7f7 fb31 	bl	8000bdc <__aeabi_dcmplt>
 800957a:	bb38      	cbnz	r0, 80095cc <_dtoa_r+0x48c>
 800957c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009580:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009584:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009586:	2b00      	cmp	r3, #0
 8009588:	f2c0 8157 	blt.w	800983a <_dtoa_r+0x6fa>
 800958c:	2f0e      	cmp	r7, #14
 800958e:	f300 8154 	bgt.w	800983a <_dtoa_r+0x6fa>
 8009592:	4b4b      	ldr	r3, [pc, #300]	@ (80096c0 <_dtoa_r+0x580>)
 8009594:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009598:	ed93 7b00 	vldr	d7, [r3]
 800959c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800959e:	2b00      	cmp	r3, #0
 80095a0:	ed8d 7b00 	vstr	d7, [sp]
 80095a4:	f280 80e5 	bge.w	8009772 <_dtoa_r+0x632>
 80095a8:	9b03      	ldr	r3, [sp, #12]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f300 80e1 	bgt.w	8009772 <_dtoa_r+0x632>
 80095b0:	d10c      	bne.n	80095cc <_dtoa_r+0x48c>
 80095b2:	4b48      	ldr	r3, [pc, #288]	@ (80096d4 <_dtoa_r+0x594>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	ec51 0b17 	vmov	r0, r1, d7
 80095ba:	f7f7 f89d 	bl	80006f8 <__aeabi_dmul>
 80095be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095c2:	f7f7 fb1f 	bl	8000c04 <__aeabi_dcmpge>
 80095c6:	2800      	cmp	r0, #0
 80095c8:	f000 8266 	beq.w	8009a98 <_dtoa_r+0x958>
 80095cc:	2400      	movs	r4, #0
 80095ce:	4625      	mov	r5, r4
 80095d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095d2:	4656      	mov	r6, sl
 80095d4:	ea6f 0803 	mvn.w	r8, r3
 80095d8:	2700      	movs	r7, #0
 80095da:	4621      	mov	r1, r4
 80095dc:	4648      	mov	r0, r9
 80095de:	f000 fcbf 	bl	8009f60 <_Bfree>
 80095e2:	2d00      	cmp	r5, #0
 80095e4:	f000 80bd 	beq.w	8009762 <_dtoa_r+0x622>
 80095e8:	b12f      	cbz	r7, 80095f6 <_dtoa_r+0x4b6>
 80095ea:	42af      	cmp	r7, r5
 80095ec:	d003      	beq.n	80095f6 <_dtoa_r+0x4b6>
 80095ee:	4639      	mov	r1, r7
 80095f0:	4648      	mov	r0, r9
 80095f2:	f000 fcb5 	bl	8009f60 <_Bfree>
 80095f6:	4629      	mov	r1, r5
 80095f8:	4648      	mov	r0, r9
 80095fa:	f000 fcb1 	bl	8009f60 <_Bfree>
 80095fe:	e0b0      	b.n	8009762 <_dtoa_r+0x622>
 8009600:	07e2      	lsls	r2, r4, #31
 8009602:	d505      	bpl.n	8009610 <_dtoa_r+0x4d0>
 8009604:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009608:	f7f7 f876 	bl	80006f8 <__aeabi_dmul>
 800960c:	3601      	adds	r6, #1
 800960e:	2301      	movs	r3, #1
 8009610:	1064      	asrs	r4, r4, #1
 8009612:	3508      	adds	r5, #8
 8009614:	e762      	b.n	80094dc <_dtoa_r+0x39c>
 8009616:	2602      	movs	r6, #2
 8009618:	e765      	b.n	80094e6 <_dtoa_r+0x3a6>
 800961a:	9c03      	ldr	r4, [sp, #12]
 800961c:	46b8      	mov	r8, r7
 800961e:	e784      	b.n	800952a <_dtoa_r+0x3ea>
 8009620:	4b27      	ldr	r3, [pc, #156]	@ (80096c0 <_dtoa_r+0x580>)
 8009622:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009624:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009628:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800962c:	4454      	add	r4, sl
 800962e:	2900      	cmp	r1, #0
 8009630:	d054      	beq.n	80096dc <_dtoa_r+0x59c>
 8009632:	4929      	ldr	r1, [pc, #164]	@ (80096d8 <_dtoa_r+0x598>)
 8009634:	2000      	movs	r0, #0
 8009636:	f7f7 f989 	bl	800094c <__aeabi_ddiv>
 800963a:	4633      	mov	r3, r6
 800963c:	462a      	mov	r2, r5
 800963e:	f7f6 fea3 	bl	8000388 <__aeabi_dsub>
 8009642:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009646:	4656      	mov	r6, sl
 8009648:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800964c:	f7f7 fb04 	bl	8000c58 <__aeabi_d2iz>
 8009650:	4605      	mov	r5, r0
 8009652:	f7f6 ffe7 	bl	8000624 <__aeabi_i2d>
 8009656:	4602      	mov	r2, r0
 8009658:	460b      	mov	r3, r1
 800965a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800965e:	f7f6 fe93 	bl	8000388 <__aeabi_dsub>
 8009662:	3530      	adds	r5, #48	@ 0x30
 8009664:	4602      	mov	r2, r0
 8009666:	460b      	mov	r3, r1
 8009668:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800966c:	f806 5b01 	strb.w	r5, [r6], #1
 8009670:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009674:	f7f7 fab2 	bl	8000bdc <__aeabi_dcmplt>
 8009678:	2800      	cmp	r0, #0
 800967a:	d172      	bne.n	8009762 <_dtoa_r+0x622>
 800967c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009680:	4911      	ldr	r1, [pc, #68]	@ (80096c8 <_dtoa_r+0x588>)
 8009682:	2000      	movs	r0, #0
 8009684:	f7f6 fe80 	bl	8000388 <__aeabi_dsub>
 8009688:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800968c:	f7f7 faa6 	bl	8000bdc <__aeabi_dcmplt>
 8009690:	2800      	cmp	r0, #0
 8009692:	f040 80b4 	bne.w	80097fe <_dtoa_r+0x6be>
 8009696:	42a6      	cmp	r6, r4
 8009698:	f43f af70 	beq.w	800957c <_dtoa_r+0x43c>
 800969c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096a0:	4b0a      	ldr	r3, [pc, #40]	@ (80096cc <_dtoa_r+0x58c>)
 80096a2:	2200      	movs	r2, #0
 80096a4:	f7f7 f828 	bl	80006f8 <__aeabi_dmul>
 80096a8:	4b08      	ldr	r3, [pc, #32]	@ (80096cc <_dtoa_r+0x58c>)
 80096aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096ae:	2200      	movs	r2, #0
 80096b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096b4:	f7f7 f820 	bl	80006f8 <__aeabi_dmul>
 80096b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096bc:	e7c4      	b.n	8009648 <_dtoa_r+0x508>
 80096be:	bf00      	nop
 80096c0:	0801f380 	.word	0x0801f380
 80096c4:	0801f358 	.word	0x0801f358
 80096c8:	3ff00000 	.word	0x3ff00000
 80096cc:	40240000 	.word	0x40240000
 80096d0:	401c0000 	.word	0x401c0000
 80096d4:	40140000 	.word	0x40140000
 80096d8:	3fe00000 	.word	0x3fe00000
 80096dc:	4631      	mov	r1, r6
 80096de:	4628      	mov	r0, r5
 80096e0:	f7f7 f80a 	bl	80006f8 <__aeabi_dmul>
 80096e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80096ea:	4656      	mov	r6, sl
 80096ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096f0:	f7f7 fab2 	bl	8000c58 <__aeabi_d2iz>
 80096f4:	4605      	mov	r5, r0
 80096f6:	f7f6 ff95 	bl	8000624 <__aeabi_i2d>
 80096fa:	4602      	mov	r2, r0
 80096fc:	460b      	mov	r3, r1
 80096fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009702:	f7f6 fe41 	bl	8000388 <__aeabi_dsub>
 8009706:	3530      	adds	r5, #48	@ 0x30
 8009708:	f806 5b01 	strb.w	r5, [r6], #1
 800970c:	4602      	mov	r2, r0
 800970e:	460b      	mov	r3, r1
 8009710:	42a6      	cmp	r6, r4
 8009712:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009716:	f04f 0200 	mov.w	r2, #0
 800971a:	d124      	bne.n	8009766 <_dtoa_r+0x626>
 800971c:	4baf      	ldr	r3, [pc, #700]	@ (80099dc <_dtoa_r+0x89c>)
 800971e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009722:	f7f6 fe33 	bl	800038c <__adddf3>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800972e:	f7f7 fa73 	bl	8000c18 <__aeabi_dcmpgt>
 8009732:	2800      	cmp	r0, #0
 8009734:	d163      	bne.n	80097fe <_dtoa_r+0x6be>
 8009736:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800973a:	49a8      	ldr	r1, [pc, #672]	@ (80099dc <_dtoa_r+0x89c>)
 800973c:	2000      	movs	r0, #0
 800973e:	f7f6 fe23 	bl	8000388 <__aeabi_dsub>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800974a:	f7f7 fa47 	bl	8000bdc <__aeabi_dcmplt>
 800974e:	2800      	cmp	r0, #0
 8009750:	f43f af14 	beq.w	800957c <_dtoa_r+0x43c>
 8009754:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009756:	1e73      	subs	r3, r6, #1
 8009758:	9313      	str	r3, [sp, #76]	@ 0x4c
 800975a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800975e:	2b30      	cmp	r3, #48	@ 0x30
 8009760:	d0f8      	beq.n	8009754 <_dtoa_r+0x614>
 8009762:	4647      	mov	r7, r8
 8009764:	e03b      	b.n	80097de <_dtoa_r+0x69e>
 8009766:	4b9e      	ldr	r3, [pc, #632]	@ (80099e0 <_dtoa_r+0x8a0>)
 8009768:	f7f6 ffc6 	bl	80006f8 <__aeabi_dmul>
 800976c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009770:	e7bc      	b.n	80096ec <_dtoa_r+0x5ac>
 8009772:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009776:	4656      	mov	r6, sl
 8009778:	e9dd 2300 	ldrd	r2, r3, [sp]
 800977c:	4620      	mov	r0, r4
 800977e:	4629      	mov	r1, r5
 8009780:	f7f7 f8e4 	bl	800094c <__aeabi_ddiv>
 8009784:	f7f7 fa68 	bl	8000c58 <__aeabi_d2iz>
 8009788:	4680      	mov	r8, r0
 800978a:	f7f6 ff4b 	bl	8000624 <__aeabi_i2d>
 800978e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009792:	f7f6 ffb1 	bl	80006f8 <__aeabi_dmul>
 8009796:	4602      	mov	r2, r0
 8009798:	460b      	mov	r3, r1
 800979a:	4620      	mov	r0, r4
 800979c:	4629      	mov	r1, r5
 800979e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80097a2:	f7f6 fdf1 	bl	8000388 <__aeabi_dsub>
 80097a6:	f806 4b01 	strb.w	r4, [r6], #1
 80097aa:	9d03      	ldr	r5, [sp, #12]
 80097ac:	eba6 040a 	sub.w	r4, r6, sl
 80097b0:	42a5      	cmp	r5, r4
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	d133      	bne.n	8009820 <_dtoa_r+0x6e0>
 80097b8:	f7f6 fde8 	bl	800038c <__adddf3>
 80097bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097c0:	4604      	mov	r4, r0
 80097c2:	460d      	mov	r5, r1
 80097c4:	f7f7 fa28 	bl	8000c18 <__aeabi_dcmpgt>
 80097c8:	b9c0      	cbnz	r0, 80097fc <_dtoa_r+0x6bc>
 80097ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ce:	4620      	mov	r0, r4
 80097d0:	4629      	mov	r1, r5
 80097d2:	f7f7 f9f9 	bl	8000bc8 <__aeabi_dcmpeq>
 80097d6:	b110      	cbz	r0, 80097de <_dtoa_r+0x69e>
 80097d8:	f018 0f01 	tst.w	r8, #1
 80097dc:	d10e      	bne.n	80097fc <_dtoa_r+0x6bc>
 80097de:	9902      	ldr	r1, [sp, #8]
 80097e0:	4648      	mov	r0, r9
 80097e2:	f000 fbbd 	bl	8009f60 <_Bfree>
 80097e6:	2300      	movs	r3, #0
 80097e8:	7033      	strb	r3, [r6, #0]
 80097ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097ec:	3701      	adds	r7, #1
 80097ee:	601f      	str	r7, [r3, #0]
 80097f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 824b 	beq.w	8009c8e <_dtoa_r+0xb4e>
 80097f8:	601e      	str	r6, [r3, #0]
 80097fa:	e248      	b.n	8009c8e <_dtoa_r+0xb4e>
 80097fc:	46b8      	mov	r8, r7
 80097fe:	4633      	mov	r3, r6
 8009800:	461e      	mov	r6, r3
 8009802:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009806:	2a39      	cmp	r2, #57	@ 0x39
 8009808:	d106      	bne.n	8009818 <_dtoa_r+0x6d8>
 800980a:	459a      	cmp	sl, r3
 800980c:	d1f8      	bne.n	8009800 <_dtoa_r+0x6c0>
 800980e:	2230      	movs	r2, #48	@ 0x30
 8009810:	f108 0801 	add.w	r8, r8, #1
 8009814:	f88a 2000 	strb.w	r2, [sl]
 8009818:	781a      	ldrb	r2, [r3, #0]
 800981a:	3201      	adds	r2, #1
 800981c:	701a      	strb	r2, [r3, #0]
 800981e:	e7a0      	b.n	8009762 <_dtoa_r+0x622>
 8009820:	4b6f      	ldr	r3, [pc, #444]	@ (80099e0 <_dtoa_r+0x8a0>)
 8009822:	2200      	movs	r2, #0
 8009824:	f7f6 ff68 	bl	80006f8 <__aeabi_dmul>
 8009828:	2200      	movs	r2, #0
 800982a:	2300      	movs	r3, #0
 800982c:	4604      	mov	r4, r0
 800982e:	460d      	mov	r5, r1
 8009830:	f7f7 f9ca 	bl	8000bc8 <__aeabi_dcmpeq>
 8009834:	2800      	cmp	r0, #0
 8009836:	d09f      	beq.n	8009778 <_dtoa_r+0x638>
 8009838:	e7d1      	b.n	80097de <_dtoa_r+0x69e>
 800983a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800983c:	2a00      	cmp	r2, #0
 800983e:	f000 80ea 	beq.w	8009a16 <_dtoa_r+0x8d6>
 8009842:	9a07      	ldr	r2, [sp, #28]
 8009844:	2a01      	cmp	r2, #1
 8009846:	f300 80cd 	bgt.w	80099e4 <_dtoa_r+0x8a4>
 800984a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800984c:	2a00      	cmp	r2, #0
 800984e:	f000 80c1 	beq.w	80099d4 <_dtoa_r+0x894>
 8009852:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009856:	9c08      	ldr	r4, [sp, #32]
 8009858:	9e00      	ldr	r6, [sp, #0]
 800985a:	9a00      	ldr	r2, [sp, #0]
 800985c:	441a      	add	r2, r3
 800985e:	9200      	str	r2, [sp, #0]
 8009860:	9a06      	ldr	r2, [sp, #24]
 8009862:	2101      	movs	r1, #1
 8009864:	441a      	add	r2, r3
 8009866:	4648      	mov	r0, r9
 8009868:	9206      	str	r2, [sp, #24]
 800986a:	f000 fc2d 	bl	800a0c8 <__i2b>
 800986e:	4605      	mov	r5, r0
 8009870:	b166      	cbz	r6, 800988c <_dtoa_r+0x74c>
 8009872:	9b06      	ldr	r3, [sp, #24]
 8009874:	2b00      	cmp	r3, #0
 8009876:	dd09      	ble.n	800988c <_dtoa_r+0x74c>
 8009878:	42b3      	cmp	r3, r6
 800987a:	9a00      	ldr	r2, [sp, #0]
 800987c:	bfa8      	it	ge
 800987e:	4633      	movge	r3, r6
 8009880:	1ad2      	subs	r2, r2, r3
 8009882:	9200      	str	r2, [sp, #0]
 8009884:	9a06      	ldr	r2, [sp, #24]
 8009886:	1af6      	subs	r6, r6, r3
 8009888:	1ad3      	subs	r3, r2, r3
 800988a:	9306      	str	r3, [sp, #24]
 800988c:	9b08      	ldr	r3, [sp, #32]
 800988e:	b30b      	cbz	r3, 80098d4 <_dtoa_r+0x794>
 8009890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009892:	2b00      	cmp	r3, #0
 8009894:	f000 80c6 	beq.w	8009a24 <_dtoa_r+0x8e4>
 8009898:	2c00      	cmp	r4, #0
 800989a:	f000 80c0 	beq.w	8009a1e <_dtoa_r+0x8de>
 800989e:	4629      	mov	r1, r5
 80098a0:	4622      	mov	r2, r4
 80098a2:	4648      	mov	r0, r9
 80098a4:	f000 fcc8 	bl	800a238 <__pow5mult>
 80098a8:	9a02      	ldr	r2, [sp, #8]
 80098aa:	4601      	mov	r1, r0
 80098ac:	4605      	mov	r5, r0
 80098ae:	4648      	mov	r0, r9
 80098b0:	f000 fc20 	bl	800a0f4 <__multiply>
 80098b4:	9902      	ldr	r1, [sp, #8]
 80098b6:	4680      	mov	r8, r0
 80098b8:	4648      	mov	r0, r9
 80098ba:	f000 fb51 	bl	8009f60 <_Bfree>
 80098be:	9b08      	ldr	r3, [sp, #32]
 80098c0:	1b1b      	subs	r3, r3, r4
 80098c2:	9308      	str	r3, [sp, #32]
 80098c4:	f000 80b1 	beq.w	8009a2a <_dtoa_r+0x8ea>
 80098c8:	9a08      	ldr	r2, [sp, #32]
 80098ca:	4641      	mov	r1, r8
 80098cc:	4648      	mov	r0, r9
 80098ce:	f000 fcb3 	bl	800a238 <__pow5mult>
 80098d2:	9002      	str	r0, [sp, #8]
 80098d4:	2101      	movs	r1, #1
 80098d6:	4648      	mov	r0, r9
 80098d8:	f000 fbf6 	bl	800a0c8 <__i2b>
 80098dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098de:	4604      	mov	r4, r0
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 81d8 	beq.w	8009c96 <_dtoa_r+0xb56>
 80098e6:	461a      	mov	r2, r3
 80098e8:	4601      	mov	r1, r0
 80098ea:	4648      	mov	r0, r9
 80098ec:	f000 fca4 	bl	800a238 <__pow5mult>
 80098f0:	9b07      	ldr	r3, [sp, #28]
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	4604      	mov	r4, r0
 80098f6:	f300 809f 	bgt.w	8009a38 <_dtoa_r+0x8f8>
 80098fa:	9b04      	ldr	r3, [sp, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f040 8097 	bne.w	8009a30 <_dtoa_r+0x8f0>
 8009902:	9b05      	ldr	r3, [sp, #20]
 8009904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009908:	2b00      	cmp	r3, #0
 800990a:	f040 8093 	bne.w	8009a34 <_dtoa_r+0x8f4>
 800990e:	9b05      	ldr	r3, [sp, #20]
 8009910:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009914:	0d1b      	lsrs	r3, r3, #20
 8009916:	051b      	lsls	r3, r3, #20
 8009918:	b133      	cbz	r3, 8009928 <_dtoa_r+0x7e8>
 800991a:	9b00      	ldr	r3, [sp, #0]
 800991c:	3301      	adds	r3, #1
 800991e:	9300      	str	r3, [sp, #0]
 8009920:	9b06      	ldr	r3, [sp, #24]
 8009922:	3301      	adds	r3, #1
 8009924:	9306      	str	r3, [sp, #24]
 8009926:	2301      	movs	r3, #1
 8009928:	9308      	str	r3, [sp, #32]
 800992a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800992c:	2b00      	cmp	r3, #0
 800992e:	f000 81b8 	beq.w	8009ca2 <_dtoa_r+0xb62>
 8009932:	6923      	ldr	r3, [r4, #16]
 8009934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009938:	6918      	ldr	r0, [r3, #16]
 800993a:	f000 fb79 	bl	800a030 <__hi0bits>
 800993e:	f1c0 0020 	rsb	r0, r0, #32
 8009942:	9b06      	ldr	r3, [sp, #24]
 8009944:	4418      	add	r0, r3
 8009946:	f010 001f 	ands.w	r0, r0, #31
 800994a:	f000 8082 	beq.w	8009a52 <_dtoa_r+0x912>
 800994e:	f1c0 0320 	rsb	r3, r0, #32
 8009952:	2b04      	cmp	r3, #4
 8009954:	dd73      	ble.n	8009a3e <_dtoa_r+0x8fe>
 8009956:	9b00      	ldr	r3, [sp, #0]
 8009958:	f1c0 001c 	rsb	r0, r0, #28
 800995c:	4403      	add	r3, r0
 800995e:	9300      	str	r3, [sp, #0]
 8009960:	9b06      	ldr	r3, [sp, #24]
 8009962:	4403      	add	r3, r0
 8009964:	4406      	add	r6, r0
 8009966:	9306      	str	r3, [sp, #24]
 8009968:	9b00      	ldr	r3, [sp, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	dd05      	ble.n	800997a <_dtoa_r+0x83a>
 800996e:	9902      	ldr	r1, [sp, #8]
 8009970:	461a      	mov	r2, r3
 8009972:	4648      	mov	r0, r9
 8009974:	f000 fcba 	bl	800a2ec <__lshift>
 8009978:	9002      	str	r0, [sp, #8]
 800997a:	9b06      	ldr	r3, [sp, #24]
 800997c:	2b00      	cmp	r3, #0
 800997e:	dd05      	ble.n	800998c <_dtoa_r+0x84c>
 8009980:	4621      	mov	r1, r4
 8009982:	461a      	mov	r2, r3
 8009984:	4648      	mov	r0, r9
 8009986:	f000 fcb1 	bl	800a2ec <__lshift>
 800998a:	4604      	mov	r4, r0
 800998c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800998e:	2b00      	cmp	r3, #0
 8009990:	d061      	beq.n	8009a56 <_dtoa_r+0x916>
 8009992:	9802      	ldr	r0, [sp, #8]
 8009994:	4621      	mov	r1, r4
 8009996:	f000 fd15 	bl	800a3c4 <__mcmp>
 800999a:	2800      	cmp	r0, #0
 800999c:	da5b      	bge.n	8009a56 <_dtoa_r+0x916>
 800999e:	2300      	movs	r3, #0
 80099a0:	9902      	ldr	r1, [sp, #8]
 80099a2:	220a      	movs	r2, #10
 80099a4:	4648      	mov	r0, r9
 80099a6:	f000 fafd 	bl	8009fa4 <__multadd>
 80099aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ac:	9002      	str	r0, [sp, #8]
 80099ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	f000 8177 	beq.w	8009ca6 <_dtoa_r+0xb66>
 80099b8:	4629      	mov	r1, r5
 80099ba:	2300      	movs	r3, #0
 80099bc:	220a      	movs	r2, #10
 80099be:	4648      	mov	r0, r9
 80099c0:	f000 faf0 	bl	8009fa4 <__multadd>
 80099c4:	f1bb 0f00 	cmp.w	fp, #0
 80099c8:	4605      	mov	r5, r0
 80099ca:	dc6f      	bgt.n	8009aac <_dtoa_r+0x96c>
 80099cc:	9b07      	ldr	r3, [sp, #28]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	dc49      	bgt.n	8009a66 <_dtoa_r+0x926>
 80099d2:	e06b      	b.n	8009aac <_dtoa_r+0x96c>
 80099d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80099da:	e73c      	b.n	8009856 <_dtoa_r+0x716>
 80099dc:	3fe00000 	.word	0x3fe00000
 80099e0:	40240000 	.word	0x40240000
 80099e4:	9b03      	ldr	r3, [sp, #12]
 80099e6:	1e5c      	subs	r4, r3, #1
 80099e8:	9b08      	ldr	r3, [sp, #32]
 80099ea:	42a3      	cmp	r3, r4
 80099ec:	db09      	blt.n	8009a02 <_dtoa_r+0x8c2>
 80099ee:	1b1c      	subs	r4, r3, r4
 80099f0:	9b03      	ldr	r3, [sp, #12]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	f6bf af30 	bge.w	8009858 <_dtoa_r+0x718>
 80099f8:	9b00      	ldr	r3, [sp, #0]
 80099fa:	9a03      	ldr	r2, [sp, #12]
 80099fc:	1a9e      	subs	r6, r3, r2
 80099fe:	2300      	movs	r3, #0
 8009a00:	e72b      	b.n	800985a <_dtoa_r+0x71a>
 8009a02:	9b08      	ldr	r3, [sp, #32]
 8009a04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a06:	9408      	str	r4, [sp, #32]
 8009a08:	1ae3      	subs	r3, r4, r3
 8009a0a:	441a      	add	r2, r3
 8009a0c:	9e00      	ldr	r6, [sp, #0]
 8009a0e:	9b03      	ldr	r3, [sp, #12]
 8009a10:	920d      	str	r2, [sp, #52]	@ 0x34
 8009a12:	2400      	movs	r4, #0
 8009a14:	e721      	b.n	800985a <_dtoa_r+0x71a>
 8009a16:	9c08      	ldr	r4, [sp, #32]
 8009a18:	9e00      	ldr	r6, [sp, #0]
 8009a1a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009a1c:	e728      	b.n	8009870 <_dtoa_r+0x730>
 8009a1e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009a22:	e751      	b.n	80098c8 <_dtoa_r+0x788>
 8009a24:	9a08      	ldr	r2, [sp, #32]
 8009a26:	9902      	ldr	r1, [sp, #8]
 8009a28:	e750      	b.n	80098cc <_dtoa_r+0x78c>
 8009a2a:	f8cd 8008 	str.w	r8, [sp, #8]
 8009a2e:	e751      	b.n	80098d4 <_dtoa_r+0x794>
 8009a30:	2300      	movs	r3, #0
 8009a32:	e779      	b.n	8009928 <_dtoa_r+0x7e8>
 8009a34:	9b04      	ldr	r3, [sp, #16]
 8009a36:	e777      	b.n	8009928 <_dtoa_r+0x7e8>
 8009a38:	2300      	movs	r3, #0
 8009a3a:	9308      	str	r3, [sp, #32]
 8009a3c:	e779      	b.n	8009932 <_dtoa_r+0x7f2>
 8009a3e:	d093      	beq.n	8009968 <_dtoa_r+0x828>
 8009a40:	9a00      	ldr	r2, [sp, #0]
 8009a42:	331c      	adds	r3, #28
 8009a44:	441a      	add	r2, r3
 8009a46:	9200      	str	r2, [sp, #0]
 8009a48:	9a06      	ldr	r2, [sp, #24]
 8009a4a:	441a      	add	r2, r3
 8009a4c:	441e      	add	r6, r3
 8009a4e:	9206      	str	r2, [sp, #24]
 8009a50:	e78a      	b.n	8009968 <_dtoa_r+0x828>
 8009a52:	4603      	mov	r3, r0
 8009a54:	e7f4      	b.n	8009a40 <_dtoa_r+0x900>
 8009a56:	9b03      	ldr	r3, [sp, #12]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	46b8      	mov	r8, r7
 8009a5c:	dc20      	bgt.n	8009aa0 <_dtoa_r+0x960>
 8009a5e:	469b      	mov	fp, r3
 8009a60:	9b07      	ldr	r3, [sp, #28]
 8009a62:	2b02      	cmp	r3, #2
 8009a64:	dd1e      	ble.n	8009aa4 <_dtoa_r+0x964>
 8009a66:	f1bb 0f00 	cmp.w	fp, #0
 8009a6a:	f47f adb1 	bne.w	80095d0 <_dtoa_r+0x490>
 8009a6e:	4621      	mov	r1, r4
 8009a70:	465b      	mov	r3, fp
 8009a72:	2205      	movs	r2, #5
 8009a74:	4648      	mov	r0, r9
 8009a76:	f000 fa95 	bl	8009fa4 <__multadd>
 8009a7a:	4601      	mov	r1, r0
 8009a7c:	4604      	mov	r4, r0
 8009a7e:	9802      	ldr	r0, [sp, #8]
 8009a80:	f000 fca0 	bl	800a3c4 <__mcmp>
 8009a84:	2800      	cmp	r0, #0
 8009a86:	f77f ada3 	ble.w	80095d0 <_dtoa_r+0x490>
 8009a8a:	4656      	mov	r6, sl
 8009a8c:	2331      	movs	r3, #49	@ 0x31
 8009a8e:	f806 3b01 	strb.w	r3, [r6], #1
 8009a92:	f108 0801 	add.w	r8, r8, #1
 8009a96:	e59f      	b.n	80095d8 <_dtoa_r+0x498>
 8009a98:	9c03      	ldr	r4, [sp, #12]
 8009a9a:	46b8      	mov	r8, r7
 8009a9c:	4625      	mov	r5, r4
 8009a9e:	e7f4      	b.n	8009a8a <_dtoa_r+0x94a>
 8009aa0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	f000 8101 	beq.w	8009cae <_dtoa_r+0xb6e>
 8009aac:	2e00      	cmp	r6, #0
 8009aae:	dd05      	ble.n	8009abc <_dtoa_r+0x97c>
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	4632      	mov	r2, r6
 8009ab4:	4648      	mov	r0, r9
 8009ab6:	f000 fc19 	bl	800a2ec <__lshift>
 8009aba:	4605      	mov	r5, r0
 8009abc:	9b08      	ldr	r3, [sp, #32]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d05c      	beq.n	8009b7c <_dtoa_r+0xa3c>
 8009ac2:	6869      	ldr	r1, [r5, #4]
 8009ac4:	4648      	mov	r0, r9
 8009ac6:	f000 fa0b 	bl	8009ee0 <_Balloc>
 8009aca:	4606      	mov	r6, r0
 8009acc:	b928      	cbnz	r0, 8009ada <_dtoa_r+0x99a>
 8009ace:	4b82      	ldr	r3, [pc, #520]	@ (8009cd8 <_dtoa_r+0xb98>)
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009ad6:	f7ff bb4a 	b.w	800916e <_dtoa_r+0x2e>
 8009ada:	692a      	ldr	r2, [r5, #16]
 8009adc:	3202      	adds	r2, #2
 8009ade:	0092      	lsls	r2, r2, #2
 8009ae0:	f105 010c 	add.w	r1, r5, #12
 8009ae4:	300c      	adds	r0, #12
 8009ae6:	f7ff fa94 	bl	8009012 <memcpy>
 8009aea:	2201      	movs	r2, #1
 8009aec:	4631      	mov	r1, r6
 8009aee:	4648      	mov	r0, r9
 8009af0:	f000 fbfc 	bl	800a2ec <__lshift>
 8009af4:	f10a 0301 	add.w	r3, sl, #1
 8009af8:	9300      	str	r3, [sp, #0]
 8009afa:	eb0a 030b 	add.w	r3, sl, fp
 8009afe:	9308      	str	r3, [sp, #32]
 8009b00:	9b04      	ldr	r3, [sp, #16]
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	462f      	mov	r7, r5
 8009b08:	9306      	str	r3, [sp, #24]
 8009b0a:	4605      	mov	r5, r0
 8009b0c:	9b00      	ldr	r3, [sp, #0]
 8009b0e:	9802      	ldr	r0, [sp, #8]
 8009b10:	4621      	mov	r1, r4
 8009b12:	f103 3bff 	add.w	fp, r3, #4294967295
 8009b16:	f7ff fa8a 	bl	800902e <quorem>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	3330      	adds	r3, #48	@ 0x30
 8009b1e:	9003      	str	r0, [sp, #12]
 8009b20:	4639      	mov	r1, r7
 8009b22:	9802      	ldr	r0, [sp, #8]
 8009b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b26:	f000 fc4d 	bl	800a3c4 <__mcmp>
 8009b2a:	462a      	mov	r2, r5
 8009b2c:	9004      	str	r0, [sp, #16]
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4648      	mov	r0, r9
 8009b32:	f000 fc63 	bl	800a3fc <__mdiff>
 8009b36:	68c2      	ldr	r2, [r0, #12]
 8009b38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b3a:	4606      	mov	r6, r0
 8009b3c:	bb02      	cbnz	r2, 8009b80 <_dtoa_r+0xa40>
 8009b3e:	4601      	mov	r1, r0
 8009b40:	9802      	ldr	r0, [sp, #8]
 8009b42:	f000 fc3f 	bl	800a3c4 <__mcmp>
 8009b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b48:	4602      	mov	r2, r0
 8009b4a:	4631      	mov	r1, r6
 8009b4c:	4648      	mov	r0, r9
 8009b4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b50:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b52:	f000 fa05 	bl	8009f60 <_Bfree>
 8009b56:	9b07      	ldr	r3, [sp, #28]
 8009b58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009b5a:	9e00      	ldr	r6, [sp, #0]
 8009b5c:	ea42 0103 	orr.w	r1, r2, r3
 8009b60:	9b06      	ldr	r3, [sp, #24]
 8009b62:	4319      	orrs	r1, r3
 8009b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b66:	d10d      	bne.n	8009b84 <_dtoa_r+0xa44>
 8009b68:	2b39      	cmp	r3, #57	@ 0x39
 8009b6a:	d027      	beq.n	8009bbc <_dtoa_r+0xa7c>
 8009b6c:	9a04      	ldr	r2, [sp, #16]
 8009b6e:	2a00      	cmp	r2, #0
 8009b70:	dd01      	ble.n	8009b76 <_dtoa_r+0xa36>
 8009b72:	9b03      	ldr	r3, [sp, #12]
 8009b74:	3331      	adds	r3, #49	@ 0x31
 8009b76:	f88b 3000 	strb.w	r3, [fp]
 8009b7a:	e52e      	b.n	80095da <_dtoa_r+0x49a>
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	e7b9      	b.n	8009af4 <_dtoa_r+0x9b4>
 8009b80:	2201      	movs	r2, #1
 8009b82:	e7e2      	b.n	8009b4a <_dtoa_r+0xa0a>
 8009b84:	9904      	ldr	r1, [sp, #16]
 8009b86:	2900      	cmp	r1, #0
 8009b88:	db04      	blt.n	8009b94 <_dtoa_r+0xa54>
 8009b8a:	9807      	ldr	r0, [sp, #28]
 8009b8c:	4301      	orrs	r1, r0
 8009b8e:	9806      	ldr	r0, [sp, #24]
 8009b90:	4301      	orrs	r1, r0
 8009b92:	d120      	bne.n	8009bd6 <_dtoa_r+0xa96>
 8009b94:	2a00      	cmp	r2, #0
 8009b96:	ddee      	ble.n	8009b76 <_dtoa_r+0xa36>
 8009b98:	9902      	ldr	r1, [sp, #8]
 8009b9a:	9300      	str	r3, [sp, #0]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	4648      	mov	r0, r9
 8009ba0:	f000 fba4 	bl	800a2ec <__lshift>
 8009ba4:	4621      	mov	r1, r4
 8009ba6:	9002      	str	r0, [sp, #8]
 8009ba8:	f000 fc0c 	bl	800a3c4 <__mcmp>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	9b00      	ldr	r3, [sp, #0]
 8009bb0:	dc02      	bgt.n	8009bb8 <_dtoa_r+0xa78>
 8009bb2:	d1e0      	bne.n	8009b76 <_dtoa_r+0xa36>
 8009bb4:	07da      	lsls	r2, r3, #31
 8009bb6:	d5de      	bpl.n	8009b76 <_dtoa_r+0xa36>
 8009bb8:	2b39      	cmp	r3, #57	@ 0x39
 8009bba:	d1da      	bne.n	8009b72 <_dtoa_r+0xa32>
 8009bbc:	2339      	movs	r3, #57	@ 0x39
 8009bbe:	f88b 3000 	strb.w	r3, [fp]
 8009bc2:	4633      	mov	r3, r6
 8009bc4:	461e      	mov	r6, r3
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009bcc:	2a39      	cmp	r2, #57	@ 0x39
 8009bce:	d04e      	beq.n	8009c6e <_dtoa_r+0xb2e>
 8009bd0:	3201      	adds	r2, #1
 8009bd2:	701a      	strb	r2, [r3, #0]
 8009bd4:	e501      	b.n	80095da <_dtoa_r+0x49a>
 8009bd6:	2a00      	cmp	r2, #0
 8009bd8:	dd03      	ble.n	8009be2 <_dtoa_r+0xaa2>
 8009bda:	2b39      	cmp	r3, #57	@ 0x39
 8009bdc:	d0ee      	beq.n	8009bbc <_dtoa_r+0xa7c>
 8009bde:	3301      	adds	r3, #1
 8009be0:	e7c9      	b.n	8009b76 <_dtoa_r+0xa36>
 8009be2:	9a00      	ldr	r2, [sp, #0]
 8009be4:	9908      	ldr	r1, [sp, #32]
 8009be6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009bea:	428a      	cmp	r2, r1
 8009bec:	d028      	beq.n	8009c40 <_dtoa_r+0xb00>
 8009bee:	9902      	ldr	r1, [sp, #8]
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	220a      	movs	r2, #10
 8009bf4:	4648      	mov	r0, r9
 8009bf6:	f000 f9d5 	bl	8009fa4 <__multadd>
 8009bfa:	42af      	cmp	r7, r5
 8009bfc:	9002      	str	r0, [sp, #8]
 8009bfe:	f04f 0300 	mov.w	r3, #0
 8009c02:	f04f 020a 	mov.w	r2, #10
 8009c06:	4639      	mov	r1, r7
 8009c08:	4648      	mov	r0, r9
 8009c0a:	d107      	bne.n	8009c1c <_dtoa_r+0xadc>
 8009c0c:	f000 f9ca 	bl	8009fa4 <__multadd>
 8009c10:	4607      	mov	r7, r0
 8009c12:	4605      	mov	r5, r0
 8009c14:	9b00      	ldr	r3, [sp, #0]
 8009c16:	3301      	adds	r3, #1
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	e777      	b.n	8009b0c <_dtoa_r+0x9cc>
 8009c1c:	f000 f9c2 	bl	8009fa4 <__multadd>
 8009c20:	4629      	mov	r1, r5
 8009c22:	4607      	mov	r7, r0
 8009c24:	2300      	movs	r3, #0
 8009c26:	220a      	movs	r2, #10
 8009c28:	4648      	mov	r0, r9
 8009c2a:	f000 f9bb 	bl	8009fa4 <__multadd>
 8009c2e:	4605      	mov	r5, r0
 8009c30:	e7f0      	b.n	8009c14 <_dtoa_r+0xad4>
 8009c32:	f1bb 0f00 	cmp.w	fp, #0
 8009c36:	bfcc      	ite	gt
 8009c38:	465e      	movgt	r6, fp
 8009c3a:	2601      	movle	r6, #1
 8009c3c:	4456      	add	r6, sl
 8009c3e:	2700      	movs	r7, #0
 8009c40:	9902      	ldr	r1, [sp, #8]
 8009c42:	9300      	str	r3, [sp, #0]
 8009c44:	2201      	movs	r2, #1
 8009c46:	4648      	mov	r0, r9
 8009c48:	f000 fb50 	bl	800a2ec <__lshift>
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	9002      	str	r0, [sp, #8]
 8009c50:	f000 fbb8 	bl	800a3c4 <__mcmp>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	dcb4      	bgt.n	8009bc2 <_dtoa_r+0xa82>
 8009c58:	d102      	bne.n	8009c60 <_dtoa_r+0xb20>
 8009c5a:	9b00      	ldr	r3, [sp, #0]
 8009c5c:	07db      	lsls	r3, r3, #31
 8009c5e:	d4b0      	bmi.n	8009bc2 <_dtoa_r+0xa82>
 8009c60:	4633      	mov	r3, r6
 8009c62:	461e      	mov	r6, r3
 8009c64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c68:	2a30      	cmp	r2, #48	@ 0x30
 8009c6a:	d0fa      	beq.n	8009c62 <_dtoa_r+0xb22>
 8009c6c:	e4b5      	b.n	80095da <_dtoa_r+0x49a>
 8009c6e:	459a      	cmp	sl, r3
 8009c70:	d1a8      	bne.n	8009bc4 <_dtoa_r+0xa84>
 8009c72:	2331      	movs	r3, #49	@ 0x31
 8009c74:	f108 0801 	add.w	r8, r8, #1
 8009c78:	f88a 3000 	strb.w	r3, [sl]
 8009c7c:	e4ad      	b.n	80095da <_dtoa_r+0x49a>
 8009c7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009cdc <_dtoa_r+0xb9c>
 8009c84:	b11b      	cbz	r3, 8009c8e <_dtoa_r+0xb4e>
 8009c86:	f10a 0308 	add.w	r3, sl, #8
 8009c8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c8c:	6013      	str	r3, [r2, #0]
 8009c8e:	4650      	mov	r0, sl
 8009c90:	b017      	add	sp, #92	@ 0x5c
 8009c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c96:	9b07      	ldr	r3, [sp, #28]
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	f77f ae2e 	ble.w	80098fa <_dtoa_r+0x7ba>
 8009c9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ca0:	9308      	str	r3, [sp, #32]
 8009ca2:	2001      	movs	r0, #1
 8009ca4:	e64d      	b.n	8009942 <_dtoa_r+0x802>
 8009ca6:	f1bb 0f00 	cmp.w	fp, #0
 8009caa:	f77f aed9 	ble.w	8009a60 <_dtoa_r+0x920>
 8009cae:	4656      	mov	r6, sl
 8009cb0:	9802      	ldr	r0, [sp, #8]
 8009cb2:	4621      	mov	r1, r4
 8009cb4:	f7ff f9bb 	bl	800902e <quorem>
 8009cb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009cbc:	f806 3b01 	strb.w	r3, [r6], #1
 8009cc0:	eba6 020a 	sub.w	r2, r6, sl
 8009cc4:	4593      	cmp	fp, r2
 8009cc6:	ddb4      	ble.n	8009c32 <_dtoa_r+0xaf2>
 8009cc8:	9902      	ldr	r1, [sp, #8]
 8009cca:	2300      	movs	r3, #0
 8009ccc:	220a      	movs	r2, #10
 8009cce:	4648      	mov	r0, r9
 8009cd0:	f000 f968 	bl	8009fa4 <__multadd>
 8009cd4:	9002      	str	r0, [sp, #8]
 8009cd6:	e7eb      	b.n	8009cb0 <_dtoa_r+0xb70>
 8009cd8:	0801f270 	.word	0x0801f270
 8009cdc:	0801f1f4 	.word	0x0801f1f4

08009ce0 <_free_r>:
 8009ce0:	b538      	push	{r3, r4, r5, lr}
 8009ce2:	4605      	mov	r5, r0
 8009ce4:	2900      	cmp	r1, #0
 8009ce6:	d041      	beq.n	8009d6c <_free_r+0x8c>
 8009ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cec:	1f0c      	subs	r4, r1, #4
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	bfb8      	it	lt
 8009cf2:	18e4      	addlt	r4, r4, r3
 8009cf4:	f000 f8e8 	bl	8009ec8 <__malloc_lock>
 8009cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d70 <_free_r+0x90>)
 8009cfa:	6813      	ldr	r3, [r2, #0]
 8009cfc:	b933      	cbnz	r3, 8009d0c <_free_r+0x2c>
 8009cfe:	6063      	str	r3, [r4, #4]
 8009d00:	6014      	str	r4, [r2, #0]
 8009d02:	4628      	mov	r0, r5
 8009d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d08:	f000 b8e4 	b.w	8009ed4 <__malloc_unlock>
 8009d0c:	42a3      	cmp	r3, r4
 8009d0e:	d908      	bls.n	8009d22 <_free_r+0x42>
 8009d10:	6820      	ldr	r0, [r4, #0]
 8009d12:	1821      	adds	r1, r4, r0
 8009d14:	428b      	cmp	r3, r1
 8009d16:	bf01      	itttt	eq
 8009d18:	6819      	ldreq	r1, [r3, #0]
 8009d1a:	685b      	ldreq	r3, [r3, #4]
 8009d1c:	1809      	addeq	r1, r1, r0
 8009d1e:	6021      	streq	r1, [r4, #0]
 8009d20:	e7ed      	b.n	8009cfe <_free_r+0x1e>
 8009d22:	461a      	mov	r2, r3
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	b10b      	cbz	r3, 8009d2c <_free_r+0x4c>
 8009d28:	42a3      	cmp	r3, r4
 8009d2a:	d9fa      	bls.n	8009d22 <_free_r+0x42>
 8009d2c:	6811      	ldr	r1, [r2, #0]
 8009d2e:	1850      	adds	r0, r2, r1
 8009d30:	42a0      	cmp	r0, r4
 8009d32:	d10b      	bne.n	8009d4c <_free_r+0x6c>
 8009d34:	6820      	ldr	r0, [r4, #0]
 8009d36:	4401      	add	r1, r0
 8009d38:	1850      	adds	r0, r2, r1
 8009d3a:	4283      	cmp	r3, r0
 8009d3c:	6011      	str	r1, [r2, #0]
 8009d3e:	d1e0      	bne.n	8009d02 <_free_r+0x22>
 8009d40:	6818      	ldr	r0, [r3, #0]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	6053      	str	r3, [r2, #4]
 8009d46:	4408      	add	r0, r1
 8009d48:	6010      	str	r0, [r2, #0]
 8009d4a:	e7da      	b.n	8009d02 <_free_r+0x22>
 8009d4c:	d902      	bls.n	8009d54 <_free_r+0x74>
 8009d4e:	230c      	movs	r3, #12
 8009d50:	602b      	str	r3, [r5, #0]
 8009d52:	e7d6      	b.n	8009d02 <_free_r+0x22>
 8009d54:	6820      	ldr	r0, [r4, #0]
 8009d56:	1821      	adds	r1, r4, r0
 8009d58:	428b      	cmp	r3, r1
 8009d5a:	bf04      	itt	eq
 8009d5c:	6819      	ldreq	r1, [r3, #0]
 8009d5e:	685b      	ldreq	r3, [r3, #4]
 8009d60:	6063      	str	r3, [r4, #4]
 8009d62:	bf04      	itt	eq
 8009d64:	1809      	addeq	r1, r1, r0
 8009d66:	6021      	streq	r1, [r4, #0]
 8009d68:	6054      	str	r4, [r2, #4]
 8009d6a:	e7ca      	b.n	8009d02 <_free_r+0x22>
 8009d6c:	bd38      	pop	{r3, r4, r5, pc}
 8009d6e:	bf00      	nop
 8009d70:	20009d9c 	.word	0x20009d9c

08009d74 <malloc>:
 8009d74:	4b02      	ldr	r3, [pc, #8]	@ (8009d80 <malloc+0xc>)
 8009d76:	4601      	mov	r1, r0
 8009d78:	6818      	ldr	r0, [r3, #0]
 8009d7a:	f000 b825 	b.w	8009dc8 <_malloc_r>
 8009d7e:	bf00      	nop
 8009d80:	20000054 	.word	0x20000054

08009d84 <sbrk_aligned>:
 8009d84:	b570      	push	{r4, r5, r6, lr}
 8009d86:	4e0f      	ldr	r6, [pc, #60]	@ (8009dc4 <sbrk_aligned+0x40>)
 8009d88:	460c      	mov	r4, r1
 8009d8a:	6831      	ldr	r1, [r6, #0]
 8009d8c:	4605      	mov	r5, r0
 8009d8e:	b911      	cbnz	r1, 8009d96 <sbrk_aligned+0x12>
 8009d90:	f000 fd50 	bl	800a834 <_sbrk_r>
 8009d94:	6030      	str	r0, [r6, #0]
 8009d96:	4621      	mov	r1, r4
 8009d98:	4628      	mov	r0, r5
 8009d9a:	f000 fd4b 	bl	800a834 <_sbrk_r>
 8009d9e:	1c43      	adds	r3, r0, #1
 8009da0:	d103      	bne.n	8009daa <sbrk_aligned+0x26>
 8009da2:	f04f 34ff 	mov.w	r4, #4294967295
 8009da6:	4620      	mov	r0, r4
 8009da8:	bd70      	pop	{r4, r5, r6, pc}
 8009daa:	1cc4      	adds	r4, r0, #3
 8009dac:	f024 0403 	bic.w	r4, r4, #3
 8009db0:	42a0      	cmp	r0, r4
 8009db2:	d0f8      	beq.n	8009da6 <sbrk_aligned+0x22>
 8009db4:	1a21      	subs	r1, r4, r0
 8009db6:	4628      	mov	r0, r5
 8009db8:	f000 fd3c 	bl	800a834 <_sbrk_r>
 8009dbc:	3001      	adds	r0, #1
 8009dbe:	d1f2      	bne.n	8009da6 <sbrk_aligned+0x22>
 8009dc0:	e7ef      	b.n	8009da2 <sbrk_aligned+0x1e>
 8009dc2:	bf00      	nop
 8009dc4:	20009d98 	.word	0x20009d98

08009dc8 <_malloc_r>:
 8009dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dcc:	1ccd      	adds	r5, r1, #3
 8009dce:	f025 0503 	bic.w	r5, r5, #3
 8009dd2:	3508      	adds	r5, #8
 8009dd4:	2d0c      	cmp	r5, #12
 8009dd6:	bf38      	it	cc
 8009dd8:	250c      	movcc	r5, #12
 8009dda:	2d00      	cmp	r5, #0
 8009ddc:	4606      	mov	r6, r0
 8009dde:	db01      	blt.n	8009de4 <_malloc_r+0x1c>
 8009de0:	42a9      	cmp	r1, r5
 8009de2:	d904      	bls.n	8009dee <_malloc_r+0x26>
 8009de4:	230c      	movs	r3, #12
 8009de6:	6033      	str	r3, [r6, #0]
 8009de8:	2000      	movs	r0, #0
 8009dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ec4 <_malloc_r+0xfc>
 8009df2:	f000 f869 	bl	8009ec8 <__malloc_lock>
 8009df6:	f8d8 3000 	ldr.w	r3, [r8]
 8009dfa:	461c      	mov	r4, r3
 8009dfc:	bb44      	cbnz	r4, 8009e50 <_malloc_r+0x88>
 8009dfe:	4629      	mov	r1, r5
 8009e00:	4630      	mov	r0, r6
 8009e02:	f7ff ffbf 	bl	8009d84 <sbrk_aligned>
 8009e06:	1c43      	adds	r3, r0, #1
 8009e08:	4604      	mov	r4, r0
 8009e0a:	d158      	bne.n	8009ebe <_malloc_r+0xf6>
 8009e0c:	f8d8 4000 	ldr.w	r4, [r8]
 8009e10:	4627      	mov	r7, r4
 8009e12:	2f00      	cmp	r7, #0
 8009e14:	d143      	bne.n	8009e9e <_malloc_r+0xd6>
 8009e16:	2c00      	cmp	r4, #0
 8009e18:	d04b      	beq.n	8009eb2 <_malloc_r+0xea>
 8009e1a:	6823      	ldr	r3, [r4, #0]
 8009e1c:	4639      	mov	r1, r7
 8009e1e:	4630      	mov	r0, r6
 8009e20:	eb04 0903 	add.w	r9, r4, r3
 8009e24:	f000 fd06 	bl	800a834 <_sbrk_r>
 8009e28:	4581      	cmp	r9, r0
 8009e2a:	d142      	bne.n	8009eb2 <_malloc_r+0xea>
 8009e2c:	6821      	ldr	r1, [r4, #0]
 8009e2e:	1a6d      	subs	r5, r5, r1
 8009e30:	4629      	mov	r1, r5
 8009e32:	4630      	mov	r0, r6
 8009e34:	f7ff ffa6 	bl	8009d84 <sbrk_aligned>
 8009e38:	3001      	adds	r0, #1
 8009e3a:	d03a      	beq.n	8009eb2 <_malloc_r+0xea>
 8009e3c:	6823      	ldr	r3, [r4, #0]
 8009e3e:	442b      	add	r3, r5
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	f8d8 3000 	ldr.w	r3, [r8]
 8009e46:	685a      	ldr	r2, [r3, #4]
 8009e48:	bb62      	cbnz	r2, 8009ea4 <_malloc_r+0xdc>
 8009e4a:	f8c8 7000 	str.w	r7, [r8]
 8009e4e:	e00f      	b.n	8009e70 <_malloc_r+0xa8>
 8009e50:	6822      	ldr	r2, [r4, #0]
 8009e52:	1b52      	subs	r2, r2, r5
 8009e54:	d420      	bmi.n	8009e98 <_malloc_r+0xd0>
 8009e56:	2a0b      	cmp	r2, #11
 8009e58:	d917      	bls.n	8009e8a <_malloc_r+0xc2>
 8009e5a:	1961      	adds	r1, r4, r5
 8009e5c:	42a3      	cmp	r3, r4
 8009e5e:	6025      	str	r5, [r4, #0]
 8009e60:	bf18      	it	ne
 8009e62:	6059      	strne	r1, [r3, #4]
 8009e64:	6863      	ldr	r3, [r4, #4]
 8009e66:	bf08      	it	eq
 8009e68:	f8c8 1000 	streq.w	r1, [r8]
 8009e6c:	5162      	str	r2, [r4, r5]
 8009e6e:	604b      	str	r3, [r1, #4]
 8009e70:	4630      	mov	r0, r6
 8009e72:	f000 f82f 	bl	8009ed4 <__malloc_unlock>
 8009e76:	f104 000b 	add.w	r0, r4, #11
 8009e7a:	1d23      	adds	r3, r4, #4
 8009e7c:	f020 0007 	bic.w	r0, r0, #7
 8009e80:	1ac2      	subs	r2, r0, r3
 8009e82:	bf1c      	itt	ne
 8009e84:	1a1b      	subne	r3, r3, r0
 8009e86:	50a3      	strne	r3, [r4, r2]
 8009e88:	e7af      	b.n	8009dea <_malloc_r+0x22>
 8009e8a:	6862      	ldr	r2, [r4, #4]
 8009e8c:	42a3      	cmp	r3, r4
 8009e8e:	bf0c      	ite	eq
 8009e90:	f8c8 2000 	streq.w	r2, [r8]
 8009e94:	605a      	strne	r2, [r3, #4]
 8009e96:	e7eb      	b.n	8009e70 <_malloc_r+0xa8>
 8009e98:	4623      	mov	r3, r4
 8009e9a:	6864      	ldr	r4, [r4, #4]
 8009e9c:	e7ae      	b.n	8009dfc <_malloc_r+0x34>
 8009e9e:	463c      	mov	r4, r7
 8009ea0:	687f      	ldr	r7, [r7, #4]
 8009ea2:	e7b6      	b.n	8009e12 <_malloc_r+0x4a>
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	42a3      	cmp	r3, r4
 8009eaa:	d1fb      	bne.n	8009ea4 <_malloc_r+0xdc>
 8009eac:	2300      	movs	r3, #0
 8009eae:	6053      	str	r3, [r2, #4]
 8009eb0:	e7de      	b.n	8009e70 <_malloc_r+0xa8>
 8009eb2:	230c      	movs	r3, #12
 8009eb4:	6033      	str	r3, [r6, #0]
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	f000 f80c 	bl	8009ed4 <__malloc_unlock>
 8009ebc:	e794      	b.n	8009de8 <_malloc_r+0x20>
 8009ebe:	6005      	str	r5, [r0, #0]
 8009ec0:	e7d6      	b.n	8009e70 <_malloc_r+0xa8>
 8009ec2:	bf00      	nop
 8009ec4:	20009d9c 	.word	0x20009d9c

08009ec8 <__malloc_lock>:
 8009ec8:	4801      	ldr	r0, [pc, #4]	@ (8009ed0 <__malloc_lock+0x8>)
 8009eca:	f7ff b8a0 	b.w	800900e <__retarget_lock_acquire_recursive>
 8009ece:	bf00      	nop
 8009ed0:	20009d94 	.word	0x20009d94

08009ed4 <__malloc_unlock>:
 8009ed4:	4801      	ldr	r0, [pc, #4]	@ (8009edc <__malloc_unlock+0x8>)
 8009ed6:	f7ff b89b 	b.w	8009010 <__retarget_lock_release_recursive>
 8009eda:	bf00      	nop
 8009edc:	20009d94 	.word	0x20009d94

08009ee0 <_Balloc>:
 8009ee0:	b570      	push	{r4, r5, r6, lr}
 8009ee2:	69c6      	ldr	r6, [r0, #28]
 8009ee4:	4604      	mov	r4, r0
 8009ee6:	460d      	mov	r5, r1
 8009ee8:	b976      	cbnz	r6, 8009f08 <_Balloc+0x28>
 8009eea:	2010      	movs	r0, #16
 8009eec:	f7ff ff42 	bl	8009d74 <malloc>
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	61e0      	str	r0, [r4, #28]
 8009ef4:	b920      	cbnz	r0, 8009f00 <_Balloc+0x20>
 8009ef6:	4b18      	ldr	r3, [pc, #96]	@ (8009f58 <_Balloc+0x78>)
 8009ef8:	4818      	ldr	r0, [pc, #96]	@ (8009f5c <_Balloc+0x7c>)
 8009efa:	216b      	movs	r1, #107	@ 0x6b
 8009efc:	f000 fcaa 	bl	800a854 <__assert_func>
 8009f00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f04:	6006      	str	r6, [r0, #0]
 8009f06:	60c6      	str	r6, [r0, #12]
 8009f08:	69e6      	ldr	r6, [r4, #28]
 8009f0a:	68f3      	ldr	r3, [r6, #12]
 8009f0c:	b183      	cbz	r3, 8009f30 <_Balloc+0x50>
 8009f0e:	69e3      	ldr	r3, [r4, #28]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f16:	b9b8      	cbnz	r0, 8009f48 <_Balloc+0x68>
 8009f18:	2101      	movs	r1, #1
 8009f1a:	fa01 f605 	lsl.w	r6, r1, r5
 8009f1e:	1d72      	adds	r2, r6, #5
 8009f20:	0092      	lsls	r2, r2, #2
 8009f22:	4620      	mov	r0, r4
 8009f24:	f000 fcb4 	bl	800a890 <_calloc_r>
 8009f28:	b160      	cbz	r0, 8009f44 <_Balloc+0x64>
 8009f2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f2e:	e00e      	b.n	8009f4e <_Balloc+0x6e>
 8009f30:	2221      	movs	r2, #33	@ 0x21
 8009f32:	2104      	movs	r1, #4
 8009f34:	4620      	mov	r0, r4
 8009f36:	f000 fcab 	bl	800a890 <_calloc_r>
 8009f3a:	69e3      	ldr	r3, [r4, #28]
 8009f3c:	60f0      	str	r0, [r6, #12]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d1e4      	bne.n	8009f0e <_Balloc+0x2e>
 8009f44:	2000      	movs	r0, #0
 8009f46:	bd70      	pop	{r4, r5, r6, pc}
 8009f48:	6802      	ldr	r2, [r0, #0]
 8009f4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f4e:	2300      	movs	r3, #0
 8009f50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f54:	e7f7      	b.n	8009f46 <_Balloc+0x66>
 8009f56:	bf00      	nop
 8009f58:	0801f201 	.word	0x0801f201
 8009f5c:	0801f281 	.word	0x0801f281

08009f60 <_Bfree>:
 8009f60:	b570      	push	{r4, r5, r6, lr}
 8009f62:	69c6      	ldr	r6, [r0, #28]
 8009f64:	4605      	mov	r5, r0
 8009f66:	460c      	mov	r4, r1
 8009f68:	b976      	cbnz	r6, 8009f88 <_Bfree+0x28>
 8009f6a:	2010      	movs	r0, #16
 8009f6c:	f7ff ff02 	bl	8009d74 <malloc>
 8009f70:	4602      	mov	r2, r0
 8009f72:	61e8      	str	r0, [r5, #28]
 8009f74:	b920      	cbnz	r0, 8009f80 <_Bfree+0x20>
 8009f76:	4b09      	ldr	r3, [pc, #36]	@ (8009f9c <_Bfree+0x3c>)
 8009f78:	4809      	ldr	r0, [pc, #36]	@ (8009fa0 <_Bfree+0x40>)
 8009f7a:	218f      	movs	r1, #143	@ 0x8f
 8009f7c:	f000 fc6a 	bl	800a854 <__assert_func>
 8009f80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f84:	6006      	str	r6, [r0, #0]
 8009f86:	60c6      	str	r6, [r0, #12]
 8009f88:	b13c      	cbz	r4, 8009f9a <_Bfree+0x3a>
 8009f8a:	69eb      	ldr	r3, [r5, #28]
 8009f8c:	6862      	ldr	r2, [r4, #4]
 8009f8e:	68db      	ldr	r3, [r3, #12]
 8009f90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f94:	6021      	str	r1, [r4, #0]
 8009f96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f9a:	bd70      	pop	{r4, r5, r6, pc}
 8009f9c:	0801f201 	.word	0x0801f201
 8009fa0:	0801f281 	.word	0x0801f281

08009fa4 <__multadd>:
 8009fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa8:	690d      	ldr	r5, [r1, #16]
 8009faa:	4607      	mov	r7, r0
 8009fac:	460c      	mov	r4, r1
 8009fae:	461e      	mov	r6, r3
 8009fb0:	f101 0c14 	add.w	ip, r1, #20
 8009fb4:	2000      	movs	r0, #0
 8009fb6:	f8dc 3000 	ldr.w	r3, [ip]
 8009fba:	b299      	uxth	r1, r3
 8009fbc:	fb02 6101 	mla	r1, r2, r1, r6
 8009fc0:	0c1e      	lsrs	r6, r3, #16
 8009fc2:	0c0b      	lsrs	r3, r1, #16
 8009fc4:	fb02 3306 	mla	r3, r2, r6, r3
 8009fc8:	b289      	uxth	r1, r1
 8009fca:	3001      	adds	r0, #1
 8009fcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fd0:	4285      	cmp	r5, r0
 8009fd2:	f84c 1b04 	str.w	r1, [ip], #4
 8009fd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009fda:	dcec      	bgt.n	8009fb6 <__multadd+0x12>
 8009fdc:	b30e      	cbz	r6, 800a022 <__multadd+0x7e>
 8009fde:	68a3      	ldr	r3, [r4, #8]
 8009fe0:	42ab      	cmp	r3, r5
 8009fe2:	dc19      	bgt.n	800a018 <__multadd+0x74>
 8009fe4:	6861      	ldr	r1, [r4, #4]
 8009fe6:	4638      	mov	r0, r7
 8009fe8:	3101      	adds	r1, #1
 8009fea:	f7ff ff79 	bl	8009ee0 <_Balloc>
 8009fee:	4680      	mov	r8, r0
 8009ff0:	b928      	cbnz	r0, 8009ffe <__multadd+0x5a>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	4b0c      	ldr	r3, [pc, #48]	@ (800a028 <__multadd+0x84>)
 8009ff6:	480d      	ldr	r0, [pc, #52]	@ (800a02c <__multadd+0x88>)
 8009ff8:	21ba      	movs	r1, #186	@ 0xba
 8009ffa:	f000 fc2b 	bl	800a854 <__assert_func>
 8009ffe:	6922      	ldr	r2, [r4, #16]
 800a000:	3202      	adds	r2, #2
 800a002:	f104 010c 	add.w	r1, r4, #12
 800a006:	0092      	lsls	r2, r2, #2
 800a008:	300c      	adds	r0, #12
 800a00a:	f7ff f802 	bl	8009012 <memcpy>
 800a00e:	4621      	mov	r1, r4
 800a010:	4638      	mov	r0, r7
 800a012:	f7ff ffa5 	bl	8009f60 <_Bfree>
 800a016:	4644      	mov	r4, r8
 800a018:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a01c:	3501      	adds	r5, #1
 800a01e:	615e      	str	r6, [r3, #20]
 800a020:	6125      	str	r5, [r4, #16]
 800a022:	4620      	mov	r0, r4
 800a024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a028:	0801f270 	.word	0x0801f270
 800a02c:	0801f281 	.word	0x0801f281

0800a030 <__hi0bits>:
 800a030:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a034:	4603      	mov	r3, r0
 800a036:	bf36      	itet	cc
 800a038:	0403      	lslcc	r3, r0, #16
 800a03a:	2000      	movcs	r0, #0
 800a03c:	2010      	movcc	r0, #16
 800a03e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a042:	bf3c      	itt	cc
 800a044:	021b      	lslcc	r3, r3, #8
 800a046:	3008      	addcc	r0, #8
 800a048:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a04c:	bf3c      	itt	cc
 800a04e:	011b      	lslcc	r3, r3, #4
 800a050:	3004      	addcc	r0, #4
 800a052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a056:	bf3c      	itt	cc
 800a058:	009b      	lslcc	r3, r3, #2
 800a05a:	3002      	addcc	r0, #2
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	db05      	blt.n	800a06c <__hi0bits+0x3c>
 800a060:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a064:	f100 0001 	add.w	r0, r0, #1
 800a068:	bf08      	it	eq
 800a06a:	2020      	moveq	r0, #32
 800a06c:	4770      	bx	lr

0800a06e <__lo0bits>:
 800a06e:	6803      	ldr	r3, [r0, #0]
 800a070:	4602      	mov	r2, r0
 800a072:	f013 0007 	ands.w	r0, r3, #7
 800a076:	d00b      	beq.n	800a090 <__lo0bits+0x22>
 800a078:	07d9      	lsls	r1, r3, #31
 800a07a:	d421      	bmi.n	800a0c0 <__lo0bits+0x52>
 800a07c:	0798      	lsls	r0, r3, #30
 800a07e:	bf49      	itett	mi
 800a080:	085b      	lsrmi	r3, r3, #1
 800a082:	089b      	lsrpl	r3, r3, #2
 800a084:	2001      	movmi	r0, #1
 800a086:	6013      	strmi	r3, [r2, #0]
 800a088:	bf5c      	itt	pl
 800a08a:	6013      	strpl	r3, [r2, #0]
 800a08c:	2002      	movpl	r0, #2
 800a08e:	4770      	bx	lr
 800a090:	b299      	uxth	r1, r3
 800a092:	b909      	cbnz	r1, 800a098 <__lo0bits+0x2a>
 800a094:	0c1b      	lsrs	r3, r3, #16
 800a096:	2010      	movs	r0, #16
 800a098:	b2d9      	uxtb	r1, r3
 800a09a:	b909      	cbnz	r1, 800a0a0 <__lo0bits+0x32>
 800a09c:	3008      	adds	r0, #8
 800a09e:	0a1b      	lsrs	r3, r3, #8
 800a0a0:	0719      	lsls	r1, r3, #28
 800a0a2:	bf04      	itt	eq
 800a0a4:	091b      	lsreq	r3, r3, #4
 800a0a6:	3004      	addeq	r0, #4
 800a0a8:	0799      	lsls	r1, r3, #30
 800a0aa:	bf04      	itt	eq
 800a0ac:	089b      	lsreq	r3, r3, #2
 800a0ae:	3002      	addeq	r0, #2
 800a0b0:	07d9      	lsls	r1, r3, #31
 800a0b2:	d403      	bmi.n	800a0bc <__lo0bits+0x4e>
 800a0b4:	085b      	lsrs	r3, r3, #1
 800a0b6:	f100 0001 	add.w	r0, r0, #1
 800a0ba:	d003      	beq.n	800a0c4 <__lo0bits+0x56>
 800a0bc:	6013      	str	r3, [r2, #0]
 800a0be:	4770      	bx	lr
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	4770      	bx	lr
 800a0c4:	2020      	movs	r0, #32
 800a0c6:	4770      	bx	lr

0800a0c8 <__i2b>:
 800a0c8:	b510      	push	{r4, lr}
 800a0ca:	460c      	mov	r4, r1
 800a0cc:	2101      	movs	r1, #1
 800a0ce:	f7ff ff07 	bl	8009ee0 <_Balloc>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	b928      	cbnz	r0, 800a0e2 <__i2b+0x1a>
 800a0d6:	4b05      	ldr	r3, [pc, #20]	@ (800a0ec <__i2b+0x24>)
 800a0d8:	4805      	ldr	r0, [pc, #20]	@ (800a0f0 <__i2b+0x28>)
 800a0da:	f240 1145 	movw	r1, #325	@ 0x145
 800a0de:	f000 fbb9 	bl	800a854 <__assert_func>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	6144      	str	r4, [r0, #20]
 800a0e6:	6103      	str	r3, [r0, #16]
 800a0e8:	bd10      	pop	{r4, pc}
 800a0ea:	bf00      	nop
 800a0ec:	0801f270 	.word	0x0801f270
 800a0f0:	0801f281 	.word	0x0801f281

0800a0f4 <__multiply>:
 800a0f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0f8:	4617      	mov	r7, r2
 800a0fa:	690a      	ldr	r2, [r1, #16]
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	429a      	cmp	r2, r3
 800a100:	bfa8      	it	ge
 800a102:	463b      	movge	r3, r7
 800a104:	4689      	mov	r9, r1
 800a106:	bfa4      	itt	ge
 800a108:	460f      	movge	r7, r1
 800a10a:	4699      	movge	r9, r3
 800a10c:	693d      	ldr	r5, [r7, #16]
 800a10e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	6879      	ldr	r1, [r7, #4]
 800a116:	eb05 060a 	add.w	r6, r5, sl
 800a11a:	42b3      	cmp	r3, r6
 800a11c:	b085      	sub	sp, #20
 800a11e:	bfb8      	it	lt
 800a120:	3101      	addlt	r1, #1
 800a122:	f7ff fedd 	bl	8009ee0 <_Balloc>
 800a126:	b930      	cbnz	r0, 800a136 <__multiply+0x42>
 800a128:	4602      	mov	r2, r0
 800a12a:	4b41      	ldr	r3, [pc, #260]	@ (800a230 <__multiply+0x13c>)
 800a12c:	4841      	ldr	r0, [pc, #260]	@ (800a234 <__multiply+0x140>)
 800a12e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a132:	f000 fb8f 	bl	800a854 <__assert_func>
 800a136:	f100 0414 	add.w	r4, r0, #20
 800a13a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a13e:	4623      	mov	r3, r4
 800a140:	2200      	movs	r2, #0
 800a142:	4573      	cmp	r3, lr
 800a144:	d320      	bcc.n	800a188 <__multiply+0x94>
 800a146:	f107 0814 	add.w	r8, r7, #20
 800a14a:	f109 0114 	add.w	r1, r9, #20
 800a14e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a152:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a156:	9302      	str	r3, [sp, #8]
 800a158:	1beb      	subs	r3, r5, r7
 800a15a:	3b15      	subs	r3, #21
 800a15c:	f023 0303 	bic.w	r3, r3, #3
 800a160:	3304      	adds	r3, #4
 800a162:	3715      	adds	r7, #21
 800a164:	42bd      	cmp	r5, r7
 800a166:	bf38      	it	cc
 800a168:	2304      	movcc	r3, #4
 800a16a:	9301      	str	r3, [sp, #4]
 800a16c:	9b02      	ldr	r3, [sp, #8]
 800a16e:	9103      	str	r1, [sp, #12]
 800a170:	428b      	cmp	r3, r1
 800a172:	d80c      	bhi.n	800a18e <__multiply+0x9a>
 800a174:	2e00      	cmp	r6, #0
 800a176:	dd03      	ble.n	800a180 <__multiply+0x8c>
 800a178:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d055      	beq.n	800a22c <__multiply+0x138>
 800a180:	6106      	str	r6, [r0, #16]
 800a182:	b005      	add	sp, #20
 800a184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a188:	f843 2b04 	str.w	r2, [r3], #4
 800a18c:	e7d9      	b.n	800a142 <__multiply+0x4e>
 800a18e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a192:	f1ba 0f00 	cmp.w	sl, #0
 800a196:	d01f      	beq.n	800a1d8 <__multiply+0xe4>
 800a198:	46c4      	mov	ip, r8
 800a19a:	46a1      	mov	r9, r4
 800a19c:	2700      	movs	r7, #0
 800a19e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1a2:	f8d9 3000 	ldr.w	r3, [r9]
 800a1a6:	fa1f fb82 	uxth.w	fp, r2
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	fb0a 330b 	mla	r3, sl, fp, r3
 800a1b0:	443b      	add	r3, r7
 800a1b2:	f8d9 7000 	ldr.w	r7, [r9]
 800a1b6:	0c12      	lsrs	r2, r2, #16
 800a1b8:	0c3f      	lsrs	r7, r7, #16
 800a1ba:	fb0a 7202 	mla	r2, sl, r2, r7
 800a1be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a1c2:	b29b      	uxth	r3, r3
 800a1c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1c8:	4565      	cmp	r5, ip
 800a1ca:	f849 3b04 	str.w	r3, [r9], #4
 800a1ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a1d2:	d8e4      	bhi.n	800a19e <__multiply+0xaa>
 800a1d4:	9b01      	ldr	r3, [sp, #4]
 800a1d6:	50e7      	str	r7, [r4, r3]
 800a1d8:	9b03      	ldr	r3, [sp, #12]
 800a1da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a1de:	3104      	adds	r1, #4
 800a1e0:	f1b9 0f00 	cmp.w	r9, #0
 800a1e4:	d020      	beq.n	800a228 <__multiply+0x134>
 800a1e6:	6823      	ldr	r3, [r4, #0]
 800a1e8:	4647      	mov	r7, r8
 800a1ea:	46a4      	mov	ip, r4
 800a1ec:	f04f 0a00 	mov.w	sl, #0
 800a1f0:	f8b7 b000 	ldrh.w	fp, [r7]
 800a1f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a1f8:	fb09 220b 	mla	r2, r9, fp, r2
 800a1fc:	4452      	add	r2, sl
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a204:	f84c 3b04 	str.w	r3, [ip], #4
 800a208:	f857 3b04 	ldr.w	r3, [r7], #4
 800a20c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a210:	f8bc 3000 	ldrh.w	r3, [ip]
 800a214:	fb09 330a 	mla	r3, r9, sl, r3
 800a218:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a21c:	42bd      	cmp	r5, r7
 800a21e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a222:	d8e5      	bhi.n	800a1f0 <__multiply+0xfc>
 800a224:	9a01      	ldr	r2, [sp, #4]
 800a226:	50a3      	str	r3, [r4, r2]
 800a228:	3404      	adds	r4, #4
 800a22a:	e79f      	b.n	800a16c <__multiply+0x78>
 800a22c:	3e01      	subs	r6, #1
 800a22e:	e7a1      	b.n	800a174 <__multiply+0x80>
 800a230:	0801f270 	.word	0x0801f270
 800a234:	0801f281 	.word	0x0801f281

0800a238 <__pow5mult>:
 800a238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a23c:	4615      	mov	r5, r2
 800a23e:	f012 0203 	ands.w	r2, r2, #3
 800a242:	4607      	mov	r7, r0
 800a244:	460e      	mov	r6, r1
 800a246:	d007      	beq.n	800a258 <__pow5mult+0x20>
 800a248:	4c25      	ldr	r4, [pc, #148]	@ (800a2e0 <__pow5mult+0xa8>)
 800a24a:	3a01      	subs	r2, #1
 800a24c:	2300      	movs	r3, #0
 800a24e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a252:	f7ff fea7 	bl	8009fa4 <__multadd>
 800a256:	4606      	mov	r6, r0
 800a258:	10ad      	asrs	r5, r5, #2
 800a25a:	d03d      	beq.n	800a2d8 <__pow5mult+0xa0>
 800a25c:	69fc      	ldr	r4, [r7, #28]
 800a25e:	b97c      	cbnz	r4, 800a280 <__pow5mult+0x48>
 800a260:	2010      	movs	r0, #16
 800a262:	f7ff fd87 	bl	8009d74 <malloc>
 800a266:	4602      	mov	r2, r0
 800a268:	61f8      	str	r0, [r7, #28]
 800a26a:	b928      	cbnz	r0, 800a278 <__pow5mult+0x40>
 800a26c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2e4 <__pow5mult+0xac>)
 800a26e:	481e      	ldr	r0, [pc, #120]	@ (800a2e8 <__pow5mult+0xb0>)
 800a270:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a274:	f000 faee 	bl	800a854 <__assert_func>
 800a278:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a27c:	6004      	str	r4, [r0, #0]
 800a27e:	60c4      	str	r4, [r0, #12]
 800a280:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a284:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a288:	b94c      	cbnz	r4, 800a29e <__pow5mult+0x66>
 800a28a:	f240 2171 	movw	r1, #625	@ 0x271
 800a28e:	4638      	mov	r0, r7
 800a290:	f7ff ff1a 	bl	800a0c8 <__i2b>
 800a294:	2300      	movs	r3, #0
 800a296:	f8c8 0008 	str.w	r0, [r8, #8]
 800a29a:	4604      	mov	r4, r0
 800a29c:	6003      	str	r3, [r0, #0]
 800a29e:	f04f 0900 	mov.w	r9, #0
 800a2a2:	07eb      	lsls	r3, r5, #31
 800a2a4:	d50a      	bpl.n	800a2bc <__pow5mult+0x84>
 800a2a6:	4631      	mov	r1, r6
 800a2a8:	4622      	mov	r2, r4
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	f7ff ff22 	bl	800a0f4 <__multiply>
 800a2b0:	4631      	mov	r1, r6
 800a2b2:	4680      	mov	r8, r0
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	f7ff fe53 	bl	8009f60 <_Bfree>
 800a2ba:	4646      	mov	r6, r8
 800a2bc:	106d      	asrs	r5, r5, #1
 800a2be:	d00b      	beq.n	800a2d8 <__pow5mult+0xa0>
 800a2c0:	6820      	ldr	r0, [r4, #0]
 800a2c2:	b938      	cbnz	r0, 800a2d4 <__pow5mult+0x9c>
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	4621      	mov	r1, r4
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f7ff ff13 	bl	800a0f4 <__multiply>
 800a2ce:	6020      	str	r0, [r4, #0]
 800a2d0:	f8c0 9000 	str.w	r9, [r0]
 800a2d4:	4604      	mov	r4, r0
 800a2d6:	e7e4      	b.n	800a2a2 <__pow5mult+0x6a>
 800a2d8:	4630      	mov	r0, r6
 800a2da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2de:	bf00      	nop
 800a2e0:	0801f348 	.word	0x0801f348
 800a2e4:	0801f201 	.word	0x0801f201
 800a2e8:	0801f281 	.word	0x0801f281

0800a2ec <__lshift>:
 800a2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	6849      	ldr	r1, [r1, #4]
 800a2f4:	6923      	ldr	r3, [r4, #16]
 800a2f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a2fa:	68a3      	ldr	r3, [r4, #8]
 800a2fc:	4607      	mov	r7, r0
 800a2fe:	4691      	mov	r9, r2
 800a300:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a304:	f108 0601 	add.w	r6, r8, #1
 800a308:	42b3      	cmp	r3, r6
 800a30a:	db0b      	blt.n	800a324 <__lshift+0x38>
 800a30c:	4638      	mov	r0, r7
 800a30e:	f7ff fde7 	bl	8009ee0 <_Balloc>
 800a312:	4605      	mov	r5, r0
 800a314:	b948      	cbnz	r0, 800a32a <__lshift+0x3e>
 800a316:	4602      	mov	r2, r0
 800a318:	4b28      	ldr	r3, [pc, #160]	@ (800a3bc <__lshift+0xd0>)
 800a31a:	4829      	ldr	r0, [pc, #164]	@ (800a3c0 <__lshift+0xd4>)
 800a31c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a320:	f000 fa98 	bl	800a854 <__assert_func>
 800a324:	3101      	adds	r1, #1
 800a326:	005b      	lsls	r3, r3, #1
 800a328:	e7ee      	b.n	800a308 <__lshift+0x1c>
 800a32a:	2300      	movs	r3, #0
 800a32c:	f100 0114 	add.w	r1, r0, #20
 800a330:	f100 0210 	add.w	r2, r0, #16
 800a334:	4618      	mov	r0, r3
 800a336:	4553      	cmp	r3, sl
 800a338:	db33      	blt.n	800a3a2 <__lshift+0xb6>
 800a33a:	6920      	ldr	r0, [r4, #16]
 800a33c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a340:	f104 0314 	add.w	r3, r4, #20
 800a344:	f019 091f 	ands.w	r9, r9, #31
 800a348:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a34c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a350:	d02b      	beq.n	800a3aa <__lshift+0xbe>
 800a352:	f1c9 0e20 	rsb	lr, r9, #32
 800a356:	468a      	mov	sl, r1
 800a358:	2200      	movs	r2, #0
 800a35a:	6818      	ldr	r0, [r3, #0]
 800a35c:	fa00 f009 	lsl.w	r0, r0, r9
 800a360:	4310      	orrs	r0, r2
 800a362:	f84a 0b04 	str.w	r0, [sl], #4
 800a366:	f853 2b04 	ldr.w	r2, [r3], #4
 800a36a:	459c      	cmp	ip, r3
 800a36c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a370:	d8f3      	bhi.n	800a35a <__lshift+0x6e>
 800a372:	ebac 0304 	sub.w	r3, ip, r4
 800a376:	3b15      	subs	r3, #21
 800a378:	f023 0303 	bic.w	r3, r3, #3
 800a37c:	3304      	adds	r3, #4
 800a37e:	f104 0015 	add.w	r0, r4, #21
 800a382:	4560      	cmp	r0, ip
 800a384:	bf88      	it	hi
 800a386:	2304      	movhi	r3, #4
 800a388:	50ca      	str	r2, [r1, r3]
 800a38a:	b10a      	cbz	r2, 800a390 <__lshift+0xa4>
 800a38c:	f108 0602 	add.w	r6, r8, #2
 800a390:	3e01      	subs	r6, #1
 800a392:	4638      	mov	r0, r7
 800a394:	612e      	str	r6, [r5, #16]
 800a396:	4621      	mov	r1, r4
 800a398:	f7ff fde2 	bl	8009f60 <_Bfree>
 800a39c:	4628      	mov	r0, r5
 800a39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	e7c5      	b.n	800a336 <__lshift+0x4a>
 800a3aa:	3904      	subs	r1, #4
 800a3ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3b0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3b4:	459c      	cmp	ip, r3
 800a3b6:	d8f9      	bhi.n	800a3ac <__lshift+0xc0>
 800a3b8:	e7ea      	b.n	800a390 <__lshift+0xa4>
 800a3ba:	bf00      	nop
 800a3bc:	0801f270 	.word	0x0801f270
 800a3c0:	0801f281 	.word	0x0801f281

0800a3c4 <__mcmp>:
 800a3c4:	690a      	ldr	r2, [r1, #16]
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	6900      	ldr	r0, [r0, #16]
 800a3ca:	1a80      	subs	r0, r0, r2
 800a3cc:	b530      	push	{r4, r5, lr}
 800a3ce:	d10e      	bne.n	800a3ee <__mcmp+0x2a>
 800a3d0:	3314      	adds	r3, #20
 800a3d2:	3114      	adds	r1, #20
 800a3d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3e4:	4295      	cmp	r5, r2
 800a3e6:	d003      	beq.n	800a3f0 <__mcmp+0x2c>
 800a3e8:	d205      	bcs.n	800a3f6 <__mcmp+0x32>
 800a3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ee:	bd30      	pop	{r4, r5, pc}
 800a3f0:	42a3      	cmp	r3, r4
 800a3f2:	d3f3      	bcc.n	800a3dc <__mcmp+0x18>
 800a3f4:	e7fb      	b.n	800a3ee <__mcmp+0x2a>
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	e7f9      	b.n	800a3ee <__mcmp+0x2a>
	...

0800a3fc <__mdiff>:
 800a3fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a400:	4689      	mov	r9, r1
 800a402:	4606      	mov	r6, r0
 800a404:	4611      	mov	r1, r2
 800a406:	4648      	mov	r0, r9
 800a408:	4614      	mov	r4, r2
 800a40a:	f7ff ffdb 	bl	800a3c4 <__mcmp>
 800a40e:	1e05      	subs	r5, r0, #0
 800a410:	d112      	bne.n	800a438 <__mdiff+0x3c>
 800a412:	4629      	mov	r1, r5
 800a414:	4630      	mov	r0, r6
 800a416:	f7ff fd63 	bl	8009ee0 <_Balloc>
 800a41a:	4602      	mov	r2, r0
 800a41c:	b928      	cbnz	r0, 800a42a <__mdiff+0x2e>
 800a41e:	4b3f      	ldr	r3, [pc, #252]	@ (800a51c <__mdiff+0x120>)
 800a420:	f240 2137 	movw	r1, #567	@ 0x237
 800a424:	483e      	ldr	r0, [pc, #248]	@ (800a520 <__mdiff+0x124>)
 800a426:	f000 fa15 	bl	800a854 <__assert_func>
 800a42a:	2301      	movs	r3, #1
 800a42c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a430:	4610      	mov	r0, r2
 800a432:	b003      	add	sp, #12
 800a434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a438:	bfbc      	itt	lt
 800a43a:	464b      	movlt	r3, r9
 800a43c:	46a1      	movlt	r9, r4
 800a43e:	4630      	mov	r0, r6
 800a440:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a444:	bfba      	itte	lt
 800a446:	461c      	movlt	r4, r3
 800a448:	2501      	movlt	r5, #1
 800a44a:	2500      	movge	r5, #0
 800a44c:	f7ff fd48 	bl	8009ee0 <_Balloc>
 800a450:	4602      	mov	r2, r0
 800a452:	b918      	cbnz	r0, 800a45c <__mdiff+0x60>
 800a454:	4b31      	ldr	r3, [pc, #196]	@ (800a51c <__mdiff+0x120>)
 800a456:	f240 2145 	movw	r1, #581	@ 0x245
 800a45a:	e7e3      	b.n	800a424 <__mdiff+0x28>
 800a45c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a460:	6926      	ldr	r6, [r4, #16]
 800a462:	60c5      	str	r5, [r0, #12]
 800a464:	f109 0310 	add.w	r3, r9, #16
 800a468:	f109 0514 	add.w	r5, r9, #20
 800a46c:	f104 0e14 	add.w	lr, r4, #20
 800a470:	f100 0b14 	add.w	fp, r0, #20
 800a474:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a478:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a47c:	9301      	str	r3, [sp, #4]
 800a47e:	46d9      	mov	r9, fp
 800a480:	f04f 0c00 	mov.w	ip, #0
 800a484:	9b01      	ldr	r3, [sp, #4]
 800a486:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a48a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a48e:	9301      	str	r3, [sp, #4]
 800a490:	fa1f f38a 	uxth.w	r3, sl
 800a494:	4619      	mov	r1, r3
 800a496:	b283      	uxth	r3, r0
 800a498:	1acb      	subs	r3, r1, r3
 800a49a:	0c00      	lsrs	r0, r0, #16
 800a49c:	4463      	add	r3, ip
 800a49e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a4a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a4ac:	4576      	cmp	r6, lr
 800a4ae:	f849 3b04 	str.w	r3, [r9], #4
 800a4b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4b6:	d8e5      	bhi.n	800a484 <__mdiff+0x88>
 800a4b8:	1b33      	subs	r3, r6, r4
 800a4ba:	3b15      	subs	r3, #21
 800a4bc:	f023 0303 	bic.w	r3, r3, #3
 800a4c0:	3415      	adds	r4, #21
 800a4c2:	3304      	adds	r3, #4
 800a4c4:	42a6      	cmp	r6, r4
 800a4c6:	bf38      	it	cc
 800a4c8:	2304      	movcc	r3, #4
 800a4ca:	441d      	add	r5, r3
 800a4cc:	445b      	add	r3, fp
 800a4ce:	461e      	mov	r6, r3
 800a4d0:	462c      	mov	r4, r5
 800a4d2:	4544      	cmp	r4, r8
 800a4d4:	d30e      	bcc.n	800a4f4 <__mdiff+0xf8>
 800a4d6:	f108 0103 	add.w	r1, r8, #3
 800a4da:	1b49      	subs	r1, r1, r5
 800a4dc:	f021 0103 	bic.w	r1, r1, #3
 800a4e0:	3d03      	subs	r5, #3
 800a4e2:	45a8      	cmp	r8, r5
 800a4e4:	bf38      	it	cc
 800a4e6:	2100      	movcc	r1, #0
 800a4e8:	440b      	add	r3, r1
 800a4ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4ee:	b191      	cbz	r1, 800a516 <__mdiff+0x11a>
 800a4f0:	6117      	str	r7, [r2, #16]
 800a4f2:	e79d      	b.n	800a430 <__mdiff+0x34>
 800a4f4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a4f8:	46e6      	mov	lr, ip
 800a4fa:	0c08      	lsrs	r0, r1, #16
 800a4fc:	fa1c fc81 	uxtah	ip, ip, r1
 800a500:	4471      	add	r1, lr
 800a502:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a506:	b289      	uxth	r1, r1
 800a508:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a50c:	f846 1b04 	str.w	r1, [r6], #4
 800a510:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a514:	e7dd      	b.n	800a4d2 <__mdiff+0xd6>
 800a516:	3f01      	subs	r7, #1
 800a518:	e7e7      	b.n	800a4ea <__mdiff+0xee>
 800a51a:	bf00      	nop
 800a51c:	0801f270 	.word	0x0801f270
 800a520:	0801f281 	.word	0x0801f281

0800a524 <__d2b>:
 800a524:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a528:	460f      	mov	r7, r1
 800a52a:	2101      	movs	r1, #1
 800a52c:	ec59 8b10 	vmov	r8, r9, d0
 800a530:	4616      	mov	r6, r2
 800a532:	f7ff fcd5 	bl	8009ee0 <_Balloc>
 800a536:	4604      	mov	r4, r0
 800a538:	b930      	cbnz	r0, 800a548 <__d2b+0x24>
 800a53a:	4602      	mov	r2, r0
 800a53c:	4b23      	ldr	r3, [pc, #140]	@ (800a5cc <__d2b+0xa8>)
 800a53e:	4824      	ldr	r0, [pc, #144]	@ (800a5d0 <__d2b+0xac>)
 800a540:	f240 310f 	movw	r1, #783	@ 0x30f
 800a544:	f000 f986 	bl	800a854 <__assert_func>
 800a548:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a54c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a550:	b10d      	cbz	r5, 800a556 <__d2b+0x32>
 800a552:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a556:	9301      	str	r3, [sp, #4]
 800a558:	f1b8 0300 	subs.w	r3, r8, #0
 800a55c:	d023      	beq.n	800a5a6 <__d2b+0x82>
 800a55e:	4668      	mov	r0, sp
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	f7ff fd84 	bl	800a06e <__lo0bits>
 800a566:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a56a:	b1d0      	cbz	r0, 800a5a2 <__d2b+0x7e>
 800a56c:	f1c0 0320 	rsb	r3, r0, #32
 800a570:	fa02 f303 	lsl.w	r3, r2, r3
 800a574:	430b      	orrs	r3, r1
 800a576:	40c2      	lsrs	r2, r0
 800a578:	6163      	str	r3, [r4, #20]
 800a57a:	9201      	str	r2, [sp, #4]
 800a57c:	9b01      	ldr	r3, [sp, #4]
 800a57e:	61a3      	str	r3, [r4, #24]
 800a580:	2b00      	cmp	r3, #0
 800a582:	bf0c      	ite	eq
 800a584:	2201      	moveq	r2, #1
 800a586:	2202      	movne	r2, #2
 800a588:	6122      	str	r2, [r4, #16]
 800a58a:	b1a5      	cbz	r5, 800a5b6 <__d2b+0x92>
 800a58c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a590:	4405      	add	r5, r0
 800a592:	603d      	str	r5, [r7, #0]
 800a594:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a598:	6030      	str	r0, [r6, #0]
 800a59a:	4620      	mov	r0, r4
 800a59c:	b003      	add	sp, #12
 800a59e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5a2:	6161      	str	r1, [r4, #20]
 800a5a4:	e7ea      	b.n	800a57c <__d2b+0x58>
 800a5a6:	a801      	add	r0, sp, #4
 800a5a8:	f7ff fd61 	bl	800a06e <__lo0bits>
 800a5ac:	9b01      	ldr	r3, [sp, #4]
 800a5ae:	6163      	str	r3, [r4, #20]
 800a5b0:	3020      	adds	r0, #32
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	e7e8      	b.n	800a588 <__d2b+0x64>
 800a5b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a5be:	6038      	str	r0, [r7, #0]
 800a5c0:	6918      	ldr	r0, [r3, #16]
 800a5c2:	f7ff fd35 	bl	800a030 <__hi0bits>
 800a5c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5ca:	e7e5      	b.n	800a598 <__d2b+0x74>
 800a5cc:	0801f270 	.word	0x0801f270
 800a5d0:	0801f281 	.word	0x0801f281

0800a5d4 <__sflush_r>:
 800a5d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5dc:	0716      	lsls	r6, r2, #28
 800a5de:	4605      	mov	r5, r0
 800a5e0:	460c      	mov	r4, r1
 800a5e2:	d454      	bmi.n	800a68e <__sflush_r+0xba>
 800a5e4:	684b      	ldr	r3, [r1, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	dc02      	bgt.n	800a5f0 <__sflush_r+0x1c>
 800a5ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	dd48      	ble.n	800a682 <__sflush_r+0xae>
 800a5f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a5f2:	2e00      	cmp	r6, #0
 800a5f4:	d045      	beq.n	800a682 <__sflush_r+0xae>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a5fc:	682f      	ldr	r7, [r5, #0]
 800a5fe:	6a21      	ldr	r1, [r4, #32]
 800a600:	602b      	str	r3, [r5, #0]
 800a602:	d030      	beq.n	800a666 <__sflush_r+0x92>
 800a604:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a606:	89a3      	ldrh	r3, [r4, #12]
 800a608:	0759      	lsls	r1, r3, #29
 800a60a:	d505      	bpl.n	800a618 <__sflush_r+0x44>
 800a60c:	6863      	ldr	r3, [r4, #4]
 800a60e:	1ad2      	subs	r2, r2, r3
 800a610:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a612:	b10b      	cbz	r3, 800a618 <__sflush_r+0x44>
 800a614:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a616:	1ad2      	subs	r2, r2, r3
 800a618:	2300      	movs	r3, #0
 800a61a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a61c:	6a21      	ldr	r1, [r4, #32]
 800a61e:	4628      	mov	r0, r5
 800a620:	47b0      	blx	r6
 800a622:	1c43      	adds	r3, r0, #1
 800a624:	89a3      	ldrh	r3, [r4, #12]
 800a626:	d106      	bne.n	800a636 <__sflush_r+0x62>
 800a628:	6829      	ldr	r1, [r5, #0]
 800a62a:	291d      	cmp	r1, #29
 800a62c:	d82b      	bhi.n	800a686 <__sflush_r+0xb2>
 800a62e:	4a2a      	ldr	r2, [pc, #168]	@ (800a6d8 <__sflush_r+0x104>)
 800a630:	40ca      	lsrs	r2, r1
 800a632:	07d6      	lsls	r6, r2, #31
 800a634:	d527      	bpl.n	800a686 <__sflush_r+0xb2>
 800a636:	2200      	movs	r2, #0
 800a638:	6062      	str	r2, [r4, #4]
 800a63a:	04d9      	lsls	r1, r3, #19
 800a63c:	6922      	ldr	r2, [r4, #16]
 800a63e:	6022      	str	r2, [r4, #0]
 800a640:	d504      	bpl.n	800a64c <__sflush_r+0x78>
 800a642:	1c42      	adds	r2, r0, #1
 800a644:	d101      	bne.n	800a64a <__sflush_r+0x76>
 800a646:	682b      	ldr	r3, [r5, #0]
 800a648:	b903      	cbnz	r3, 800a64c <__sflush_r+0x78>
 800a64a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a64c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a64e:	602f      	str	r7, [r5, #0]
 800a650:	b1b9      	cbz	r1, 800a682 <__sflush_r+0xae>
 800a652:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a656:	4299      	cmp	r1, r3
 800a658:	d002      	beq.n	800a660 <__sflush_r+0x8c>
 800a65a:	4628      	mov	r0, r5
 800a65c:	f7ff fb40 	bl	8009ce0 <_free_r>
 800a660:	2300      	movs	r3, #0
 800a662:	6363      	str	r3, [r4, #52]	@ 0x34
 800a664:	e00d      	b.n	800a682 <__sflush_r+0xae>
 800a666:	2301      	movs	r3, #1
 800a668:	4628      	mov	r0, r5
 800a66a:	47b0      	blx	r6
 800a66c:	4602      	mov	r2, r0
 800a66e:	1c50      	adds	r0, r2, #1
 800a670:	d1c9      	bne.n	800a606 <__sflush_r+0x32>
 800a672:	682b      	ldr	r3, [r5, #0]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d0c6      	beq.n	800a606 <__sflush_r+0x32>
 800a678:	2b1d      	cmp	r3, #29
 800a67a:	d001      	beq.n	800a680 <__sflush_r+0xac>
 800a67c:	2b16      	cmp	r3, #22
 800a67e:	d11e      	bne.n	800a6be <__sflush_r+0xea>
 800a680:	602f      	str	r7, [r5, #0]
 800a682:	2000      	movs	r0, #0
 800a684:	e022      	b.n	800a6cc <__sflush_r+0xf8>
 800a686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a68a:	b21b      	sxth	r3, r3
 800a68c:	e01b      	b.n	800a6c6 <__sflush_r+0xf2>
 800a68e:	690f      	ldr	r7, [r1, #16]
 800a690:	2f00      	cmp	r7, #0
 800a692:	d0f6      	beq.n	800a682 <__sflush_r+0xae>
 800a694:	0793      	lsls	r3, r2, #30
 800a696:	680e      	ldr	r6, [r1, #0]
 800a698:	bf08      	it	eq
 800a69a:	694b      	ldreq	r3, [r1, #20]
 800a69c:	600f      	str	r7, [r1, #0]
 800a69e:	bf18      	it	ne
 800a6a0:	2300      	movne	r3, #0
 800a6a2:	eba6 0807 	sub.w	r8, r6, r7
 800a6a6:	608b      	str	r3, [r1, #8]
 800a6a8:	f1b8 0f00 	cmp.w	r8, #0
 800a6ac:	dde9      	ble.n	800a682 <__sflush_r+0xae>
 800a6ae:	6a21      	ldr	r1, [r4, #32]
 800a6b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a6b2:	4643      	mov	r3, r8
 800a6b4:	463a      	mov	r2, r7
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	47b0      	blx	r6
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	dc08      	bgt.n	800a6d0 <__sflush_r+0xfc>
 800a6be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6c6:	81a3      	strh	r3, [r4, #12]
 800a6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6d0:	4407      	add	r7, r0
 800a6d2:	eba8 0800 	sub.w	r8, r8, r0
 800a6d6:	e7e7      	b.n	800a6a8 <__sflush_r+0xd4>
 800a6d8:	20400001 	.word	0x20400001

0800a6dc <_fflush_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	690b      	ldr	r3, [r1, #16]
 800a6e0:	4605      	mov	r5, r0
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	b913      	cbnz	r3, 800a6ec <_fflush_r+0x10>
 800a6e6:	2500      	movs	r5, #0
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	b118      	cbz	r0, 800a6f6 <_fflush_r+0x1a>
 800a6ee:	6a03      	ldr	r3, [r0, #32]
 800a6f0:	b90b      	cbnz	r3, 800a6f6 <_fflush_r+0x1a>
 800a6f2:	f7fe fb01 	bl	8008cf8 <__sinit>
 800a6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d0f3      	beq.n	800a6e6 <_fflush_r+0xa>
 800a6fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a700:	07d0      	lsls	r0, r2, #31
 800a702:	d404      	bmi.n	800a70e <_fflush_r+0x32>
 800a704:	0599      	lsls	r1, r3, #22
 800a706:	d402      	bmi.n	800a70e <_fflush_r+0x32>
 800a708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a70a:	f7fe fc80 	bl	800900e <__retarget_lock_acquire_recursive>
 800a70e:	4628      	mov	r0, r5
 800a710:	4621      	mov	r1, r4
 800a712:	f7ff ff5f 	bl	800a5d4 <__sflush_r>
 800a716:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a718:	07da      	lsls	r2, r3, #31
 800a71a:	4605      	mov	r5, r0
 800a71c:	d4e4      	bmi.n	800a6e8 <_fflush_r+0xc>
 800a71e:	89a3      	ldrh	r3, [r4, #12]
 800a720:	059b      	lsls	r3, r3, #22
 800a722:	d4e1      	bmi.n	800a6e8 <_fflush_r+0xc>
 800a724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a726:	f7fe fc73 	bl	8009010 <__retarget_lock_release_recursive>
 800a72a:	e7dd      	b.n	800a6e8 <_fflush_r+0xc>

0800a72c <__swhatbuf_r>:
 800a72c:	b570      	push	{r4, r5, r6, lr}
 800a72e:	460c      	mov	r4, r1
 800a730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a734:	2900      	cmp	r1, #0
 800a736:	b096      	sub	sp, #88	@ 0x58
 800a738:	4615      	mov	r5, r2
 800a73a:	461e      	mov	r6, r3
 800a73c:	da0d      	bge.n	800a75a <__swhatbuf_r+0x2e>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a744:	f04f 0100 	mov.w	r1, #0
 800a748:	bf14      	ite	ne
 800a74a:	2340      	movne	r3, #64	@ 0x40
 800a74c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a750:	2000      	movs	r0, #0
 800a752:	6031      	str	r1, [r6, #0]
 800a754:	602b      	str	r3, [r5, #0]
 800a756:	b016      	add	sp, #88	@ 0x58
 800a758:	bd70      	pop	{r4, r5, r6, pc}
 800a75a:	466a      	mov	r2, sp
 800a75c:	f000 f848 	bl	800a7f0 <_fstat_r>
 800a760:	2800      	cmp	r0, #0
 800a762:	dbec      	blt.n	800a73e <__swhatbuf_r+0x12>
 800a764:	9901      	ldr	r1, [sp, #4]
 800a766:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a76a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a76e:	4259      	negs	r1, r3
 800a770:	4159      	adcs	r1, r3
 800a772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a776:	e7eb      	b.n	800a750 <__swhatbuf_r+0x24>

0800a778 <__smakebuf_r>:
 800a778:	898b      	ldrh	r3, [r1, #12]
 800a77a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a77c:	079d      	lsls	r5, r3, #30
 800a77e:	4606      	mov	r6, r0
 800a780:	460c      	mov	r4, r1
 800a782:	d507      	bpl.n	800a794 <__smakebuf_r+0x1c>
 800a784:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a788:	6023      	str	r3, [r4, #0]
 800a78a:	6123      	str	r3, [r4, #16]
 800a78c:	2301      	movs	r3, #1
 800a78e:	6163      	str	r3, [r4, #20]
 800a790:	b003      	add	sp, #12
 800a792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a794:	ab01      	add	r3, sp, #4
 800a796:	466a      	mov	r2, sp
 800a798:	f7ff ffc8 	bl	800a72c <__swhatbuf_r>
 800a79c:	9f00      	ldr	r7, [sp, #0]
 800a79e:	4605      	mov	r5, r0
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f7ff fb10 	bl	8009dc8 <_malloc_r>
 800a7a8:	b948      	cbnz	r0, 800a7be <__smakebuf_r+0x46>
 800a7aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ae:	059a      	lsls	r2, r3, #22
 800a7b0:	d4ee      	bmi.n	800a790 <__smakebuf_r+0x18>
 800a7b2:	f023 0303 	bic.w	r3, r3, #3
 800a7b6:	f043 0302 	orr.w	r3, r3, #2
 800a7ba:	81a3      	strh	r3, [r4, #12]
 800a7bc:	e7e2      	b.n	800a784 <__smakebuf_r+0xc>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	6020      	str	r0, [r4, #0]
 800a7c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c6:	81a3      	strh	r3, [r4, #12]
 800a7c8:	9b01      	ldr	r3, [sp, #4]
 800a7ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7ce:	b15b      	cbz	r3, 800a7e8 <__smakebuf_r+0x70>
 800a7d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	f000 f81d 	bl	800a814 <_isatty_r>
 800a7da:	b128      	cbz	r0, 800a7e8 <__smakebuf_r+0x70>
 800a7dc:	89a3      	ldrh	r3, [r4, #12]
 800a7de:	f023 0303 	bic.w	r3, r3, #3
 800a7e2:	f043 0301 	orr.w	r3, r3, #1
 800a7e6:	81a3      	strh	r3, [r4, #12]
 800a7e8:	89a3      	ldrh	r3, [r4, #12]
 800a7ea:	431d      	orrs	r5, r3
 800a7ec:	81a5      	strh	r5, [r4, #12]
 800a7ee:	e7cf      	b.n	800a790 <__smakebuf_r+0x18>

0800a7f0 <_fstat_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4d07      	ldr	r5, [pc, #28]	@ (800a810 <_fstat_r+0x20>)
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	4608      	mov	r0, r1
 800a7fa:	4611      	mov	r1, r2
 800a7fc:	602b      	str	r3, [r5, #0]
 800a7fe:	f000 fb5e 	bl	800aebe <_fstat>
 800a802:	1c43      	adds	r3, r0, #1
 800a804:	d102      	bne.n	800a80c <_fstat_r+0x1c>
 800a806:	682b      	ldr	r3, [r5, #0]
 800a808:	b103      	cbz	r3, 800a80c <_fstat_r+0x1c>
 800a80a:	6023      	str	r3, [r4, #0]
 800a80c:	bd38      	pop	{r3, r4, r5, pc}
 800a80e:	bf00      	nop
 800a810:	20009d90 	.word	0x20009d90

0800a814 <_isatty_r>:
 800a814:	b538      	push	{r3, r4, r5, lr}
 800a816:	4d06      	ldr	r5, [pc, #24]	@ (800a830 <_isatty_r+0x1c>)
 800a818:	2300      	movs	r3, #0
 800a81a:	4604      	mov	r4, r0
 800a81c:	4608      	mov	r0, r1
 800a81e:	602b      	str	r3, [r5, #0]
 800a820:	f000 fc52 	bl	800b0c8 <_isatty>
 800a824:	1c43      	adds	r3, r0, #1
 800a826:	d102      	bne.n	800a82e <_isatty_r+0x1a>
 800a828:	682b      	ldr	r3, [r5, #0]
 800a82a:	b103      	cbz	r3, 800a82e <_isatty_r+0x1a>
 800a82c:	6023      	str	r3, [r4, #0]
 800a82e:	bd38      	pop	{r3, r4, r5, pc}
 800a830:	20009d90 	.word	0x20009d90

0800a834 <_sbrk_r>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	4d06      	ldr	r5, [pc, #24]	@ (800a850 <_sbrk_r+0x1c>)
 800a838:	2300      	movs	r3, #0
 800a83a:	4604      	mov	r4, r0
 800a83c:	4608      	mov	r0, r1
 800a83e:	602b      	str	r3, [r5, #0]
 800a840:	f7f7 fe82 	bl	8002548 <_sbrk>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_sbrk_r+0x1a>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_sbrk_r+0x1a>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	20009d90 	.word	0x20009d90

0800a854 <__assert_func>:
 800a854:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a856:	4614      	mov	r4, r2
 800a858:	461a      	mov	r2, r3
 800a85a:	4b09      	ldr	r3, [pc, #36]	@ (800a880 <__assert_func+0x2c>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4605      	mov	r5, r0
 800a860:	68d8      	ldr	r0, [r3, #12]
 800a862:	b14c      	cbz	r4, 800a878 <__assert_func+0x24>
 800a864:	4b07      	ldr	r3, [pc, #28]	@ (800a884 <__assert_func+0x30>)
 800a866:	9100      	str	r1, [sp, #0]
 800a868:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a86c:	4906      	ldr	r1, [pc, #24]	@ (800a888 <__assert_func+0x34>)
 800a86e:	462b      	mov	r3, r5
 800a870:	f000 f842 	bl	800a8f8 <fiprintf>
 800a874:	f000 f852 	bl	800a91c <abort>
 800a878:	4b04      	ldr	r3, [pc, #16]	@ (800a88c <__assert_func+0x38>)
 800a87a:	461c      	mov	r4, r3
 800a87c:	e7f3      	b.n	800a866 <__assert_func+0x12>
 800a87e:	bf00      	nop
 800a880:	20000054 	.word	0x20000054
 800a884:	0801f2e4 	.word	0x0801f2e4
 800a888:	0801f2f1 	.word	0x0801f2f1
 800a88c:	0801f31f 	.word	0x0801f31f

0800a890 <_calloc_r>:
 800a890:	b570      	push	{r4, r5, r6, lr}
 800a892:	fba1 5402 	umull	r5, r4, r1, r2
 800a896:	b934      	cbnz	r4, 800a8a6 <_calloc_r+0x16>
 800a898:	4629      	mov	r1, r5
 800a89a:	f7ff fa95 	bl	8009dc8 <_malloc_r>
 800a89e:	4606      	mov	r6, r0
 800a8a0:	b928      	cbnz	r0, 800a8ae <_calloc_r+0x1e>
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	bd70      	pop	{r4, r5, r6, pc}
 800a8a6:	220c      	movs	r2, #12
 800a8a8:	6002      	str	r2, [r0, #0]
 800a8aa:	2600      	movs	r6, #0
 800a8ac:	e7f9      	b.n	800a8a2 <_calloc_r+0x12>
 800a8ae:	462a      	mov	r2, r5
 800a8b0:	4621      	mov	r1, r4
 800a8b2:	f7fe fb2f 	bl	8008f14 <memset>
 800a8b6:	e7f4      	b.n	800a8a2 <_calloc_r+0x12>

0800a8b8 <__ascii_mbtowc>:
 800a8b8:	b082      	sub	sp, #8
 800a8ba:	b901      	cbnz	r1, 800a8be <__ascii_mbtowc+0x6>
 800a8bc:	a901      	add	r1, sp, #4
 800a8be:	b142      	cbz	r2, 800a8d2 <__ascii_mbtowc+0x1a>
 800a8c0:	b14b      	cbz	r3, 800a8d6 <__ascii_mbtowc+0x1e>
 800a8c2:	7813      	ldrb	r3, [r2, #0]
 800a8c4:	600b      	str	r3, [r1, #0]
 800a8c6:	7812      	ldrb	r2, [r2, #0]
 800a8c8:	1e10      	subs	r0, r2, #0
 800a8ca:	bf18      	it	ne
 800a8cc:	2001      	movne	r0, #1
 800a8ce:	b002      	add	sp, #8
 800a8d0:	4770      	bx	lr
 800a8d2:	4610      	mov	r0, r2
 800a8d4:	e7fb      	b.n	800a8ce <__ascii_mbtowc+0x16>
 800a8d6:	f06f 0001 	mvn.w	r0, #1
 800a8da:	e7f8      	b.n	800a8ce <__ascii_mbtowc+0x16>

0800a8dc <__ascii_wctomb>:
 800a8dc:	4603      	mov	r3, r0
 800a8de:	4608      	mov	r0, r1
 800a8e0:	b141      	cbz	r1, 800a8f4 <__ascii_wctomb+0x18>
 800a8e2:	2aff      	cmp	r2, #255	@ 0xff
 800a8e4:	d904      	bls.n	800a8f0 <__ascii_wctomb+0x14>
 800a8e6:	228a      	movs	r2, #138	@ 0x8a
 800a8e8:	601a      	str	r2, [r3, #0]
 800a8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ee:	4770      	bx	lr
 800a8f0:	700a      	strb	r2, [r1, #0]
 800a8f2:	2001      	movs	r0, #1
 800a8f4:	4770      	bx	lr
	...

0800a8f8 <fiprintf>:
 800a8f8:	b40e      	push	{r1, r2, r3}
 800a8fa:	b503      	push	{r0, r1, lr}
 800a8fc:	4601      	mov	r1, r0
 800a8fe:	ab03      	add	r3, sp, #12
 800a900:	4805      	ldr	r0, [pc, #20]	@ (800a918 <fiprintf+0x20>)
 800a902:	f853 2b04 	ldr.w	r2, [r3], #4
 800a906:	6800      	ldr	r0, [r0, #0]
 800a908:	9301      	str	r3, [sp, #4]
 800a90a:	f000 f837 	bl	800a97c <_vfiprintf_r>
 800a90e:	b002      	add	sp, #8
 800a910:	f85d eb04 	ldr.w	lr, [sp], #4
 800a914:	b003      	add	sp, #12
 800a916:	4770      	bx	lr
 800a918:	20000054 	.word	0x20000054

0800a91c <abort>:
 800a91c:	b508      	push	{r3, lr}
 800a91e:	2006      	movs	r0, #6
 800a920:	f000 f96c 	bl	800abfc <raise>
 800a924:	2001      	movs	r0, #1
 800a926:	f000 f985 	bl	800ac34 <_exit>

0800a92a <__sfputc_r>:
 800a92a:	6893      	ldr	r3, [r2, #8]
 800a92c:	3b01      	subs	r3, #1
 800a92e:	2b00      	cmp	r3, #0
 800a930:	b410      	push	{r4}
 800a932:	6093      	str	r3, [r2, #8]
 800a934:	da08      	bge.n	800a948 <__sfputc_r+0x1e>
 800a936:	6994      	ldr	r4, [r2, #24]
 800a938:	42a3      	cmp	r3, r4
 800a93a:	db01      	blt.n	800a940 <__sfputc_r+0x16>
 800a93c:	290a      	cmp	r1, #10
 800a93e:	d103      	bne.n	800a948 <__sfputc_r+0x1e>
 800a940:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a944:	f7fe ba51 	b.w	8008dea <__swbuf_r>
 800a948:	6813      	ldr	r3, [r2, #0]
 800a94a:	1c58      	adds	r0, r3, #1
 800a94c:	6010      	str	r0, [r2, #0]
 800a94e:	7019      	strb	r1, [r3, #0]
 800a950:	4608      	mov	r0, r1
 800a952:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a956:	4770      	bx	lr

0800a958 <__sfputs_r>:
 800a958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a95a:	4606      	mov	r6, r0
 800a95c:	460f      	mov	r7, r1
 800a95e:	4614      	mov	r4, r2
 800a960:	18d5      	adds	r5, r2, r3
 800a962:	42ac      	cmp	r4, r5
 800a964:	d101      	bne.n	800a96a <__sfputs_r+0x12>
 800a966:	2000      	movs	r0, #0
 800a968:	e007      	b.n	800a97a <__sfputs_r+0x22>
 800a96a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a96e:	463a      	mov	r2, r7
 800a970:	4630      	mov	r0, r6
 800a972:	f7ff ffda 	bl	800a92a <__sfputc_r>
 800a976:	1c43      	adds	r3, r0, #1
 800a978:	d1f3      	bne.n	800a962 <__sfputs_r+0xa>
 800a97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a97c <_vfiprintf_r>:
 800a97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a980:	460d      	mov	r5, r1
 800a982:	b09d      	sub	sp, #116	@ 0x74
 800a984:	4614      	mov	r4, r2
 800a986:	4698      	mov	r8, r3
 800a988:	4606      	mov	r6, r0
 800a98a:	b118      	cbz	r0, 800a994 <_vfiprintf_r+0x18>
 800a98c:	6a03      	ldr	r3, [r0, #32]
 800a98e:	b90b      	cbnz	r3, 800a994 <_vfiprintf_r+0x18>
 800a990:	f7fe f9b2 	bl	8008cf8 <__sinit>
 800a994:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a996:	07d9      	lsls	r1, r3, #31
 800a998:	d405      	bmi.n	800a9a6 <_vfiprintf_r+0x2a>
 800a99a:	89ab      	ldrh	r3, [r5, #12]
 800a99c:	059a      	lsls	r2, r3, #22
 800a99e:	d402      	bmi.n	800a9a6 <_vfiprintf_r+0x2a>
 800a9a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9a2:	f7fe fb34 	bl	800900e <__retarget_lock_acquire_recursive>
 800a9a6:	89ab      	ldrh	r3, [r5, #12]
 800a9a8:	071b      	lsls	r3, r3, #28
 800a9aa:	d501      	bpl.n	800a9b0 <_vfiprintf_r+0x34>
 800a9ac:	692b      	ldr	r3, [r5, #16]
 800a9ae:	b99b      	cbnz	r3, 800a9d8 <_vfiprintf_r+0x5c>
 800a9b0:	4629      	mov	r1, r5
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7fe fa58 	bl	8008e68 <__swsetup_r>
 800a9b8:	b170      	cbz	r0, 800a9d8 <_vfiprintf_r+0x5c>
 800a9ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9bc:	07dc      	lsls	r4, r3, #31
 800a9be:	d504      	bpl.n	800a9ca <_vfiprintf_r+0x4e>
 800a9c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c4:	b01d      	add	sp, #116	@ 0x74
 800a9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ca:	89ab      	ldrh	r3, [r5, #12]
 800a9cc:	0598      	lsls	r0, r3, #22
 800a9ce:	d4f7      	bmi.n	800a9c0 <_vfiprintf_r+0x44>
 800a9d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9d2:	f7fe fb1d 	bl	8009010 <__retarget_lock_release_recursive>
 800a9d6:	e7f3      	b.n	800a9c0 <_vfiprintf_r+0x44>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9dc:	2320      	movs	r3, #32
 800a9de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9e6:	2330      	movs	r3, #48	@ 0x30
 800a9e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab98 <_vfiprintf_r+0x21c>
 800a9ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9f0:	f04f 0901 	mov.w	r9, #1
 800a9f4:	4623      	mov	r3, r4
 800a9f6:	469a      	mov	sl, r3
 800a9f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9fc:	b10a      	cbz	r2, 800aa02 <_vfiprintf_r+0x86>
 800a9fe:	2a25      	cmp	r2, #37	@ 0x25
 800aa00:	d1f9      	bne.n	800a9f6 <_vfiprintf_r+0x7a>
 800aa02:	ebba 0b04 	subs.w	fp, sl, r4
 800aa06:	d00b      	beq.n	800aa20 <_vfiprintf_r+0xa4>
 800aa08:	465b      	mov	r3, fp
 800aa0a:	4622      	mov	r2, r4
 800aa0c:	4629      	mov	r1, r5
 800aa0e:	4630      	mov	r0, r6
 800aa10:	f7ff ffa2 	bl	800a958 <__sfputs_r>
 800aa14:	3001      	adds	r0, #1
 800aa16:	f000 80a7 	beq.w	800ab68 <_vfiprintf_r+0x1ec>
 800aa1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa1c:	445a      	add	r2, fp
 800aa1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa20:	f89a 3000 	ldrb.w	r3, [sl]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	f000 809f 	beq.w	800ab68 <_vfiprintf_r+0x1ec>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa34:	f10a 0a01 	add.w	sl, sl, #1
 800aa38:	9304      	str	r3, [sp, #16]
 800aa3a:	9307      	str	r3, [sp, #28]
 800aa3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa40:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa42:	4654      	mov	r4, sl
 800aa44:	2205      	movs	r2, #5
 800aa46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa4a:	4853      	ldr	r0, [pc, #332]	@ (800ab98 <_vfiprintf_r+0x21c>)
 800aa4c:	f7f5 fc40 	bl	80002d0 <memchr>
 800aa50:	9a04      	ldr	r2, [sp, #16]
 800aa52:	b9d8      	cbnz	r0, 800aa8c <_vfiprintf_r+0x110>
 800aa54:	06d1      	lsls	r1, r2, #27
 800aa56:	bf44      	itt	mi
 800aa58:	2320      	movmi	r3, #32
 800aa5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa5e:	0713      	lsls	r3, r2, #28
 800aa60:	bf44      	itt	mi
 800aa62:	232b      	movmi	r3, #43	@ 0x2b
 800aa64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa68:	f89a 3000 	ldrb.w	r3, [sl]
 800aa6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa6e:	d015      	beq.n	800aa9c <_vfiprintf_r+0x120>
 800aa70:	9a07      	ldr	r2, [sp, #28]
 800aa72:	4654      	mov	r4, sl
 800aa74:	2000      	movs	r0, #0
 800aa76:	f04f 0c0a 	mov.w	ip, #10
 800aa7a:	4621      	mov	r1, r4
 800aa7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa80:	3b30      	subs	r3, #48	@ 0x30
 800aa82:	2b09      	cmp	r3, #9
 800aa84:	d94b      	bls.n	800ab1e <_vfiprintf_r+0x1a2>
 800aa86:	b1b0      	cbz	r0, 800aab6 <_vfiprintf_r+0x13a>
 800aa88:	9207      	str	r2, [sp, #28]
 800aa8a:	e014      	b.n	800aab6 <_vfiprintf_r+0x13a>
 800aa8c:	eba0 0308 	sub.w	r3, r0, r8
 800aa90:	fa09 f303 	lsl.w	r3, r9, r3
 800aa94:	4313      	orrs	r3, r2
 800aa96:	9304      	str	r3, [sp, #16]
 800aa98:	46a2      	mov	sl, r4
 800aa9a:	e7d2      	b.n	800aa42 <_vfiprintf_r+0xc6>
 800aa9c:	9b03      	ldr	r3, [sp, #12]
 800aa9e:	1d19      	adds	r1, r3, #4
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	9103      	str	r1, [sp, #12]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	bfbb      	ittet	lt
 800aaa8:	425b      	neglt	r3, r3
 800aaaa:	f042 0202 	orrlt.w	r2, r2, #2
 800aaae:	9307      	strge	r3, [sp, #28]
 800aab0:	9307      	strlt	r3, [sp, #28]
 800aab2:	bfb8      	it	lt
 800aab4:	9204      	strlt	r2, [sp, #16]
 800aab6:	7823      	ldrb	r3, [r4, #0]
 800aab8:	2b2e      	cmp	r3, #46	@ 0x2e
 800aaba:	d10a      	bne.n	800aad2 <_vfiprintf_r+0x156>
 800aabc:	7863      	ldrb	r3, [r4, #1]
 800aabe:	2b2a      	cmp	r3, #42	@ 0x2a
 800aac0:	d132      	bne.n	800ab28 <_vfiprintf_r+0x1ac>
 800aac2:	9b03      	ldr	r3, [sp, #12]
 800aac4:	1d1a      	adds	r2, r3, #4
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	9203      	str	r2, [sp, #12]
 800aaca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aace:	3402      	adds	r4, #2
 800aad0:	9305      	str	r3, [sp, #20]
 800aad2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aba8 <_vfiprintf_r+0x22c>
 800aad6:	7821      	ldrb	r1, [r4, #0]
 800aad8:	2203      	movs	r2, #3
 800aada:	4650      	mov	r0, sl
 800aadc:	f7f5 fbf8 	bl	80002d0 <memchr>
 800aae0:	b138      	cbz	r0, 800aaf2 <_vfiprintf_r+0x176>
 800aae2:	9b04      	ldr	r3, [sp, #16]
 800aae4:	eba0 000a 	sub.w	r0, r0, sl
 800aae8:	2240      	movs	r2, #64	@ 0x40
 800aaea:	4082      	lsls	r2, r0
 800aaec:	4313      	orrs	r3, r2
 800aaee:	3401      	adds	r4, #1
 800aaf0:	9304      	str	r3, [sp, #16]
 800aaf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf6:	4829      	ldr	r0, [pc, #164]	@ (800ab9c <_vfiprintf_r+0x220>)
 800aaf8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aafc:	2206      	movs	r2, #6
 800aafe:	f7f5 fbe7 	bl	80002d0 <memchr>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	d03f      	beq.n	800ab86 <_vfiprintf_r+0x20a>
 800ab06:	4b26      	ldr	r3, [pc, #152]	@ (800aba0 <_vfiprintf_r+0x224>)
 800ab08:	bb1b      	cbnz	r3, 800ab52 <_vfiprintf_r+0x1d6>
 800ab0a:	9b03      	ldr	r3, [sp, #12]
 800ab0c:	3307      	adds	r3, #7
 800ab0e:	f023 0307 	bic.w	r3, r3, #7
 800ab12:	3308      	adds	r3, #8
 800ab14:	9303      	str	r3, [sp, #12]
 800ab16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab18:	443b      	add	r3, r7
 800ab1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab1c:	e76a      	b.n	800a9f4 <_vfiprintf_r+0x78>
 800ab1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab22:	460c      	mov	r4, r1
 800ab24:	2001      	movs	r0, #1
 800ab26:	e7a8      	b.n	800aa7a <_vfiprintf_r+0xfe>
 800ab28:	2300      	movs	r3, #0
 800ab2a:	3401      	adds	r4, #1
 800ab2c:	9305      	str	r3, [sp, #20]
 800ab2e:	4619      	mov	r1, r3
 800ab30:	f04f 0c0a 	mov.w	ip, #10
 800ab34:	4620      	mov	r0, r4
 800ab36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab3a:	3a30      	subs	r2, #48	@ 0x30
 800ab3c:	2a09      	cmp	r2, #9
 800ab3e:	d903      	bls.n	800ab48 <_vfiprintf_r+0x1cc>
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d0c6      	beq.n	800aad2 <_vfiprintf_r+0x156>
 800ab44:	9105      	str	r1, [sp, #20]
 800ab46:	e7c4      	b.n	800aad2 <_vfiprintf_r+0x156>
 800ab48:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab4c:	4604      	mov	r4, r0
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e7f0      	b.n	800ab34 <_vfiprintf_r+0x1b8>
 800ab52:	ab03      	add	r3, sp, #12
 800ab54:	9300      	str	r3, [sp, #0]
 800ab56:	462a      	mov	r2, r5
 800ab58:	4b12      	ldr	r3, [pc, #72]	@ (800aba4 <_vfiprintf_r+0x228>)
 800ab5a:	a904      	add	r1, sp, #16
 800ab5c:	4630      	mov	r0, r6
 800ab5e:	f7fd fc89 	bl	8008474 <_printf_float>
 800ab62:	4607      	mov	r7, r0
 800ab64:	1c78      	adds	r0, r7, #1
 800ab66:	d1d6      	bne.n	800ab16 <_vfiprintf_r+0x19a>
 800ab68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab6a:	07d9      	lsls	r1, r3, #31
 800ab6c:	d405      	bmi.n	800ab7a <_vfiprintf_r+0x1fe>
 800ab6e:	89ab      	ldrh	r3, [r5, #12]
 800ab70:	059a      	lsls	r2, r3, #22
 800ab72:	d402      	bmi.n	800ab7a <_vfiprintf_r+0x1fe>
 800ab74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab76:	f7fe fa4b 	bl	8009010 <__retarget_lock_release_recursive>
 800ab7a:	89ab      	ldrh	r3, [r5, #12]
 800ab7c:	065b      	lsls	r3, r3, #25
 800ab7e:	f53f af1f 	bmi.w	800a9c0 <_vfiprintf_r+0x44>
 800ab82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab84:	e71e      	b.n	800a9c4 <_vfiprintf_r+0x48>
 800ab86:	ab03      	add	r3, sp, #12
 800ab88:	9300      	str	r3, [sp, #0]
 800ab8a:	462a      	mov	r2, r5
 800ab8c:	4b05      	ldr	r3, [pc, #20]	@ (800aba4 <_vfiprintf_r+0x228>)
 800ab8e:	a904      	add	r1, sp, #16
 800ab90:	4630      	mov	r0, r6
 800ab92:	f7fd ff07 	bl	80089a4 <_printf_i>
 800ab96:	e7e4      	b.n	800ab62 <_vfiprintf_r+0x1e6>
 800ab98:	0801f320 	.word	0x0801f320
 800ab9c:	0801f32a 	.word	0x0801f32a
 800aba0:	08008475 	.word	0x08008475
 800aba4:	0800a959 	.word	0x0800a959
 800aba8:	0801f326 	.word	0x0801f326

0800abac <_raise_r>:
 800abac:	291f      	cmp	r1, #31
 800abae:	b538      	push	{r3, r4, r5, lr}
 800abb0:	4605      	mov	r5, r0
 800abb2:	460c      	mov	r4, r1
 800abb4:	d904      	bls.n	800abc0 <_raise_r+0x14>
 800abb6:	2316      	movs	r3, #22
 800abb8:	6003      	str	r3, [r0, #0]
 800abba:	f04f 30ff 	mov.w	r0, #4294967295
 800abbe:	bd38      	pop	{r3, r4, r5, pc}
 800abc0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800abc2:	b112      	cbz	r2, 800abca <_raise_r+0x1e>
 800abc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800abc8:	b94b      	cbnz	r3, 800abde <_raise_r+0x32>
 800abca:	4628      	mov	r0, r5
 800abcc:	f000 f830 	bl	800ac30 <_getpid_r>
 800abd0:	4622      	mov	r2, r4
 800abd2:	4601      	mov	r1, r0
 800abd4:	4628      	mov	r0, r5
 800abd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abda:	f000 b817 	b.w	800ac0c <_kill_r>
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d00a      	beq.n	800abf8 <_raise_r+0x4c>
 800abe2:	1c59      	adds	r1, r3, #1
 800abe4:	d103      	bne.n	800abee <_raise_r+0x42>
 800abe6:	2316      	movs	r3, #22
 800abe8:	6003      	str	r3, [r0, #0]
 800abea:	2001      	movs	r0, #1
 800abec:	e7e7      	b.n	800abbe <_raise_r+0x12>
 800abee:	2100      	movs	r1, #0
 800abf0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800abf4:	4620      	mov	r0, r4
 800abf6:	4798      	blx	r3
 800abf8:	2000      	movs	r0, #0
 800abfa:	e7e0      	b.n	800abbe <_raise_r+0x12>

0800abfc <raise>:
 800abfc:	4b02      	ldr	r3, [pc, #8]	@ (800ac08 <raise+0xc>)
 800abfe:	4601      	mov	r1, r0
 800ac00:	6818      	ldr	r0, [r3, #0]
 800ac02:	f7ff bfd3 	b.w	800abac <_raise_r>
 800ac06:	bf00      	nop
 800ac08:	20000054 	.word	0x20000054

0800ac0c <_kill_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4d07      	ldr	r5, [pc, #28]	@ (800ac2c <_kill_r+0x20>)
 800ac10:	2300      	movs	r3, #0
 800ac12:	4604      	mov	r4, r0
 800ac14:	4608      	mov	r0, r1
 800ac16:	4611      	mov	r1, r2
 800ac18:	602b      	str	r3, [r5, #0]
 800ac1a:	f000 f829 	bl	800ac70 <_kill>
 800ac1e:	1c43      	adds	r3, r0, #1
 800ac20:	d102      	bne.n	800ac28 <_kill_r+0x1c>
 800ac22:	682b      	ldr	r3, [r5, #0]
 800ac24:	b103      	cbz	r3, 800ac28 <_kill_r+0x1c>
 800ac26:	6023      	str	r3, [r4, #0]
 800ac28:	bd38      	pop	{r3, r4, r5, pc}
 800ac2a:	bf00      	nop
 800ac2c:	20009d90 	.word	0x20009d90

0800ac30 <_getpid_r>:
 800ac30:	f000 b922 	b.w	800ae78 <_getpid>

0800ac34 <_exit>:
 800ac34:	4601      	mov	r1, r0
 800ac36:	b508      	push	{r3, lr}
 800ac38:	4a02      	ldr	r2, [pc, #8]	@ (800ac44 <_exit+0x10>)
 800ac3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac3e:	f000 f803 	bl	800ac48 <_kill_shared>
 800ac42:	bf00      	nop
 800ac44:	00020026 	.word	0x00020026

0800ac48 <_kill_shared>:
 800ac48:	b507      	push	{r0, r1, r2, lr}
 800ac4a:	e9cd 2100 	strd	r2, r1, [sp]
 800ac4e:	f000 fa2f 	bl	800b0b0 <_has_ext_exit_extended>
 800ac52:	2800      	cmp	r0, #0
 800ac54:	bf0c      	ite	eq
 800ac56:	2418      	moveq	r4, #24
 800ac58:	2420      	movne	r4, #32
 800ac5a:	f000 fa29 	bl	800b0b0 <_has_ext_exit_extended>
 800ac5e:	b120      	cbz	r0, 800ac6a <_kill_shared+0x22>
 800ac60:	466d      	mov	r5, sp
 800ac62:	4620      	mov	r0, r4
 800ac64:	4629      	mov	r1, r5
 800ac66:	beab      	bkpt	0x00ab
 800ac68:	4604      	mov	r4, r0
 800ac6a:	9d00      	ldr	r5, [sp, #0]
 800ac6c:	e7f9      	b.n	800ac62 <_kill_shared+0x1a>
	...

0800ac70 <_kill>:
 800ac70:	2906      	cmp	r1, #6
 800ac72:	b508      	push	{r3, lr}
 800ac74:	bf0c      	ite	eq
 800ac76:	4a02      	ldreq	r2, [pc, #8]	@ (800ac80 <_kill+0x10>)
 800ac78:	4a02      	ldrne	r2, [pc, #8]	@ (800ac84 <_kill+0x14>)
 800ac7a:	f7ff ffe5 	bl	800ac48 <_kill_shared>
 800ac7e:	bf00      	nop
 800ac80:	00020023 	.word	0x00020023
 800ac84:	00020026 	.word	0x00020026

0800ac88 <findslot>:
 800ac88:	4b0a      	ldr	r3, [pc, #40]	@ (800acb4 <findslot+0x2c>)
 800ac8a:	b510      	push	{r4, lr}
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	6818      	ldr	r0, [r3, #0]
 800ac90:	b118      	cbz	r0, 800ac9a <findslot+0x12>
 800ac92:	6a03      	ldr	r3, [r0, #32]
 800ac94:	b90b      	cbnz	r3, 800ac9a <findslot+0x12>
 800ac96:	f7fe f82f 	bl	8008cf8 <__sinit>
 800ac9a:	2c13      	cmp	r4, #19
 800ac9c:	d807      	bhi.n	800acae <findslot+0x26>
 800ac9e:	4806      	ldr	r0, [pc, #24]	@ (800acb8 <findslot+0x30>)
 800aca0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800aca4:	3201      	adds	r2, #1
 800aca6:	d002      	beq.n	800acae <findslot+0x26>
 800aca8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800acac:	bd10      	pop	{r4, pc}
 800acae:	2000      	movs	r0, #0
 800acb0:	e7fc      	b.n	800acac <findslot+0x24>
 800acb2:	bf00      	nop
 800acb4:	20000054 	.word	0x20000054
 800acb8:	20009da0 	.word	0x20009da0

0800acbc <error>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	4604      	mov	r4, r0
 800acc0:	f7fe f97a 	bl	8008fb8 <__errno>
 800acc4:	2613      	movs	r6, #19
 800acc6:	4605      	mov	r5, r0
 800acc8:	2700      	movs	r7, #0
 800acca:	4630      	mov	r0, r6
 800accc:	4639      	mov	r1, r7
 800acce:	beab      	bkpt	0x00ab
 800acd0:	4606      	mov	r6, r0
 800acd2:	602e      	str	r6, [r5, #0]
 800acd4:	4620      	mov	r0, r4
 800acd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800acd8 <checkerror>:
 800acd8:	1c43      	adds	r3, r0, #1
 800acda:	d101      	bne.n	800ace0 <checkerror+0x8>
 800acdc:	f7ff bfee 	b.w	800acbc <error>
 800ace0:	4770      	bx	lr

0800ace2 <_swiread>:
 800ace2:	b530      	push	{r4, r5, lr}
 800ace4:	b085      	sub	sp, #20
 800ace6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800acea:	9203      	str	r2, [sp, #12]
 800acec:	2406      	movs	r4, #6
 800acee:	ad01      	add	r5, sp, #4
 800acf0:	4620      	mov	r0, r4
 800acf2:	4629      	mov	r1, r5
 800acf4:	beab      	bkpt	0x00ab
 800acf6:	4604      	mov	r4, r0
 800acf8:	4620      	mov	r0, r4
 800acfa:	f7ff ffed 	bl	800acd8 <checkerror>
 800acfe:	b005      	add	sp, #20
 800ad00:	bd30      	pop	{r4, r5, pc}

0800ad02 <_read>:
 800ad02:	b570      	push	{r4, r5, r6, lr}
 800ad04:	460e      	mov	r6, r1
 800ad06:	4614      	mov	r4, r2
 800ad08:	f7ff ffbe 	bl	800ac88 <findslot>
 800ad0c:	4605      	mov	r5, r0
 800ad0e:	b930      	cbnz	r0, 800ad1e <_read+0x1c>
 800ad10:	f7fe f952 	bl	8008fb8 <__errno>
 800ad14:	2309      	movs	r3, #9
 800ad16:	6003      	str	r3, [r0, #0]
 800ad18:	f04f 30ff 	mov.w	r0, #4294967295
 800ad1c:	bd70      	pop	{r4, r5, r6, pc}
 800ad1e:	6800      	ldr	r0, [r0, #0]
 800ad20:	4622      	mov	r2, r4
 800ad22:	4631      	mov	r1, r6
 800ad24:	f7ff ffdd 	bl	800ace2 <_swiread>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d0f5      	beq.n	800ad18 <_read+0x16>
 800ad2c:	686b      	ldr	r3, [r5, #4]
 800ad2e:	1a20      	subs	r0, r4, r0
 800ad30:	4403      	add	r3, r0
 800ad32:	606b      	str	r3, [r5, #4]
 800ad34:	e7f2      	b.n	800ad1c <_read+0x1a>

0800ad36 <_swilseek>:
 800ad36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad38:	460c      	mov	r4, r1
 800ad3a:	4616      	mov	r6, r2
 800ad3c:	f7ff ffa4 	bl	800ac88 <findslot>
 800ad40:	4605      	mov	r5, r0
 800ad42:	b940      	cbnz	r0, 800ad56 <_swilseek+0x20>
 800ad44:	f7fe f938 	bl	8008fb8 <__errno>
 800ad48:	2309      	movs	r3, #9
 800ad4a:	6003      	str	r3, [r0, #0]
 800ad4c:	f04f 34ff 	mov.w	r4, #4294967295
 800ad50:	4620      	mov	r0, r4
 800ad52:	b003      	add	sp, #12
 800ad54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad56:	2e02      	cmp	r6, #2
 800ad58:	d903      	bls.n	800ad62 <_swilseek+0x2c>
 800ad5a:	f7fe f92d 	bl	8008fb8 <__errno>
 800ad5e:	2316      	movs	r3, #22
 800ad60:	e7f3      	b.n	800ad4a <_swilseek+0x14>
 800ad62:	2e01      	cmp	r6, #1
 800ad64:	d112      	bne.n	800ad8c <_swilseek+0x56>
 800ad66:	6843      	ldr	r3, [r0, #4]
 800ad68:	18e4      	adds	r4, r4, r3
 800ad6a:	d4f6      	bmi.n	800ad5a <_swilseek+0x24>
 800ad6c:	682b      	ldr	r3, [r5, #0]
 800ad6e:	260a      	movs	r6, #10
 800ad70:	e9cd 3400 	strd	r3, r4, [sp]
 800ad74:	466f      	mov	r7, sp
 800ad76:	4630      	mov	r0, r6
 800ad78:	4639      	mov	r1, r7
 800ad7a:	beab      	bkpt	0x00ab
 800ad7c:	4606      	mov	r6, r0
 800ad7e:	4630      	mov	r0, r6
 800ad80:	f7ff ffaa 	bl	800acd8 <checkerror>
 800ad84:	2800      	cmp	r0, #0
 800ad86:	dbe1      	blt.n	800ad4c <_swilseek+0x16>
 800ad88:	606c      	str	r4, [r5, #4]
 800ad8a:	e7e1      	b.n	800ad50 <_swilseek+0x1a>
 800ad8c:	2e02      	cmp	r6, #2
 800ad8e:	6803      	ldr	r3, [r0, #0]
 800ad90:	d1ec      	bne.n	800ad6c <_swilseek+0x36>
 800ad92:	9300      	str	r3, [sp, #0]
 800ad94:	260c      	movs	r6, #12
 800ad96:	466f      	mov	r7, sp
 800ad98:	4630      	mov	r0, r6
 800ad9a:	4639      	mov	r1, r7
 800ad9c:	beab      	bkpt	0x00ab
 800ad9e:	4606      	mov	r6, r0
 800ada0:	4630      	mov	r0, r6
 800ada2:	f7ff ff99 	bl	800acd8 <checkerror>
 800ada6:	1c43      	adds	r3, r0, #1
 800ada8:	d0d0      	beq.n	800ad4c <_swilseek+0x16>
 800adaa:	4404      	add	r4, r0
 800adac:	e7de      	b.n	800ad6c <_swilseek+0x36>

0800adae <_lseek>:
 800adae:	f7ff bfc2 	b.w	800ad36 <_swilseek>

0800adb2 <_swiwrite>:
 800adb2:	b530      	push	{r4, r5, lr}
 800adb4:	b085      	sub	sp, #20
 800adb6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800adba:	9203      	str	r2, [sp, #12]
 800adbc:	2405      	movs	r4, #5
 800adbe:	ad01      	add	r5, sp, #4
 800adc0:	4620      	mov	r0, r4
 800adc2:	4629      	mov	r1, r5
 800adc4:	beab      	bkpt	0x00ab
 800adc6:	4604      	mov	r4, r0
 800adc8:	4620      	mov	r0, r4
 800adca:	f7ff ff85 	bl	800acd8 <checkerror>
 800adce:	b005      	add	sp, #20
 800add0:	bd30      	pop	{r4, r5, pc}

0800add2 <_write>:
 800add2:	b570      	push	{r4, r5, r6, lr}
 800add4:	460e      	mov	r6, r1
 800add6:	4615      	mov	r5, r2
 800add8:	f7ff ff56 	bl	800ac88 <findslot>
 800addc:	4604      	mov	r4, r0
 800adde:	b930      	cbnz	r0, 800adee <_write+0x1c>
 800ade0:	f7fe f8ea 	bl	8008fb8 <__errno>
 800ade4:	2309      	movs	r3, #9
 800ade6:	6003      	str	r3, [r0, #0]
 800ade8:	f04f 30ff 	mov.w	r0, #4294967295
 800adec:	bd70      	pop	{r4, r5, r6, pc}
 800adee:	6800      	ldr	r0, [r0, #0]
 800adf0:	462a      	mov	r2, r5
 800adf2:	4631      	mov	r1, r6
 800adf4:	f7ff ffdd 	bl	800adb2 <_swiwrite>
 800adf8:	1e03      	subs	r3, r0, #0
 800adfa:	dbf5      	blt.n	800ade8 <_write+0x16>
 800adfc:	6862      	ldr	r2, [r4, #4]
 800adfe:	1ae8      	subs	r0, r5, r3
 800ae00:	4402      	add	r2, r0
 800ae02:	42ab      	cmp	r3, r5
 800ae04:	6062      	str	r2, [r4, #4]
 800ae06:	d1f1      	bne.n	800adec <_write+0x1a>
 800ae08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ae0c:	2000      	movs	r0, #0
 800ae0e:	f7ff bf55 	b.w	800acbc <error>

0800ae12 <_swiclose>:
 800ae12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae14:	2402      	movs	r4, #2
 800ae16:	9001      	str	r0, [sp, #4]
 800ae18:	ad01      	add	r5, sp, #4
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	beab      	bkpt	0x00ab
 800ae20:	4604      	mov	r4, r0
 800ae22:	4620      	mov	r0, r4
 800ae24:	f7ff ff58 	bl	800acd8 <checkerror>
 800ae28:	b003      	add	sp, #12
 800ae2a:	bd30      	pop	{r4, r5, pc}

0800ae2c <_close>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4605      	mov	r5, r0
 800ae30:	f7ff ff2a 	bl	800ac88 <findslot>
 800ae34:	4604      	mov	r4, r0
 800ae36:	b930      	cbnz	r0, 800ae46 <_close+0x1a>
 800ae38:	f7fe f8be 	bl	8008fb8 <__errno>
 800ae3c:	2309      	movs	r3, #9
 800ae3e:	6003      	str	r3, [r0, #0]
 800ae40:	f04f 30ff 	mov.w	r0, #4294967295
 800ae44:	bd38      	pop	{r3, r4, r5, pc}
 800ae46:	3d01      	subs	r5, #1
 800ae48:	2d01      	cmp	r5, #1
 800ae4a:	d809      	bhi.n	800ae60 <_close+0x34>
 800ae4c:	4b09      	ldr	r3, [pc, #36]	@ (800ae74 <_close+0x48>)
 800ae4e:	689a      	ldr	r2, [r3, #8]
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d104      	bne.n	800ae60 <_close+0x34>
 800ae56:	f04f 33ff 	mov.w	r3, #4294967295
 800ae5a:	6003      	str	r3, [r0, #0]
 800ae5c:	2000      	movs	r0, #0
 800ae5e:	e7f1      	b.n	800ae44 <_close+0x18>
 800ae60:	6820      	ldr	r0, [r4, #0]
 800ae62:	f7ff ffd6 	bl	800ae12 <_swiclose>
 800ae66:	2800      	cmp	r0, #0
 800ae68:	d1ec      	bne.n	800ae44 <_close+0x18>
 800ae6a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae6e:	6023      	str	r3, [r4, #0]
 800ae70:	e7e8      	b.n	800ae44 <_close+0x18>
 800ae72:	bf00      	nop
 800ae74:	20009da0 	.word	0x20009da0

0800ae78 <_getpid>:
 800ae78:	2001      	movs	r0, #1
 800ae7a:	4770      	bx	lr

0800ae7c <_swistat>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	460c      	mov	r4, r1
 800ae80:	f7ff ff02 	bl	800ac88 <findslot>
 800ae84:	4605      	mov	r5, r0
 800ae86:	b930      	cbnz	r0, 800ae96 <_swistat+0x1a>
 800ae88:	f7fe f896 	bl	8008fb8 <__errno>
 800ae8c:	2309      	movs	r3, #9
 800ae8e:	6003      	str	r3, [r0, #0]
 800ae90:	f04f 30ff 	mov.w	r0, #4294967295
 800ae94:	bd70      	pop	{r4, r5, r6, pc}
 800ae96:	6863      	ldr	r3, [r4, #4]
 800ae98:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ae9c:	6063      	str	r3, [r4, #4]
 800ae9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aea2:	64a3      	str	r3, [r4, #72]	@ 0x48
 800aea4:	260c      	movs	r6, #12
 800aea6:	4630      	mov	r0, r6
 800aea8:	4629      	mov	r1, r5
 800aeaa:	beab      	bkpt	0x00ab
 800aeac:	4605      	mov	r5, r0
 800aeae:	4628      	mov	r0, r5
 800aeb0:	f7ff ff12 	bl	800acd8 <checkerror>
 800aeb4:	1c43      	adds	r3, r0, #1
 800aeb6:	d0eb      	beq.n	800ae90 <_swistat+0x14>
 800aeb8:	6120      	str	r0, [r4, #16]
 800aeba:	2000      	movs	r0, #0
 800aebc:	e7ea      	b.n	800ae94 <_swistat+0x18>

0800aebe <_fstat>:
 800aebe:	460b      	mov	r3, r1
 800aec0:	b510      	push	{r4, lr}
 800aec2:	2100      	movs	r1, #0
 800aec4:	4604      	mov	r4, r0
 800aec6:	2258      	movs	r2, #88	@ 0x58
 800aec8:	4618      	mov	r0, r3
 800aeca:	f7fe f823 	bl	8008f14 <memset>
 800aece:	4601      	mov	r1, r0
 800aed0:	4620      	mov	r0, r4
 800aed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aed6:	f7ff bfd1 	b.w	800ae7c <_swistat>

0800aeda <_stat>:
 800aeda:	b538      	push	{r3, r4, r5, lr}
 800aedc:	460d      	mov	r5, r1
 800aede:	4604      	mov	r4, r0
 800aee0:	2258      	movs	r2, #88	@ 0x58
 800aee2:	2100      	movs	r1, #0
 800aee4:	4628      	mov	r0, r5
 800aee6:	f7fe f815 	bl	8008f14 <memset>
 800aeea:	4620      	mov	r0, r4
 800aeec:	2100      	movs	r1, #0
 800aeee:	f000 f811 	bl	800af14 <_swiopen>
 800aef2:	1c43      	adds	r3, r0, #1
 800aef4:	4604      	mov	r4, r0
 800aef6:	d00b      	beq.n	800af10 <_stat+0x36>
 800aef8:	686b      	ldr	r3, [r5, #4]
 800aefa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800aefe:	606b      	str	r3, [r5, #4]
 800af00:	4629      	mov	r1, r5
 800af02:	f7ff ffbb 	bl	800ae7c <_swistat>
 800af06:	4605      	mov	r5, r0
 800af08:	4620      	mov	r0, r4
 800af0a:	f7ff ff8f 	bl	800ae2c <_close>
 800af0e:	462c      	mov	r4, r5
 800af10:	4620      	mov	r0, r4
 800af12:	bd38      	pop	{r3, r4, r5, pc}

0800af14 <_swiopen>:
 800af14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af18:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 800afc4 <_swiopen+0xb0>
 800af1c:	b096      	sub	sp, #88	@ 0x58
 800af1e:	4607      	mov	r7, r0
 800af20:	460e      	mov	r6, r1
 800af22:	2400      	movs	r4, #0
 800af24:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 800af28:	3301      	adds	r3, #1
 800af2a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 800af2e:	d032      	beq.n	800af96 <_swiopen+0x82>
 800af30:	3401      	adds	r4, #1
 800af32:	2c14      	cmp	r4, #20
 800af34:	d1f6      	bne.n	800af24 <_swiopen+0x10>
 800af36:	f7fe f83f 	bl	8008fb8 <__errno>
 800af3a:	2318      	movs	r3, #24
 800af3c:	e03a      	b.n	800afb4 <_swiopen+0xa0>
 800af3e:	f3c6 4500 	ubfx	r5, r6, #16, #1
 800af42:	f240 6301 	movw	r3, #1537	@ 0x601
 800af46:	07b2      	lsls	r2, r6, #30
 800af48:	bf48      	it	mi
 800af4a:	f045 0502 	orrmi.w	r5, r5, #2
 800af4e:	421e      	tst	r6, r3
 800af50:	bf18      	it	ne
 800af52:	f045 0504 	orrne.w	r5, r5, #4
 800af56:	0733      	lsls	r3, r6, #28
 800af58:	bf48      	it	mi
 800af5a:	f025 0504 	bicmi.w	r5, r5, #4
 800af5e:	4638      	mov	r0, r7
 800af60:	bf48      	it	mi
 800af62:	f045 0508 	orrmi.w	r5, r5, #8
 800af66:	9700      	str	r7, [sp, #0]
 800af68:	f7f5 fa02 	bl	8000370 <strlen>
 800af6c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 800af70:	2501      	movs	r5, #1
 800af72:	4628      	mov	r0, r5
 800af74:	4651      	mov	r1, sl
 800af76:	beab      	bkpt	0x00ab
 800af78:	4605      	mov	r5, r0
 800af7a:	2d00      	cmp	r5, #0
 800af7c:	db06      	blt.n	800af8c <_swiopen+0x78>
 800af7e:	44c8      	add	r8, r9
 800af80:	2300      	movs	r3, #0
 800af82:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 800af86:	f8c8 3004 	str.w	r3, [r8, #4]
 800af8a:	e016      	b.n	800afba <_swiopen+0xa6>
 800af8c:	4628      	mov	r0, r5
 800af8e:	f7ff fe95 	bl	800acbc <error>
 800af92:	4604      	mov	r4, r0
 800af94:	e011      	b.n	800afba <_swiopen+0xa6>
 800af96:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 800af9a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800af9e:	46ea      	mov	sl, sp
 800afa0:	d1cd      	bne.n	800af3e <_swiopen+0x2a>
 800afa2:	4651      	mov	r1, sl
 800afa4:	4638      	mov	r0, r7
 800afa6:	f7ff ff98 	bl	800aeda <_stat>
 800afaa:	3001      	adds	r0, #1
 800afac:	d0c7      	beq.n	800af3e <_swiopen+0x2a>
 800afae:	f7fe f803 	bl	8008fb8 <__errno>
 800afb2:	2311      	movs	r3, #17
 800afb4:	6003      	str	r3, [r0, #0]
 800afb6:	f04f 34ff 	mov.w	r4, #4294967295
 800afba:	4620      	mov	r0, r4
 800afbc:	b016      	add	sp, #88	@ 0x58
 800afbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afc2:	bf00      	nop
 800afc4:	20009da0 	.word	0x20009da0

0800afc8 <_get_semihosting_exts>:
 800afc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800afcc:	4606      	mov	r6, r0
 800afce:	460f      	mov	r7, r1
 800afd0:	4829      	ldr	r0, [pc, #164]	@ (800b078 <_get_semihosting_exts+0xb0>)
 800afd2:	2100      	movs	r1, #0
 800afd4:	4615      	mov	r5, r2
 800afd6:	f7ff ff9d 	bl	800af14 <_swiopen>
 800afda:	462a      	mov	r2, r5
 800afdc:	4604      	mov	r4, r0
 800afde:	2100      	movs	r1, #0
 800afe0:	4630      	mov	r0, r6
 800afe2:	f7fd ff97 	bl	8008f14 <memset>
 800afe6:	1c63      	adds	r3, r4, #1
 800afe8:	d014      	beq.n	800b014 <_get_semihosting_exts+0x4c>
 800afea:	4620      	mov	r0, r4
 800afec:	f7ff fe4c 	bl	800ac88 <findslot>
 800aff0:	f04f 080c 	mov.w	r8, #12
 800aff4:	4681      	mov	r9, r0
 800aff6:	4640      	mov	r0, r8
 800aff8:	4649      	mov	r1, r9
 800affa:	beab      	bkpt	0x00ab
 800affc:	4680      	mov	r8, r0
 800affe:	4640      	mov	r0, r8
 800b000:	f7ff fe6a 	bl	800acd8 <checkerror>
 800b004:	2803      	cmp	r0, #3
 800b006:	dd02      	ble.n	800b00e <_get_semihosting_exts+0x46>
 800b008:	1ec3      	subs	r3, r0, #3
 800b00a:	42ab      	cmp	r3, r5
 800b00c:	dc07      	bgt.n	800b01e <_get_semihosting_exts+0x56>
 800b00e:	4620      	mov	r0, r4
 800b010:	f7ff ff0c 	bl	800ae2c <_close>
 800b014:	f04f 30ff 	mov.w	r0, #4294967295
 800b018:	b003      	add	sp, #12
 800b01a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b01e:	2204      	movs	r2, #4
 800b020:	eb0d 0102 	add.w	r1, sp, r2
 800b024:	4620      	mov	r0, r4
 800b026:	f7ff fe6c 	bl	800ad02 <_read>
 800b02a:	2803      	cmp	r0, #3
 800b02c:	ddef      	ble.n	800b00e <_get_semihosting_exts+0x46>
 800b02e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b032:	2b53      	cmp	r3, #83	@ 0x53
 800b034:	d1eb      	bne.n	800b00e <_get_semihosting_exts+0x46>
 800b036:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b03a:	2b48      	cmp	r3, #72	@ 0x48
 800b03c:	d1e7      	bne.n	800b00e <_get_semihosting_exts+0x46>
 800b03e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b042:	2b46      	cmp	r3, #70	@ 0x46
 800b044:	d1e3      	bne.n	800b00e <_get_semihosting_exts+0x46>
 800b046:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b04a:	2b42      	cmp	r3, #66	@ 0x42
 800b04c:	d1df      	bne.n	800b00e <_get_semihosting_exts+0x46>
 800b04e:	2201      	movs	r2, #1
 800b050:	4639      	mov	r1, r7
 800b052:	4620      	mov	r0, r4
 800b054:	f7ff fe6f 	bl	800ad36 <_swilseek>
 800b058:	2800      	cmp	r0, #0
 800b05a:	dbd8      	blt.n	800b00e <_get_semihosting_exts+0x46>
 800b05c:	462a      	mov	r2, r5
 800b05e:	4631      	mov	r1, r6
 800b060:	4620      	mov	r0, r4
 800b062:	f7ff fe4e 	bl	800ad02 <_read>
 800b066:	4605      	mov	r5, r0
 800b068:	4620      	mov	r0, r4
 800b06a:	f7ff fedf 	bl	800ae2c <_close>
 800b06e:	4628      	mov	r0, r5
 800b070:	f7ff fe32 	bl	800acd8 <checkerror>
 800b074:	e7d0      	b.n	800b018 <_get_semihosting_exts+0x50>
 800b076:	bf00      	nop
 800b078:	0801f331 	.word	0x0801f331

0800b07c <initialise_semihosting_exts>:
 800b07c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b07e:	4d0a      	ldr	r5, [pc, #40]	@ (800b0a8 <initialise_semihosting_exts+0x2c>)
 800b080:	4c0a      	ldr	r4, [pc, #40]	@ (800b0ac <initialise_semihosting_exts+0x30>)
 800b082:	2100      	movs	r1, #0
 800b084:	2201      	movs	r2, #1
 800b086:	a801      	add	r0, sp, #4
 800b088:	6029      	str	r1, [r5, #0]
 800b08a:	6022      	str	r2, [r4, #0]
 800b08c:	f7ff ff9c 	bl	800afc8 <_get_semihosting_exts>
 800b090:	2800      	cmp	r0, #0
 800b092:	dd07      	ble.n	800b0a4 <initialise_semihosting_exts+0x28>
 800b094:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b098:	f003 0201 	and.w	r2, r3, #1
 800b09c:	f003 0302 	and.w	r3, r3, #2
 800b0a0:	602a      	str	r2, [r5, #0]
 800b0a2:	6023      	str	r3, [r4, #0]
 800b0a4:	b003      	add	sp, #12
 800b0a6:	bd30      	pop	{r4, r5, pc}
 800b0a8:	20000214 	.word	0x20000214
 800b0ac:	20000210 	.word	0x20000210

0800b0b0 <_has_ext_exit_extended>:
 800b0b0:	b510      	push	{r4, lr}
 800b0b2:	4c04      	ldr	r4, [pc, #16]	@ (800b0c4 <_has_ext_exit_extended+0x14>)
 800b0b4:	6823      	ldr	r3, [r4, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	da01      	bge.n	800b0be <_has_ext_exit_extended+0xe>
 800b0ba:	f7ff ffdf 	bl	800b07c <initialise_semihosting_exts>
 800b0be:	6820      	ldr	r0, [r4, #0]
 800b0c0:	bd10      	pop	{r4, pc}
 800b0c2:	bf00      	nop
 800b0c4:	20000214 	.word	0x20000214

0800b0c8 <_isatty>:
 800b0c8:	b570      	push	{r4, r5, r6, lr}
 800b0ca:	f7ff fddd 	bl	800ac88 <findslot>
 800b0ce:	2409      	movs	r4, #9
 800b0d0:	4605      	mov	r5, r0
 800b0d2:	b920      	cbnz	r0, 800b0de <_isatty+0x16>
 800b0d4:	f7fd ff70 	bl	8008fb8 <__errno>
 800b0d8:	6004      	str	r4, [r0, #0]
 800b0da:	2000      	movs	r0, #0
 800b0dc:	bd70      	pop	{r4, r5, r6, pc}
 800b0de:	4620      	mov	r0, r4
 800b0e0:	4629      	mov	r1, r5
 800b0e2:	beab      	bkpt	0x00ab
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	2c01      	cmp	r4, #1
 800b0e8:	4620      	mov	r0, r4
 800b0ea:	d0f7      	beq.n	800b0dc <_isatty+0x14>
 800b0ec:	f7fd ff64 	bl	8008fb8 <__errno>
 800b0f0:	2513      	movs	r5, #19
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	2600      	movs	r6, #0
 800b0f6:	4628      	mov	r0, r5
 800b0f8:	4631      	mov	r1, r6
 800b0fa:	beab      	bkpt	0x00ab
 800b0fc:	4605      	mov	r5, r0
 800b0fe:	6025      	str	r5, [r4, #0]
 800b100:	e7eb      	b.n	800b0da <_isatty+0x12>
	...

0800b104 <log10f>:
 800b104:	b508      	push	{r3, lr}
 800b106:	ed2d 8b02 	vpush	{d8}
 800b10a:	eeb0 8a40 	vmov.f32	s16, s0
 800b10e:	f000 f889 	bl	800b224 <__ieee754_log10f>
 800b112:	eeb4 8a48 	vcmp.f32	s16, s16
 800b116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b11a:	d60f      	bvs.n	800b13c <log10f+0x38>
 800b11c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b124:	d80a      	bhi.n	800b13c <log10f+0x38>
 800b126:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b12a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b12e:	d108      	bne.n	800b142 <log10f+0x3e>
 800b130:	f7fd ff42 	bl	8008fb8 <__errno>
 800b134:	2322      	movs	r3, #34	@ 0x22
 800b136:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b158 <log10f+0x54>
 800b13a:	6003      	str	r3, [r0, #0]
 800b13c:	ecbd 8b02 	vpop	{d8}
 800b140:	bd08      	pop	{r3, pc}
 800b142:	f7fd ff39 	bl	8008fb8 <__errno>
 800b146:	ecbd 8b02 	vpop	{d8}
 800b14a:	2321      	movs	r3, #33	@ 0x21
 800b14c:	6003      	str	r3, [r0, #0]
 800b14e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b152:	4802      	ldr	r0, [pc, #8]	@ (800b15c <log10f+0x58>)
 800b154:	f000 b822 	b.w	800b19c <nanf>
 800b158:	ff800000 	.word	0xff800000
 800b15c:	0801f31f 	.word	0x0801f31f

0800b160 <sqrtf>:
 800b160:	b508      	push	{r3, lr}
 800b162:	ed2d 8b02 	vpush	{d8}
 800b166:	eeb0 8a40 	vmov.f32	s16, s0
 800b16a:	f000 f857 	bl	800b21c <__ieee754_sqrtf>
 800b16e:	eeb4 8a48 	vcmp.f32	s16, s16
 800b172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b176:	d60c      	bvs.n	800b192 <sqrtf+0x32>
 800b178:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b198 <sqrtf+0x38>
 800b17c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b184:	d505      	bpl.n	800b192 <sqrtf+0x32>
 800b186:	f7fd ff17 	bl	8008fb8 <__errno>
 800b18a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b18e:	2321      	movs	r3, #33	@ 0x21
 800b190:	6003      	str	r3, [r0, #0]
 800b192:	ecbd 8b02 	vpop	{d8}
 800b196:	bd08      	pop	{r3, pc}
 800b198:	00000000 	.word	0x00000000

0800b19c <nanf>:
 800b19c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b1a4 <nanf+0x8>
 800b1a0:	4770      	bx	lr
 800b1a2:	bf00      	nop
 800b1a4:	7fc00000 	.word	0x7fc00000

0800b1a8 <fminf>:
 800b1a8:	b508      	push	{r3, lr}
 800b1aa:	ed2d 8b02 	vpush	{d8}
 800b1ae:	eeb0 8a40 	vmov.f32	s16, s0
 800b1b2:	eef0 8a60 	vmov.f32	s17, s1
 800b1b6:	f000 f815 	bl	800b1e4 <__fpclassifyf>
 800b1ba:	b930      	cbnz	r0, 800b1ca <fminf+0x22>
 800b1bc:	eeb0 8a68 	vmov.f32	s16, s17
 800b1c0:	eeb0 0a48 	vmov.f32	s0, s16
 800b1c4:	ecbd 8b02 	vpop	{d8}
 800b1c8:	bd08      	pop	{r3, pc}
 800b1ca:	eeb0 0a68 	vmov.f32	s0, s17
 800b1ce:	f000 f809 	bl	800b1e4 <__fpclassifyf>
 800b1d2:	2800      	cmp	r0, #0
 800b1d4:	d0f4      	beq.n	800b1c0 <fminf+0x18>
 800b1d6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b1da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1de:	d5ed      	bpl.n	800b1bc <fminf+0x14>
 800b1e0:	e7ee      	b.n	800b1c0 <fminf+0x18>
	...

0800b1e4 <__fpclassifyf>:
 800b1e4:	ee10 3a10 	vmov	r3, s0
 800b1e8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800b1ec:	d00d      	beq.n	800b20a <__fpclassifyf+0x26>
 800b1ee:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800b1f2:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800b1f6:	d30a      	bcc.n	800b20e <__fpclassifyf+0x2a>
 800b1f8:	4b07      	ldr	r3, [pc, #28]	@ (800b218 <__fpclassifyf+0x34>)
 800b1fa:	1e42      	subs	r2, r0, #1
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d908      	bls.n	800b212 <__fpclassifyf+0x2e>
 800b200:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800b204:	4258      	negs	r0, r3
 800b206:	4158      	adcs	r0, r3
 800b208:	4770      	bx	lr
 800b20a:	2002      	movs	r0, #2
 800b20c:	4770      	bx	lr
 800b20e:	2004      	movs	r0, #4
 800b210:	4770      	bx	lr
 800b212:	2003      	movs	r0, #3
 800b214:	4770      	bx	lr
 800b216:	bf00      	nop
 800b218:	007ffffe 	.word	0x007ffffe

0800b21c <__ieee754_sqrtf>:
 800b21c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b220:	4770      	bx	lr
	...

0800b224 <__ieee754_log10f>:
 800b224:	b508      	push	{r3, lr}
 800b226:	ee10 3a10 	vmov	r3, s0
 800b22a:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b22e:	ed2d 8b02 	vpush	{d8}
 800b232:	d108      	bne.n	800b246 <__ieee754_log10f+0x22>
 800b234:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800b2bc <__ieee754_log10f+0x98>
 800b238:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800b2c0 <__ieee754_log10f+0x9c>
 800b23c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800b240:	ecbd 8b02 	vpop	{d8}
 800b244:	bd08      	pop	{r3, pc}
 800b246:	2b00      	cmp	r3, #0
 800b248:	461a      	mov	r2, r3
 800b24a:	da02      	bge.n	800b252 <__ieee754_log10f+0x2e>
 800b24c:	ee30 7a40 	vsub.f32	s14, s0, s0
 800b250:	e7f2      	b.n	800b238 <__ieee754_log10f+0x14>
 800b252:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b256:	db02      	blt.n	800b25e <__ieee754_log10f+0x3a>
 800b258:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b25c:	e7f0      	b.n	800b240 <__ieee754_log10f+0x1c>
 800b25e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b262:	bfbf      	itttt	lt
 800b264:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800b2c4 <__ieee754_log10f+0xa0>
 800b268:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800b26c:	f06f 0118 	mvnlt.w	r1, #24
 800b270:	ee17 2a90 	vmovlt	r2, s15
 800b274:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800b278:	bfa8      	it	ge
 800b27a:	2100      	movge	r1, #0
 800b27c:	3b7f      	subs	r3, #127	@ 0x7f
 800b27e:	440b      	add	r3, r1
 800b280:	0fd9      	lsrs	r1, r3, #31
 800b282:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800b286:	ee07 3a90 	vmov	s15, r3
 800b28a:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800b28e:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800b292:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b296:	ee00 3a10 	vmov	s0, r3
 800b29a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800b29e:	f000 f819 	bl	800b2d4 <__ieee754_logf>
 800b2a2:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800b2c8 <__ieee754_log10f+0xa4>
 800b2a6:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b2aa:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800b2cc <__ieee754_log10f+0xa8>
 800b2ae:	eea8 0a27 	vfma.f32	s0, s16, s15
 800b2b2:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800b2d0 <__ieee754_log10f+0xac>
 800b2b6:	eea8 0a27 	vfma.f32	s0, s16, s15
 800b2ba:	e7c1      	b.n	800b240 <__ieee754_log10f+0x1c>
 800b2bc:	cc000000 	.word	0xcc000000
 800b2c0:	00000000 	.word	0x00000000
 800b2c4:	4c000000 	.word	0x4c000000
 800b2c8:	3ede5bd9 	.word	0x3ede5bd9
 800b2cc:	355427db 	.word	0x355427db
 800b2d0:	3e9a2080 	.word	0x3e9a2080

0800b2d4 <__ieee754_logf>:
 800b2d4:	ee10 3a10 	vmov	r3, s0
 800b2d8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b2dc:	d106      	bne.n	800b2ec <__ieee754_logf+0x18>
 800b2de:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800b478 <__ieee754_logf+0x1a4>
 800b2e2:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800b47c <__ieee754_logf+0x1a8>
 800b2e6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800b2ea:	4770      	bx	lr
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	da02      	bge.n	800b2f8 <__ieee754_logf+0x24>
 800b2f2:	ee30 7a40 	vsub.f32	s14, s0, s0
 800b2f6:	e7f4      	b.n	800b2e2 <__ieee754_logf+0xe>
 800b2f8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b2fc:	db02      	blt.n	800b304 <__ieee754_logf+0x30>
 800b2fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b302:	4770      	bx	lr
 800b304:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b308:	bfb8      	it	lt
 800b30a:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800b480 <__ieee754_logf+0x1ac>
 800b30e:	485d      	ldr	r0, [pc, #372]	@ (800b484 <__ieee754_logf+0x1b0>)
 800b310:	bfbe      	ittt	lt
 800b312:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800b316:	f06f 0118 	mvnlt.w	r1, #24
 800b31a:	ee17 2a90 	vmovlt	r2, s15
 800b31e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800b322:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800b326:	4410      	add	r0, r2
 800b328:	bfa8      	it	ge
 800b32a:	2100      	movge	r1, #0
 800b32c:	3b7f      	subs	r3, #127	@ 0x7f
 800b32e:	440b      	add	r3, r1
 800b330:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800b334:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800b338:	4311      	orrs	r1, r2
 800b33a:	ee00 1a10 	vmov	s0, r1
 800b33e:	4952      	ldr	r1, [pc, #328]	@ (800b488 <__ieee754_logf+0x1b4>)
 800b340:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800b344:	f102 000f 	add.w	r0, r2, #15
 800b348:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b34c:	4001      	ands	r1, r0
 800b34e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b352:	bb89      	cbnz	r1, 800b3b8 <__ieee754_logf+0xe4>
 800b354:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b35c:	d10f      	bne.n	800b37e <__ieee754_logf+0xaa>
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 8087 	beq.w	800b472 <__ieee754_logf+0x19e>
 800b364:	ee07 3a90 	vmov	s15, r3
 800b368:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800b48c <__ieee754_logf+0x1b8>
 800b36c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800b490 <__ieee754_logf+0x1bc>
 800b370:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b374:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b378:	eea7 0a87 	vfma.f32	s0, s15, s14
 800b37c:	4770      	bx	lr
 800b37e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800b494 <__ieee754_logf+0x1c0>
 800b382:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b386:	eee0 7a66 	vfms.f32	s15, s0, s13
 800b38a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b38e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b392:	b913      	cbnz	r3, 800b39a <__ieee754_logf+0xc6>
 800b394:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b398:	4770      	bx	lr
 800b39a:	ee07 3a90 	vmov	s15, r3
 800b39e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b48c <__ieee754_logf+0x1b8>
 800b3a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3a6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800b3aa:	ee37 0a40 	vsub.f32	s0, s14, s0
 800b3ae:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b490 <__ieee754_logf+0x1bc>
 800b3b2:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800b3b6:	4770      	bx	lr
 800b3b8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800b3bc:	ee70 7a27 	vadd.f32	s15, s0, s15
 800b3c0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b498 <__ieee754_logf+0x1c4>
 800b3c4:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800b49c <__ieee754_logf+0x1c8>
 800b3c8:	4935      	ldr	r1, [pc, #212]	@ (800b4a0 <__ieee754_logf+0x1cc>)
 800b3ca:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800b3ce:	4411      	add	r1, r2
 800b3d0:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800b3d4:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800b3d8:	430a      	orrs	r2, r1
 800b3da:	2a00      	cmp	r2, #0
 800b3dc:	ee07 3a90 	vmov	s15, r3
 800b3e0:	ee26 5a06 	vmul.f32	s10, s12, s12
 800b3e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b3e8:	ee25 7a05 	vmul.f32	s14, s10, s10
 800b3ec:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800b4a4 <__ieee754_logf+0x1d0>
 800b3f0:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b3f4:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800b4a8 <__ieee754_logf+0x1d4>
 800b3f8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800b3fc:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800b4ac <__ieee754_logf+0x1d8>
 800b400:	eee7 7a24 	vfma.f32	s15, s14, s9
 800b404:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800b4b0 <__ieee754_logf+0x1dc>
 800b408:	eee7 4a87 	vfma.f32	s9, s15, s14
 800b40c:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800b4b4 <__ieee754_logf+0x1e0>
 800b410:	eee4 7a87 	vfma.f32	s15, s9, s14
 800b414:	ee67 7a85 	vmul.f32	s15, s15, s10
 800b418:	eee5 7a87 	vfma.f32	s15, s11, s14
 800b41c:	dd1a      	ble.n	800b454 <__ieee754_logf+0x180>
 800b41e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800b422:	ee20 7a07 	vmul.f32	s14, s0, s14
 800b426:	ee27 7a00 	vmul.f32	s14, s14, s0
 800b42a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b42e:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b432:	b913      	cbnz	r3, 800b43a <__ieee754_logf+0x166>
 800b434:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b438:	e7ac      	b.n	800b394 <__ieee754_logf+0xc0>
 800b43a:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800b48c <__ieee754_logf+0x1b8>
 800b43e:	eee6 7a86 	vfma.f32	s15, s13, s12
 800b442:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b446:	ee37 0a40 	vsub.f32	s0, s14, s0
 800b44a:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800b490 <__ieee754_logf+0x1bc>
 800b44e:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800b452:	4770      	bx	lr
 800b454:	ee70 7a67 	vsub.f32	s15, s0, s15
 800b458:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b45c:	b913      	cbnz	r3, 800b464 <__ieee754_logf+0x190>
 800b45e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b462:	4770      	bx	lr
 800b464:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800b48c <__ieee754_logf+0x1b8>
 800b468:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800b46c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b470:	e7eb      	b.n	800b44a <__ieee754_logf+0x176>
 800b472:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800b47c <__ieee754_logf+0x1a8>
 800b476:	4770      	bx	lr
 800b478:	cc000000 	.word	0xcc000000
 800b47c:	00000000 	.word	0x00000000
 800b480:	4c000000 	.word	0x4c000000
 800b484:	004afb20 	.word	0x004afb20
 800b488:	007ffff0 	.word	0x007ffff0
 800b48c:	3717f7d1 	.word	0x3717f7d1
 800b490:	3f317180 	.word	0x3f317180
 800b494:	3eaaaaab 	.word	0x3eaaaaab
 800b498:	3e1cd04f 	.word	0x3e1cd04f
 800b49c:	3e178897 	.word	0x3e178897
 800b4a0:	ffcf5c30 	.word	0xffcf5c30
 800b4a4:	3e638e29 	.word	0x3e638e29
 800b4a8:	3ecccccd 	.word	0x3ecccccd
 800b4ac:	3e3a3325 	.word	0x3e3a3325
 800b4b0:	3e924925 	.word	0x3e924925
 800b4b4:	3f2aaaab 	.word	0x3f2aaaab

0800b4b8 <_init>:
 800b4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ba:	bf00      	nop
 800b4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4be:	bc08      	pop	{r3}
 800b4c0:	469e      	mov	lr, r3
 800b4c2:	4770      	bx	lr

0800b4c4 <_fini>:
 800b4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4c6:	bf00      	nop
 800b4c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4ca:	bc08      	pop	{r3}
 800b4cc:	469e      	mov	lr, r3
 800b4ce:	4770      	bx	lr
