

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_loop11'
================================================================
* Date:           Tue Nov 25 19:16:02 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  28.252 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp_eq  i5 %i_1, i5 16" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 10 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %i_1, i5 1" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 12 'add' 'add_ln78' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split6, void %_Z13hw_act_layer2PA16_fS0_.exit.preheader.exitStub" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 13 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 14 'zext' 'i_1_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 %i_1_cast" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 15 'getelementptr' 'temp_output2_0_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 16 'load' 'temp_output2_0_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 %add_ln78, i5 %i" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 17 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.2>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 19 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 20 'load' 'temp_output2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %temp_output2_0_load" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 21 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 23 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp_2, i8 255" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 24 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.44ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 25 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 26 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (22.6ns)   --->   "%tmp_3 = fcmp_olt  i32 %temp_output2_0_load, i32 0" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 27 'fcmp' 'tmp_3' <Predicate = true> <Delay = 22.6> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 22.6> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %or_ln80, i1 %tmp_3" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 28 'and' 'and_ln80' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80, void %.split6._crit_edge, void" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 29 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln81 = store i32 0, i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:81]   --->   Operation 30 'store' 'store_ln81' <Predicate = (and_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split6._crit_edge" [FPGA_AI/src/hls/matmul.cpp:81]   --->   Operation 31 'br' 'br_ln81' <Predicate = (and_ln80)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 0.2ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', FPGA_AI/src/hls/matmul.cpp:78) on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln78', FPGA_AI/src/hls/matmul.cpp:78) [10]  (1.78 ns)
	'store' operation ('store_ln78', FPGA_AI/src/hls/matmul.cpp:78) of variable 'add_ln78', FPGA_AI/src/hls/matmul.cpp:78 on local variable 'i' [30]  (1.59 ns)

 <State 2>: 28.3ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load', FPGA_AI/src/hls/matmul.cpp:80) on array 'temp_output2_0' [16]  (2.32 ns)
	'fcmp' operation ('tmp_3', FPGA_AI/src/hls/matmul.cpp:80) [23]  (22.6 ns)
	'and' operation ('and_ln80', FPGA_AI/src/hls/matmul.cpp:80) [24]  (0.978 ns)
	blocking operation 2.32 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
