[12/18 12:35:20      0s] 
[12/18 12:35:20      0s] Cadence Innovus(TM) Implementation System.
[12/18 12:35:20      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/18 12:35:20      0s] 
[12/18 12:35:20      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[12/18 12:35:20      0s] Options:	-file place_route.tcl 
[12/18 12:35:20      0s] Date:		Thu Dec 18 12:35:20 2025
[12/18 12:35:20      0s] Host:		pc231.ee.hacettepe.edu.tr (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700K CPU @ 3.60GHz 12288KB)
[12/18 12:35:20      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/18 12:35:20      0s] 
[12/18 12:35:20      0s] License:
[12/18 12:35:20      0s] 		[12:35:20.377193] Configured Lic search path (21.01-s002): 5280@193.140.221.209

[12/18 12:35:20      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/18 12:35:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/18 12:35:30      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[12/18 12:35:32     11s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[12/18 12:35:32     11s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[12/18 12:35:32     11s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/18 12:35:32     11s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/18 12:35:32     11s] @(#)CDS: CPE v21.15-s076
[12/18 12:35:32     11s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/18 12:35:32     11s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/18 12:35:32     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/18 12:35:32     11s] @(#)CDS: RCDB 11.15.0
[12/18 12:35:32     11s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/18 12:35:32     11s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/18 12:35:32     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27646_pc231.ee.hacettepe.edu.tr_Student3_jVDFbx.

[12/18 12:35:32     11s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[12/18 12:35:33     13s] 
[12/18 12:35:33     13s] **INFO:  MMMC transition support version v31-84 
[12/18 12:35:33     13s] 
[12/18 12:35:33     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/18 12:35:33     13s] <CMD> suppressMessage ENCEXT-2799
[12/18 12:35:33     13s] <CMD> getVersion
[12/18 12:35:33     13s] [INFO] Loading PVS 23.10 fill procedures
[12/18 12:35:34     13s] Sourcing file "place_route.tcl" ...
[12/18 12:35:34     13s] <CMD> set init_lef_file {../pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
[12/18 12:35:34     13s] <CMD> set init_verilog outputs/core_netlist.v
[12/18 12:35:34     13s] <CMD> set init_top_cell custom_riscv_core
[12/18 12:35:34     13s] <CMD> set init_pwr_net VDD
[12/18 12:35:34     13s] <CMD> set init_gnd_net VSS
[12/18 12:35:34     13s] <CMD> set init_mmmc_file mmmc.tcl
[12/18 12:35:34     13s] <CMD> init_design
[12/18 12:35:34     13s] #% Begin Load MMMC data ... (date=12/18 12:35:34, mem=800.8M)
[12/18 12:35:34     13s] <CMD> set init_mmmc_file mmmc_simple.tcl
[12/18 12:35:34     13s] <CMD> init_design
[12/18 12:35:34     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:35:34     13s] % Begin Load MMMC data ... (date=12/18 12:35:34, mem=800.8M)
[12/18 12:35:34     13s] % End Load MMMC data ... (date=12/18 12:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.8M, current mem=801.8M)
[12/18 12:35:34     13s] 
[12/18 12:35:34     13s] Loading LEF file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ...
[12/18 12:35:34     13s] 
[12/18 12:35:34     13s] Loading LEF file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
[12/18 12:35:34     13s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[12/18 12:35:34     13s] The NOWIREEXTENSIONATPIN statement will be ignored. See file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
[12/18 12:35:34     13s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[12/18 12:35:34     13s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/18 12:35:34     13s] Set DBUPerIGU to M1 pitch 460.
[12/18 12:35:34     13s] **WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probec_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:35:34     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:35:34     13s] **WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probe_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:35:34     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:35:34     13s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__macro_sparecell' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:35:34     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:35:34     13s] **WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:35:34     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:35:34     13s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:35:34     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:35:34     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/18 12:35:34     13s] Loading view definition file from mmmc_simple.tcl
[12/18 12:35:34     13s] Reading SINGLE_LIB timing library '/home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' ...
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:35:34     13s] Read 428 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[12/18 12:35:34     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=868.4M, current mem=818.5M)
[12/18 12:35:34     13s] *** End library_loading (cpu=0.01min, real=0.00min, mem=20.5M, fe_cpu=0.23min, fe_real=0.23min, fe_mem=1023.3M) ***
[12/18 12:35:34     13s] % Begin Load netlist data ... (date=12/18 12:35:34, mem=818.5M)
[12/18 12:35:34     13s] *** Begin netlist parsing (mem=1023.3M) ***
[12/18 12:35:34     13s] Created 428 new cells from 1 timing libraries.
[12/18 12:35:34     13s] Reading netlist ...
[12/18 12:35:34     13s] Backslashed names will retain backslash and a trailing blank character.
[12/18 12:35:34     13s] Reading verilog netlist 'outputs/core_netlist.v'
[12/18 12:35:34     13s] 
[12/18 12:35:34     13s] *** Memory Usage v#1 (Current mem = 1026.301M, initial mem = 476.027M) ***
[12/18 12:35:34     13s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1026.3M) ***
[12/18 12:35:34     13s] % End Load netlist data ... (date=12/18 12:35:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=828.9M, current mem=828.9M)
[12/18 12:35:34     13s] Set top cell to custom_riscv_core.
[12/18 12:35:34     14s] Hooked 428 DB cells to tlib cells.
[12/18 12:35:34     14s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=833.2M, current mem=833.2M)
[12/18 12:35:34     14s] Starting recursive module instantiation check.
[12/18 12:35:34     14s] No recursion found.
[12/18 12:35:34     14s] Building hierarchical netlist for Cell custom_riscv_core ...
[12/18 12:35:34     14s] *** Netlist is unique.
[12/18 12:35:34     14s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[12/18 12:35:34     14s] ** info: there are 438 modules.
[12/18 12:35:34     14s] ** info: there are 11035 stdCell insts.
[12/18 12:35:34     14s] 
[12/18 12:35:34     14s] *** Memory Usage v#1 (Current mem = 1084.227M, initial mem = 476.027M) ***
[12/18 12:35:34     14s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[12/18 12:35:34     14s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[12/18 12:35:34     14s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[12/18 12:35:34     14s] Start create_tracks
[12/18 12:35:34     14s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[12/18 12:35:34     14s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[12/18 12:35:34     14s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[12/18 12:35:34     14s] Extraction setup Started 
[12/18 12:35:34     14s] 
[12/18 12:35:34     14s] Trim Metal Layers:
[12/18 12:35:34     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/18 12:35:34     14s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:35:34     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:35:34     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:35:34     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:35:34     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:35:34     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:35:34     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:35:34     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:35:34     14s] Summary of Active RC-Corners : 
[12/18 12:35:34     14s]  
[12/18 12:35:34     14s]  Analysis View: SINGLE_VIEW
[12/18 12:35:34     14s]     RC-Corner Name        : default_rc_corner
[12/18 12:35:34     14s]     RC-Corner Index       : 0
[12/18 12:35:34     14s]     RC-Corner Temperature : 25 Celsius
[12/18 12:35:34     14s]     RC-Corner Cap Table   : ''
[12/18 12:35:34     14s]     RC-Corner PreRoute Res Factor         : 1
[12/18 12:35:34     14s]     RC-Corner PreRoute Cap Factor         : 1
[12/18 12:35:34     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/18 12:35:34     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/18 12:35:34     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/18 12:35:34     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/18 12:35:34     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/18 12:35:34     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/18 12:35:34     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/18 12:35:34     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/18 12:35:34     14s] 
[12/18 12:35:34     14s] Trim Metal Layers:
[12/18 12:35:34     14s] LayerId::1 widthSet size::1
[12/18 12:35:34     14s] LayerId::2 widthSet size::1
[12/18 12:35:34     14s] LayerId::3 widthSet size::1
[12/18 12:35:34     14s] LayerId::4 widthSet size::1
[12/18 12:35:34     14s] LayerId::5 widthSet size::1
[12/18 12:35:34     14s] LayerId::6 widthSet size::1
[12/18 12:35:34     14s] Updating RC grid for preRoute extraction ...
[12/18 12:35:34     14s] eee: pegSigSF::1.070000
[12/18 12:35:34     14s] Initializing multi-corner resistance tables ...
[12/18 12:35:34     14s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:35:34     14s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:35:34     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:35:34     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:35:34     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:35:34     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:35:34     14s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:35:34     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.396600 newSi=0.000000 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:35:34     14s] *Info: initialize multi-corner CTS.
[12/18 12:35:34     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.4M, current mem=863.5M)
[12/18 12:35:34     14s] Reading timing constraints file '../constraints/basic_timing.sdc' ...
[12/18 12:35:34     14s] Current (total cpu=0:00:14.3, real=0:00:14.0, peak res=1106.0M, current mem=1106.0M)
[12/18 12:35:34     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'iwb_dat_o[*]' (File ../constraints/basic_timing.sdc, Line 13).
[12/18 12:35:34     14s] 
[12/18 12:35:34     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'iwb_we_o' (File ../constraints/basic_timing.sdc, Line 13).
[12/18 12:35:34     14s] 
[12/18 12:35:35     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 20).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/quotient_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 20).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/quotient_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 23).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 23).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 26).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/state_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 26).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/state_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/acc_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 29).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/acc_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/acc_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 29).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/acc_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplicand_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 32).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplicand_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplicand_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 32).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplicand_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplier_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 33).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplier_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplier_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 33).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplier_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/mul_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 36).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/mul_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 36).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 37).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 37).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/op_latched_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 38).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/op_latched_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 38).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu_start_reg/Q' (File ../constraints/basic_timing.sdc, Line 41).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu_start_reg/Q' (File ../constraints/basic_timing.sdc, Line 41).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/busy_reg/D' (File ../constraints/basic_timing.sdc, Line 41).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/busy_reg/D' (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 41).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/done_reg/Q' (File ../constraints/basic_timing.sdc, Line 42).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/done_reg/Q' (File ../constraints/basic_timing.sdc, Line 42).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../constraints/basic_timing.sdc, Line 42).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu_pending_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/*wb_cyc_reg/Q' (File ../constraints/basic_timing.sdc, Line 45).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 45).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 45).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../constraints/basic_timing.sdc, Line 46).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 58).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 58).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 58).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../constraints/basic_timing.sdc, Line 69).
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (TCLCMD-290):	Could not find technology library 'your_library' (File ../constraints/basic_timing.sdc, Line 70).

INFO (CTE): Reading of timing constraints file ../constraints/basic_timing.sdc completed, with 21 Warnings and 67 Errors.
[12/18 12:35:35     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1194.8M, current mem=1194.8M)
[12/18 12:35:35     14s] Current (total cpu=0:00:14.4, real=0:00:15.0, peak res=1194.8M, current mem=1194.8M)
[12/18 12:35:35     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/18 12:35:35     14s] Summary for sequential cells identification: 
[12/18 12:35:35     14s]   Identified SBFF number: 45
[12/18 12:35:35     14s]   Identified MBFF number: 0
[12/18 12:35:35     14s]   Identified SB Latch number: 0
[12/18 12:35:35     14s]   Identified MB Latch number: 0
[12/18 12:35:35     14s]   Not identified SBFF number: 0
[12/18 12:35:35     14s]   Not identified MBFF number: 0
[12/18 12:35:35     14s]   Not identified SB Latch number: 0
[12/18 12:35:35     14s]   Not identified MB Latch number: 0
[12/18 12:35:35     14s]   Number of sequential cells which are not FFs: 23
[12/18 12:35:35     14s] Total number of combinational cells: 329
[12/18 12:35:35     14s] Total number of sequential cells: 68
[12/18 12:35:35     14s] Total number of tristate cells: 13
[12/18 12:35:35     14s] Total number of level shifter cells: 7
[12/18 12:35:35     14s] Total number of power gating cells: 0
[12/18 12:35:35     14s] Total number of isolation cells: 11
[12/18 12:35:35     14s] Total number of power switch cells: 0
[12/18 12:35:35     14s] Total number of pulse generator cells: 0
[12/18 12:35:35     14s] Total number of always on buffers: 0
[12/18 12:35:35     14s] Total number of retention cells: 0
[12/18 12:35:35     14s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[12/18 12:35:35     14s] Total number of usable buffers: 15
[12/18 12:35:35     14s] List of unusable buffers:
[12/18 12:35:35     14s] Total number of unusable buffers: 0
[12/18 12:35:35     14s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[12/18 12:35:35     14s] Total number of usable inverters: 16
[12/18 12:35:35     14s] List of unusable inverters:
[12/18 12:35:35     14s] Total number of unusable inverters: 0
[12/18 12:35:35     14s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[12/18 12:35:35     14s] Total number of identified usable delay cells: 15
[12/18 12:35:35     14s] List of identified unusable delay cells:
[12/18 12:35:35     14s] Total number of identified unusable delay cells: 0
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Deleting Cell Server End ...
[12/18 12:35:35     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.6M, current mem=1216.6M)
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:35:35     14s] Summary for sequential cells identification: 
[12/18 12:35:35     14s]   Identified SBFF number: 45
[12/18 12:35:35     14s]   Identified MBFF number: 0
[12/18 12:35:35     14s]   Identified SB Latch number: 0
[12/18 12:35:35     14s]   Identified MB Latch number: 0
[12/18 12:35:35     14s]   Not identified SBFF number: 0
[12/18 12:35:35     14s]   Not identified MBFF number: 0
[12/18 12:35:35     14s]   Not identified SB Latch number: 0
[12/18 12:35:35     14s]   Not identified MB Latch number: 0
[12/18 12:35:35     14s]   Number of sequential cells which are not FFs: 23
[12/18 12:35:35     14s]  Visiting view : SINGLE_VIEW
[12/18 12:35:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:35:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:35:35     14s]  Visiting view : SINGLE_VIEW
[12/18 12:35:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:35:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:35:35     14s] TLC MultiMap info (StdDelay):
[12/18 12:35:35     14s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:35:35     14s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:35:35     14s]  Setting StdDelay to: 42.5ps
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] TimeStamp Deleting Cell Server End ...
[12/18 12:35:35     14s] % Begin Load MMMC data post ... (date=12/18 12:35:35, mem=1217.0M)
[12/18 12:35:35     14s] % End Load MMMC data post ... (date=12/18 12:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.0M, current mem=1217.0M)
[12/18 12:35:35     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:35:35     14s] <CMD> floorPlan -site unithd -r 0.4 1.0 10 10 10 10
[12/18 12:35:35     14s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[12/18 12:35:35     14s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[12/18 12:35:35     14s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[12/18 12:35:35     14s] Start create_tracks
[12/18 12:35:35     14s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[12/18 12:35:35     14s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[12/18 12:35:35     14s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[12/18 12:35:35     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/18 12:35:35     14s] <CMD> addRing -nets {VDD VSS} -width 2 -spacing 1 -layer {top metal5 bottom metal5 left metal6 right metal6}
[12/18 12:35:35     14s] % Begin addRing (date=12/18 12:35:35, mem=1218.2M)
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] viaInitial starts at Thu Dec 18 12:35:35 2025
viaInitial ends at Thu Dec 18 12:35:35 2025
**ERROR: (IMPPP-182):	You have specified an invalid layer 'metal5'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.6M)
[12/18 12:35:35     14s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[12/18 12:35:35     14s] % End addRing (date=12/18 12:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1219.2M, current mem=1219.2M)
[12/18 12:35:35     14s] <CMD> addStripe -nets {VDD VSS} -layer metal4 -direction vertical -width 1 -spacing 1 -number_of_sets 4
[12/18 12:35:35     14s] % Begin addStripe (date=12/18 12:35:35, mem=1219.2M)
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'metal4'.
% End addStripe (date=12/18 12:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1219.5M, current mem=1219.5M)
[12/18 12:35:35     14s] <CMD> addStripe -nets {VDD VSS} -layer metal3 -direction horizontal -width 1 -spacing 1 -number_of_sets 4
[12/18 12:35:35     14s] % Begin addStripe (date=12/18 12:35:35, mem=1219.5M)
[12/18 12:35:35     14s] 
[12/18 12:35:35     14s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'metal3'.
% End addStripe (date=12/18 12:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1219.5M, current mem=1219.5M)
[12/18 12:35:35     14s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
[12/18 12:35:35     14s] % Begin sroute (date=12/18 12:35:35, mem=1219.5M)
[12/18 12:35:35     14s] **ERROR: (IMPSR-4060):	No layer found by lef layer named metal1.
[12/18 12:35:35     14s] % End sroute (date=12/18 12:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.1M, current mem=1220.1M)
[12/18 12:35:35     14s] <CMD> setPlaceMode -fp false
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/18 12:35:35     14s] <CMD> report_message -start_cmd
[12/18 12:35:35     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:35:35     14s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/18 12:35:35     14s] <CMD> getRouteMode -user -maxRouteLayer
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -maxRouteLayer
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/18 12:35:35     14s] <CMD> getPlaceMode -timingDriven -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -adaptive -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/18 12:35:35     14s] <CMD> getPlaceMode -ignoreScan -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -ignoreScan
[12/18 12:35:35     14s] <CMD> getPlaceMode -repairPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -repairPlace
[12/18 12:35:35     14s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/18 12:35:35     14s] <CMD> getDesignMode -quiet -siPrevention
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[12/18 12:35:35     14s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.6/0:00:14.2 (1.0), mem = 1470.6M
[12/18 12:35:35     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:35     14s] <CMD> um::push_snapshot_stack
[12/18 12:35:35     14s] <CMD> getDesignMode -quiet -flowEffort
[12/18 12:35:35     14s] <CMD> getDesignMode -highSpeedCore -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -adaptive
[12/18 12:35:35     14s] <CMD> set spgFlowInInitialPlace 1
[12/18 12:35:35     14s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -softGuide -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:35:35     14s] <CMD> getPlaceMode -sdpPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -sdpPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/18 12:35:35     14s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/18 12:35:35     14s] [check_scan_connected]: number of scan connected with missing definition = 7, number of scan = 68, number of sequential = 2161, percentage of missing scan cell = 0.32% (7 / 2161)
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_check_library -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -trimView -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/18 12:35:35     14s] <CMD> getPlaceMode -congEffort -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/18 12:35:35     14s] <CMD> getPlaceMode -ignoreScan -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -ignoreScan
[12/18 12:35:35     14s] <CMD> getPlaceMode -repairPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -repairPlace
[12/18 12:35:35     14s] <CMD> getPlaceMode -congEffort -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -fp -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -timingDriven -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -timingDriven
[12/18 12:35:35     14s] <CMD> getPlaceMode -fastFp -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -clusterMode -quiet
[12/18 12:35:35     14s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/18 12:35:35     14s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/18 12:35:35     14s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -forceTiming -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -fp -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -fastfp -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -timingDriven -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -fp -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -fastfp -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -powerDriven -quiet
[12/18 12:35:35     14s] <CMD> getExtractRCMode -quiet -engine
[12/18 12:35:35     14s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/18 12:35:35     14s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/18 12:35:35     14s] <CMD> getAnalysisMode -quiet -cppr
[12/18 12:35:35     14s] <CMD> setExtractRCMode -engine preRoute
[12/18 12:35:35     14s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/18 12:35:35     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:35     14s] <CMD_INTERNAL> isAnalysisModeSetup
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[12/18 12:35:35     14s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -clusterMode
[12/18 12:35:35     14s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/18 12:35:35     14s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/18 12:35:35     14s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/18 12:35:35     14s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/18 12:35:35     14s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/18 12:35:35     14s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/18 12:35:35     14s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/18 12:35:35     14s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/18 12:35:35     14s] <CMD> setPlaceMode -reset -ignoreScan
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/18 12:35:35     14s] <CMD_INTERNAL> colorizeGeometry
[12/18 12:35:35     14s] #Start colorize_geometry on Thu Dec 18 12:35:35 2025
[12/18 12:35:35     14s] #
[12/18 12:35:35     14s] ### Time Record (colorize_geometry) is installed.
[12/18 12:35:35     14s] ### Time Record (Pre Callback) is installed.
[12/18 12:35:35     14s] ### Time Record (Pre Callback) is uninstalled.
[12/18 12:35:35     14s] ### Time Record (DB Import) is installed.
[12/18 12:35:35     14s] #create default rule from bind_ndr_rule rule=0x7f3ab387ddf0 0x7f3aae726ff0
[12/18 12:35:35     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1794318836 placement=984943660 pin_access=1 inst_pattern=1
[12/18 12:35:35     14s] ### Time Record (DB Import) is uninstalled.
[12/18 12:35:35     14s] ### Time Record (DB Export) is installed.
[12/18 12:35:35     14s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1794318836 placement=984943660 pin_access=1 inst_pattern=1
[12/18 12:35:35     14s] ### Time Record (DB Export) is uninstalled.
[12/18 12:35:35     14s] ### Time Record (Post Callback) is installed.
[12/18 12:35:35     14s] ### Time Record (Post Callback) is uninstalled.
[12/18 12:35:35     14s] #
[12/18 12:35:35     14s] #colorize_geometry statistics:
[12/18 12:35:35     14s] #Cpu time = 00:00:00
[12/18 12:35:35     14s] #Elapsed time = 00:00:00
[12/18 12:35:35     14s] #Increased memory = 25.09 (MB)
[12/18 12:35:35     14s] #Total memory = 1248.30 (MB)
[12/18 12:35:35     14s] #Peak memory = 1250.82 (MB)
[12/18 12:35:35     14s] #Number of warnings = 0
[12/18 12:35:35     14s] #Total number of warnings = 0
[12/18 12:35:35     14s] #Number of fails = 0
[12/18 12:35:35     14s] #Total number of fails = 0
[12/18 12:35:35     14s] #Complete colorize_geometry on Thu Dec 18 12:35:35 2025
[12/18 12:35:35     14s] #
[12/18 12:35:35     14s] ### Time Record (colorize_geometry) is uninstalled.
[12/18 12:35:35     14s] ### 
[12/18 12:35:35     14s] ###   Scalability Statistics
[12/18 12:35:35     14s] ### 
[12/18 12:35:35     14s] ### ------------------------+----------------+----------------+----------------+
[12/18 12:35:35     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/18 12:35:35     14s] ### ------------------------+----------------+----------------+----------------+
[12/18 12:35:35     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/18 12:35:35     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/18 12:35:35     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/18 12:35:35     14s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/18 12:35:35     14s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/18 12:35:35     14s] ### ------------------------+----------------+----------------+----------------+
[12/18 12:35:35     14s] ### 
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/18 12:35:35     14s] *** Starting placeDesign default flow ***
[12/18 12:35:35     14s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/18 12:35:35     14s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/18 12:35:35     14s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/18 12:35:35     14s] <CMD> deleteBufferTree -decloneInv
[12/18 12:35:35     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.9 mem=1493.6M
[12/18 12:35:35     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.9 mem=1493.6M
[12/18 12:35:35     14s] *** Start deleteBufferTree ***
[12/18 12:35:35     15s] Info: Detect buffers to remove automatically.
[12/18 12:35:35     15s] Analyzing netlist ...
[12/18 12:35:35     15s] Updating netlist
[12/18 12:35:35     15s] 
[12/18 12:35:35     15s] *summary: 20 instances (buffers/inverters) removed
[12/18 12:35:35     15s] *** Finish deleteBufferTree (0:00:00.3) ***
[12/18 12:35:35     15s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/18 12:35:35     15s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/18 12:35:35     15s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:35:35     15s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/18 12:35:35     15s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:35:35     15s] **INFO: Enable pre-place timing setting for timing analysis
[12/18 12:35:35     15s] Set Using Default Delay Limit as 101.
[12/18 12:35:35     15s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/18 12:35:35     15s] <CMD> set delaycal_use_default_delay_limit 101
[12/18 12:35:35     15s] Set Default Net Delay as 0 ps.
[12/18 12:35:35     15s] <CMD> set delaycal_default_net_delay 0
[12/18 12:35:35     15s] Set Default Net Load as 0 pF. 
[12/18 12:35:35     15s] <CMD> set delaycal_default_net_load 0
[12/18 12:35:35     15s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:35:35     15s] Set Default Input Pin Transition as 1 ps.
[12/18 12:35:35     15s] <CMD> set delaycal_input_transition_delay 1ps
[12/18 12:35:35     15s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/18 12:35:35     15s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/18 12:35:35     15s] <CMD> getAnalysisMode -checkType -quiet
[12/18 12:35:35     15s] <CMD> buildTimingGraph
[12/18 12:35:35     15s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:35:35     15s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:35:35     15s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/18 12:35:35     15s] **INFO: Analyzing IO path groups for slack adjustment
[12/18 12:35:35     15s] <CMD> get_global timing_enable_path_group_priority
[12/18 12:35:35     15s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/18 12:35:35     15s] <CMD> set_global timing_enable_path_group_priority false
[12/18 12:35:35     15s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/18 12:35:35     15s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:35:35     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:35     15s] <CMD> group_path -name in2reg_tmp.27646 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
[12/18 12:35:35     15s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:35:35     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:35     15s] <CMD> group_path -name in2out_tmp.27646 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
[12/18 12:35:35     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:35     15s] <CMD> group_path -name reg2reg_tmp.27646 -from 0x19 -to 0x1a
[12/18 12:35:35     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:35     15s] <CMD> group_path -name reg2out_tmp.27646 -from 0x1d -to 0x1e
[12/18 12:35:36     15s] <CMD> setPathGroupOptions reg2reg_tmp.27646 -effortLevel high
[12/18 12:35:36     15s] Effort level <high> specified for reg2reg_tmp.27646 path_group
[12/18 12:35:36     15s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:35:36     15s] AAE DB initialization (MEM=1513.47 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/18 12:35:36     15s] #################################################################################
[12/18 12:35:36     15s] # Design Stage: PreRoute
[12/18 12:35:36     15s] # Design Name: custom_riscv_core
[12/18 12:35:36     15s] # Design Mode: 90nm
[12/18 12:35:36     15s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:35:36     15s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:35:36     15s] # Signoff Settings: SI Off 
[12/18 12:35:36     15s] #################################################################################
[12/18 12:35:36     16s] Calculate delays in Single mode...
[12/18 12:35:36     16s] <CMD> get_capacitance_unit
[12/18 12:35:36     16s] Topological Sorting (REAL = 0:00:00.0, MEM = 1513.5M, InitMEM = 1513.5M)
[12/18 12:35:36     16s] Start delay calculation (fullDC) (1 T). (MEM=1513.47)
[12/18 12:35:36     16s] <CMD_INTERNAL> isAnalysisModeSetup
[12/18 12:35:36     16s] <CMD> getAnalysisMode -analysisType -quiet
[12/18 12:35:36     16s] siFlow : Timing analysis mode is single, using late cdB files
[12/18 12:35:36     16s] <CMD_INTERNAL> isAnalysisModeSetup
[12/18 12:35:36     16s] <CMD> all_setup_analysis_views
[12/18 12:35:36     16s] <CMD> all_hold_analysis_views
[12/18 12:35:36     16s] <CMD> get_analysis_view $view -delay_corner
[12/18 12:35:36     16s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/18 12:35:36     16s] <CMD> get_delay_corner $dcCorner -library_set
[12/18 12:35:36     16s] <CMD> get_library_set $libSetName -si
[12/18 12:35:36     16s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/18 12:35:36     16s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/18 12:35:36     16s] Start AAE Lib Loading. (MEM=1524.98)
[12/18 12:35:36     16s] End AAE Lib Loading. (MEM=1563.14 CPU=0:00:00.0 Real=0:00:00.0)
[12/18 12:35:36     16s] End AAE Lib Interpolated Model. (MEM=1563.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:35:37     16s] Total number of fetched objects 11234
[12/18 12:35:37     17s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:35:37     17s] End delay calculation. (MEM=1646.06 CPU=0:00:00.9 REAL=0:00:01.0)
[12/18 12:35:37     17s] End delay calculation (fullDC). (MEM=1609.44 CPU=0:00:01.0 REAL=0:00:01.0)
[12/18 12:35:37     17s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1609.4M) ***
[12/18 12:35:37     17s] <CMD> reset_path_group -name reg2out_tmp.27646
[12/18 12:35:37     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:37     17s] <CMD> reset_path_group -name in2reg_tmp.27646
[12/18 12:35:37     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:37     17s] <CMD> reset_path_group -name in2out_tmp.27646
[12/18 12:35:37     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:37     17s] <CMD> reset_path_group -name reg2reg_tmp.27646
[12/18 12:35:37     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:37     17s] **INFO: Disable pre-place timing setting for timing analysis
[12/18 12:35:37     17s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/18 12:35:37     17s] Set Using Default Delay Limit as 1000.
[12/18 12:35:37     17s] <CMD> set delaycal_use_default_delay_limit 1000
[12/18 12:35:37     17s] Set Default Net Delay as 1000 ps.
[12/18 12:35:37     17s] <CMD> set delaycal_default_net_delay 1000ps
[12/18 12:35:37     17s] Set Default Input Pin Transition as 0.1 ps.
[12/18 12:35:37     17s] <CMD> set delaycal_input_transition_delay 0ps
[12/18 12:35:37     17s] Set Default Net Load as 0.5 pF. 
[12/18 12:35:37     17s] <CMD> set delaycal_default_net_load 0.5pf
[12/18 12:35:37     17s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:35:37     17s] <CMD> all_setup_analysis_views
[12/18 12:35:37     17s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/18 12:35:37     17s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:37     17s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:35:37     17s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/18 12:35:37     17s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/18 12:35:37     17s] <CMD> getPlaceMode -quiet -expSkipGP
[12/18 12:35:37     17s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1599.9M, EPOCH TIME: 1766050537.916971
[12/18 12:35:37     17s] Deleted 0 physical inst  (cell - / prefix -).
[12/18 12:35:37     17s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1599.9M, EPOCH TIME: 1766050537.917236
[12/18 12:35:37     17s] INFO: #ExclusiveGroups=0
[12/18 12:35:37     17s] INFO: There are no Exclusive Groups.
[12/18 12:35:37     17s] Extracting standard cell pins and blockage ...... 
[12/18 12:35:37     17s] Pin and blockage extraction finished
[12/18 12:35:37     17s] Extracting macro/IO cell pins and blockage ...... 
[12/18 12:35:37     17s] Pin and blockage extraction finished
[12/18 12:35:37     17s] *** Starting "NanoPlace(TM) placement v#1 (mem=1599.9M)" ...
[12/18 12:35:37     17s] <CMD> setDelayCalMode -engine feDc
[12/18 12:35:37     17s] Wait...
[12/18 12:35:38     17s] *** Build Buffered Sizing Timing Model
[12/18 12:35:38     17s] (cpu=0:00:00.4 mem=1607.9M) ***
[12/18 12:35:38     17s] *** Build Virtual Sizing Timing Model
[12/18 12:35:38     17s] (cpu=0:00:00.5 mem=1607.9M) ***
[12/18 12:35:38     17s] No user-set net weight.
[12/18 12:35:38     17s] Net fanout histogram:
[12/18 12:35:38     17s] 2		: 6405 (57.0%) nets
[12/18 12:35:38     17s] 3		: 1802 (16.0%) nets
[12/18 12:35:38     17s] 4     -	14	: 2734 (24.3%) nets
[12/18 12:35:38     17s] 15    -	39	: 269 (2.4%) nets
[12/18 12:35:38     17s] 40    -	79	: 20 (0.2%) nets
[12/18 12:35:38     17s] 80    -	159	: 3 (0.0%) nets
[12/18 12:35:38     17s] 160   -	319	: 0 (0.0%) nets
[12/18 12:35:38     17s] 320   -	639	: 0 (0.0%) nets
[12/18 12:35:38     17s] 640   -	1279	: 0 (0.0%) nets
[12/18 12:35:38     17s] 1280  -	2559	: 1 (0.0%) nets
[12/18 12:35:38     17s] 2560  -	5119	: 0 (0.0%) nets
[12/18 12:35:38     17s] 5120+		: 0 (0.0%) nets
[12/18 12:35:38     17s] no activity file in design. spp won't run.
[12/18 12:35:38     17s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/18 12:35:38     17s] Scan chains were not defined.
[12/18 12:35:38     17s] Processing tracks to init pin-track alignment.
[12/18 12:35:38     17s] z: 1, totalTracks: 1
[12/18 12:35:38     17s] z: 3, totalTracks: 1
[12/18 12:35:38     17s] z: 5, totalTracks: 1
[12/18 12:35:38     17s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:35:38     17s] All LLGs are deleted
[12/18 12:35:38     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:38     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:38     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1607.9M, EPOCH TIME: 1766050538.446729
[12/18 12:35:38     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1607.9M, EPOCH TIME: 1766050538.446882
[12/18 12:35:38     17s] # Building custom_riscv_core llgBox search-tree.
[12/18 12:35:38     17s] #std cell=11016 (0 fixed + 11016 movable) #buf cell=0 #inv cell=688 #block=0 (0 floating + 0 preplaced)
[12/18 12:35:38     17s] #ioInst=0 #net=11234 #term=43663 #term/net=3.89, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=206
[12/18 12:35:38     17s] stdCell: 11016 single + 0 double + 0 multi
[12/18 12:35:38     17s] Total standard cell length = 37.6367 (mm), area = 0.1024 (mm^2)
[12/18 12:35:38     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1607.9M, EPOCH TIME: 1766050538.449274
[12/18 12:35:38     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:38     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:38     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1607.9M, EPOCH TIME: 1766050538.449421
[12/18 12:35:38     17s] Max number of tech site patterns supported in site array is 256.
[12/18 12:35:38     17s] Core basic site is unithd
[12/18 12:35:38     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1607.9M, EPOCH TIME: 1766050538.453935
[12/18 12:35:38     17s] After signature check, allow fast init is false, keep pre-filter is false.
[12/18 12:35:38     17s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/18 12:35:38     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1607.9M, EPOCH TIME: 1766050538.454104
[12/18 12:35:38     17s] Use non-trimmed site array because memory saving is not enough.
[12/18 12:35:38     17s] SiteArray: non-trimmed site array dimensions = 74 x 1107
[12/18 12:35:38     17s] SiteArray: use 475,136 bytes
[12/18 12:35:38     17s] SiteArray: current memory after site array memory allocation 1608.4M
[12/18 12:35:38     17s] SiteArray: FP blocked sites are writable
[12/18 12:35:38     17s] Estimated cell power/ground rail width = 0.340 um
[12/18 12:35:38     17s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:35:38     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1608.4M, EPOCH TIME: 1766050538.455484
[12/18 12:35:38     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1608.4M, EPOCH TIME: 1766050538.455526
[12/18 12:35:38     17s] SiteArray: number of non floorplan blocked sites for llg default is 81918
[12/18 12:35:38     17s] Atter site array init, number of instance map data is 0.
[12/18 12:35:38     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1608.4M, EPOCH TIME: 1766050538.456506
[12/18 12:35:38     17s] 
[12/18 12:35:38     17s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:35:38     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1608.4M, EPOCH TIME: 1766050538.457991
[12/18 12:35:38     17s] 
[12/18 12:35:38     17s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:35:38     17s] Average module density = 0.999.
[12/18 12:35:38     17s] Density for the design = 0.999.
[12/18 12:35:38     17s]        = stdcell_area 81819 sites (102372 um^2) / alloc_area 81918 sites (102496 um^2).
[12/18 12:35:38     17s] Pin Density = 0.5330.
[12/18 12:35:38     17s]             = total # of pins 43663 / total area 81918.
[12/18 12:35:38     17s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1608.4M, EPOCH TIME: 1766050538.459936
[12/18 12:35:38     17s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1608.4M, EPOCH TIME: 1766050538.460555
[12/18 12:35:38     17s] OPERPROF: Starting pre-place ADS at level 1, MEM:1608.4M, EPOCH TIME: 1766050538.460829
[12/18 12:35:38     17s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1608.4M, EPOCH TIME: 1766050538.462903
[12/18 12:35:38     17s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1608.4M, EPOCH TIME: 1766050538.462939
[12/18 12:35:38     17s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1608.4M, EPOCH TIME: 1766050538.462983
[12/18 12:35:38     17s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1608.4M, EPOCH TIME: 1766050538.463015
[12/18 12:35:38     17s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1608.4M, EPOCH TIME: 1766050538.463045
[12/18 12:35:38     17s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.000, MEM:1608.4M, EPOCH TIME: 1766050538.463173
[12/18 12:35:38     17s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1608.4M, EPOCH TIME: 1766050538.463205
[12/18 12:35:38     17s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1608.4M, EPOCH TIME: 1766050538.463243
[12/18 12:35:38     17s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.000, MEM:1608.4M, EPOCH TIME: 1766050538.463273
[12/18 12:35:38     17s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.000, MEM:1608.4M, EPOCH TIME: 1766050538.463338
[12/18 12:35:38     17s] res site 1.
[12/18 12:35:38     17s] ADSU 0.999 -> 1.001. site 81918.000 -> 81759.600. GS 21.760
[12/18 12:35:38     17s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.018, MEM:1608.4M, EPOCH TIME: 1766050538.479067
[12/18 12:35:38     17s] OPERPROF: Starting spMPad at level 1, MEM:1575.4M, EPOCH TIME: 1766050538.479497
[12/18 12:35:38     17s] OPERPROF:   Starting spContextMPad at level 2, MEM:1575.4M, EPOCH TIME: 1766050538.479907
[12/18 12:35:38     17s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1575.4M, EPOCH TIME: 1766050538.479939
[12/18 12:35:38     17s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1575.4M, EPOCH TIME: 1766050538.479971
[12/18 12:35:38     17s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1575.4M, EPOCH TIME: 1766050538.486455
[12/18 12:35:38     17s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1575.4M, EPOCH TIME: 1766050538.487125
[12/18 12:35:38     17s] === lastAutoLevel = 8 
[12/18 12:35:38     17s] OPERPROF: Starting spInitNetWt at level 1, MEM:1575.4M, EPOCH TIME: 1766050538.488925
[12/18 12:35:38     17s] no activity file in design. spp won't run.
[12/18 12:35:38     17s] [spp] 0
[12/18 12:35:38     17s] [adp] 0:1:1:3
[12/18 12:35:39     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.800, REAL:0.789, MEM:1603.7M, EPOCH TIME: 1766050539.277563
[12/18 12:35:39     18s] Clock gating cells determined by native netlist tracing.
[12/18 12:35:39     18s] no activity file in design. spp won't run.
[12/18 12:35:39     18s] no activity file in design. spp won't run.
[12/18 12:35:39     18s] <CMD> createBasicPathGroups -quiet
[12/18 12:35:39     18s] Effort level <high> specified for reg2reg path_group
[12/18 12:35:39     18s] OPERPROF: Starting npMain at level 1, MEM:1606.7M, EPOCH TIME: 1766050539.616447
[12/18 12:35:40     18s] OPERPROF:   Starting npPlace at level 2, MEM:1625.3M, EPOCH TIME: 1766050540.640818
[12/18 12:35:40     18s] Iteration  1: Total net bbox = 2.176e-08 (1.85e-08 3.26e-09)
[12/18 12:35:40     18s]               Est.  stn bbox = 2.303e-08 (1.96e-08 3.47e-09)
[12/18 12:35:40     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.3M
[12/18 12:35:40     18s] Iteration  2: Total net bbox = 2.176e-08 (1.85e-08 3.26e-09)
[12/18 12:35:40     18s]               Est.  stn bbox = 2.303e-08 (1.96e-08 3.47e-09)
[12/18 12:35:40     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.3M
[12/18 12:35:40     19s] exp_mt_sequential is set from setPlaceMode option to 1
[12/18 12:35:40     19s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/18 12:35:40     19s] place_exp_mt_interval set to default 32
[12/18 12:35:40     19s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/18 12:35:40     19s] Iteration  3: Total net bbox = 4.591e+02 (3.00e+02 1.59e+02)
[12/18 12:35:40     19s]               Est.  stn bbox = 6.276e+02 (4.24e+02 2.03e+02)
[12/18 12:35:40     19s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1654.8M
[12/18 12:35:40     19s] Total number of setup views is 1.
[12/18 12:35:40     19s] Total number of active setup views is 1.
[12/18 12:35:40     19s] Active setup views:
[12/18 12:35:40     19s]     SINGLE_VIEW
[12/18 12:35:42     20s] Iteration  4: Total net bbox = 9.682e+04 (9.67e+04 1.05e+02)
[12/18 12:35:42     20s]               Est.  stn bbox = 1.248e+05 (1.25e+05 1.23e+02)
[12/18 12:35:42     20s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1671.9M
[12/18 12:35:44     22s] Iteration  5: Total net bbox = 1.956e+05 (1.14e+05 8.20e+04)
[12/18 12:35:44     22s]               Est.  stn bbox = 2.663e+05 (1.53e+05 1.13e+05)
[12/18 12:35:44     22s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1671.9M
[12/18 12:35:44     22s] OPERPROF:   Finished npPlace at level 2, CPU:3.520, REAL:3.504, MEM:1671.9M, EPOCH TIME: 1766050544.144738
[12/18 12:35:44     22s] OPERPROF: Finished npMain at level 1, CPU:3.550, REAL:4.536, MEM:1671.9M, EPOCH TIME: 1766050544.152239
[12/18 12:35:44     22s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1671.9M, EPOCH TIME: 1766050544.154522
[12/18 12:35:44     22s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:35:44     22s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1671.9M, EPOCH TIME: 1766050544.156037
[12/18 12:35:44     22s] OPERPROF: Starting npMain at level 1, MEM:1671.9M, EPOCH TIME: 1766050544.156878
[12/18 12:35:44     22s] OPERPROF:   Starting npPlace at level 2, MEM:1671.9M, EPOCH TIME: 1766050544.196098
[12/18 12:35:46     24s] Iteration  6: Total net bbox = 2.189e+05 (1.20e+05 9.84e+04)
[12/18 12:35:46     24s]               Est.  stn bbox = 3.016e+05 (1.62e+05 1.40e+05)
[12/18 12:35:46     24s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1665.9M
[12/18 12:35:46     24s] OPERPROF:   Finished npPlace at level 2, CPU:2.180, REAL:2.181, MEM:1665.9M, EPOCH TIME: 1766050546.377208
[12/18 12:35:46     24s] OPERPROF: Finished npMain at level 1, CPU:2.230, REAL:2.228, MEM:1665.9M, EPOCH TIME: 1766050546.385139
[12/18 12:35:46     24s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1665.9M, EPOCH TIME: 1766050546.385827
[12/18 12:35:46     24s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:35:46     24s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1665.9M, EPOCH TIME: 1766050546.386408
[12/18 12:35:46     24s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1665.9M, EPOCH TIME: 1766050546.386550
[12/18 12:35:46     24s] Starting Early Global Route rough congestion estimation: mem = 1665.9M
[12/18 12:35:46     24s] <CMD> psp::embedded_egr_init_
[12/18 12:35:46     24s] (I)      ================== Layers ===================
[12/18 12:35:46     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:46     24s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:35:46     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:46     24s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:35:46     24s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:35:46     24s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:35:46     24s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:35:46     24s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:35:46     24s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:35:46     24s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:35:46     24s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:35:46     24s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:35:46     24s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:35:46     24s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:35:46     24s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:35:46     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:46     24s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:35:46     24s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:35:46     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:46     24s] (I)      Started Import and model ( Curr Mem: 1665.94 MB )
[12/18 12:35:46     24s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:35:46     24s] (I)      == Non-default Options ==
[12/18 12:35:46     24s] (I)      Print mode                                         : 2
[12/18 12:35:46     24s] (I)      Stop if highly congested                           : false
[12/18 12:35:46     24s] (I)      Maximum routing layer                              : 6
[12/18 12:35:46     24s] (I)      Assign partition pins                              : false
[12/18 12:35:46     24s] (I)      Support large GCell                                : true
[12/18 12:35:46     24s] (I)      Number of threads                                  : 1
[12/18 12:35:46     24s] (I)      Number of rows per GCell                           : 8
[12/18 12:35:46     24s] (I)      Max num rows per GCell                             : 32
[12/18 12:35:46     24s] (I)      Method to set GCell size                           : row
[12/18 12:35:46     24s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:35:46     24s] (I)      Use row-based GCell size
[12/18 12:35:46     24s] (I)      Use row-based GCell align
[12/18 12:35:46     24s] (I)      layer 0 area = 56099
[12/18 12:35:46     24s] (I)      layer 1 area = 83000
[12/18 12:35:46     24s] (I)      layer 2 area = 67600
[12/18 12:35:46     24s] (I)      layer 3 area = 240000
[12/18 12:35:46     24s] (I)      layer 4 area = 240000
[12/18 12:35:46     24s] (I)      layer 5 area = 4000000
[12/18 12:35:46     24s] (I)      GCell unit size   : 2720
[12/18 12:35:46     24s] (I)      GCell multiplier  : 8
[12/18 12:35:46     24s] (I)      GCell row height  : 2720
[12/18 12:35:46     24s] (I)      Actual row height : 2720
[12/18 12:35:46     24s] (I)      GCell align ref   : 10120 10200
[12/18 12:35:46     24s] [NR-eGR] Track table information for default rule: 
[12/18 12:35:46     24s] [NR-eGR] li1 has single uniform track structure
[12/18 12:35:46     24s] [NR-eGR] met1 has single uniform track structure
[12/18 12:35:46     24s] [NR-eGR] met2 has single uniform track structure
[12/18 12:35:46     24s] [NR-eGR] met3 has single uniform track structure
[12/18 12:35:46     24s] [NR-eGR] met4 has single uniform track structure
[12/18 12:35:46     24s] [NR-eGR] met5 has single uniform track structure
[12/18 12:35:46     24s] (I)      =============== Default via ===============
[12/18 12:35:46     24s] (I)      +---+------------------+------------------+
[12/18 12:35:46     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:35:46     24s] (I)      +---+------------------+------------------+
[12/18 12:35:46     24s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:35:46     24s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:35:46     24s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:35:46     24s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:35:46     24s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:35:46     24s] (I)      +---+------------------+------------------+
[12/18 12:35:46     24s] [NR-eGR] Read 0 PG shapes
[12/18 12:35:46     24s] [NR-eGR] Read 0 clock shapes
[12/18 12:35:46     24s] [NR-eGR] Read 0 other shapes
[12/18 12:35:46     24s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:35:46     24s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:35:46     24s] [NR-eGR] #PG Blockages       : 0
[12/18 12:35:46     24s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:35:46     24s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:35:46     24s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:35:46     24s] [NR-eGR] #Other Blockages    : 0
[12/18 12:35:46     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:35:46     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:35:46     24s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:35:46     24s] (I)      early_global_route_priority property id does not exist.
[12/18 12:35:46     24s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:35:46     24s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:35:46     24s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:35:46     24s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:35:46     24s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:35:46     24s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:35:46     24s] (I)      Number of ignored nets                =      0
[12/18 12:35:46     24s] (I)      Number of connected nets              =      0
[12/18 12:35:46     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:35:46     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:35:46     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:35:46     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:35:46     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:35:46     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:35:46     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:35:46     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:35:46     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:35:46     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:35:46     24s] (I)      Ndr track 0 does not exist
[12/18 12:35:46     24s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:35:46     24s] (I)      Routing area        : (0, 0) - (529460, 221680)
[12/18 12:35:46     24s] (I)      Core area           : (10120, 10200) - (519340, 211480)
[12/18 12:35:46     24s] (I)      Site width          :   460  (dbu)
[12/18 12:35:46     24s] (I)      Row height          :  2720  (dbu)
[12/18 12:35:46     24s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:35:46     24s] (I)      GCell width         : 21760  (dbu)
[12/18 12:35:46     24s] (I)      GCell height        : 21760  (dbu)
[12/18 12:35:46     24s] (I)      Grid                :    25    11     6
[12/18 12:35:46     24s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:35:46     24s] (I)      Vertical capacity   :     0     0 21760     0 21760     0
[12/18 12:35:46     24s] (I)      Horizontal capacity :     0 21760     0 21760     0 21760
[12/18 12:35:46     24s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:35:46     24s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:35:46     24s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:35:46     24s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:35:46     24s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:35:46     24s] (I)      Num tracks per GCell: 64.00 64.00 47.30 35.67 31.54  5.95
[12/18 12:35:46     24s] (I)      Total num of tracks :  1151   652  1151   363   767    60
[12/18 12:35:46     24s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:35:46     24s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:35:46     24s] (I)      --------------------------------------------------------
[12/18 12:35:46     24s] 
[12/18 12:35:46     24s] [NR-eGR] ============ Routing rule table ============
[12/18 12:35:46     24s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:35:46     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:35:46     24s] (I)                    Layer    2    3    4    5     6 
[12/18 12:35:46     24s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:35:46     24s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:35:46     24s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:35:46     24s] [NR-eGR] ========================================
[12/18 12:35:46     24s] [NR-eGR] 
[12/18 12:35:46     24s] (I)      =============== Blocked Tracks ===============
[12/18 12:35:46     24s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:46     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:35:46     24s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:46     24s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:35:46     24s] (I)      |     2 |   16300 |     9612 |        58.97% |
[12/18 12:35:46     24s] (I)      |     3 |   12661 |        0 |         0.00% |
[12/18 12:35:46     24s] (I)      |     4 |    9075 |        0 |         0.00% |
[12/18 12:35:46     24s] (I)      |     5 |    8437 |        0 |         0.00% |
[12/18 12:35:46     24s] (I)      |     6 |    1500 |        0 |         0.00% |
[12/18 12:35:46     24s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:46     24s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1665.94 MB )
[12/18 12:35:46     24s] (I)      Reset routing kernel
[12/18 12:35:46     24s] (I)      numLocalWires=46331  numGlobalNetBranches=13814  numLocalNetBranches=9438
[12/18 12:35:46     24s] (I)      totalPins=43361  totalGlobalPin=13782 (31.78%)
[12/18 12:35:46     24s] (I)      total 2D Cap : 40127 = (19029 H, 21098 V)
[12/18 12:35:46     24s] (I)      
[12/18 12:35:46     24s] (I)      ============  Phase 1a Route ============
[12/18 12:35:46     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:35:46     24s] (I)      Usage: 12133 = (6406 H, 5727 V) = (33.66% H, 27.14% V) = (1.394e+05um H, 1.246e+05um V)
[12/18 12:35:46     24s] (I)      
[12/18 12:35:46     24s] (I)      ============  Phase 1b Route ============
[12/18 12:35:46     24s] (I)      Usage: 12175 = (6405 H, 5770 V) = (33.66% H, 27.35% V) = (1.394e+05um H, 1.256e+05um V)
[12/18 12:35:46     24s] (I)      eGR overflow: 176.28% H + 3.62% V
[12/18 12:35:46     24s] 
[12/18 12:35:46     24s] [NR-eGR] Overflow after Early Global Route 31.16% H + 1.45% V
[12/18 12:35:46     24s] <CMD> psp::embedded_egr_term_
[12/18 12:35:46     24s] Finished Early Global Route rough congestion estimation: mem = 1665.9M
[12/18 12:35:46     24s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.048, MEM:1665.9M, EPOCH TIME: 1766050546.434940
[12/18 12:35:46     24s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/18 12:35:46     24s] OPERPROF: Starting CDPad at level 1, MEM:1665.9M, EPOCH TIME: 1766050546.435141
[12/18 12:35:46     24s] CDPadU 1.001 -> 1.001. R=1.001, N=11016, GS=21.760
[12/18 12:35:46     24s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.016, MEM:1665.9M, EPOCH TIME: 1766050546.450908
[12/18 12:35:46     24s] OPERPROF: Starting npMain at level 1, MEM:1665.9M, EPOCH TIME: 1766050546.451716
[12/18 12:35:46     24s] OPERPROF:   Starting npPlace at level 2, MEM:1665.9M, EPOCH TIME: 1766050546.489584
[12/18 12:35:46     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.011, MEM:1665.9M, EPOCH TIME: 1766050546.500590
[12/18 12:35:46     24s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.057, MEM:1665.9M, EPOCH TIME: 1766050546.508608
[12/18 12:35:46     24s] Global placement CDP skipped at cutLevel 7.
[12/18 12:35:46     24s] Iteration  7: Total net bbox = 3.183e+05 (1.92e+05 1.26e+05)
[12/18 12:35:46     24s]               Est.  stn bbox = 4.053e+05 (2.36e+05 1.69e+05)
[12/18 12:35:46     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1665.9M
[12/18 12:35:47     25s] 
[12/18 12:35:47     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:35:47     25s] TLC MultiMap info (StdDelay):
[12/18 12:35:47     25s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:35:47     25s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:35:47     25s]  Setting StdDelay to: 42.5ps
[12/18 12:35:47     25s] 
[12/18 12:35:47     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:35:47     25s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:35:48     26s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:35:48     26s] Iteration  8: Total net bbox = 3.183e+05 (1.92e+05 1.26e+05)
[12/18 12:35:48     26s]               Est.  stn bbox = 4.053e+05 (2.36e+05 1.69e+05)
[12/18 12:35:48     26s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1665.9M
[12/18 12:35:48     26s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1665.9M, EPOCH TIME: 1766050548.336811
[12/18 12:35:48     26s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:35:48     26s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1665.9M, EPOCH TIME: 1766050548.337426
[12/18 12:35:48     26s] OPERPROF: Starting npMain at level 1, MEM:1665.9M, EPOCH TIME: 1766050548.338075
[12/18 12:35:48     26s] OPERPROF:   Starting npPlace at level 2, MEM:1665.9M, EPOCH TIME: 1766050548.378447
[12/18 12:35:50     29s] OPERPROF:   Finished npPlace at level 2, CPU:2.540, REAL:2.527, MEM:1665.9M, EPOCH TIME: 1766050550.905809
[12/18 12:35:50     29s] OPERPROF: Finished npMain at level 1, CPU:2.590, REAL:2.576, MEM:1665.9M, EPOCH TIME: 1766050550.914143
[12/18 12:35:50     29s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:35:50     29s] No instances found in the vector
[12/18 12:35:50     29s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1665.9M, DRC: 0)
[12/18 12:35:50     29s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:35:50     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1665.9M, EPOCH TIME: 1766050550.915178
[12/18 12:35:50     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:35:50     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1665.9M, EPOCH TIME: 1766050550.915737
[12/18 12:35:50     29s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1665.9M, EPOCH TIME: 1766050550.915880
[12/18 12:35:50     29s] Starting Early Global Route rough congestion estimation: mem = 1665.9M
[12/18 12:35:50     29s] <CMD> psp::embedded_egr_init_
[12/18 12:35:50     29s] (I)      ================== Layers ===================
[12/18 12:35:50     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:50     29s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:35:50     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:50     29s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:35:50     29s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:35:50     29s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:35:50     29s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:35:50     29s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:35:50     29s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:35:50     29s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:35:50     29s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:35:50     29s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:35:50     29s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:35:50     29s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:35:50     29s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:35:50     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:50     29s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:35:50     29s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:35:50     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:50     29s] (I)      Started Import and model ( Curr Mem: 1665.94 MB )
[12/18 12:35:50     29s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:35:50     29s] (I)      == Non-default Options ==
[12/18 12:35:50     29s] (I)      Print mode                                         : 2
[12/18 12:35:50     29s] (I)      Stop if highly congested                           : false
[12/18 12:35:50     29s] (I)      Maximum routing layer                              : 6
[12/18 12:35:50     29s] (I)      Assign partition pins                              : false
[12/18 12:35:50     29s] (I)      Support large GCell                                : true
[12/18 12:35:50     29s] (I)      Number of threads                                  : 1
[12/18 12:35:50     29s] (I)      Number of rows per GCell                           : 4
[12/18 12:35:50     29s] (I)      Max num rows per GCell                             : 32
[12/18 12:35:50     29s] (I)      Method to set GCell size                           : row
[12/18 12:35:50     29s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:35:50     29s] (I)      Use row-based GCell size
[12/18 12:35:50     29s] (I)      Use row-based GCell align
[12/18 12:35:50     29s] (I)      layer 0 area = 56099
[12/18 12:35:50     29s] (I)      layer 1 area = 83000
[12/18 12:35:50     29s] (I)      layer 2 area = 67600
[12/18 12:35:50     29s] (I)      layer 3 area = 240000
[12/18 12:35:50     29s] (I)      layer 4 area = 240000
[12/18 12:35:50     29s] (I)      layer 5 area = 4000000
[12/18 12:35:50     29s] (I)      GCell unit size   : 2720
[12/18 12:35:50     29s] (I)      GCell multiplier  : 4
[12/18 12:35:50     29s] (I)      GCell row height  : 2720
[12/18 12:35:50     29s] (I)      Actual row height : 2720
[12/18 12:35:50     29s] (I)      GCell align ref   : 10120 10200
[12/18 12:35:50     29s] [NR-eGR] Track table information for default rule: 
[12/18 12:35:50     29s] [NR-eGR] li1 has single uniform track structure
[12/18 12:35:50     29s] [NR-eGR] met1 has single uniform track structure
[12/18 12:35:50     29s] [NR-eGR] met2 has single uniform track structure
[12/18 12:35:50     29s] [NR-eGR] met3 has single uniform track structure
[12/18 12:35:50     29s] [NR-eGR] met4 has single uniform track structure
[12/18 12:35:50     29s] [NR-eGR] met5 has single uniform track structure
[12/18 12:35:50     29s] (I)      =============== Default via ===============
[12/18 12:35:50     29s] (I)      +---+------------------+------------------+
[12/18 12:35:50     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:35:50     29s] (I)      +---+------------------+------------------+
[12/18 12:35:50     29s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:35:50     29s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:35:50     29s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:35:50     29s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:35:50     29s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:35:50     29s] (I)      +---+------------------+------------------+
[12/18 12:35:50     29s] [NR-eGR] Read 0 PG shapes
[12/18 12:35:50     29s] [NR-eGR] Read 0 clock shapes
[12/18 12:35:50     29s] [NR-eGR] Read 0 other shapes
[12/18 12:35:50     29s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:35:50     29s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:35:50     29s] [NR-eGR] #PG Blockages       : 0
[12/18 12:35:50     29s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:35:50     29s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:35:50     29s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:35:50     29s] [NR-eGR] #Other Blockages    : 0
[12/18 12:35:50     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:35:50     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:35:50     29s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:35:50     29s] (I)      early_global_route_priority property id does not exist.
[12/18 12:35:50     29s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:35:50     29s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:35:50     29s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:35:50     29s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:35:50     29s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:35:50     29s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:35:50     29s] (I)      Number of ignored nets                =      0
[12/18 12:35:50     29s] (I)      Number of connected nets              =      0
[12/18 12:35:50     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:35:50     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:35:50     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:35:50     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:35:50     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:35:50     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:35:50     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:35:50     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:35:50     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:35:50     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:35:50     29s] (I)      Ndr track 0 does not exist
[12/18 12:35:50     29s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:35:50     29s] (I)      Routing area        : (0, 0) - (529460, 221680)
[12/18 12:35:50     29s] (I)      Core area           : (10120, 10200) - (519340, 211480)
[12/18 12:35:50     29s] (I)      Site width          :   460  (dbu)
[12/18 12:35:50     29s] (I)      Row height          :  2720  (dbu)
[12/18 12:35:50     29s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:35:50     29s] (I)      GCell width         : 10880  (dbu)
[12/18 12:35:50     29s] (I)      GCell height        : 10880  (dbu)
[12/18 12:35:50     29s] (I)      Grid                :    49    21     6
[12/18 12:35:50     29s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:35:50     29s] (I)      Vertical capacity   :     0     0 10880     0 10880     0
[12/18 12:35:50     29s] (I)      Horizontal capacity :     0 10880     0 10880     0 10880
[12/18 12:35:50     29s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:35:50     29s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:35:50     29s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:35:50     29s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:35:50     29s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:35:50     29s] (I)      Num tracks per GCell: 32.00 32.00 23.65 17.84 15.77  2.97
[12/18 12:35:50     29s] (I)      Total num of tracks :  1151   652  1151   363   767    60
[12/18 12:35:50     29s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:35:50     29s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:35:50     29s] (I)      --------------------------------------------------------
[12/18 12:35:50     29s] 
[12/18 12:35:50     29s] [NR-eGR] ============ Routing rule table ============
[12/18 12:35:50     29s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:35:50     29s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:35:50     29s] (I)                    Layer    2    3    4    5     6 
[12/18 12:35:50     29s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:35:50     29s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:35:50     29s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:35:50     29s] [NR-eGR] ========================================
[12/18 12:35:50     29s] [NR-eGR] 
[12/18 12:35:50     29s] (I)      =============== Blocked Tracks ===============
[12/18 12:35:50     29s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:50     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:35:50     29s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:50     29s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:35:50     29s] (I)      |     2 |   31948 |    22640 |        70.87% |
[12/18 12:35:50     29s] (I)      |     3 |   24171 |        0 |         0.00% |
[12/18 12:35:50     29s] (I)      |     4 |   17787 |        0 |         0.00% |
[12/18 12:35:50     29s] (I)      |     5 |   16107 |        0 |         0.00% |
[12/18 12:35:50     29s] (I)      |     6 |    2940 |        0 |         0.00% |
[12/18 12:35:50     29s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:50     29s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1665.94 MB )
[12/18 12:35:50     29s] (I)      Reset routing kernel
[12/18 12:35:50     29s] (I)      numLocalWires=34024  numGlobalNetBranches=11528  numLocalNetBranches=5550
[12/18 12:35:50     29s] (I)      totalPins=43361  totalGlobalPin=22016 (50.77%)
[12/18 12:35:50     29s] (I)      total 2D Cap : 73954 = (33676 H, 40278 V)
[12/18 12:35:50     29s] (I)      
[12/18 12:35:50     29s] (I)      ============  Phase 1a Route ============
[12/18 12:35:50     29s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:35:50     29s] (I)      Usage: 25381 = (13545 H, 11836 V) = (40.22% H, 29.39% V) = (1.474e+05um H, 1.288e+05um V)
[12/18 12:35:50     29s] (I)      
[12/18 12:35:50     29s] (I)      ============  Phase 1b Route ============
[12/18 12:35:50     29s] (I)      Usage: 25542 = (13552 H, 11990 V) = (40.24% H, 29.77% V) = (1.474e+05um H, 1.305e+05um V)
[12/18 12:35:50     29s] (I)      eGR overflow: 134.14% H + 3.23% V
[12/18 12:35:50     29s] 
[12/18 12:35:50     29s] [NR-eGR] Overflow after Early Global Route 37.57% H + 1.55% V
[12/18 12:35:50     29s] <CMD> psp::embedded_egr_term_
[12/18 12:35:50     29s] Finished Early Global Route rough congestion estimation: mem = 1665.9M
[12/18 12:35:50     29s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.050, MEM:1665.9M, EPOCH TIME: 1766050550.965910
[12/18 12:35:50     29s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/18 12:35:50     29s] OPERPROF: Starting CDPad at level 1, MEM:1665.9M, EPOCH TIME: 1766050550.966105
[12/18 12:35:50     29s] CDPadU 1.001 -> 1.001. R=1.001, N=11016, GS=10.880
[12/18 12:35:50     29s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.026, MEM:1665.9M, EPOCH TIME: 1766050550.991606
[12/18 12:35:50     29s] OPERPROF: Starting npMain at level 1, MEM:1665.9M, EPOCH TIME: 1766050550.992358
[12/18 12:35:51     29s] OPERPROF:   Starting npPlace at level 2, MEM:1665.9M, EPOCH TIME: 1766050551.030644
[12/18 12:35:51     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.012, MEM:1665.9M, EPOCH TIME: 1766050551.042496
[12/18 12:35:51     29s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.058, MEM:1665.9M, EPOCH TIME: 1766050551.050460
[12/18 12:35:51     29s] Global placement CDP skipped at cutLevel 9.
[12/18 12:35:51     29s] Iteration  9: Total net bbox = 3.227e+05 (1.97e+05 1.25e+05)
[12/18 12:35:51     29s]               Est.  stn bbox = 4.111e+05 (2.41e+05 1.70e+05)
[12/18 12:35:51     29s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1665.9M
[12/18 12:35:51     30s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:35:52     31s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:35:52     31s] Iteration 10: Total net bbox = 3.227e+05 (1.97e+05 1.25e+05)
[12/18 12:35:52     31s]               Est.  stn bbox = 4.111e+05 (2.41e+05 1.70e+05)
[12/18 12:35:52     31s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 1665.9M
[12/18 12:35:52     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1665.9M, EPOCH TIME: 1766050552.880647
[12/18 12:35:52     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:35:52     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1665.9M, EPOCH TIME: 1766050552.881182
[12/18 12:35:52     31s] Legalizing MH Cells... 0 / 0 (level 8)
[12/18 12:35:52     31s] No instances found in the vector
[12/18 12:35:52     31s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1665.9M, DRC: 0)
[12/18 12:35:52     31s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:35:52     31s] OPERPROF: Starting npMain at level 1, MEM:1665.9M, EPOCH TIME: 1766050552.881778
[12/18 12:35:52     31s] OPERPROF:   Starting npPlace at level 2, MEM:1665.9M, EPOCH TIME: 1766050552.921330
[12/18 12:35:57     35s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:35:58     36s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1665.9M, EPOCH TIME: 1766050558.210048
[12/18 12:35:58     36s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1665.9M, EPOCH TIME: 1766050558.210131
[12/18 12:35:58     36s] OPERPROF:   Finished npPlace at level 2, CPU:5.300, REAL:5.289, MEM:1665.9M, EPOCH TIME: 1766050558.210785
[12/18 12:35:58     36s] OPERPROF: Finished npMain at level 1, CPU:5.350, REAL:5.338, MEM:1665.9M, EPOCH TIME: 1766050558.219342
[12/18 12:35:58     36s] Iteration 11: Total net bbox = 3.241e+05 (1.95e+05 1.29e+05)
[12/18 12:35:58     36s]               Est.  stn bbox = 4.127e+05 (2.38e+05 1.74e+05)
[12/18 12:35:58     36s]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 1665.9M
[12/18 12:35:58     36s] Iteration 12: Total net bbox = 3.241e+05 (1.95e+05 1.29e+05)
[12/18 12:35:58     36s]               Est.  stn bbox = 4.127e+05 (2.38e+05 1.74e+05)
[12/18 12:35:58     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1665.9M
[12/18 12:35:58     36s] [adp] clock
[12/18 12:35:58     36s] [adp] weight, nr nets, wire length
[12/18 12:35:58     36s] [adp]      0        1  721.631000
[12/18 12:35:58     36s] [adp] data
[12/18 12:35:58     36s] [adp] weight, nr nets, wire length
[12/18 12:35:58     36s] [adp]      0    11233  323390.857000
[12/18 12:35:58     36s] [adp] 0.000000|0.000000|0.000000
[12/18 12:35:58     36s] Iteration 13: Total net bbox = 3.241e+05 (1.95e+05 1.29e+05)
[12/18 12:35:58     36s]               Est.  stn bbox = 4.127e+05 (2.38e+05 1.74e+05)
[12/18 12:35:58     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1665.9M
[12/18 12:35:58     36s] *** cost = 3.241e+05 (1.95e+05 1.29e+05) (cpu for global=0:00:18.0) real=0:00:19.0***
[12/18 12:35:58     36s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[12/18 12:35:58     36s] <CMD> reset_path_group
[12/18 12:35:58     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:58     36s] Saved padding area to DB
[12/18 12:35:58     36s] All LLGs are deleted
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1665.9M, EPOCH TIME: 1766050558.276663
[12/18 12:35:58     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1665.9M, EPOCH TIME: 1766050558.276802
[12/18 12:35:58     36s] Solver runtime cpu: 0:00:13.2 real: 0:00:13.2
[12/18 12:35:58     36s] Core Placement runtime cpu: 0:00:13.8 real: 0:00:16.0
[12/18 12:35:58     36s] <CMD> scanReorder
[12/18 12:35:58     36s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/18 12:35:58     36s] Type 'man IMPSP-9025' for more detail.
[12/18 12:35:58     36s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1665.9M, EPOCH TIME: 1766050558.277906
[12/18 12:35:58     36s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1665.9M, EPOCH TIME: 1766050558.277979
[12/18 12:35:58     36s] Processing tracks to init pin-track alignment.
[12/18 12:35:58     36s] z: 1, totalTracks: 1
[12/18 12:35:58     36s] z: 3, totalTracks: 1
[12/18 12:35:58     36s] z: 5, totalTracks: 1
[12/18 12:35:58     36s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:35:58     36s] All LLGs are deleted
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1665.9M, EPOCH TIME: 1766050558.281724
[12/18 12:35:58     36s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1665.9M, EPOCH TIME: 1766050558.281843
[12/18 12:35:58     36s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1665.9M, EPOCH TIME: 1766050558.283553
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1665.9M, EPOCH TIME: 1766050558.283873
[12/18 12:35:58     36s] Max number of tech site patterns supported in site array is 256.
[12/18 12:35:58     36s] Core basic site is unithd
[12/18 12:35:58     36s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1665.9M, EPOCH TIME: 1766050558.288252
[12/18 12:35:58     36s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:35:58     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:35:58     36s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1665.9M, EPOCH TIME: 1766050558.288776
[12/18 12:35:58     36s] Fast DP-INIT is on for default
[12/18 12:35:58     36s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:35:58     36s] Atter site array init, number of instance map data is 0.
[12/18 12:35:58     36s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1665.9M, EPOCH TIME: 1766050558.290426
[12/18 12:35:58     36s] 
[12/18 12:35:58     36s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:35:58     36s] OPERPROF:       Starting CMU at level 4, MEM:1665.9M, EPOCH TIME: 1766050558.291481
[12/18 12:35:58     36s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1665.9M, EPOCH TIME: 1766050558.292191
[12/18 12:35:58     36s] 
[12/18 12:35:58     36s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:35:58     36s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1665.9M, EPOCH TIME: 1766050558.293000
[12/18 12:35:58     36s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1665.9M, EPOCH TIME: 1766050558.293038
[12/18 12:35:58     36s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1665.9M, EPOCH TIME: 1766050558.293076
[12/18 12:35:58     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1665.9MB).
[12/18 12:35:58     36s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:1665.9M, EPOCH TIME: 1766050558.295446
[12/18 12:35:58     36s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.018, MEM:1665.9M, EPOCH TIME: 1766050558.295482
[12/18 12:35:58     36s] TDRefine: refinePlace mode is spiral
[12/18 12:35:58     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27646.1
[12/18 12:35:58     36s] OPERPROF: Starting RefinePlace at level 1, MEM:1665.9M, EPOCH TIME: 1766050558.295533
[12/18 12:35:58     36s] *** Starting refinePlace (0:00:36.7 mem=1665.9M) ***
[12/18 12:35:58     36s] Total net bbox length = 3.241e+05 (1.955e+05 1.286e+05) (ext = 8.987e+04)
[12/18 12:35:58     36s] 
[12/18 12:35:58     36s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:35:58     36s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:35:58     36s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:35:58     36s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:35:58     36s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:35:58     36s] Total net bbox length = 3.241e+05 (1.955e+05 1.286e+05) (ext = 8.987e+04)
[12/18 12:35:58     36s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1665.9MB
[12/18 12:35:58     36s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1665.9MB) @(0:00:36.7 - 0:00:36.7).
[12/18 12:35:58     36s] *** Finished refinePlace (0:00:36.7 mem=1665.9M) ***
[12/18 12:35:58     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27646.1
[12/18 12:35:58     36s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1665.9M, EPOCH TIME: 1766050558.309868
[12/18 12:35:58     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1665.9M, EPOCH TIME: 1766050558.309924
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] All LLGs are deleted
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1665.9M, EPOCH TIME: 1766050558.312951
[12/18 12:35:58     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1665.9M, EPOCH TIME: 1766050558.313068
[12/18 12:35:58     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1642.9M, EPOCH TIME: 1766050558.315250
[12/18 12:35:58     36s] *** End of Placement (cpu=0:00:19.4, real=0:00:21.0, mem=1642.9M) ***
[12/18 12:35:58     36s] Processing tracks to init pin-track alignment.
[12/18 12:35:58     36s] z: 1, totalTracks: 1
[12/18 12:35:58     36s] z: 3, totalTracks: 1
[12/18 12:35:58     36s] z: 5, totalTracks: 1
[12/18 12:35:58     36s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:35:58     36s] All LLGs are deleted
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1642.9M, EPOCH TIME: 1766050558.319339
[12/18 12:35:58     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1766050558.319474
[12/18 12:35:58     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1642.9M, EPOCH TIME: 1766050558.320802
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1642.9M, EPOCH TIME: 1766050558.320885
[12/18 12:35:58     36s] Max number of tech site patterns supported in site array is 256.
[12/18 12:35:58     36s] Core basic site is unithd
[12/18 12:35:58     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1642.9M, EPOCH TIME: 1766050558.325169
[12/18 12:35:58     36s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:35:58     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:35:58     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1642.9M, EPOCH TIME: 1766050558.325681
[12/18 12:35:58     36s] Fast DP-INIT is on for default
[12/18 12:35:58     36s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:35:58     36s] Atter site array init, number of instance map data is 0.
[12/18 12:35:58     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1642.9M, EPOCH TIME: 1766050558.327260
[12/18 12:35:58     36s] 
[12/18 12:35:58     36s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:35:58     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1642.9M, EPOCH TIME: 1766050558.328643
[12/18 12:35:58     36s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1642.9M, EPOCH TIME: 1766050558.329481
[12/18 12:35:58     36s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1642.9M, EPOCH TIME: 1766050558.330528
[12/18 12:35:58     36s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1642.9M, EPOCH TIME: 1766050558.332206
[12/18 12:35:58     36s] default core: bins with density > 0.750 = 100.00 % ( 152 / 152 )
[12/18 12:35:58     36s] Density distribution unevenness ratio = 55.204%
[12/18 12:35:58     36s] Density distribution unevenness ratio (U70) = 55.204%
[12/18 12:35:58     36s] Density distribution unevenness ratio (U80) = 55.204%
[12/18 12:35:58     36s] Density distribution unevenness ratio (U90) = 55.204%
[12/18 12:35:58     36s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.003, MEM:1642.9M, EPOCH TIME: 1766050558.332313
[12/18 12:35:58     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1642.9M, EPOCH TIME: 1766050558.332368
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] All LLGs are deleted
[12/18 12:35:58     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:35:58     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1642.9M, EPOCH TIME: 1766050558.335949
[12/18 12:35:58     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1766050558.336070
[12/18 12:35:58     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1642.9M, EPOCH TIME: 1766050558.336544
[12/18 12:35:58     36s] *** Free Virtual Timing Model ...(mem=1642.9M)
[12/18 12:35:58     36s] <CMD> setDelayCalMode -engine aae
[12/18 12:35:58     36s] <CMD> all_setup_analysis_views
[12/18 12:35:58     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:58     36s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/18 12:35:58     36s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/18 12:35:58     36s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/18 12:35:58     36s] <CMD> get_ccopt_clock_trees *
[12/18 12:35:58     36s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/18 12:35:58     36s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/18 12:35:58     36s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/18 12:35:58     36s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/18 12:35:58     36s] <CMD> getPlaceMode -quiet -timingEffort
[12/18 12:35:58     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:35:58     36s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/18 12:35:58     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:35:58     36s] **INFO: Enable pre-place timing setting for timing analysis
[12/18 12:35:58     36s] Set Using Default Delay Limit as 101.
[12/18 12:35:58     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/18 12:35:58     36s] <CMD> set delaycal_use_default_delay_limit 101
[12/18 12:35:58     36s] Set Default Net Delay as 0 ps.
[12/18 12:35:58     36s] <CMD> set delaycal_default_net_delay 0
[12/18 12:35:58     36s] Set Default Net Load as 0 pF. 
[12/18 12:35:58     36s] <CMD> set delaycal_default_net_load 0
[12/18 12:35:58     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:35:58     36s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/18 12:35:58     36s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/18 12:35:58     36s] <CMD> getAnalysisMode -checkType -quiet
[12/18 12:35:58     36s] <CMD> buildTimingGraph
[12/18 12:35:58     36s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:35:58     36s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:35:58     36s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/18 12:35:58     36s] **INFO: Analyzing IO path groups for slack adjustment
[12/18 12:35:58     36s] <CMD> get_global timing_enable_path_group_priority
[12/18 12:35:58     36s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/18 12:35:58     36s] <CMD> set_global timing_enable_path_group_priority false
[12/18 12:35:58     36s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/18 12:35:58     36s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:35:58     36s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:58     36s] <CMD> group_path -name in2reg_tmp.27646 -from {0x27 0x2a} -to 0x2b -ignore_source_of_trigger_arc
[12/18 12:35:58     36s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:35:58     36s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:58     36s] <CMD> group_path -name in2out_tmp.27646 -from {0x2e 0x31} -to 0x32 -ignore_source_of_trigger_arc
[12/18 12:35:58     36s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:58     36s] <CMD> group_path -name reg2reg_tmp.27646 -from 0x34 -to 0x35
[12/18 12:35:58     36s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:35:58     36s] <CMD> group_path -name reg2out_tmp.27646 -from 0x38 -to 0x39
[12/18 12:35:58     36s] <CMD> setPathGroupOptions reg2reg_tmp.27646 -effortLevel high
[12/18 12:35:58     36s] Effort level <high> specified for reg2reg_tmp.27646 path_group
[12/18 12:35:58     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:35:58     37s] #################################################################################
[12/18 12:35:58     37s] # Design Stage: PreRoute
[12/18 12:35:58     37s] # Design Name: custom_riscv_core
[12/18 12:35:58     37s] # Design Mode: 90nm
[12/18 12:35:58     37s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:35:58     37s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:35:58     37s] # Signoff Settings: SI Off 
[12/18 12:35:58     37s] #################################################################################
[12/18 12:35:58     37s] Calculate delays in Single mode...
[12/18 12:35:58     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1631.4M, InitMEM = 1631.4M)
[12/18 12:35:58     37s] Start delay calculation (fullDC) (1 T). (MEM=1631.43)
[12/18 12:35:58     37s] End AAE Lib Interpolated Model. (MEM=1642.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:35:59     38s] Total number of fetched objects 11234
[12/18 12:35:59     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:35:59     38s] End delay calculation. (MEM=1690.64 CPU=0:00:00.8 REAL=0:00:01.0)
[12/18 12:35:59     38s] End delay calculation (fullDC). (MEM=1690.64 CPU=0:00:01.0 REAL=0:00:01.0)
[12/18 12:35:59     38s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1690.6M) ***
[12/18 12:35:59     38s] <CMD> reset_path_group -name reg2out_tmp.27646
[12/18 12:35:59     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:59     38s] <CMD> reset_path_group -name in2reg_tmp.27646
[12/18 12:35:59     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:59     38s] <CMD> reset_path_group -name in2out_tmp.27646
[12/18 12:35:59     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:59     38s] <CMD> reset_path_group -name reg2reg_tmp.27646
[12/18 12:35:59     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:35:59     38s] **INFO: Disable pre-place timing setting for timing analysis
[12/18 12:35:59     38s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/18 12:35:59     38s] Set Using Default Delay Limit as 1000.
[12/18 12:35:59     38s] <CMD> set delaycal_use_default_delay_limit 1000
[12/18 12:35:59     38s] Set Default Net Delay as 1000 ps.
[12/18 12:35:59     38s] <CMD> set delaycal_default_net_delay 1000ps
[12/18 12:35:59     38s] Set Default Net Load as 0.5 pF. 
[12/18 12:35:59     38s] <CMD> set delaycal_default_net_load 0.5pf
[12/18 12:35:59     38s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:35:59     38s] <CMD> all_setup_analysis_views
[12/18 12:35:59     38s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/18 12:35:59     38s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:35:59     38s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/18 12:35:59     38s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/18 12:35:59     38s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:35:59     38s] <CMD> setPlaceMode -reset -improveWithPsp
[12/18 12:35:59     38s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/18 12:35:59     38s] <CMD> getPlaceMode -congRepair -quiet
[12/18 12:35:59     38s] <CMD> getPlaceMode -fp -quiet
[12/18 12:35:59     38s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/18 12:35:59     38s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/18 12:35:59     38s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/18 12:35:59     38s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/18 12:35:59     38s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/18 12:35:59     38s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/18 12:35:59     38s] <CMD> getPlaceMode -quickCTS -quiet
[12/18 12:35:59     38s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/18 12:35:59     38s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/18 12:35:59     38s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/18 12:35:59     38s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/18 12:35:59     38s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:35:59     38s] <CMD> congRepair
[12/18 12:35:59     38s] Info: Disable timing driven in postCTS congRepair.
[12/18 12:35:59     38s] 
[12/18 12:35:59     38s] Starting congRepair ...
[12/18 12:35:59     38s] User Input Parameters:
[12/18 12:35:59     38s] - Congestion Driven    : On
[12/18 12:35:59     38s] - Timing Driven        : Off
[12/18 12:35:59     38s] - Area-Violation Based : On
[12/18 12:35:59     38s] - Start Rollback Level : -5
[12/18 12:35:59     38s] - Legalized            : On
[12/18 12:35:59     38s] - Window Based         : Off
[12/18 12:35:59     38s] - eDen incr mode       : Off
[12/18 12:35:59     38s] - Small incr mode      : Off
[12/18 12:35:59     38s] 
[12/18 12:35:59     38s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1681.1M, EPOCH TIME: 1766050559.930195
[12/18 12:35:59     38s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1681.1M, EPOCH TIME: 1766050559.935501
[12/18 12:35:59     38s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1681.1M, EPOCH TIME: 1766050559.935561
[12/18 12:35:59     38s] Starting Early Global Route congestion estimation: mem = 1681.1M
[12/18 12:35:59     38s] (I)      ================== Layers ===================
[12/18 12:35:59     38s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:59     38s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:35:59     38s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:59     38s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:35:59     38s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:35:59     38s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:35:59     38s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:35:59     38s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:35:59     38s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:35:59     38s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:35:59     38s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:35:59     38s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:35:59     38s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:35:59     38s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:35:59     38s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:35:59     38s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:59     38s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:35:59     38s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:35:59     38s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:35:59     38s] (I)      Started Import and model ( Curr Mem: 1681.12 MB )
[12/18 12:35:59     38s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:35:59     38s] (I)      == Non-default Options ==
[12/18 12:35:59     38s] (I)      Maximum routing layer                              : 6
[12/18 12:35:59     38s] (I)      Number of threads                                  : 1
[12/18 12:35:59     38s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:35:59     38s] (I)      Method to set GCell size                           : row
[12/18 12:35:59     38s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:35:59     38s] (I)      Use row-based GCell size
[12/18 12:35:59     38s] (I)      Use row-based GCell align
[12/18 12:35:59     38s] (I)      layer 0 area = 56099
[12/18 12:35:59     38s] (I)      layer 1 area = 83000
[12/18 12:35:59     38s] (I)      layer 2 area = 67600
[12/18 12:35:59     38s] (I)      layer 3 area = 240000
[12/18 12:35:59     38s] (I)      layer 4 area = 240000
[12/18 12:35:59     38s] (I)      layer 5 area = 4000000
[12/18 12:35:59     38s] (I)      GCell unit size   : 2720
[12/18 12:35:59     38s] (I)      GCell multiplier  : 1
[12/18 12:35:59     38s] (I)      GCell row height  : 2720
[12/18 12:35:59     38s] (I)      Actual row height : 2720
[12/18 12:35:59     38s] (I)      GCell align ref   : 10120 10200
[12/18 12:35:59     38s] [NR-eGR] Track table information for default rule: 
[12/18 12:35:59     38s] [NR-eGR] li1 has single uniform track structure
[12/18 12:35:59     38s] [NR-eGR] met1 has single uniform track structure
[12/18 12:35:59     38s] [NR-eGR] met2 has single uniform track structure
[12/18 12:35:59     38s] [NR-eGR] met3 has single uniform track structure
[12/18 12:35:59     38s] [NR-eGR] met4 has single uniform track structure
[12/18 12:35:59     38s] [NR-eGR] met5 has single uniform track structure
[12/18 12:35:59     38s] (I)      =============== Default via ===============
[12/18 12:35:59     38s] (I)      +---+------------------+------------------+
[12/18 12:35:59     38s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:35:59     38s] (I)      +---+------------------+------------------+
[12/18 12:35:59     38s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:35:59     38s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:35:59     38s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:35:59     38s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:35:59     38s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:35:59     38s] (I)      +---+------------------+------------------+
[12/18 12:35:59     38s] [NR-eGR] Read 0 PG shapes
[12/18 12:35:59     38s] [NR-eGR] Read 0 clock shapes
[12/18 12:35:59     38s] [NR-eGR] Read 0 other shapes
[12/18 12:35:59     38s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:35:59     38s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:35:59     38s] [NR-eGR] #PG Blockages       : 0
[12/18 12:35:59     38s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:35:59     38s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:35:59     38s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:35:59     38s] [NR-eGR] #Other Blockages    : 0
[12/18 12:35:59     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:35:59     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:35:59     38s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:35:59     38s] (I)      early_global_route_priority property id does not exist.
[12/18 12:35:59     38s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:35:59     38s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:35:59     38s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:35:59     38s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:35:59     38s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:35:59     38s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:35:59     38s] (I)      Number of ignored nets                =      0
[12/18 12:35:59     38s] (I)      Number of connected nets              =      0
[12/18 12:35:59     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:35:59     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:35:59     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:35:59     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:35:59     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:35:59     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:35:59     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:35:59     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:35:59     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:35:59     38s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:35:59     38s] (I)      Ndr track 0 does not exist
[12/18 12:35:59     38s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:35:59     38s] (I)      Routing area        : (0, 0) - (529460, 221680)
[12/18 12:35:59     38s] (I)      Core area           : (10120, 10200) - (519340, 211480)
[12/18 12:35:59     38s] (I)      Site width          :   460  (dbu)
[12/18 12:35:59     38s] (I)      Row height          :  2720  (dbu)
[12/18 12:35:59     38s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:35:59     38s] (I)      GCell width         :  2720  (dbu)
[12/18 12:35:59     38s] (I)      GCell height        :  2720  (dbu)
[12/18 12:35:59     38s] (I)      Grid                :   194    81     6
[12/18 12:35:59     38s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:35:59     38s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:35:59     38s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:35:59     38s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:35:59     38s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:35:59     38s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:35:59     38s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:35:59     38s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:35:59     38s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:35:59     38s] (I)      Total num of tracks :  1151   652  1151   363   767    60
[12/18 12:35:59     38s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:35:59     38s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:35:59     38s] (I)      --------------------------------------------------------
[12/18 12:35:59     38s] 
[12/18 12:35:59     38s] [NR-eGR] ============ Routing rule table ============
[12/18 12:35:59     38s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:35:59     38s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:35:59     38s] (I)                    Layer    2    3    4    5     6 
[12/18 12:35:59     38s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:35:59     38s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:35:59     38s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:35:59     38s] [NR-eGR] ========================================
[12/18 12:35:59     38s] [NR-eGR] 
[12/18 12:35:59     38s] (I)      =============== Blocked Tracks ===============
[12/18 12:35:59     38s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:59     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:35:59     38s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:59     38s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:35:59     38s] (I)      |     2 |  126488 |    53601 |        42.38% |
[12/18 12:35:59     38s] (I)      |     3 |   93231 |        0 |         0.00% |
[12/18 12:35:59     38s] (I)      |     4 |   70422 |        0 |         0.00% |
[12/18 12:35:59     38s] (I)      |     5 |   62127 |        0 |         0.00% |
[12/18 12:35:59     38s] (I)      |     6 |   11640 |        0 |         0.00% |
[12/18 12:35:59     38s] (I)      +-------+---------+----------+---------------+
[12/18 12:35:59     38s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1681.12 MB )
[12/18 12:35:59     38s] (I)      Reset routing kernel
[12/18 12:35:59     38s] (I)      Started Global Routing ( Curr Mem: 1681.12 MB )
[12/18 12:35:59     38s] (I)      totalPins=43361  totalGlobalPin=39617 (91.37%)
[12/18 12:35:59     38s] (I)      total 2D Cap : 311471 = (156113 H, 155358 V)
[12/18 12:35:59     38s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:35:59     38s] (I)      
[12/18 12:35:59     38s] (I)      ============  Phase 1a Route ============
[12/18 12:36:00     38s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:36:00     38s] (I)      Usage: 106274 = (56311 H, 49963 V) = (36.07% H, 32.16% V) = (1.532e+05um H, 1.359e+05um V)
[12/18 12:36:00     38s] (I)      
[12/18 12:36:00     38s] (I)      ============  Phase 1b Route ============
[12/18 12:36:00     38s] (I)      Usage: 106729 = (56413 H, 50316 V) = (36.14% H, 32.39% V) = (1.534e+05um H, 1.369e+05um V)
[12/18 12:36:00     38s] (I)      Overflow of layer group 1: 31.99% H + 2.95% V. EstWL: 2.903029e+05um
[12/18 12:36:00     38s] (I)      Congestion metric : 31.99%H 2.95%V, 34.94%HV
[12/18 12:36:00     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:36:00     38s] (I)      
[12/18 12:36:00     38s] (I)      ============  Phase 1c Route ============
[12/18 12:36:00     38s] (I)      Level2 Grid: 39 x 17
[12/18 12:36:00     38s] (I)      Usage: 106830 = (56416 H, 50414 V) = (36.14% H, 32.45% V) = (1.535e+05um H, 1.371e+05um V)
[12/18 12:36:00     38s] (I)      
[12/18 12:36:00     38s] (I)      ============  Phase 1d Route ============
[12/18 12:36:00     38s] (I)      Usage: 106833 = (56416 H, 50417 V) = (36.14% H, 32.45% V) = (1.535e+05um H, 1.371e+05um V)
[12/18 12:36:00     38s] (I)      
[12/18 12:36:00     38s] (I)      ============  Phase 1e Route ============
[12/18 12:36:00     38s] (I)      Usage: 106833 = (56416 H, 50417 V) = (36.14% H, 32.45% V) = (1.535e+05um H, 1.371e+05um V)
[12/18 12:36:00     38s] [NR-eGR] Early Global Route overflow of layer group 1: 31.57% H + 2.95% V. EstWL: 2.905858e+05um
[12/18 12:36:00     38s] (I)      
[12/18 12:36:00     38s] (I)      ============  Phase 1l Route ============
[12/18 12:36:00     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:36:00     38s] (I)      Layer  2:      75669     48591      6523         304      124760    ( 0.24%) 
[12/18 12:36:00     38s] (I)      Layer  3:      92080     43582      1175           0       91770    ( 0.00%) 
[12/18 12:36:00     38s] (I)      Layer  4:      70059     39729      5156           0       69708    ( 0.00%) 
[12/18 12:36:00     38s] (I)      Layer  5:      61360     12004       276           0       61180    ( 0.00%) 
[12/18 12:36:00     38s] (I)      Layer  6:      11580      1167        29        3012        8606    (25.93%) 
[12/18 12:36:00     38s] (I)      Total:        310748    145073     13159        3316      356022    ( 0.92%) 
[12/18 12:36:00     38s] (I)      
[12/18 12:36:00     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:36:00     38s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:36:00     38s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:36:00     38s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/18 12:36:00     38s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:36:00     38s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:36:00     38s] [NR-eGR]    met1 ( 2)      3460(22.19%)        96( 0.62%)         0( 0.00%)   (22.80%) 
[12/18 12:36:00     38s] [NR-eGR]    met2 ( 3)       754( 4.86%)         8( 0.05%)         0( 0.00%)   ( 4.91%) 
[12/18 12:36:00     38s] [NR-eGR]    met3 ( 4)      2437(15.59%)       146( 0.93%)         7( 0.04%)   (16.57%) 
[12/18 12:36:00     38s] [NR-eGR]    met4 ( 5)       157( 1.01%)         4( 0.03%)         0( 0.00%)   ( 1.04%) 
[12/18 12:36:00     38s] [NR-eGR]    met5 ( 6)        28( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[12/18 12:36:00     38s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:36:00     38s] [NR-eGR]        Total      6836( 9.26%)       254( 0.34%)         7( 0.01%)   ( 9.61%) 
[12/18 12:36:00     38s] [NR-eGR] 
[12/18 12:36:00     38s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1689.12 MB )
[12/18 12:36:00     38s] (I)      total 2D Cap : 313762 = (158404 H, 155358 V)
[12/18 12:36:00     38s] [NR-eGR] Overflow after Early Global Route 14.81% H + 1.78% V
[12/18 12:36:00     38s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1689.1M
[12/18 12:36:00     38s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.140, REAL:0.146, MEM:1689.1M, EPOCH TIME: 1766050560.081726
[12/18 12:36:00     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:1689.1M, EPOCH TIME: 1766050560.081763
[12/18 12:36:00     38s] [hotspot] +------------+---------------+---------------+
[12/18 12:36:00     38s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:36:00     38s] [hotspot] +------------+---------------+---------------+
[12/18 12:36:00     38s] [hotspot] | normalized |        117.00 |        272.00 |
[12/18 12:36:00     38s] [hotspot] +------------+---------------+---------------+
[12/18 12:36:00     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 117.00, normalized total congestion hotspot area = 272.00 (area is in unit of 4 std-cell row bins)
[12/18 12:36:00     38s] [hotspot] max/total 117.00/272.00, big hotspot (>10) total 213.00
[12/18 12:36:00     38s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] [hotspot] |  1  |   219.56    12.92   382.76   197.88 |      138.00   |
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] [hotspot] |  2  |    89.00    12.92   208.68   176.12 |       79.00   |
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] [hotspot] |  3  |    78.12    56.44   121.64   121.72 |       14.00   |
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] [hotspot] |  4  |    34.60    45.56    67.24   110.84 |       13.00   |
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] [hotspot] |  5  |   241.32    34.68   295.72    78.20 |       13.00   |
[12/18 12:36:00     38s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:00     38s] Top 5 hotspots total area: 257.00
[12/18 12:36:00     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1689.1M, EPOCH TIME: 1766050560.084146
[12/18 12:36:00     38s] 
[12/18 12:36:00     38s] === incrementalPlace Internal Loop 1 ===
[12/18 12:36:00     38s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:36:00     38s] OPERPROF: Starting IPInitSPData at level 1, MEM:1689.1M, EPOCH TIME: 1766050560.085195
[12/18 12:36:00     38s] Processing tracks to init pin-track alignment.
[12/18 12:36:00     38s] z: 1, totalTracks: 1
[12/18 12:36:00     38s] z: 3, totalTracks: 1
[12/18 12:36:00     38s] z: 5, totalTracks: 1
[12/18 12:36:00     38s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:36:00     38s] All LLGs are deleted
[12/18 12:36:00     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:00     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:00     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1689.1M, EPOCH TIME: 1766050560.089003
[12/18 12:36:00     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1689.1M, EPOCH TIME: 1766050560.089126
[12/18 12:36:00     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1689.1M, EPOCH TIME: 1766050560.090453
[12/18 12:36:00     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:00     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:00     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1689.1M, EPOCH TIME: 1766050560.090549
[12/18 12:36:00     38s] Max number of tech site patterns supported in site array is 256.
[12/18 12:36:00     38s] Core basic site is unithd
[12/18 12:36:00     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1689.1M, EPOCH TIME: 1766050560.094680
[12/18 12:36:00     38s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:36:00     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:36:00     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1689.1M, EPOCH TIME: 1766050560.095135
[12/18 12:36:00     38s] Fast DP-INIT is on for default
[12/18 12:36:00     38s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:36:00     38s] Atter site array init, number of instance map data is 0.
[12/18 12:36:00     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1689.1M, EPOCH TIME: 1766050560.096713
[12/18 12:36:00     38s] 
[12/18 12:36:00     38s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:36:00     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1689.1M, EPOCH TIME: 1766050560.098003
[12/18 12:36:00     38s] OPERPROF:   Starting post-place ADS at level 2, MEM:1689.1M, EPOCH TIME: 1766050560.098041
[12/18 12:36:00     38s] ADSU 0.999 -> 1.000. site 81918.000 -> 81847.600. GS 21.760
[12/18 12:36:00     38s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.014, MEM:1689.1M, EPOCH TIME: 1766050560.111630
[12/18 12:36:00     38s] OPERPROF:   Starting spMPad at level 2, MEM:1643.1M, EPOCH TIME: 1766050560.112866
[12/18 12:36:00     38s] OPERPROF:     Starting spContextMPad at level 3, MEM:1643.1M, EPOCH TIME: 1766050560.113247
[12/18 12:36:00     38s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1766050560.113281
[12/18 12:36:00     38s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:1643.1M, EPOCH TIME: 1766050560.114544
[12/18 12:36:00     38s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1643.1M, EPOCH TIME: 1766050560.116552
[12/18 12:36:00     38s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1766050560.116806
[12/18 12:36:00     38s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1643.1M, EPOCH TIME: 1766050560.117345
[12/18 12:36:00     38s] no activity file in design. spp won't run.
[12/18 12:36:00     38s] [spp] 0
[12/18 12:36:00     38s] [adp] 0:1:1:3
[12/18 12:36:00     38s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1643.1M, EPOCH TIME: 1766050560.118748
[12/18 12:36:00     38s] SP #FI/SF FL/PI 0/0 11016/0
[12/18 12:36:00     38s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.035, MEM:1643.1M, EPOCH TIME: 1766050560.119792
[12/18 12:36:00     38s] PP off. flexM 0
[12/18 12:36:00     38s] OPERPROF: Starting CDPad at level 1, MEM:1643.1M, EPOCH TIME: 1766050560.123461
[12/18 12:36:00     38s] 3DP is on.
[12/18 12:36:00     38s] 3DP OF M2 0.414, M4 0.328. Diff 1, Offset 0
[12/18 12:36:00     38s] pin dist: (1, 0.999), (2, 0.001), (3, 0.000), (4, 0.000), 
[12/18 12:36:00     38s] M4 smooth 0
[12/18 12:36:00     38s] 3DP (1, 3) DPT Adjust 0. 20.699, 20.734, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/18 12:36:00     38s] CDPadU 1.057 -> 0.995. R=0.995, N=11016, GS=2.720
[12/18 12:36:00     38s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.255, MEM:1643.1M, EPOCH TIME: 1766050560.378091
[12/18 12:36:00     38s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:36:00     38s] no activity file in design. spp won't run.
[12/18 12:36:00     38s] 
[12/18 12:36:00     38s] AB Est...
[12/18 12:36:00     38s] OPERPROF: Starting npPlace at level 1, MEM:1643.1M, EPOCH TIME: 1766050560.396917
[12/18 12:36:00     38s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1659.3M, EPOCH TIME: 1766050560.406848
[12/18 12:36:00     38s] Iteration  4: Skipped, with CDP Off
[12/18 12:36:00     38s] 
[12/18 12:36:00     38s] AB Est...
[12/18 12:36:00     38s] OPERPROF: Starting npPlace at level 1, MEM:1659.3M, EPOCH TIME: 1766050560.411241
[12/18 12:36:00     38s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1659.3M, EPOCH TIME: 1766050560.421071
[12/18 12:36:00     38s] Iteration  5: Skipped, with CDP Off
[12/18 12:36:00     38s] 
[12/18 12:36:00     38s] AB Est...
[12/18 12:36:00     38s] OPERPROF: Starting npPlace at level 1, MEM:1659.3M, EPOCH TIME: 1766050560.425288
[12/18 12:36:00     38s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:1659.3M, EPOCH TIME: 1766050560.436146
[12/18 12:36:00     38s] Iteration  6: Skipped, with CDP Off
[12/18 12:36:00     38s] 
[12/18 12:36:00     38s] AB Est...
[12/18 12:36:00     38s] OPERPROF: Starting npPlace at level 1, MEM:1659.3M, EPOCH TIME: 1766050560.440305
[12/18 12:36:00     38s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:1659.3M, EPOCH TIME: 1766050560.451402
[12/18 12:36:00     38s] Iteration  7: Skipped, with CDP Off
[12/18 12:36:00     38s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:36:00     38s] No instances found in the vector
[12/18 12:36:00     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1659.3M, DRC: 0)
[12/18 12:36:00     38s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:36:00     38s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:36:00     38s] No instances found in the vector
[12/18 12:36:00     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1659.3M, DRC: 0)
[12/18 12:36:00     38s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:36:00     38s] OPERPROF: Starting npPlace at level 1, MEM:1659.3M, EPOCH TIME: 1766050560.488214
[12/18 12:36:01     39s] Iteration  8: Total net bbox = 2.222e+05 (1.24e+05 9.81e+04)
[12/18 12:36:01     39s]               Est.  stn bbox = 3.073e+05 (1.64e+05 1.43e+05)
[12/18 12:36:01     39s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1657.3M
[12/18 12:36:02     41s] Iteration  9: Total net bbox = 2.240e+05 (1.25e+05 9.90e+04)
[12/18 12:36:02     41s]               Est.  stn bbox = 3.095e+05 (1.65e+05 1.44e+05)
[12/18 12:36:02     41s]               cpu = 0:00:02.0 real = 0:00:01.0 mem = 1657.3M
[12/18 12:36:02     41s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:36:04     43s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.743492
[12/18 12:36:04     43s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1660.3M, EPOCH TIME: 1766050564.743599
[12/18 12:36:04     43s] Iteration 10: Total net bbox = 2.131e+05 (1.14e+05 9.89e+04)
[12/18 12:36:04     43s]               Est.  stn bbox = 2.945e+05 (1.51e+05 1.43e+05)
[12/18 12:36:04     43s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1660.3M
[12/18 12:36:04     43s] OPERPROF: Finished npPlace at level 1, CPU:4.260, REAL:4.257, MEM:1660.3M, EPOCH TIME: 1766050564.745544
[12/18 12:36:04     43s] Legalizing MH Cells... 0 / 0 (level 6)
[12/18 12:36:04     43s] No instances found in the vector
[12/18 12:36:04     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1660.3M, DRC: 0)
[12/18 12:36:04     43s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:36:04     43s] Move report: Congestion Driven Placement moves 11016 insts, mean move: 5.72 um, max move: 21.96 um 
[12/18 12:36:04     43s] 	Max move on inst (g130309): (374.94, 53.71) --> (366.56, 40.13)
[12/18 12:36:04     43s] no activity file in design. spp won't run.
[12/18 12:36:04     43s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1660.3M, EPOCH TIME: 1766050564.754648
[12/18 12:36:04     43s] Saved padding area to DB
[12/18 12:36:04     43s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.755343
[12/18 12:36:04     43s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1660.3M, EPOCH TIME: 1766050564.756125
[12/18 12:36:04     43s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.757189
[12/18 12:36:04     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:36:04     43s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1660.3M, EPOCH TIME: 1766050564.758443
[12/18 12:36:04     43s] All LLGs are deleted
[12/18 12:36:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.759240
[12/18 12:36:04     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.3M, EPOCH TIME: 1766050564.759358
[12/18 12:36:04     43s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.005, MEM:1660.3M, EPOCH TIME: 1766050564.759836
[12/18 12:36:04     43s] 
[12/18 12:36:04     43s] Finished Incremental Placement (cpu=0:00:04.7, real=0:00:04.0, mem=1660.3M)
[12/18 12:36:04     43s] CongRepair sets shifter mode to gplace
[12/18 12:36:04     43s] TDRefine: refinePlace mode is spiral
[12/18 12:36:04     43s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1660.3M, EPOCH TIME: 1766050564.760021
[12/18 12:36:04     43s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.760070
[12/18 12:36:04     43s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1660.3M, EPOCH TIME: 1766050564.760124
[12/18 12:36:04     43s] Processing tracks to init pin-track alignment.
[12/18 12:36:04     43s] z: 1, totalTracks: 1
[12/18 12:36:04     43s] z: 3, totalTracks: 1
[12/18 12:36:04     43s] z: 5, totalTracks: 1
[12/18 12:36:04     43s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:36:04     43s] All LLGs are deleted
[12/18 12:36:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1660.3M, EPOCH TIME: 1766050564.763809
[12/18 12:36:04     43s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1660.3M, EPOCH TIME: 1766050564.763921
[12/18 12:36:04     43s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1660.3M, EPOCH TIME: 1766050564.765542
[12/18 12:36:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1660.3M, EPOCH TIME: 1766050564.765807
[12/18 12:36:04     43s] Max number of tech site patterns supported in site array is 256.
[12/18 12:36:04     43s] Core basic site is unithd
[12/18 12:36:04     43s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1660.3M, EPOCH TIME: 1766050564.770000
[12/18 12:36:04     43s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:36:04     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:36:04     43s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1660.3M, EPOCH TIME: 1766050564.770472
[12/18 12:36:04     43s] Fast DP-INIT is on for default
[12/18 12:36:04     43s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:36:04     43s] Atter site array init, number of instance map data is 0.
[12/18 12:36:04     43s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.007, MEM:1660.3M, EPOCH TIME: 1766050564.772384
[12/18 12:36:04     43s] 
[12/18 12:36:04     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:36:04     43s] OPERPROF:         Starting CMU at level 5, MEM:1660.3M, EPOCH TIME: 1766050564.773462
[12/18 12:36:04     43s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1660.3M, EPOCH TIME: 1766050564.774135
[12/18 12:36:04     43s] 
[12/18 12:36:04     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:36:04     43s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1660.3M, EPOCH TIME: 1766050564.774959
[12/18 12:36:04     43s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1660.3M, EPOCH TIME: 1766050564.774996
[12/18 12:36:04     43s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1660.3M, EPOCH TIME: 1766050564.775030
[12/18 12:36:04     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1660.3MB).
[12/18 12:36:04     43s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.017, MEM:1660.3M, EPOCH TIME: 1766050564.777411
[12/18 12:36:04     43s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.017, MEM:1660.3M, EPOCH TIME: 1766050564.777444
[12/18 12:36:04     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27646.2
[12/18 12:36:04     43s] OPERPROF:   Starting RefinePlace at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.777485
[12/18 12:36:04     43s] *** Starting refinePlace (0:00:43.1 mem=1660.3M) ***
[12/18 12:36:04     43s] Total net bbox length = 3.157e+05 (1.874e+05 1.283e+05) (ext = 8.950e+04)
[12/18 12:36:04     43s] 
[12/18 12:36:04     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:36:04     43s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:36:04     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:36:04     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:36:04     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:36:04     43s] Total net bbox length = 3.157e+05 (1.874e+05 1.283e+05) (ext = 8.950e+04)
[12/18 12:36:04     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1660.3MB
[12/18 12:36:04     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1660.3MB) @(0:00:43.1 - 0:00:43.1).
[12/18 12:36:04     43s] *** Finished refinePlace (0:00:43.1 mem=1660.3M) ***
[12/18 12:36:04     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27646.2
[12/18 12:36:04     43s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1660.3M, EPOCH TIME: 1766050564.791367
[12/18 12:36:04     43s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1660.3M, EPOCH TIME: 1766050564.791420
[12/18 12:36:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] All LLGs are deleted
[12/18 12:36:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:04     43s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1660.3M, EPOCH TIME: 1766050564.794437
[12/18 12:36:04     43s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1660.3M, EPOCH TIME: 1766050564.794552
[12/18 12:36:04     43s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.005, MEM:1647.3M, EPOCH TIME: 1766050564.796174
[12/18 12:36:04     43s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.036, MEM:1647.3M, EPOCH TIME: 1766050564.796218
[12/18 12:36:04     43s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1647.3M, EPOCH TIME: 1766050564.796560
[12/18 12:36:04     43s] Starting Early Global Route congestion estimation: mem = 1647.3M
[12/18 12:36:04     43s] (I)      ================== Layers ===================
[12/18 12:36:04     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:36:04     43s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:36:04     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:36:04     43s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:36:04     43s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:36:04     43s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:36:04     43s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:36:04     43s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:36:04     43s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:36:04     43s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:36:04     43s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:36:04     43s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:36:04     43s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:36:04     43s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:36:04     43s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:36:04     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:36:04     43s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:36:04     43s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:36:04     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:36:04     43s] (I)      Started Import and model ( Curr Mem: 1647.27 MB )
[12/18 12:36:04     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:36:04     43s] (I)      == Non-default Options ==
[12/18 12:36:04     43s] (I)      Maximum routing layer                              : 6
[12/18 12:36:04     43s] (I)      Number of threads                                  : 1
[12/18 12:36:04     43s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:36:04     43s] (I)      Method to set GCell size                           : row
[12/18 12:36:04     43s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:36:04     43s] (I)      Use row-based GCell size
[12/18 12:36:04     43s] (I)      Use row-based GCell align
[12/18 12:36:04     43s] (I)      layer 0 area = 56099
[12/18 12:36:04     43s] (I)      layer 1 area = 83000
[12/18 12:36:04     43s] (I)      layer 2 area = 67600
[12/18 12:36:04     43s] (I)      layer 3 area = 240000
[12/18 12:36:04     43s] (I)      layer 4 area = 240000
[12/18 12:36:04     43s] (I)      layer 5 area = 4000000
[12/18 12:36:04     43s] (I)      GCell unit size   : 2720
[12/18 12:36:04     43s] (I)      GCell multiplier  : 1
[12/18 12:36:04     43s] (I)      GCell row height  : 2720
[12/18 12:36:04     43s] (I)      Actual row height : 2720
[12/18 12:36:04     43s] (I)      GCell align ref   : 10120 10200
[12/18 12:36:04     43s] [NR-eGR] Track table information for default rule: 
[12/18 12:36:04     43s] [NR-eGR] li1 has single uniform track structure
[12/18 12:36:04     43s] [NR-eGR] met1 has single uniform track structure
[12/18 12:36:04     43s] [NR-eGR] met2 has single uniform track structure
[12/18 12:36:04     43s] [NR-eGR] met3 has single uniform track structure
[12/18 12:36:04     43s] [NR-eGR] met4 has single uniform track structure
[12/18 12:36:04     43s] [NR-eGR] met5 has single uniform track structure
[12/18 12:36:04     43s] (I)      =============== Default via ===============
[12/18 12:36:04     43s] (I)      +---+------------------+------------------+
[12/18 12:36:04     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:36:04     43s] (I)      +---+------------------+------------------+
[12/18 12:36:04     43s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:36:04     43s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:36:04     43s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:36:04     43s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:36:04     43s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:36:04     43s] (I)      +---+------------------+------------------+
[12/18 12:36:04     43s] [NR-eGR] Read 0 PG shapes
[12/18 12:36:04     43s] [NR-eGR] Read 0 clock shapes
[12/18 12:36:04     43s] [NR-eGR] Read 0 other shapes
[12/18 12:36:04     43s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:36:04     43s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:36:04     43s] [NR-eGR] #PG Blockages       : 0
[12/18 12:36:04     43s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:36:04     43s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:36:04     43s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:36:04     43s] [NR-eGR] #Other Blockages    : 0
[12/18 12:36:04     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:36:04     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:36:04     43s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:36:04     43s] (I)      early_global_route_priority property id does not exist.
[12/18 12:36:04     43s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:36:04     43s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:36:04     43s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:36:04     43s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:36:04     43s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:36:04     43s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:36:04     43s] (I)      Number of ignored nets                =      0
[12/18 12:36:04     43s] (I)      Number of connected nets              =      0
[12/18 12:36:04     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:36:04     43s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:36:04     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:36:04     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:36:04     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:36:04     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:36:04     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:36:04     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:36:04     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:36:04     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:36:04     43s] (I)      Ndr track 0 does not exist
[12/18 12:36:04     43s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:36:04     43s] (I)      Routing area        : (0, 0) - (529460, 221680)
[12/18 12:36:04     43s] (I)      Core area           : (10120, 10200) - (519340, 211480)
[12/18 12:36:04     43s] (I)      Site width          :   460  (dbu)
[12/18 12:36:04     43s] (I)      Row height          :  2720  (dbu)
[12/18 12:36:04     43s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:36:04     43s] (I)      GCell width         :  2720  (dbu)
[12/18 12:36:04     43s] (I)      GCell height        :  2720  (dbu)
[12/18 12:36:04     43s] (I)      Grid                :   194    81     6
[12/18 12:36:04     43s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:36:04     43s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:36:04     43s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:36:04     43s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:36:04     43s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:36:04     43s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:36:04     43s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:36:04     43s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:36:04     43s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:36:04     43s] (I)      Total num of tracks :  1151   652  1151   363   767    60
[12/18 12:36:04     43s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:36:04     43s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:36:04     43s] (I)      --------------------------------------------------------
[12/18 12:36:04     43s] 
[12/18 12:36:04     43s] [NR-eGR] ============ Routing rule table ============
[12/18 12:36:04     43s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:36:04     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:36:04     43s] (I)                    Layer    2    3    4    5     6 
[12/18 12:36:04     43s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:36:04     43s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:36:04     43s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:36:04     43s] [NR-eGR] ========================================
[12/18 12:36:04     43s] [NR-eGR] 
[12/18 12:36:04     43s] (I)      =============== Blocked Tracks ===============
[12/18 12:36:04     43s] (I)      +-------+---------+----------+---------------+
[12/18 12:36:04     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:36:04     43s] (I)      +-------+---------+----------+---------------+
[12/18 12:36:04     43s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:36:04     43s] (I)      |     2 |  126488 |    45514 |        35.98% |
[12/18 12:36:04     43s] (I)      |     3 |   93231 |        0 |         0.00% |
[12/18 12:36:04     43s] (I)      |     4 |   70422 |        0 |         0.00% |
[12/18 12:36:04     43s] (I)      |     5 |   62127 |        0 |         0.00% |
[12/18 12:36:04     43s] (I)      |     6 |   11640 |        0 |         0.00% |
[12/18 12:36:04     43s] (I)      +-------+---------+----------+---------------+
[12/18 12:36:04     43s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1651.39 MB )
[12/18 12:36:04     43s] (I)      Reset routing kernel
[12/18 12:36:04     43s] (I)      Started Global Routing ( Curr Mem: 1651.39 MB )
[12/18 12:36:04     43s] (I)      totalPins=43361  totalGlobalPin=39356 (90.76%)
[12/18 12:36:04     43s] (I)      total 2D Cap : 319181 = (163823 H, 155358 V)
[12/18 12:36:04     43s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] (I)      ============  Phase 1a Route ============
[12/18 12:36:04     43s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:36:04     43s] (I)      Usage: 102274 = (53141 H, 49133 V) = (32.44% H, 31.63% V) = (1.445e+05um H, 1.336e+05um V)
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] (I)      ============  Phase 1b Route ============
[12/18 12:36:04     43s] (I)      Usage: 102748 = (53266 H, 49482 V) = (32.51% H, 31.85% V) = (1.449e+05um H, 1.346e+05um V)
[12/18 12:36:04     43s] (I)      Overflow of layer group 1: 29.95% H + 4.07% V. EstWL: 2.794746e+05um
[12/18 12:36:04     43s] (I)      Congestion metric : 29.95%H 4.07%V, 34.02%HV
[12/18 12:36:04     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] (I)      ============  Phase 1c Route ============
[12/18 12:36:04     43s] (I)      Level2 Grid: 39 x 17
[12/18 12:36:04     43s] (I)      Usage: 102763 = (53268 H, 49495 V) = (32.52% H, 31.86% V) = (1.449e+05um H, 1.346e+05um V)
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] (I)      ============  Phase 1d Route ============
[12/18 12:36:04     43s] (I)      Usage: 102767 = (53268 H, 49499 V) = (32.52% H, 31.86% V) = (1.449e+05um H, 1.346e+05um V)
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] (I)      ============  Phase 1e Route ============
[12/18 12:36:04     43s] (I)      Usage: 102767 = (53268 H, 49499 V) = (32.52% H, 31.86% V) = (1.449e+05um H, 1.346e+05um V)
[12/18 12:36:04     43s] [NR-eGR] Early Global Route overflow of layer group 1: 29.85% H + 4.12% V. EstWL: 2.795262e+05um
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] (I)      ============  Phase 1l Route ============
[12/18 12:36:04     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:36:04     43s] (I)      Layer  2:      82716     48518      6079           8      125056    ( 0.01%) 
[12/18 12:36:04     43s] (I)      Layer  3:      92080     42616      1442           0       91770    ( 0.00%) 
[12/18 12:36:04     43s] (I)      Layer  4:      70059     35379      4165           0       69708    ( 0.00%) 
[12/18 12:36:04     43s] (I)      Layer  5:      61360     11331       239           0       61180    ( 0.00%) 
[12/18 12:36:04     43s] (I)      Layer  6:      11580       778        13        3012        8606    (25.93%) 
[12/18 12:36:04     43s] (I)      Total:        317795    138622     11938        3020      356318    ( 0.84%) 
[12/18 12:36:04     43s] (I)      
[12/18 12:36:04     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:36:04     43s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:36:04     43s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:36:04     43s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/18 12:36:04     43s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:36:04     43s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:36:04     43s] [NR-eGR]    met1 ( 2)      3220(20.60%)        96( 0.61%)         1( 0.01%)   (21.22%) 
[12/18 12:36:04     43s] [NR-eGR]    met2 ( 3)       870( 5.61%)         5( 0.03%)         0( 0.00%)   ( 5.64%) 
[12/18 12:36:04     43s] [NR-eGR]    met3 ( 4)      2067(13.22%)        97( 0.62%)         3( 0.02%)   (13.86%) 
[12/18 12:36:04     43s] [NR-eGR]    met4 ( 5)       143( 0.92%)         2( 0.01%)         0( 0.00%)   ( 0.93%) 
[12/18 12:36:04     43s] [NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/18 12:36:04     43s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:36:04     43s] [NR-eGR]        Total      6313( 8.54%)       200( 0.27%)         4( 0.01%)   ( 8.82%) 
[12/18 12:36:04     43s] [NR-eGR] 
[12/18 12:36:04     43s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1651.39 MB )
[12/18 12:36:04     43s] (I)      total 2D Cap : 320811 = (165453 H, 155358 V)
[12/18 12:36:04     43s] [NR-eGR] Overflow after Early Global Route 12.82% H + 2.13% V
[12/18 12:36:04     43s] Early Global Route congestion estimation runtime: 0.14 seconds, mem = 1651.4M
[12/18 12:36:04     43s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.140, REAL:0.140, MEM:1651.4M, EPOCH TIME: 1766050564.936800
[12/18 12:36:04     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:1651.4M, EPOCH TIME: 1766050564.936835
[12/18 12:36:04     43s] [hotspot] +------------+---------------+---------------+
[12/18 12:36:04     43s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:36:04     43s] [hotspot] +------------+---------------+---------------+
[12/18 12:36:04     43s] [hotspot] | normalized |        119.00 |        224.00 |
[12/18 12:36:04     43s] [hotspot] +------------+---------------+---------------+
[12/18 12:36:04     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 119.00, normalized total congestion hotspot area = 224.00 (area is in unit of 4 std-cell row bins)
[12/18 12:36:04     43s] [hotspot] max/total 119.00/224.00, big hotspot (>10) total 186.00
[12/18 12:36:04     43s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] [hotspot] |  1  |   230.44    12.92   371.88   208.76 |      121.00   |
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] [hotspot] |  2  |    45.48    12.92   197.80   187.00 |       94.00   |
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] [hotspot] |  3  |    89.00    78.20   121.64    99.96 |        5.00   |
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] [hotspot] |  4  |    89.00   132.60   110.76   165.24 |        5.00   |
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] [hotspot] |  5  |    89.00   176.12   110.76   208.76 |        5.00   |
[12/18 12:36:04     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:36:04     43s] Top 5 hotspots total area: 230.00
[12/18 12:36:04     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1651.4M, EPOCH TIME: 1766050564.939101
[12/18 12:36:04     43s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1651.4M, EPOCH TIME: 1766050564.939149
[12/18 12:36:04     43s] Starting Early Global Route wiring: mem = 1651.4M
[12/18 12:36:04     43s] (I)      ============= Track Assignment ============
[12/18 12:36:04     43s] (I)      Started Track Assignment (1T) ( Curr Mem: 1651.39 MB )
[12/18 12:36:04     43s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:36:04     43s] (I)      Run Multi-thread track assignment
[12/18 12:36:05     43s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1651.39 MB )
[12/18 12:36:05     43s] (I)      Started Export ( Curr Mem: 1651.39 MB )
[12/18 12:36:05     43s] [NR-eGR]               Length (um)    Vias 
[12/18 12:36:05     43s] [NR-eGR] ----------------------------------
[12/18 12:36:05     43s] [NR-eGR]  li1   (1V)             0   43325 
[12/18 12:36:05     43s] [NR-eGR]  met1  (2H)         92926   62137 
[12/18 12:36:05     43s] [NR-eGR]  met2  (3V)        115015    7188 
[12/18 12:36:05     43s] [NR-eGR]  met3  (4H)         63200    3246 
[12/18 12:36:05     43s] [NR-eGR]  met4  (5V)         29574     210 
[12/18 12:36:05     43s] [NR-eGR]  met5  (6H)          2142       0 
[12/18 12:36:05     43s] [NR-eGR] ----------------------------------
[12/18 12:36:05     43s] [NR-eGR]        Total       302857  116106 
[12/18 12:36:05     43s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:36:05     43s] [NR-eGR] Total half perimeter of net bounding box: 315679um
[12/18 12:36:05     43s] [NR-eGR] Total length: 302857um, number of vias: 116106
[12/18 12:36:05     43s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:36:05     43s] [NR-eGR] Total eGR-routed clock nets wire length: 12063um, number of vias: 6227
[12/18 12:36:05     43s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:36:05     43s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1651.39 MB )
[12/18 12:36:05     43s] Early Global Route wiring runtime: 0.16 seconds, mem = 1651.4M
[12/18 12:36:05     43s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.160, REAL:0.164, MEM:1651.4M, EPOCH TIME: 1766050565.103132
[12/18 12:36:05     43s] Tdgp not successfully inited but do clear! skip clearing
[12/18 12:36:05     43s] End of congRepair (cpu=0:00:05.2, real=0:00:06.0)
[12/18 12:36:05     43s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:36:05     43s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:36:05     43s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/18 12:36:05     43s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:36:05     43s] <CMD> all_setup_analysis_views
[12/18 12:36:05     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:36:05     43s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/18 12:36:05     43s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/18 12:36:05     43s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -timingEffort
[12/18 12:36:05     43s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/18 12:36:05     43s] *** Finishing placeDesign default flow ***
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/18 12:36:05     43s] **placeDesign ... cpu = 0: 0:29, real = 0: 0:30, mem = 1640.4M **
[12/18 12:36:05     43s] <CMD> getPlaceMode -trimView -quiet
[12/18 12:36:05     43s] <CMD> getOptMode -quiet -viewOptPolishing
[12/18 12:36:05     43s] <CMD> getOptMode -quiet -fastViewOpt
[12/18 12:36:05     43s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/18 12:36:05     43s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/18 12:36:05     43s] Tdgp not successfully inited but do clear! skip clearing
[12/18 12:36:05     43s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/18 12:36:05     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:36:05     43s] <CMD> setExtractRCMode -engine preRoute
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -ignoreScan
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -repairPlace
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/18 12:36:05     43s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/18 12:36:05     43s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/18 12:36:05     43s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -clusterMode
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/18 12:36:05     43s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:36:05     43s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/18 12:36:05     43s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:36:05     43s] <CMD> getPlaceMode -fp -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -fastfp -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -doRPlace -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/18 12:36:05     43s] <CMD> getPlaceMode -quickCTS -quiet
[12/18 12:36:05     43s] <CMD> set spgFlowInInitialPlace 0
[12/18 12:36:05     43s] <CMD> getPlaceMode -user -maxRouteLayer
[12/18 12:36:05     43s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/18 12:36:05     43s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/18 12:36:05     43s] <CMD> getDesignMode -quiet -flowEffort
[12/18 12:36:05     43s] <CMD> report_message -end_cmd
[12/18 12:36:05     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:36:05     43s] <CMD> um::create_snapshot -name final -auto min
[12/18 12:36:05     43s] <CMD> um::pop_snapshot_stack
[12/18 12:36:05     43s] <CMD> um::create_snapshot -name place_design
[12/18 12:36:05     43s] *** placeDesign #1 [finish] : cpu/real = 0:00:28.9/0:00:29.9 (1.0), totSession cpu/real = 0:00:43.5/0:00:44.1 (1.0), mem = 1640.4M
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] =============================================================================================
[12/18 12:36:05     43s]  Final TAT Report : placeDesign #1                                              21.35-s114_1
[12/18 12:36:05     43s] =============================================================================================
[12/18 12:36:05     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:36:05     43s] ---------------------------------------------------------------------------------------------
[12/18 12:36:05     43s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:36:05     43s] [ TimingUpdate           ]     10   0:00:01.1  (   3.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:36:05     43s] [ FullDelayCalc          ]      7   0:00:05.1  (  17.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/18 12:36:05     43s] [ MISC                   ]          0:00:23.7  (  79.4 % )     0:00:23.7 /  0:00:22.7    1.0
[12/18 12:36:05     43s] ---------------------------------------------------------------------------------------------
[12/18 12:36:05     43s]  placeDesign #1 TOTAL               0:00:29.9  ( 100.0 % )     0:00:29.9 /  0:00:28.9    1.0
[12/18 12:36:05     43s] ---------------------------------------------------------------------------------------------
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:36:05     43s] <CMD> addFiller -cell {FILL1 FILL2 FILL4 FILL8} -prefix FILLER
[12/18 12:36:05     43s] **WARN: (IMPSP-5123):	Cell FILL1 is not found.
[12/18 12:36:05     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:36:05     43s] **WARN: (IMPSP-5123):	Cell FILL2 is not found.
[12/18 12:36:05     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:36:05     43s] **WARN: (IMPSP-5123):	Cell FILL4 is not found.
[12/18 12:36:05     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:36:05     43s] **WARN: (IMPSP-5123):	Cell FILL8 is not found.
[12/18 12:36:05     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:36:05     43s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1640.4M, EPOCH TIME: 1766050565.144900
[12/18 12:36:05     43s] **ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
[12/18 12:36:05     43s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.145009
[12/18 12:36:05     43s] <CMD> refinePlace
[12/18 12:36:05     43s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1640.4M, EPOCH TIME: 1766050565.150333
[12/18 12:36:05     43s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.150385
[12/18 12:36:05     43s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1640.4M, EPOCH TIME: 1766050565.150472
[12/18 12:36:05     43s] Processing tracks to init pin-track alignment.
[12/18 12:36:05     43s] z: 1, totalTracks: 1
[12/18 12:36:05     43s] z: 3, totalTracks: 1
[12/18 12:36:05     43s] z: 5, totalTracks: 1
[12/18 12:36:05     43s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:36:05     43s] All LLGs are deleted
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1640.4M, EPOCH TIME: 1766050565.154178
[12/18 12:36:05     43s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.154304
[12/18 12:36:05     43s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1640.4M, EPOCH TIME: 1766050565.155915
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1640.4M, EPOCH TIME: 1766050565.156195
[12/18 12:36:05     43s] Max number of tech site patterns supported in site array is 256.
[12/18 12:36:05     43s] Core basic site is unithd
[12/18 12:36:05     43s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1640.4M, EPOCH TIME: 1766050565.160247
[12/18 12:36:05     43s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:36:05     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:36:05     43s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.160710
[12/18 12:36:05     43s] Fast DP-INIT is on for default
[12/18 12:36:05     43s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:36:05     43s] Atter site array init, number of instance map data is 0.
[12/18 12:36:05     43s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.006, MEM:1640.4M, EPOCH TIME: 1766050565.162293
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:36:05     43s] OPERPROF:         Starting CMU at level 5, MEM:1640.4M, EPOCH TIME: 1766050565.163199
[12/18 12:36:05     43s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1640.4M, EPOCH TIME: 1766050565.163804
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:36:05     43s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1640.4M, EPOCH TIME: 1766050565.164610
[12/18 12:36:05     43s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1640.4M, EPOCH TIME: 1766050565.164647
[12/18 12:36:05     43s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.164682
[12/18 12:36:05     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1640.4MB).
[12/18 12:36:05     43s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.017, MEM:1640.4M, EPOCH TIME: 1766050565.167069
[12/18 12:36:05     43s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.017, MEM:1640.4M, EPOCH TIME: 1766050565.167101
[12/18 12:36:05     43s] TDRefine: refinePlace mode is spiral
[12/18 12:36:05     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27646.3
[12/18 12:36:05     43s] OPERPROF:   Starting RefinePlace at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.167144
[12/18 12:36:05     43s] *** Starting refinePlace (0:00:43.5 mem=1640.4M) ***
[12/18 12:36:05     43s] Total net bbox length = 3.157e+05 (1.874e+05 1.283e+05) (ext = 8.950e+04)
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:36:05     43s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:36:05     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:36:05     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:36:05     43s] Total net bbox length = 3.157e+05 (1.874e+05 1.283e+05) (ext = 8.950e+04)
[12/18 12:36:05     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1640.4MB
[12/18 12:36:05     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1640.4MB) @(0:00:43.5 - 0:00:43.5).
[12/18 12:36:05     43s] *** Finished refinePlace (0:00:43.5 mem=1640.4M) ***
[12/18 12:36:05     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27646.3
[12/18 12:36:05     43s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.013, MEM:1640.4M, EPOCH TIME: 1766050565.180038
[12/18 12:36:05     43s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.180075
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] All LLGs are deleted
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1640.4M, EPOCH TIME: 1766050565.198019
[12/18 12:36:05     43s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.198163
[12/18 12:36:05     43s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.019, MEM:1640.4M, EPOCH TIME: 1766050565.198661
[12/18 12:36:05     43s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.048, MEM:1640.4M, EPOCH TIME: 1766050565.198703
[12/18 12:36:05     43s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/18 12:36:05     43s] <CMD> checkPlace
[12/18 12:36:05     43s] OPERPROF: Starting checkPlace at level 1, MEM:1640.4M, EPOCH TIME: 1766050565.204519
[12/18 12:36:05     43s] Processing tracks to init pin-track alignment.
[12/18 12:36:05     43s] z: 1, totalTracks: 1
[12/18 12:36:05     43s] z: 3, totalTracks: 1
[12/18 12:36:05     43s] z: 5, totalTracks: 1
[12/18 12:36:05     43s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:36:05     43s] All LLGs are deleted
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.208302
[12/18 12:36:05     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.208427
[12/18 12:36:05     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.208668
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1640.4M, EPOCH TIME: 1766050565.208927
[12/18 12:36:05     43s] Max number of tech site patterns supported in site array is 256.
[12/18 12:36:05     43s] Core basic site is unithd
[12/18 12:36:05     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1640.4M, EPOCH TIME: 1766050565.213011
[12/18 12:36:05     43s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:36:05     43s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/18 12:36:05     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.213466
[12/18 12:36:05     43s] SiteArray: non-trimmed site array dimensions = 74 x 1107
[12/18 12:36:05     43s] SiteArray: use 475,136 bytes
[12/18 12:36:05     43s] SiteArray: current memory after site array memory allocation 1640.4M
[12/18 12:36:05     43s] SiteArray: FP blocked sites are writable
[12/18 12:36:05     43s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:36:05     43s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1640.4M, EPOCH TIME: 1766050565.214674
[12/18 12:36:05     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.214714
[12/18 12:36:05     43s] SiteArray: number of non floorplan blocked sites for llg default is 81918
[12/18 12:36:05     43s] Atter site array init, number of instance map data is 0.
[12/18 12:36:05     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1640.4M, EPOCH TIME: 1766050565.215627
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:36:05     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1640.4M, EPOCH TIME: 1766050565.216172
[12/18 12:36:05     43s] Begin checking placement ... (start mem=1640.4M, init mem=1640.4M)
[12/18 12:36:05     43s] Begin checking exclusive groups violation ...
[12/18 12:36:05     43s] There are 0 groups to check, max #box is 0, total #box is 0
[12/18 12:36:05     43s] Finished checking exclusive groups violations. Found 0 Vio.
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] Running CheckPlace using 1 thread in normal mode...
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] ...checkPlace normal is done!
[12/18 12:36:05     43s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.284451
[12/18 12:36:05     43s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1640.4M, EPOCH TIME: 1766050565.285008
[12/18 12:36:05     43s] Not Placed on Placement Grid:	5501
[12/18 12:36:05     43s] Overlapping with other instance:	10964
[12/18 12:36:05     43s] Orientation Violation:	5539
[12/18 12:36:05     43s] *info: Placed = 11016         
[12/18 12:36:05     43s] *info: Unplaced = 0           
[12/18 12:36:05     43s] Placement Density:99.88%(102372/102496)
[12/18 12:36:05     43s] Placement Density (including fixed std cells):99.88%(102372/102496)
[12/18 12:36:05     43s] All LLGs are deleted
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1640.4M, EPOCH TIME: 1766050565.349039
[12/18 12:36:05     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1766050565.349188
[12/18 12:36:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:36:05     43s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1640.4M)
[12/18 12:36:05     43s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.145, MEM:1640.4M, EPOCH TIME: 1766050565.349735
[12/18 12:36:05     43s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true -aafAAFOpt false
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] Usage: setOptMode [-help] [-reset] [-addAOFeedThruBuffer {true|false}] [-addInst {true|false}]
[12/18 12:36:05     43s]                   [-addInstancePrefix <PREFIX>] [-addNetPrefix <PREFIX>] [-addPortAsNeeded {true|false}]
[12/18 12:36:05     43s]                   [-allEndPoints {true|false}]
[12/18 12:36:05     43s]                   [-allowMultiBitOptOnFlopWithSDC {true|false|mergeOnly|splitOnly}]
[12/18 12:36:05     43s]                   [-allowOnlyCellSwapping {true|false}] [-checkRoutingCongestion {auto|false|true}]
[12/18 12:36:05     43s]                   [-deleteInst {true|false}] [-detailARRFailureReason {true|false}]
[12/18 12:36:05     43s]                   [-detailDrvFailureReason {true|false}] [-detailDrvFailureReasonMaxNumNets <value>]
[12/18 12:36:05     43s]                   [-downsizeInst {true|false}] [-drcMargin <DOUBLE>]
[12/18 12:36:05     43s]                   [-enableDataToDataChecks {true|false}] [-fixMillerCapDrv {true|false}]
[12/18 12:36:05     43s]                   [-fixClockDrv {true|false}] [-fixDrc {true|false}] [-fixFanoutLoad {true|false}]
[12/18 12:36:05     43s]                   [-fixGlitch {true|false}] [-fixHoldAllowOverlap {auto|false|true}]
[12/18 12:36:05     43s]                   [-fixHoldAllowResizing {false|true}] [-fixHoldAllowSetupTnsDegrade {true|false}]
[12/18 12:36:05     43s]                   [-fixHoldOnExcludedClockNets {true|false}] [-fixSISlew {true|false}]
[12/18 12:36:05     43s]                   [-highEffortOptCells <LIST>] [-holdFixingCells <LIST>]
[12/18 12:36:05     43s]                   [-holdSlackFixingThreshold <SLACK>] [-holdTargetSlack <SLACK>]
[12/18 12:36:05     43s]                   [-honorDensityScreenInOpt {true|false}] [-honorFence {true|false}]
[12/18 12:36:05     43s]                   [-ignorePathGroupsForHold <INST>] [-leakageToDynamicRatio <ratio>]
[12/18 12:36:05     43s]                   [-maxDensity <DENSITY>] [-maxLength <value>] [-MBFFMergeTimingEffort {low|medium|high}]
[12/18 12:36:05     43s]                   [-MBFFSplitTimingEffort {low|medium|high}] [-moveInst {true|false}]
[12/18 12:36:05     43s]                   [-multiBitCombinationalMergeTimingEffort {low|medium|high}]
[12/18 12:36:05     43s]                   [-multiBitCombinationalOpt {false|true|mergeOnly|splitOnly}]
[12/18 12:36:05     43s]                   [-multiBitCombinationalSplitTimingEffort {low|medium|high}]
[12/18 12:36:05     43s]                   [-multiBitFlopNamePrefix <LIST>] [-multiBitFlopNameSeparator <LIST>]
[12/18 12:36:05     43s]                   [-multiBitFlopNameSuffix <LIST>] [-multiBitFlopOpt {false|true|mergeOnly|splitOnly}]
[12/18 12:36:05     43s]                   [-multiBitFlopReorderBits {false|true|timing|power}] [-ndrAwareOpt <LIST>]
[12/18 12:36:05     43s]                   [-onePassLECOpt {true|false}] [-optimizeConstantInputs {true|false}]
[12/18 12:36:05     43s]                   [-optimizeConstantNet {true|false}] [-optimizeFF {true|false}]
[12/18 12:36:05     43s]                   [-optimizeTiedInputs {true|false}] [-postRouteAllowOverlap {true|false}]
[12/18 12:36:05     43s]                   [-postRouteAreaReclaim {none|setupAware|holdAndSetupAware}]
[12/18 12:36:05     43s]                   [-postRouteCheckAntennaRules {true|false}] [-postRouteDrvRecovery <ENUM>]
[12/18 12:36:05     43s]                   [-postRouteHoldRecovery <ENUM>] [-postRouteSetupRecovery <ENUM>]
[12/18 12:36:05     43s]                   [-powerEffort {none|low|high}] [-preserveAllSequential {true|false}]
[12/18 12:36:05     43s]                   [-preserveModuleFunction {true|false}] [-reclaimArea {true|false|default}]
[12/18 12:36:05     43s]                   [-reportMBFFSplitFailReason {true|false}] [-resizePowerSwitchInsts {true|false}]
[12/18 12:36:05     43s]                   [-resizeShifterAndIsoInsts {true|false}] [-restruct {true|false}]
[12/18 12:36:05     43s]                   [-SeqCRRFailReport {true|false}] [-setupTargetSlack <SLACK>]
[12/18 12:36:05     43s]                   [-setupTargetSlackForReclaim <SLACK>] [-simplifiedFlopsPinsRpt {false|true}]
[12/18 12:36:05     43s]                   [-simplifiedFlopsRpt {false|true}] [-simplifyNetlist {true|false}]
[12/18 12:36:05     43s]                   [-swapPin {true|false}] [-targetBasedOptFile <FILE>]
[12/18 12:36:05     43s]                   [-targetBasedOptFileOnly {false|true}] [-targetBasedOptHoldFile <FILE>]
[12/18 12:36:05     43s]                   [-timeDesignCompressReports {true|false}] [-timeDesignExpandedView {true|false}]
[12/18 12:36:05     43s]                   [-timeDesignNumPaths <value>] [-timeDesignReportNet {true|false}]
[12/18 12:36:05     43s]                   [-unfixClkInstForOpt {true|false}] [-useConcatDefaultsPrefix {true|false}]
[12/18 12:36:05     43s]                   [-usefulSkew {true|false}] [-usefulSkewCCOpt {none|standard|extreme}]
[12/18 12:36:05     43s]                   [-usefulSkewPostRoute {true|false}] [-usefulSkewPreCTS {true|false}]
[12/18 12:36:05     43s]                   [-verbose {true|false}] [-virtualPartition {true|false}]
[12/18 12:36:05     43s] 
[12/18 12:36:05     43s] **ERROR: (IMPTCM-48):	"-aafAAFOpt" is not a legal option for command "setOptMode". Either the current option or an option prior to it is not specified correctly.
**ERROR: (IMPSYT-6692):	Invalid return code while executing 'place_route.tcl' was returned and script processing was stopped. Review the following error in 'place_route.tcl' then restart.
[12/18 12:36:05     43s] Error info: place_route.tcl: 
[12/18 12:36:05     43s]     while executing
[12/18 12:36:05     43s] "setOptMode -fixCap true -fixTran true -fixFanoutLoad true -aafAAFOpt false"
[12/18 12:36:05     43s]     (file "place_route.tcl" line 153)
[12/18 12:36:05     43s]     invoked from within
[12/18 12:36:05     43s] "::se_source_orig place_route.tcl"
[12/18 12:36:05     43s]     ("uplevel" body line 1)
[12/18 12:36:05     43s]     invoked from within
[12/18 12:36:05     43s] "uplevel [concat ::se_source_orig $args]"
[12/18 12:36:05     43s]     (procedure "source" line 188)
[12/18 12:36:05     43s]     invoked from within
[12/18 12:36:05     43s] "source place_route.tcl"
[12/18 12:36:05     43s]     ("uplevel" body line 1)
[12/18 12:36:05     43s]     invoked from within
[12/18 12:36:05     43s] "uplevel #0 source place_route.tcl"
[12/18 12:36:05     43s]     ("eval" body line 1)
[12/18 12:36:05     43s]     invoked from within
[12/18 12:36:05     43s] "eval {uplevel #0 source place_route.tcl}"
[12/18 12:36:05     43s]     (in namespace inscope "::" script line 1)
[12/18 12:36:05     43s]     invoked from within
[12/18 12:36:05     43s] "namespace inscope :: eval "uplevel #0 source $fileName"".
[12/18 12:36:05     43s] <CMD> win
[12/18 12:37:16     59s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[12/18 12:37:16     59s] Innovus terminated by user interrupt.
[12/18 12:37:16     59s] 
[12/18 12:37:16     59s] *** Memory Usage v#1 (Current mem = 1729.863M, initial mem = 476.027M) ***
[12/18 12:37:16     59s] 
[12/18 12:37:16     59s] *** Summary of all messages that are not suppressed in this session:
[12/18 12:37:16     59s] Severity  ID               Count  Summary                                  
[12/18 12:37:16     59s] WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/18 12:37:16     59s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/18 12:37:16     59s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/18 12:37:16     59s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[12/18 12:37:16     59s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[12/18 12:37:16     59s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[12/18 12:37:16     59s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/18 12:37:16     59s] ERROR     IMPPP-182            7  You have specified an invalid layer '%s'...
[12/18 12:37:16     59s] ERROR     IMPSR-4060           1  No layer found by lef layer named %s.    
[12/18 12:37:16     59s] ERROR     IMPSP-5125           1  No filler cell provided.                 
[12/18 12:37:16     59s] WARNING   IMPSP-5123           4  Cell %s is not found.                    
[12/18 12:37:16     59s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[12/18 12:37:16     59s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/18 12:37:16     59s] ERROR     IMPSP-2002           3  Density too high (%.1f%%), stopping deta...
[12/18 12:37:16     59s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[12/18 12:37:16     59s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/18 12:37:16     59s] WARNING   TCLCMD-513          34  The software could not find a matching o...
[12/18 12:37:16     59s] ERROR     TCLCMD-917          35  Cannot find '%s' that match '%s'         
[12/18 12:37:16     59s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/18 12:37:16     59s] ERROR     TCLCMD-1170         17  Invalid path description specified for c...
[12/18 12:37:16     59s] ERROR     TCLNL-305           29  %s: empty list of pins passed            
[12/18 12:37:16     59s] WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
[12/18 12:37:16     59s] *** Message Summary: 73 warning(s), 97 error(s)
[12/18 12:37:16     59s] 
[12/18 12:37:16     59s] --- Ending "Innovus" (totcpu=0:00:59.5, real=0:01:56, mem=1729.9M) ---
