<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - HDL_DUT.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../HDL_DUT.vhd" target="rtwreport_document_frame" id="linkToText_plain">HDL_DUT.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdlsrc\hdlcoder_simple_up_counter\HDL_DUT.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-12-21 22:18:31</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- out_rsvd                      ce_out        1</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- </span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="28">   28   </a>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- </span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- Module: HDL_DUT</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Source Path: hdlcoder_simple_up_counter/HDL_DUT</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Model version: 1.4</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="KW">ENTITY</span> HDL_DUT <span class="KW">IS</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="44">   44   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        count_threshold                   :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="47">   47   </a>        alphaEnable                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="49">   49   </a>        out_rsvd                          :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="50">   50   </a>        );
</span><span><a class="LN" id="51">   51   </a><span class="KW">END</span> HDL_DUT;
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> HDL_DUT <span class="KW">IS</span>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">SIGNAL</span> count_threshold_unsigned         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> Sum_out1                         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> Relational_Operator_out1         : std_logic;
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> alphaEnable &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="73">   73   </a>      '0';
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="76">   76   </a>
</span><span><a  class="LN" id="77" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:34')" name="code2model">   77   </a>  Constant1_out1 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a>  count_threshold_unsigned &lt;= unsigned(count_threshold);
</span><span><a class="LN" id="80">   80   </a>
</span><span><a  class="LN" id="81" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:33')" name="code2model">   81   </a>  Constant_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="82">   82   </a>
</span><span><a  class="LN" id="83" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:37')" name="code2model">   83   </a>  Sum_out1 &lt;= Delay_out1 + Constant1_out1;
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>
</span><span><a  class="LN" id="86" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:39')" name="code2model">   86   </a>  Relational_Operator_out1 &lt;= '1' <span class="KW">WHEN</span> Sum_out1 &gt; count_threshold_unsigned <span class="KW">ELSE</span>
</span><span><a  class="LN" id="87" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:39')" name="code2model">   87   </a>      '0';
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="91">   91   </a>      '0';
</span><span><a class="LN" id="92">   92   </a>
</span><span><a class="LN" id="93">   93   </a>
</span><span><a  class="LN" id="94" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:38')" name="code2model">   94   </a>  Switch1_out1 &lt;= Sum_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="95" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:38')" name="code2model">   95   </a>      Constant_out1;
</span><span><a class="LN" id="96">   96   </a>
</span><span><a  class="LN" id="97" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">   97   </a>  Delay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="98" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">   98   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="99" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">   99   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="100" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  100   </a>      Delay_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="101" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  101   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="102" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  102   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="103" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  103   </a>        Delay_out1 &lt;= Switch_out1;
</span><span><a  class="LN" id="104" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  104   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="105" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  105   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="106" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:31')" name="code2model">  106   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>
</span><span><a class="LN" id="109">  109   </a>
</span><span><a  class="LN" id="110" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:35')" name="code2model">  110   </a>  Switch_out1 &lt;= Delay_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="111" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:35')" name="code2model">  111   </a>      Switch1_out1;
</span><span><a class="LN" id="112">  112   </a>
</span><span><a  class="LN" id="113" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  113   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="114" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  114   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="115" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  115   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="116" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  116   </a>      Delay1_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="117" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  117   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="118" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  118   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="119" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  119   </a>        Delay1_out1 &lt;= Switch_out1;
</span><span><a  class="LN" id="120" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  120   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="121" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  121   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="122" href="matlab:set_param('hdlcoder_simple_up_counter','hiliteAncestors', 'none');coder.internal.code2model('hdlcoder_simple_up_counter:32')" name="code2model">  122   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a>  out_rsvd &lt;= std_logic_vector(Delay1_out1);
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
