
****** PlanAhead v13.4
  **** Build 157570 by hdbuild on Fri Dec 16 12:55:36 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -24 day(s)
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source C:/Users/comeng/Desktop/lab6/alarm_onedigit/pa.fromHdl.tcl
# create_project -name alarm_onedigit -dir "C:/Users/comeng/Desktop/lab6/alarm_onedigit/planAhead_run_1" -part xc3s200tq144-4
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "alarm.ucf" [current_fileset -constrset]
Adding file 'C:\Users\comeng\Desktop\lab6\alarm_onedigit\alarm.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {alarm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top alarm $srcset
# add_files [list {alarm.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200tq144-4
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Analyzing Verilog file "C:\Users\comeng\Desktop\lab6\alarm_onedigit\alarm.v" into library work
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/tq144/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:\Users\comeng\Desktop\lab6\alarm_onedigit\alarm.ucf]
Finished Parsing UCF File [C:\Users\comeng\Desktop\lab6\alarm_onedigit\alarm.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 5.226w.  Memory (MB): 409.625p 53.148g
startgroup
startgroup
set_property loc PAD25 [get_ports clk]
set_property loc PAD25 [get_ports clk]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD164 [get_ports en]
set_property loc PAD164 [get_ports en]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD126 [get_ports sp]
set_property loc PAD126 [get_ports sp]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD188 [get_ports {com[0]}]
set_property loc PAD188 [get_ports {com[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD187 [get_ports {com[1]}]
set_property loc PAD187 [get_ports {com[1]}]
endgroup
endgroup
save_design
startgroup
startgroup
set_property loc PAD189 [get_ports {o[0]}]
set_property loc PAD189 [get_ports {o[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD195 [get_ports {o[1]}]
set_property loc PAD195 [get_ports {o[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD196 [get_ports {o[2]}]
set_property loc PAD196 [get_ports {o[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD2 [get_ports {o[3]}]
set_property loc PAD2 [get_ports {o[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD3 [get_ports {o[4]}]
set_property loc PAD3 [get_ports {o[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD12 [get_ports {o[5]}]
set_property loc PAD12 [get_ports {o[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD13 [get_ports {o[6]}]
set_property loc PAD13 [get_ports {o[6]}]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
