
../repos/coreutils/src/sync:     file format elf32-littlearm


Disassembly of section .init:

00010bbc <.init>:
   10bbc:	push	{r3, lr}
   10bc0:	bl	111f8 <close@plt+0x3dc>
   10bc4:	pop	{r3, pc}

Disassembly of section .plt:

00010bc8 <calloc@plt-0x14>:
   10bc8:	push	{lr}		; (str lr, [sp, #-4]!)
   10bcc:	ldr	lr, [pc, #4]	; 10bd8 <calloc@plt-0x4>
   10bd0:	add	lr, pc, lr
   10bd4:	ldr	pc, [lr, #8]!
   10bd8:	andeq	r7, r1, r8, lsr #8

00010bdc <calloc@plt>:
   10bdc:	add	ip, pc, #0, 12
   10be0:	add	ip, ip, #94208	; 0x17000
   10be4:	ldr	pc, [ip, #1064]!	; 0x428

00010be8 <fputs_unlocked@plt>:
   10be8:	add	ip, pc, #0, 12
   10bec:	add	ip, ip, #94208	; 0x17000
   10bf0:	ldr	pc, [ip, #1056]!	; 0x420

00010bf4 <fsync@plt>:
   10bf4:	add	ip, pc, #0, 12
   10bf8:	add	ip, ip, #94208	; 0x17000
   10bfc:	ldr	pc, [ip, #1048]!	; 0x418

00010c00 <strcmp@plt>:
   10c00:	add	ip, pc, #0, 12
   10c04:	add	ip, ip, #94208	; 0x17000
   10c08:	ldr	pc, [ip, #1040]!	; 0x410

00010c0c <fflush@plt>:
   10c0c:	add	ip, pc, #0, 12
   10c10:	add	ip, ip, #94208	; 0x17000
   10c14:	ldr	pc, [ip, #1032]!	; 0x408

00010c18 <free@plt>:
   10c18:	add	ip, pc, #0, 12
   10c1c:	add	ip, ip, #94208	; 0x17000
   10c20:	ldr	pc, [ip, #1024]!	; 0x400

00010c24 <_exit@plt>:
   10c24:	add	ip, pc, #0, 12
   10c28:	add	ip, ip, #94208	; 0x17000
   10c2c:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c30 <memcpy@plt>:
   10c30:	add	ip, pc, #0, 12
   10c34:	add	ip, ip, #94208	; 0x17000
   10c38:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c3c <mbsinit@plt>:
   10c3c:	add	ip, pc, #0, 12
   10c40:	add	ip, ip, #94208	; 0x17000
   10c44:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c48 <memcmp@plt>:
   10c48:	add	ip, pc, #0, 12
   10c4c:	add	ip, ip, #94208	; 0x17000
   10c50:	ldr	pc, [ip, #992]!	; 0x3e0

00010c54 <fputc_unlocked@plt>:
   10c54:	add	ip, pc, #0, 12
   10c58:	add	ip, ip, #94208	; 0x17000
   10c5c:	ldr	pc, [ip, #984]!	; 0x3d8

00010c60 <dcgettext@plt>:
   10c60:	add	ip, pc, #0, 12
   10c64:	add	ip, ip, #94208	; 0x17000
   10c68:	ldr	pc, [ip, #976]!	; 0x3d0

00010c6c <syncfs@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #94208	; 0x17000
   10c74:	ldr	pc, [ip, #968]!	; 0x3c8

00010c78 <realloc@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #94208	; 0x17000
   10c80:	ldr	pc, [ip, #960]!	; 0x3c0

00010c84 <textdomain@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #94208	; 0x17000
   10c8c:	ldr	pc, [ip, #952]!	; 0x3b8

00010c90 <iswprint@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #94208	; 0x17000
   10c98:	ldr	pc, [ip, #944]!	; 0x3b0

00010c9c <fwrite@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #94208	; 0x17000
   10ca4:	ldr	pc, [ip, #936]!	; 0x3a8

00010ca8 <lseek64@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #94208	; 0x17000
   10cb0:	ldr	pc, [ip, #928]!	; 0x3a0

00010cb4 <__ctype_get_mb_cur_max@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #94208	; 0x17000
   10cbc:	ldr	pc, [ip, #920]!	; 0x398

00010cc0 <__fpending@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #94208	; 0x17000
   10cc8:	ldr	pc, [ip, #912]!	; 0x390

00010ccc <mbrtowc@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #94208	; 0x17000
   10cd4:	ldr	pc, [ip, #904]!	; 0x388

00010cd8 <error@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #94208	; 0x17000
   10ce0:	ldr	pc, [ip, #896]!	; 0x380

00010ce4 <open64@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #94208	; 0x17000
   10cec:	ldr	pc, [ip, #888]!	; 0x378

00010cf0 <malloc@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #94208	; 0x17000
   10cf8:	ldr	pc, [ip, #880]!	; 0x370

00010cfc <__libc_start_main@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #94208	; 0x17000
   10d04:	ldr	pc, [ip, #872]!	; 0x368

00010d08 <__freading@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #94208	; 0x17000
   10d10:	ldr	pc, [ip, #864]!	; 0x360

00010d14 <__gmon_start__@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #94208	; 0x17000
   10d1c:	ldr	pc, [ip, #856]!	; 0x358

00010d20 <getopt_long@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #94208	; 0x17000
   10d28:	ldr	pc, [ip, #848]!	; 0x350

00010d2c <__ctype_b_loc@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #94208	; 0x17000
   10d34:	ldr	pc, [ip, #840]!	; 0x348

00010d38 <exit@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #94208	; 0x17000
   10d40:	ldr	pc, [ip, #832]!	; 0x340

00010d44 <strlen@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #94208	; 0x17000
   10d4c:	ldr	pc, [ip, #824]!	; 0x338

00010d50 <__errno_location@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #94208	; 0x17000
   10d58:	ldr	pc, [ip, #816]!	; 0x330

00010d5c <__cxa_atexit@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #94208	; 0x17000
   10d64:	ldr	pc, [ip, #808]!	; 0x328

00010d68 <memset@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #94208	; 0x17000
   10d70:	ldr	pc, [ip, #800]!	; 0x320

00010d74 <__printf_chk@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #94208	; 0x17000
   10d7c:	ldr	pc, [ip, #792]!	; 0x318

00010d80 <fileno@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #94208	; 0x17000
   10d88:	ldr	pc, [ip, #784]!	; 0x310

00010d8c <__fprintf_chk@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #94208	; 0x17000
   10d94:	ldr	pc, [ip, #776]!	; 0x308

00010d98 <fclose@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #94208	; 0x17000
   10da0:	ldr	pc, [ip, #768]!	; 0x300

00010da4 <fseeko64@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #94208	; 0x17000
   10dac:	ldr	pc, [ip, #760]!	; 0x2f8

00010db0 <fcntl64@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #94208	; 0x17000
   10db8:	ldr	pc, [ip, #752]!	; 0x2f0

00010dbc <setlocale@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #94208	; 0x17000
   10dc4:	ldr	pc, [ip, #744]!	; 0x2e8

00010dc8 <strrchr@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #94208	; 0x17000
   10dd0:	ldr	pc, [ip, #736]!	; 0x2e0

00010dd4 <nl_langinfo@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #94208	; 0x17000
   10ddc:	ldr	pc, [ip, #728]!	; 0x2d8

00010de0 <bindtextdomain@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #94208	; 0x17000
   10de8:	ldr	pc, [ip, #720]!	; 0x2d0

00010dec <sync@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #94208	; 0x17000
   10df4:	ldr	pc, [ip, #712]!	; 0x2c8

00010df8 <strncmp@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #94208	; 0x17000
   10e00:	ldr	pc, [ip, #704]!	; 0x2c0

00010e04 <fdatasync@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #94208	; 0x17000
   10e0c:	ldr	pc, [ip, #696]!	; 0x2b8

00010e10 <abort@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #94208	; 0x17000
   10e18:	ldr	pc, [ip, #688]!	; 0x2b0

00010e1c <close@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #94208	; 0x17000
   10e24:	ldr	pc, [ip, #680]!	; 0x2a8

Disassembly of section .text:

00010e28 <.text>:
   10e28:	strd	r4, [sp, #-36]!	; 0xffffffdc
   10e2c:	mov	r5, r0
   10e30:	mov	r4, r1
   10e34:	ldr	r0, [r1]
   10e38:	strd	r6, [sp, #8]
   10e3c:	mov	r6, #0
   10e40:	movw	r7, #27420	; 0x6b1c
   10e44:	movt	r7, #1
   10e48:	strd	r8, [sp, #16]
   10e4c:	mov	r9, r6
   10e50:	strd	sl, [sp, #24]
   10e54:	mov	r8, r6
   10e58:	str	lr, [sp, #32]
   10e5c:	sub	sp, sp, #44	; 0x2c
   10e60:	bl	118f0 <close@plt+0xad4>
   10e64:	ldr	sl, [pc, #844]	; 111b8 <close@plt+0x39c>
   10e68:	movw	r1, #26876	; 0x68fc
   10e6c:	movt	r1, #1
   10e70:	mov	r0, #6
   10e74:	bl	10dbc <setlocale@plt>
   10e78:	movw	r1, #27360	; 0x6ae0
   10e7c:	movt	r1, #1
   10e80:	movw	r0, #27192	; 0x6a38
   10e84:	movt	r0, #1
   10e88:	bl	10de0 <bindtextdomain@plt>
   10e8c:	movw	r0, #27192	; 0x6a38
   10e90:	movt	r0, #1
   10e94:	bl	10c84 <textdomain@plt>
   10e98:	movw	r0, #5660	; 0x161c
   10e9c:	movt	r0, #1
   10ea0:	bl	16778 <close@plt+0x595c>
   10ea4:	mov	r3, sl
   10ea8:	mov	r2, r7
   10eac:	str	r8, [sp]
   10eb0:	mov	r1, r4
   10eb4:	mov	r0, r5
   10eb8:	bl	10d20 <getopt_long@plt>
   10ebc:	cmn	r0, #1
   10ec0:	beq	10f44 <close@plt+0x128>
   10ec4:	cmn	r0, #2
   10ec8:	beq	1118c <close@plt+0x370>
   10ecc:	ble	10ee0 <close@plt+0xc4>
   10ed0:	cmp	r0, #100	; 0x64
   10ed4:	bne	10f34 <close@plt+0x118>
   10ed8:	mov	r9, #1
   10edc:	b	10ea4 <close@plt+0x88>
   10ee0:	cmn	r0, #3
   10ee4:	bne	11184 <close@plt+0x368>
   10ee8:	movw	r1, #27384	; 0x6af8
   10eec:	movt	r1, #1
   10ef0:	movw	r2, #27404	; 0x6b0c
   10ef4:	movt	r2, #1
   10ef8:	movw	r3, #32988	; 0x80dc
   10efc:	movt	r3, #2
   10f00:	movw	r0, #33084	; 0x813c
   10f04:	movt	r0, #2
   10f08:	str	r2, [sp]
   10f0c:	movw	r2, #27188	; 0x6a34
   10f10:	movt	r2, #1
   10f14:	stmib	sp, {r1, r8}
   10f18:	movw	r1, #26660	; 0x6824
   10f1c:	movt	r1, #1
   10f20:	ldr	r0, [r0]
   10f24:	ldr	r3, [r3]
   10f28:	bl	15924 <close@plt+0x4b08>
   10f2c:	mov	r0, #0
   10f30:	bl	10d38 <exit@plt>
   10f34:	cmp	r0, #102	; 0x66
   10f38:	bne	11184 <close@plt+0x368>
   10f3c:	mov	r6, #1
   10f40:	b	10ea4 <close@plt+0x88>
   10f44:	movw	r8, #33072	; 0x8130
   10f48:	movt	r8, #2
   10f4c:	ands	r7, r9, r6
   10f50:	ldr	r3, [r8]
   10f54:	bne	11194 <close@plt+0x378>
   10f58:	cmp	r3, r5
   10f5c:	movlt	r2, #0
   10f60:	andge	r2, r9, #1
   10f64:	cmp	r2, #0
   10f68:	movwne	r1, #27472	; 0x6b50
   10f6c:	movtne	r1, #1
   10f70:	bne	1119c <close@plt+0x380>
   10f74:	cmp	r3, r5
   10f78:	bge	11144 <close@plt+0x328>
   10f7c:	movw	r2, #27584	; 0x6bc0
   10f80:	movt	r2, #1
   10f84:	cmp	r6, #0
   10f88:	str	r2, [sp, #32]
   10f8c:	moveq	r2, r9
   10f90:	movne	r2, #2
   10f94:	mov	r9, #1
   10f98:	str	r2, [sp, #28]
   10f9c:	movw	r2, #27528	; 0x6b88
   10fa0:	movt	r2, #1
   10fa4:	str	r2, [sp, #24]
   10fa8:	movw	r2, #27564	; 0x6bac
   10fac:	movt	r2, #1
   10fb0:	str	r2, [sp, #36]	; 0x24
   10fb4:	b	11034 <close@plt+0x218>
   10fb8:	mov	r1, #3
   10fbc:	mov	r0, r6
   10fc0:	bl	11708 <close@plt+0x8ec>
   10fc4:	cmn	r0, #1
   10fc8:	beq	110a8 <close@plt+0x28c>
   10fcc:	bic	r2, r0, #2048	; 0x800
   10fd0:	mov	r1, #4
   10fd4:	mov	r0, r6
   10fd8:	bl	11708 <close@plt+0x8ec>
   10fdc:	cmp	r0, #0
   10fe0:	blt	110a8 <close@plt+0x28c>
   10fe4:	ldr	r3, [sp, #28]
   10fe8:	cmp	r3, #1
   10fec:	beq	1116c <close@plt+0x350>
   10ff0:	cmp	r3, #2
   10ff4:	beq	11178 <close@plt+0x35c>
   10ff8:	mov	r0, r6
   10ffc:	bl	10bf4 <fsync@plt>
   11000:	cmp	r0, #0
   11004:	movge	sl, #1
   11008:	blt	11134 <close@plt+0x318>
   1100c:	mov	r0, r6
   11010:	bl	10e1c <close@plt>
   11014:	cmp	r0, #0
   11018:	blt	110f0 <close@plt+0x2d4>
   1101c:	ldr	r3, [r8]
   11020:	and	r9, r9, sl
   11024:	add	r3, r3, #1
   11028:	cmp	r3, r5
   1102c:	str	r3, [r8]
   11030:	bge	1114c <close@plt+0x330>
   11034:	ldr	r7, [r4, r3, lsl #2]
   11038:	mov	r1, #2048	; 0x800
   1103c:	mov	r0, r7
   11040:	bl	10ce4 <open64@plt>
   11044:	subs	r6, r0, #0
   11048:	bge	10fb8 <close@plt+0x19c>
   1104c:	bl	10d50 <__errno_location@plt>
   11050:	movw	r1, #2049	; 0x801
   11054:	ldr	fp, [r0]
   11058:	mov	r0, r7
   1105c:	bl	10ce4 <open64@plt>
   11060:	subs	r6, r0, #0
   11064:	bge	10fb8 <close@plt+0x19c>
   11068:	mov	r2, #5
   1106c:	movw	r1, #27508	; 0x6b74
   11070:	movt	r1, #1
   11074:	mov	r0, #0
   11078:	bl	10c60 <dcgettext@plt>
   1107c:	mov	r6, r0
   11080:	mov	r1, r7
   11084:	mov	r0, #4
   11088:	mov	sl, #0
   1108c:	bl	13f34 <close@plt+0x3118>
   11090:	mov	r3, r0
   11094:	mov	r2, r6
   11098:	mov	r1, fp
   1109c:	mov	r0, sl
   110a0:	bl	10cd8 <error@plt>
   110a4:	b	1101c <close@plt+0x200>
   110a8:	bl	10d50 <__errno_location@plt>
   110ac:	ldr	r1, [sp, #24]
   110b0:	mov	r2, #5
   110b4:	ldr	fp, [r0]
   110b8:	mov	r0, #0
   110bc:	mov	sl, r0
   110c0:	bl	10c60 <dcgettext@plt>
   110c4:	mov	r2, r0
   110c8:	mov	r1, r7
   110cc:	mov	r0, #4
   110d0:	str	r2, [sp, #20]
   110d4:	bl	13f34 <close@plt+0x3118>
   110d8:	mov	r3, r0
   110dc:	mov	r1, fp
   110e0:	ldr	r2, [sp, #20]
   110e4:	mov	r0, sl
   110e8:	bl	10cd8 <error@plt>
   110ec:	b	1100c <close@plt+0x1f0>
   110f0:	bl	10d50 <__errno_location@plt>
   110f4:	ldr	r6, [r0]
   110f8:	mov	r2, #5
   110fc:	mov	r0, #0
   11100:	mov	sl, r0
   11104:	ldr	r1, [sp, #32]
   11108:	bl	10c60 <dcgettext@plt>
   1110c:	mov	fp, r0
   11110:	mov	r1, r7
   11114:	mov	r0, #4
   11118:	bl	13f34 <close@plt+0x3118>
   1111c:	mov	r3, r0
   11120:	mov	r2, fp
   11124:	mov	r1, r6
   11128:	mov	r0, sl
   1112c:	bl	10cd8 <error@plt>
   11130:	b	1101c <close@plt+0x200>
   11134:	bl	10d50 <__errno_location@plt>
   11138:	mov	r2, #5
   1113c:	ldr	r1, [sp, #36]	; 0x24
   11140:	b	110b4 <close@plt+0x298>
   11144:	mov	r9, #1
   11148:	bl	10dec <sync@plt>
   1114c:	eor	r0, r9, #1
   11150:	add	sp, sp, #44	; 0x2c
   11154:	ldrd	r4, [sp]
   11158:	ldrd	r6, [sp, #8]
   1115c:	ldrd	r8, [sp, #16]
   11160:	ldrd	sl, [sp, #24]
   11164:	add	sp, sp, #32
   11168:	pop	{pc}		; (ldr pc, [sp], #4)
   1116c:	mov	r0, r6
   11170:	bl	10e04 <fdatasync@plt>
   11174:	b	11000 <close@plt+0x1e4>
   11178:	mov	r0, r6
   1117c:	bl	10c6c <syncfs@plt>
   11180:	b	11000 <close@plt+0x1e4>
   11184:	mov	r0, #1
   11188:	bl	112ac <close@plt+0x490>
   1118c:	mov	r0, #0
   11190:	bl	112ac <close@plt+0x490>
   11194:	movw	r1, #27424	; 0x6b20
   11198:	movt	r1, #1
   1119c:	mov	r2, #5
   111a0:	mov	r0, #0
   111a4:	bl	10c60 <dcgettext@plt>
   111a8:	mov	r2, r0
   111ac:	mov	r1, #0
   111b0:	mov	r0, #1
   111b4:	bl	10cd8 <error@plt>
   111b8:	ldrdeq	r6, [r1], -r4
   111bc:	mov	fp, #0
   111c0:	mov	lr, #0
   111c4:	pop	{r1}		; (ldr r1, [sp], #4)
   111c8:	mov	r2, sp
   111cc:	push	{r2}		; (str r2, [sp, #-4]!)
   111d0:	push	{r0}		; (str r0, [sp, #-4]!)
   111d4:	ldr	ip, [pc, #16]	; 111ec <close@plt+0x3d0>
   111d8:	push	{ip}		; (str ip, [sp, #-4]!)
   111dc:	ldr	r0, [pc, #12]	; 111f0 <close@plt+0x3d4>
   111e0:	ldr	r3, [pc, #12]	; 111f4 <close@plt+0x3d8>
   111e4:	bl	10cfc <__libc_start_main@plt>
   111e8:	bl	10e10 <abort@plt>
   111ec:	andeq	r6, r1, r4, ror r7
   111f0:	andeq	r0, r1, r8, lsr #28
   111f4:	andeq	r6, r1, r4, lsl r7
   111f8:	ldr	r3, [pc, #20]	; 11214 <close@plt+0x3f8>
   111fc:	ldr	r2, [pc, #20]	; 11218 <close@plt+0x3fc>
   11200:	add	r3, pc, r3
   11204:	ldr	r2, [r3, r2]
   11208:	cmp	r2, #0
   1120c:	bxeq	lr
   11210:	b	10d14 <__gmon_start__@plt>
   11214:	strdeq	r6, [r1], -r8
   11218:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1121c:	ldr	r0, [pc, #24]	; 1123c <close@plt+0x420>
   11220:	ldr	r3, [pc, #24]	; 11240 <close@plt+0x424>
   11224:	cmp	r3, r0
   11228:	bxeq	lr
   1122c:	ldr	r3, [pc, #16]	; 11244 <close@plt+0x428>
   11230:	cmp	r3, #0
   11234:	bxeq	lr
   11238:	bx	r3
   1123c:	andeq	r8, r2, r4, lsr #2
   11240:	andeq	r8, r2, r4, lsr #2
   11244:	andeq	r0, r0, r0
   11248:	ldr	r0, [pc, #36]	; 11274 <close@plt+0x458>
   1124c:	ldr	r1, [pc, #36]	; 11278 <close@plt+0x45c>
   11250:	sub	r1, r1, r0
   11254:	asr	r1, r1, #2
   11258:	add	r1, r1, r1, lsr #31
   1125c:	asrs	r1, r1, #1
   11260:	bxeq	lr
   11264:	ldr	r3, [pc, #16]	; 1127c <close@plt+0x460>
   11268:	cmp	r3, #0
   1126c:	bxeq	lr
   11270:	bx	r3
   11274:	andeq	r8, r2, r4, lsr #2
   11278:	andeq	r8, r2, r4, lsr #2
   1127c:	andeq	r0, r0, r0
   11280:	push	{r4, lr}
   11284:	ldr	r4, [pc, #24]	; 112a4 <close@plt+0x488>
   11288:	ldrb	r3, [r4]
   1128c:	cmp	r3, #0
   11290:	popne	{r4, pc}
   11294:	bl	1121c <close@plt+0x400>
   11298:	mov	r3, #1
   1129c:	strb	r3, [r4]
   112a0:	pop	{r4, pc}
   112a4:	andeq	r8, r2, r0, asr #2
   112a8:	b	11248 <close@plt+0x42c>
   112ac:	subs	r6, r0, #0
   112b0:	str	r7, [sp, #-8]!
   112b4:	str	lr, [sp, #4]
   112b8:	sub	sp, sp, #56	; 0x38
   112bc:	beq	11304 <close@plt+0x4e8>
   112c0:	movw	r3, #33080	; 0x8138
   112c4:	movt	r3, #2
   112c8:	ldr	r4, [r3]
   112cc:	mov	r2, #5
   112d0:	movw	r1, #26668	; 0x682c
   112d4:	movt	r1, #1
   112d8:	mov	r0, #0
   112dc:	bl	10c60 <dcgettext@plt>
   112e0:	movw	r3, #33104	; 0x8150
   112e4:	movt	r3, #2
   112e8:	mov	r2, r0
   112ec:	mov	r1, #1
   112f0:	ldr	r3, [r3]
   112f4:	mov	r0, r4
   112f8:	bl	10d8c <__fprintf_chk@plt>
   112fc:	mov	r0, r6
   11300:	bl	10d38 <exit@plt>
   11304:	mov	r2, #5
   11308:	movw	r1, #26708	; 0x6854
   1130c:	movt	r1, #1
   11310:	movw	r7, #33084	; 0x813c
   11314:	movt	r7, #2
   11318:	bl	10c60 <dcgettext@plt>
   1131c:	movw	r3, #33104	; 0x8150
   11320:	movt	r3, #2
   11324:	mov	r1, r0
   11328:	mov	r0, #1
   1132c:	ldr	r2, [r3]
   11330:	bl	10d74 <__printf_chk@plt>
   11334:	mov	r2, #5
   11338:	movw	r1, #26740	; 0x6874
   1133c:	movt	r1, #1
   11340:	mov	r0, r6
   11344:	bl	10c60 <dcgettext@plt>
   11348:	ldr	r1, [r7]
   1134c:	bl	10be8 <fputs_unlocked@plt>
   11350:	mov	r2, #5
   11354:	movw	r1, #26880	; 0x6900
   11358:	movt	r1, #1
   1135c:	mov	r0, r6
   11360:	bl	10c60 <dcgettext@plt>
   11364:	ldr	r1, [r7]
   11368:	bl	10be8 <fputs_unlocked@plt>
   1136c:	mov	r2, #5
   11370:	movw	r1, #26948	; 0x6944
   11374:	movt	r1, #1
   11378:	mov	r0, r6
   1137c:	bl	10c60 <dcgettext@plt>
   11380:	ldr	r1, [r7]
   11384:	bl	10be8 <fputs_unlocked@plt>
   11388:	mov	r2, #5
   1138c:	movw	r1, #27020	; 0x698c
   11390:	movt	r1, #1
   11394:	mov	r0, r6
   11398:	bl	10c60 <dcgettext@plt>
   1139c:	ldr	r1, [r7]
   113a0:	bl	10be8 <fputs_unlocked@plt>
   113a4:	mov	r2, #5
   113a8:	movw	r1, #27068	; 0x69bc
   113ac:	movt	r1, #1
   113b0:	mov	r0, r6
   113b4:	bl	10c60 <dcgettext@plt>
   113b8:	ldr	r1, [r7]
   113bc:	bl	10be8 <fputs_unlocked@plt>
   113c0:	movw	lr, #26524	; 0x679c
   113c4:	movt	lr, #1
   113c8:	ldr	ip, [lr]
   113cc:	ldr	r4, [lr, #4]
   113d0:	ldrd	r8, [lr, #8]
   113d4:	subs	r1, ip, #0
   113d8:	str	ip, [sp]
   113dc:	ldrd	r2, [lr, #16]
   113e0:	str	r4, [sp, #4]
   113e4:	ldrd	r4, [lr, #24]
   113e8:	strd	r8, [sp, #8]
   113ec:	ldrd	r8, [lr, #32]
   113f0:	strd	r2, [sp, #16]
   113f4:	ldrd	r2, [lr, #40]	; 0x28
   113f8:	strd	r4, [sp, #24]
   113fc:	ldrd	r4, [lr, #48]	; 0x30
   11400:	strd	r8, [sp, #32]
   11404:	strd	r2, [sp, #40]	; 0x28
   11408:	strd	r4, [sp, #48]	; 0x30
   1140c:	movwne	r5, #26660	; 0x6824
   11410:	mov	r4, sp
   11414:	movtne	r5, #1
   11418:	bne	11510 <close@plt+0x6f4>
   1141c:	ldr	r4, [r4, #4]
   11420:	movw	r1, #27124	; 0x69f4
   11424:	movt	r1, #1
   11428:	mov	r2, #5
   1142c:	cmp	r4, #0
   11430:	beq	11524 <close@plt+0x708>
   11434:	mov	r0, #0
   11438:	bl	10c60 <dcgettext@plt>
   1143c:	mov	r1, r0
   11440:	movw	r3, #27148	; 0x6a0c
   11444:	movt	r3, #1
   11448:	movw	r2, #27188	; 0x6a34
   1144c:	movt	r2, #1
   11450:	mov	r0, #1
   11454:	bl	10d74 <__printf_chk@plt>
   11458:	mov	r1, #0
   1145c:	mov	r0, #5
   11460:	bl	10dbc <setlocale@plt>
   11464:	cmp	r0, #0
   11468:	movweq	r5, #26660	; 0x6824
   1146c:	movteq	r5, #1
   11470:	beq	11494 <close@plt+0x678>
   11474:	movw	r1, #27204	; 0x6a44
   11478:	movt	r1, #1
   1147c:	mov	r2, #3
   11480:	movw	r5, #26660	; 0x6824
   11484:	movt	r5, #1
   11488:	bl	10df8 <strncmp@plt>
   1148c:	cmp	r0, #0
   11490:	bne	115dc <close@plt+0x7c0>
   11494:	mov	r2, #5
   11498:	movw	r1, #27280	; 0x6a90
   1149c:	movt	r1, #1
   114a0:	mov	r0, #0
   114a4:	bl	10c60 <dcgettext@plt>
   114a8:	mov	r1, r0
   114ac:	movw	r3, #26660	; 0x6824
   114b0:	movt	r3, #1
   114b4:	movw	r2, #27148	; 0x6a0c
   114b8:	movt	r2, #1
   114bc:	mov	r0, #1
   114c0:	bl	10d74 <__printf_chk@plt>
   114c4:	mov	r2, #5
   114c8:	movw	r1, #27308	; 0x6aac
   114cc:	movt	r1, #1
   114d0:	mov	r0, #0
   114d4:	bl	10c60 <dcgettext@plt>
   114d8:	movw	r2, #27612	; 0x6bdc
   114dc:	movt	r2, #1
   114e0:	cmp	r4, r5
   114e4:	movw	r3, #26876	; 0x68fc
   114e8:	movt	r3, #1
   114ec:	mov	r1, r0
   114f0:	moveq	r3, r2
   114f4:	mov	r2, r4
   114f8:	mov	r0, #1
   114fc:	bl	10d74 <__printf_chk@plt>
   11500:	b	112fc <close@plt+0x4e0>
   11504:	ldr	r1, [r4, #8]!
   11508:	cmp	r1, #0
   1150c:	beq	1141c <close@plt+0x600>
   11510:	mov	r0, r5
   11514:	bl	10c00 <strcmp@plt>
   11518:	cmp	r0, #0
   1151c:	bne	11504 <close@plt+0x6e8>
   11520:	b	1141c <close@plt+0x600>
   11524:	mov	r0, r4
   11528:	bl	10c60 <dcgettext@plt>
   1152c:	mov	r1, r0
   11530:	movw	r3, #27148	; 0x6a0c
   11534:	movt	r3, #1
   11538:	movw	r2, #27188	; 0x6a34
   1153c:	movt	r2, #1
   11540:	mov	r0, #1
   11544:	bl	10d74 <__printf_chk@plt>
   11548:	mov	r1, r4
   1154c:	mov	r0, #5
   11550:	bl	10dbc <setlocale@plt>
   11554:	cmp	r0, #0
   11558:	beq	11574 <close@plt+0x758>
   1155c:	movw	r1, #27204	; 0x6a44
   11560:	movt	r1, #1
   11564:	mov	r2, #3
   11568:	bl	10df8 <strncmp@plt>
   1156c:	cmp	r0, #0
   11570:	bne	115d0 <close@plt+0x7b4>
   11574:	mov	r2, #5
   11578:	movw	r1, #27280	; 0x6a90
   1157c:	movt	r1, #1
   11580:	mov	r0, #0
   11584:	bl	10c60 <dcgettext@plt>
   11588:	mov	r1, r0
   1158c:	movw	r3, #26660	; 0x6824
   11590:	movt	r3, #1
   11594:	movw	r2, #27148	; 0x6a0c
   11598:	movt	r2, #1
   1159c:	mov	r0, #1
   115a0:	bl	10d74 <__printf_chk@plt>
   115a4:	movw	r1, #27308	; 0x6aac
   115a8:	movt	r1, #1
   115ac:	mov	r2, #5
   115b0:	mov	r0, #0
   115b4:	bl	10c60 <dcgettext@plt>
   115b8:	movw	r4, #26660	; 0x6824
   115bc:	movt	r4, #1
   115c0:	movw	r3, #27612	; 0x6bdc
   115c4:	movt	r3, #1
   115c8:	mov	r1, r0
   115cc:	b	114f4 <close@plt+0x6d8>
   115d0:	movw	r5, #26660	; 0x6824
   115d4:	movt	r5, #1
   115d8:	mov	r4, r5
   115dc:	mov	r2, #5
   115e0:	movw	r1, #27208	; 0x6a48
   115e4:	movt	r1, #1
   115e8:	mov	r0, #0
   115ec:	bl	10c60 <dcgettext@plt>
   115f0:	ldr	r1, [r7]
   115f4:	bl	10be8 <fputs_unlocked@plt>
   115f8:	b	11494 <close@plt+0x678>
   115fc:	movw	r3, #33092	; 0x8144
   11600:	movt	r3, #2
   11604:	str	r0, [r3]
   11608:	bx	lr
   1160c:	movw	r3, #33092	; 0x8144
   11610:	movt	r3, #2
   11614:	strb	r0, [r3, #4]
   11618:	bx	lr
   1161c:	movw	r3, #33084	; 0x813c
   11620:	movt	r3, #2
   11624:	strd	r4, [sp, #-16]!
   11628:	ldr	r0, [r3]
   1162c:	str	r6, [sp, #8]
   11630:	str	lr, [sp, #12]
   11634:	sub	sp, sp, #8
   11638:	bl	16238 <close@plt+0x541c>
   1163c:	cmp	r0, #0
   11640:	beq	1166c <close@plt+0x850>
   11644:	movw	r4, #33092	; 0x8144
   11648:	movt	r4, #2
   1164c:	ldrb	r6, [r4, #4]
   11650:	bl	10d50 <__errno_location@plt>
   11654:	mov	r5, r0
   11658:	cmp	r6, #0
   1165c:	beq	11698 <close@plt+0x87c>
   11660:	ldr	r3, [r0]
   11664:	cmp	r3, #32
   11668:	bne	11698 <close@plt+0x87c>
   1166c:	movw	r3, #33080	; 0x8138
   11670:	movt	r3, #2
   11674:	ldr	r0, [r3]
   11678:	bl	16238 <close@plt+0x541c>
   1167c:	cmp	r0, #0
   11680:	bne	116e0 <close@plt+0x8c4>
   11684:	add	sp, sp, #8
   11688:	ldrd	r4, [sp]
   1168c:	ldr	r6, [sp, #8]
   11690:	add	sp, sp, #12
   11694:	pop	{pc}		; (ldr pc, [sp], #4)
   11698:	movw	r1, #27764	; 0x6c74
   1169c:	movt	r1, #1
   116a0:	mov	r2, #5
   116a4:	mov	r0, #0
   116a8:	bl	10c60 <dcgettext@plt>
   116ac:	mov	r6, r0
   116b0:	ldr	r0, [r4]
   116b4:	cmp	r0, #0
   116b8:	beq	116f0 <close@plt+0x8d4>
   116bc:	ldr	r4, [r5]
   116c0:	bl	146e4 <close@plt+0x38c8>
   116c4:	mov	r3, r0
   116c8:	movw	r2, #27776	; 0x6c80
   116cc:	movt	r2, #1
   116d0:	mov	r0, #0
   116d4:	str	r6, [sp]
   116d8:	mov	r1, r4
   116dc:	bl	10cd8 <error@plt>
   116e0:	movw	r3, #32992	; 0x80e0
   116e4:	movt	r3, #2
   116e8:	ldr	r0, [r3]
   116ec:	bl	10c24 <_exit@plt>
   116f0:	mov	r3, r6
   116f4:	movw	r2, #27780	; 0x6c84
   116f8:	movt	r2, #1
   116fc:	ldr	r1, [r5]
   11700:	bl	10cd8 <error@plt>
   11704:	b	116e0 <close@plt+0x8c4>
   11708:	push	{r1, r2, r3}
   1170c:	strd	r4, [sp, #-20]!	; 0xffffffec
   11710:	strd	r6, [sp, #8]
   11714:	str	lr, [sp, #16]
   11718:	sub	sp, sp, #8
   1171c:	ldr	r1, [sp, #28]
   11720:	add	r2, sp, #32
   11724:	str	r2, [sp, #4]
   11728:	cmp	r1, #0
   1172c:	beq	11808 <close@plt+0x9ec>
   11730:	movw	r3, #1030	; 0x406
   11734:	mov	r6, r0
   11738:	cmp	r1, r3
   1173c:	beq	11818 <close@plt+0x9fc>
   11740:	cmp	r1, #11
   11744:	beq	117c0 <close@plt+0x9a4>
   11748:	ble	117a0 <close@plt+0x984>
   1174c:	movw	r2, #1031	; 0x407
   11750:	cmp	r1, r2
   11754:	bgt	117dc <close@plt+0x9c0>
   11758:	cmp	r1, r3
   1175c:	bge	1176c <close@plt+0x950>
   11760:	movw	r3, #1025	; 0x401
   11764:	cmp	r1, r3
   11768:	beq	117c0 <close@plt+0x9a4>
   1176c:	ldr	r3, [sp, #4]
   11770:	mov	r0, r6
   11774:	ldr	r2, [r3]
   11778:	bl	10db0 <fcntl64@plt>
   1177c:	mov	r4, r0
   11780:	mov	r0, r4
   11784:	add	sp, sp, #8
   11788:	ldrd	r4, [sp]
   1178c:	ldrd	r6, [sp, #8]
   11790:	ldr	lr, [sp, #16]
   11794:	add	sp, sp, #20
   11798:	add	sp, sp, #12
   1179c:	bx	lr
   117a0:	cmp	r1, #4
   117a4:	beq	1176c <close@plt+0x950>
   117a8:	bgt	117d0 <close@plt+0x9b4>
   117ac:	cmp	r1, #2
   117b0:	beq	1176c <close@plt+0x950>
   117b4:	bgt	117c0 <close@plt+0x9a4>
   117b8:	cmp	r1, #1
   117bc:	bne	1176c <close@plt+0x950>
   117c0:	mov	r0, r6
   117c4:	bl	10db0 <fcntl64@plt>
   117c8:	mov	r4, r0
   117cc:	b	11780 <close@plt+0x964>
   117d0:	cmp	r1, #9
   117d4:	bne	1176c <close@plt+0x950>
   117d8:	b	117c0 <close@plt+0x9a4>
   117dc:	movw	r3, #1033	; 0x409
   117e0:	cmp	r1, r3
   117e4:	beq	1176c <close@plt+0x950>
   117e8:	blt	117c0 <close@plt+0x9a4>
   117ec:	movw	r3, #1034	; 0x40a
   117f0:	cmp	r1, r3
   117f4:	bne	1176c <close@plt+0x950>
   117f8:	mov	r0, r6
   117fc:	bl	10db0 <fcntl64@plt>
   11800:	mov	r4, r0
   11804:	b	11780 <close@plt+0x964>
   11808:	ldr	r2, [sp, #32]
   1180c:	bl	10db0 <fcntl64@plt>
   11810:	mov	r4, r0
   11814:	b	11780 <close@plt+0x964>
   11818:	movw	r5, #33100	; 0x814c
   1181c:	movt	r5, #2
   11820:	ldr	r7, [r2]
   11824:	add	r2, sp, #36	; 0x24
   11828:	ldr	r3, [r5]
   1182c:	str	r2, [sp, #4]
   11830:	mov	r2, r7
   11834:	cmp	r3, #0
   11838:	blt	11854 <close@plt+0xa38>
   1183c:	bl	10db0 <fcntl64@plt>
   11840:	subs	r4, r0, #0
   11844:	blt	118bc <close@plt+0xaa0>
   11848:	mov	r3, #1
   1184c:	str	r3, [r5]
   11850:	b	11780 <close@plt+0x964>
   11854:	mov	r1, #0
   11858:	bl	10db0 <fcntl64@plt>
   1185c:	subs	r4, r0, #0
   11860:	blt	11780 <close@plt+0x964>
   11864:	ldr	r3, [r5]
   11868:	cmn	r3, #1
   1186c:	bne	11780 <close@plt+0x964>
   11870:	mov	r1, #1
   11874:	mov	r0, r4
   11878:	bl	10db0 <fcntl64@plt>
   1187c:	subs	r2, r0, #0
   11880:	blt	1189c <close@plt+0xa80>
   11884:	orr	r2, r2, #1
   11888:	mov	r1, #2
   1188c:	mov	r0, r4
   11890:	bl	10db0 <fcntl64@plt>
   11894:	cmn	r0, #1
   11898:	bne	11780 <close@plt+0x964>
   1189c:	bl	10d50 <__errno_location@plt>
   118a0:	mov	r5, r0
   118a4:	mov	r0, r4
   118a8:	ldr	r6, [r5]
   118ac:	mvn	r4, #0
   118b0:	bl	10e1c <close@plt>
   118b4:	str	r6, [r5]
   118b8:	b	11780 <close@plt+0x964>
   118bc:	bl	10d50 <__errno_location@plt>
   118c0:	ldr	r3, [r0]
   118c4:	cmp	r3, #22
   118c8:	bne	11848 <close@plt+0xa2c>
   118cc:	mov	r2, r7
   118d0:	mov	r0, r6
   118d4:	mov	r1, #0
   118d8:	bl	10db0 <fcntl64@plt>
   118dc:	subs	r4, r0, #0
   118e0:	mvnge	r3, #0
   118e4:	strge	r3, [r5]
   118e8:	bge	11870 <close@plt+0xa54>
   118ec:	b	11780 <close@plt+0x964>
   118f0:	strd	r4, [sp, #-16]!
   118f4:	subs	r4, r0, #0
   118f8:	str	r6, [sp, #8]
   118fc:	str	lr, [sp, #12]
   11900:	beq	11998 <close@plt+0xb7c>
   11904:	mov	r1, #47	; 0x2f
   11908:	bl	10dc8 <strrchr@plt>
   1190c:	subs	r5, r0, #0
   11910:	beq	11970 <close@plt+0xb54>
   11914:	add	r6, r5, #1
   11918:	sub	r3, r6, r4
   1191c:	cmp	r3, #6
   11920:	ble	11970 <close@plt+0xb54>
   11924:	movw	r1, #27840	; 0x6cc0
   11928:	movt	r1, #1
   1192c:	mov	r2, #7
   11930:	sub	r0, r5, #6
   11934:	bl	10df8 <strncmp@plt>
   11938:	cmp	r0, #0
   1193c:	bne	11970 <close@plt+0xb54>
   11940:	movw	r1, #27848	; 0x6cc8
   11944:	movt	r1, #1
   11948:	mov	r2, #3
   1194c:	mov	r0, r6
   11950:	bl	10df8 <strncmp@plt>
   11954:	cmp	r0, #0
   11958:	movne	r4, r6
   1195c:	bne	11970 <close@plt+0xb54>
   11960:	add	r4, r5, #4
   11964:	movw	r3, #33064	; 0x8128
   11968:	movt	r3, #2
   1196c:	str	r4, [r3]
   11970:	movw	r2, #33104	; 0x8150
   11974:	movt	r2, #2
   11978:	ldr	r6, [sp, #8]
   1197c:	movw	r3, #33068	; 0x812c
   11980:	movt	r3, #2
   11984:	str	r4, [r2]
   11988:	str	r4, [r3]
   1198c:	ldrd	r4, [sp]
   11990:	add	sp, sp, #12
   11994:	pop	{pc}		; (ldr pc, [sp], #4)
   11998:	movw	r3, #33080	; 0x8138
   1199c:	movt	r3, #2
   119a0:	movw	r0, #27784	; 0x6c88
   119a4:	movt	r0, #1
   119a8:	ldr	r3, [r3]
   119ac:	mov	r2, #55	; 0x37
   119b0:	mov	r1, #1
   119b4:	bl	10c9c <fwrite@plt>
   119b8:	bl	10e10 <abort@plt>
   119bc:	mov	r2, #5
   119c0:	strd	r4, [sp, #-16]!
   119c4:	mov	r5, r0
   119c8:	str	r6, [sp, #8]
   119cc:	mov	r6, r1
   119d0:	mov	r1, r0
   119d4:	mov	r0, #0
   119d8:	str	lr, [sp, #12]
   119dc:	bl	10c60 <dcgettext@plt>
   119e0:	cmp	r5, r0
   119e4:	mov	r4, r0
   119e8:	beq	11a00 <close@plt+0xbe4>
   119ec:	mov	r0, r4
   119f0:	ldrd	r4, [sp]
   119f4:	ldr	r6, [sp, #8]
   119f8:	add	sp, sp, #12
   119fc:	pop	{pc}		; (ldr pc, [sp], #4)
   11a00:	bl	16504 <close@plt+0x56e8>
   11a04:	ldrb	r3, [r0]
   11a08:	bic	r3, r3, #32
   11a0c:	cmp	r3, #85	; 0x55
   11a10:	bne	11a78 <close@plt+0xc5c>
   11a14:	ldrb	r3, [r0, #1]
   11a18:	bic	r3, r3, #32
   11a1c:	cmp	r3, #84	; 0x54
   11a20:	bne	11af8 <close@plt+0xcdc>
   11a24:	ldrb	r3, [r0, #2]
   11a28:	bic	r3, r3, #32
   11a2c:	cmp	r3, #70	; 0x46
   11a30:	bne	11af8 <close@plt+0xcdc>
   11a34:	ldrb	r3, [r0, #3]
   11a38:	cmp	r3, #45	; 0x2d
   11a3c:	bne	11af8 <close@plt+0xcdc>
   11a40:	ldrb	r3, [r0, #4]
   11a44:	cmp	r3, #56	; 0x38
   11a48:	bne	11af8 <close@plt+0xcdc>
   11a4c:	ldrb	r3, [r0, #5]
   11a50:	cmp	r3, #0
   11a54:	bne	11af8 <close@plt+0xcdc>
   11a58:	ldrb	r2, [r4]
   11a5c:	movw	r3, #27940	; 0x6d24
   11a60:	movt	r3, #1
   11a64:	movw	r4, #27952	; 0x6d30
   11a68:	movt	r4, #1
   11a6c:	cmp	r2, #96	; 0x60
   11a70:	movne	r4, r3
   11a74:	b	119ec <close@plt+0xbd0>
   11a78:	cmp	r3, #71	; 0x47
   11a7c:	bne	11af8 <close@plt+0xcdc>
   11a80:	ldrb	r3, [r0, #1]
   11a84:	bic	r3, r3, #32
   11a88:	cmp	r3, #66	; 0x42
   11a8c:	bne	11af8 <close@plt+0xcdc>
   11a90:	ldrb	r3, [r0, #2]
   11a94:	cmp	r3, #49	; 0x31
   11a98:	bne	11af8 <close@plt+0xcdc>
   11a9c:	ldrb	r3, [r0, #3]
   11aa0:	cmp	r3, #56	; 0x38
   11aa4:	bne	11af8 <close@plt+0xcdc>
   11aa8:	ldrb	r3, [r0, #4]
   11aac:	cmp	r3, #48	; 0x30
   11ab0:	bne	11af8 <close@plt+0xcdc>
   11ab4:	ldrb	r3, [r0, #5]
   11ab8:	cmp	r3, #51	; 0x33
   11abc:	bne	11af8 <close@plt+0xcdc>
   11ac0:	ldrb	r3, [r0, #6]
   11ac4:	cmp	r3, #48	; 0x30
   11ac8:	bne	11af8 <close@plt+0xcdc>
   11acc:	ldrb	r3, [r0, #7]
   11ad0:	cmp	r3, #0
   11ad4:	bne	11af8 <close@plt+0xcdc>
   11ad8:	ldrb	r2, [r4]
   11adc:	movw	r3, #27944	; 0x6d28
   11ae0:	movt	r3, #1
   11ae4:	movw	r4, #27948	; 0x6d2c
   11ae8:	movt	r4, #1
   11aec:	cmp	r2, #96	; 0x60
   11af0:	movne	r4, r3
   11af4:	b	119ec <close@plt+0xbd0>
   11af8:	movw	r3, #27956	; 0x6d34
   11afc:	movt	r3, #1
   11b00:	cmp	r6, #9
   11b04:	movw	r4, #27936	; 0x6d20
   11b08:	movt	r4, #1
   11b0c:	movne	r4, r3
   11b10:	b	119ec <close@plt+0xbd0>
   11b14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11b18:	strd	r6, [sp, #8]
   11b1c:	strd	r8, [sp, #16]
   11b20:	mov	r8, r3
   11b24:	strd	sl, [sp, #24]
   11b28:	mov	fp, r0
   11b2c:	mov	sl, r1
   11b30:	str	lr, [sp, #32]
   11b34:	sub	sp, sp, #140	; 0x8c
   11b38:	ldr	r3, [sp, #180]	; 0xb4
   11b3c:	str	r2, [sp, #28]
   11b40:	and	r4, r3, #2
   11b44:	ubfx	r3, r3, #1, #1
   11b48:	str	r3, [sp, #44]	; 0x2c
   11b4c:	bl	10cb4 <__ctype_get_mb_cur_max@plt>
   11b50:	ldr	r3, [sp, #176]	; 0xb0
   11b54:	str	r0, [sp, #76]	; 0x4c
   11b58:	cmp	r3, #10
   11b5c:	ldrls	pc, [pc, r3, lsl #2]
   11b60:	b	134fc <close@plt+0x26e0>
   11b64:	andeq	r1, r1, r4, ror #31
   11b68:	andeq	r2, r1, r0, lsl #2
   11b6c:	andeq	r2, r1, ip, ror r6
   11b70:	andeq	r2, r1, ip, ror #2
   11b74:	andeq	r1, r1, ip, ror #29
   11b78:	andeq	r1, r1, r8, ror #30
   11b7c:	andeq	r2, r1, r0, asr #32
   11b80:	andeq	r2, r1, r8, lsr #1
   11b84:	muleq	r1, r0, fp
   11b88:	muleq	r1, r0, fp
   11b8c:	muleq	r1, r0, fp
   11b90:	ldr	r3, [sp, #176]	; 0xb0
   11b94:	cmp	r3, #10
   11b98:	beq	11bc4 <close@plt+0xda8>
   11b9c:	mov	r1, r3
   11ba0:	movw	r0, #27960	; 0x6d38
   11ba4:	movt	r0, #1
   11ba8:	bl	119bc <close@plt+0xba0>
   11bac:	str	r0, [sp, #188]	; 0xbc
   11bb0:	movw	r0, #27956	; 0x6d34
   11bb4:	movt	r0, #1
   11bb8:	ldr	r1, [sp, #176]	; 0xb0
   11bbc:	bl	119bc <close@plt+0xba0>
   11bc0:	str	r0, [sp, #192]	; 0xc0
   11bc4:	cmp	r4, #0
   11bc8:	movne	r4, #0
   11bcc:	beq	13288 <close@plt+0x246c>
   11bd0:	mov	r5, #0
   11bd4:	ldr	r0, [sp, #192]	; 0xc0
   11bd8:	mov	r9, r5
   11bdc:	str	r5, [sp, #64]	; 0x40
   11be0:	bl	10d44 <strlen@plt>
   11be4:	mov	r3, #1
   11be8:	ldr	r2, [sp, #44]	; 0x2c
   11bec:	cmp	r0, r5
   11bf0:	moveq	r2, r5
   11bf4:	str	r3, [sp, #32]
   11bf8:	str	r3, [sp, #48]	; 0x30
   11bfc:	str	r5, [sp, #52]	; 0x34
   11c00:	str	r3, [sp, #60]	; 0x3c
   11c04:	ldr	r3, [sp, #180]	; 0xb4
   11c08:	str	r0, [sp, #56]	; 0x38
   11c0c:	str	r5, [sp, #68]	; 0x44
   11c10:	str	r5, [sp, #80]	; 0x50
   11c14:	str	r5, [sp, #84]	; 0x54
   11c18:	and	r3, r3, #1
   11c1c:	str	r2, [sp, #88]	; 0x58
   11c20:	str	r3, [sp, #92]	; 0x5c
   11c24:	ldr	r3, [sp, #180]	; 0xb4
   11c28:	and	r3, r3, #4
   11c2c:	str	r3, [sp, #96]	; 0x60
   11c30:	ldr	r3, [sp, #192]	; 0xc0
   11c34:	str	r3, [sp, #72]	; 0x48
   11c38:	mov	r3, fp
   11c3c:	mov	r7, #0
   11c40:	mov	fp, r9
   11c44:	mov	r9, r3
   11c48:	cmn	r8, #1
   11c4c:	beq	12250 <close@plt+0x1434>
   11c50:	subs	r6, r8, r7
   11c54:	movne	r6, #1
   11c58:	cmp	r6, #0
   11c5c:	beq	12268 <close@plt+0x144c>
   11c60:	ldr	r0, [sp, #28]
   11c64:	ldr	r3, [sp, #48]	; 0x30
   11c68:	cmp	r3, #0
   11c6c:	add	r3, r0, r7
   11c70:	str	r3, [sp, #36]	; 0x24
   11c74:	beq	126f4 <close@plt+0x18d8>
   11c78:	ldr	r2, [sp, #56]	; 0x38
   11c7c:	cmp	r2, #0
   11c80:	beq	12bf4 <close@plt+0x1dd8>
   11c84:	cmp	r2, #1
   11c88:	mov	r3, r2
   11c8c:	movls	r3, #0
   11c90:	movhi	r3, #1
   11c94:	cmn	r8, #1
   11c98:	add	r5, r7, r2
   11c9c:	movne	r3, #0
   11ca0:	cmp	r3, #0
   11ca4:	beq	11cb0 <close@plt+0xe94>
   11ca8:	bl	10d44 <strlen@plt>
   11cac:	mov	r8, r0
   11cb0:	cmp	r5, r8
   11cb4:	bhi	12bf4 <close@plt+0x1dd8>
   11cb8:	ldr	r0, [sp, #36]	; 0x24
   11cbc:	ldr	r2, [sp, #56]	; 0x38
   11cc0:	ldr	r1, [sp, #72]	; 0x48
   11cc4:	bl	10c48 <memcmp@plt>
   11cc8:	cmp	r0, #0
   11ccc:	bne	12bf4 <close@plt+0x1dd8>
   11cd0:	ldr	r3, [sp, #44]	; 0x2c
   11cd4:	cmp	r3, #0
   11cd8:	bne	133a0 <close@plt+0x2584>
   11cdc:	ldr	r3, [sp, #36]	; 0x24
   11ce0:	ldrb	r5, [r3]
   11ce4:	cmp	r5, #126	; 0x7e
   11ce8:	ldrls	pc, [pc, r5, lsl #2]
   11cec:	b	13188 <close@plt+0x236c>
   11cf0:	andeq	r2, r1, r4, asr #7
   11cf4:	andeq	r3, r1, r8, lsl #3
   11cf8:	andeq	r3, r1, r8, lsl #3
   11cfc:	andeq	r3, r1, r8, lsl #3
   11d00:	andeq	r3, r1, r8, lsl #3
   11d04:	andeq	r3, r1, r8, lsl #3
   11d08:	andeq	r3, r1, r8, lsl #3
   11d0c:	andeq	r2, r1, ip, lsl r3
   11d10:	andeq	r2, r1, r4, lsl r3
   11d14:	andeq	r2, r1, r4, lsr #6
   11d18:	andeq	r2, r1, r8, lsr #9
   11d1c:	muleq	r1, r8, r4
   11d20:	andeq	r2, r1, r0, asr #3
   11d24:	andeq	r2, r1, r4, ror r4
   11d28:	andeq	r3, r1, r8, lsl #3
   11d2c:	andeq	r3, r1, r8, lsl #3
   11d30:	andeq	r3, r1, r8, lsl #3
   11d34:	andeq	r3, r1, r8, lsl #3
   11d38:	andeq	r3, r1, r8, lsl #3
   11d3c:	andeq	r3, r1, r8, lsl #3
   11d40:	andeq	r3, r1, r8, lsl #3
   11d44:	andeq	r3, r1, r8, lsl #3
   11d48:	andeq	r3, r1, r8, lsl #3
   11d4c:	andeq	r3, r1, r8, lsl #3
   11d50:	andeq	r3, r1, r8, lsl #3
   11d54:	andeq	r3, r1, r8, lsl #3
   11d58:	andeq	r3, r1, r8, lsl #3
   11d5c:	andeq	r3, r1, r8, lsl #3
   11d60:	andeq	r3, r1, r8, lsl #3
   11d64:	andeq	r3, r1, r8, lsl #3
   11d68:	andeq	r3, r1, r8, lsl #3
   11d6c:	andeq	r3, r1, r8, lsl #3
   11d70:	andeq	r2, r1, r0, lsr #10
   11d74:	andeq	r2, r1, r4, lsl r5
   11d78:	andeq	r2, r1, r4, lsl r5
   11d7c:	andeq	r2, r1, r8, lsl #10
   11d80:	andeq	r2, r1, r4, lsl r5
   11d84:	andeq	r2, r1, ip, ror #11
   11d88:	andeq	r2, r1, r4, lsl r5
   11d8c:	andeq	r2, r1, ip, asr r6
   11d90:	andeq	r2, r1, r4, lsl r5
   11d94:	andeq	r2, r1, r4, lsl r5
   11d98:	andeq	r2, r1, r4, lsl r5
   11d9c:	andeq	r2, r1, ip, ror #11
   11da0:	andeq	r2, r1, ip, ror #11
   11da4:	andeq	r2, r1, ip, ror #11
   11da8:	andeq	r2, r1, ip, ror #11
   11dac:	andeq	r2, r1, ip, ror #11
   11db0:	andeq	r2, r1, ip, ror #11
   11db4:	andeq	r2, r1, ip, ror #11
   11db8:	andeq	r2, r1, ip, ror #11
   11dbc:	andeq	r2, r1, ip, ror #11
   11dc0:	andeq	r2, r1, ip, ror #11
   11dc4:	andeq	r2, r1, ip, ror #11
   11dc8:	andeq	r2, r1, ip, ror #11
   11dcc:	andeq	r2, r1, ip, ror #11
   11dd0:	andeq	r2, r1, ip, ror #11
   11dd4:	andeq	r2, r1, ip, ror #11
   11dd8:	andeq	r2, r1, ip, ror #11
   11ddc:	andeq	r2, r1, r4, lsl r5
   11de0:	andeq	r2, r1, r4, lsl r5
   11de4:	andeq	r2, r1, r4, lsl r5
   11de8:	andeq	r2, r1, r4, lsl r5
   11dec:	andeq	r2, r1, ip, lsl #12
   11df0:	andeq	r3, r1, r8, lsl #3
   11df4:	andeq	r2, r1, ip, ror #11
   11df8:	andeq	r2, r1, ip, ror #11
   11dfc:	andeq	r2, r1, ip, ror #11
   11e00:	andeq	r2, r1, ip, ror #11
   11e04:	andeq	r2, r1, ip, ror #11
   11e08:	andeq	r2, r1, ip, ror #11
   11e0c:	andeq	r2, r1, ip, ror #11
   11e10:	andeq	r2, r1, ip, ror #11
   11e14:	andeq	r2, r1, ip, ror #11
   11e18:	andeq	r2, r1, ip, ror #11
   11e1c:	andeq	r2, r1, ip, ror #11
   11e20:	andeq	r2, r1, ip, ror #11
   11e24:	andeq	r2, r1, ip, ror #11
   11e28:	andeq	r2, r1, ip, ror #11
   11e2c:	andeq	r2, r1, ip, ror #11
   11e30:	andeq	r2, r1, ip, ror #11
   11e34:	andeq	r2, r1, ip, ror #11
   11e38:	andeq	r2, r1, ip, ror #11
   11e3c:	andeq	r2, r1, ip, ror #11
   11e40:	andeq	r2, r1, ip, ror #11
   11e44:	andeq	r2, r1, ip, ror #11
   11e48:	andeq	r2, r1, ip, ror #11
   11e4c:	andeq	r2, r1, ip, ror #11
   11e50:	andeq	r2, r1, ip, ror #11
   11e54:	andeq	r2, r1, ip, ror #11
   11e58:	andeq	r2, r1, ip, ror #11
   11e5c:	andeq	r2, r1, r4, lsl r5
   11e60:			; <UNDEFINED> instruction: 0x000125b0
   11e64:	andeq	r2, r1, ip, ror #11
   11e68:	andeq	r2, r1, r4, lsl r5
   11e6c:	andeq	r2, r1, ip, ror #11
   11e70:	andeq	r2, r1, r4, lsl r5
   11e74:	andeq	r2, r1, ip, ror #11
   11e78:	andeq	r2, r1, ip, ror #11
   11e7c:	andeq	r2, r1, ip, ror #11
   11e80:	andeq	r2, r1, ip, ror #11
   11e84:	andeq	r2, r1, ip, ror #11
   11e88:	andeq	r2, r1, ip, ror #11
   11e8c:	andeq	r2, r1, ip, ror #11
   11e90:	andeq	r2, r1, ip, ror #11
   11e94:	andeq	r2, r1, ip, ror #11
   11e98:	andeq	r2, r1, ip, ror #11
   11e9c:	andeq	r2, r1, ip, ror #11
   11ea0:	andeq	r2, r1, ip, ror #11
   11ea4:	andeq	r2, r1, ip, ror #11
   11ea8:	andeq	r2, r1, ip, ror #11
   11eac:	andeq	r2, r1, ip, ror #11
   11eb0:	andeq	r2, r1, ip, ror #11
   11eb4:	andeq	r2, r1, ip, ror #11
   11eb8:	andeq	r2, r1, ip, ror #11
   11ebc:	andeq	r2, r1, ip, ror #11
   11ec0:	andeq	r2, r1, ip, ror #11
   11ec4:	andeq	r2, r1, ip, ror #11
   11ec8:	andeq	r2, r1, ip, ror #11
   11ecc:	andeq	r2, r1, ip, ror #11
   11ed0:	andeq	r2, r1, ip, ror #11
   11ed4:	andeq	r2, r1, ip, ror #11
   11ed8:	andeq	r2, r1, ip, ror #11
   11edc:			; <UNDEFINED> instruction: 0x000124bc
   11ee0:	andeq	r2, r1, r4, lsl r5
   11ee4:			; <UNDEFINED> instruction: 0x000124bc
   11ee8:	andeq	r2, r1, r8, lsl #10
   11eec:	ldr	r3, [sp, #180]	; 0xb4
   11ef0:	cmp	r4, #0
   11ef4:	and	r3, r3, #1
   11ef8:	str	r3, [sp, #92]	; 0x5c
   11efc:	ldr	r3, [sp, #180]	; 0xb4
   11f00:	and	r3, r3, #4
   11f04:	str	r3, [sp, #96]	; 0x60
   11f08:	moveq	r3, #1
   11f0c:	streq	r3, [sp, #60]	; 0x3c
   11f10:	beq	126a0 <close@plt+0x1884>
   11f14:	mov	r3, #0
   11f18:	mov	r2, #1
   11f1c:	mov	r4, r3
   11f20:	mov	r9, r3
   11f24:	str	r2, [sp, #32]
   11f28:	str	r2, [sp, #44]	; 0x2c
   11f2c:	str	r3, [sp, #48]	; 0x30
   11f30:	str	r2, [sp, #52]	; 0x34
   11f34:	str	r2, [sp, #56]	; 0x38
   11f38:	str	r3, [sp, #60]	; 0x3c
   11f3c:	str	r2, [sp, #64]	; 0x40
   11f40:	str	r2, [sp, #68]	; 0x44
   11f44:	str	r3, [sp, #80]	; 0x50
   11f48:	str	r3, [sp, #84]	; 0x54
   11f4c:	str	r3, [sp, #88]	; 0x58
   11f50:	movw	r3, #27956	; 0x6d34
   11f54:	movt	r3, #1
   11f58:	str	r3, [sp, #72]	; 0x48
   11f5c:	mov	r3, #2
   11f60:	str	r3, [sp, #176]	; 0xb0
   11f64:	b	11c38 <close@plt+0xe1c>
   11f68:	ldr	r3, [sp, #180]	; 0xb4
   11f6c:	cmp	r4, #0
   11f70:	and	r3, r3, #1
   11f74:	str	r3, [sp, #92]	; 0x5c
   11f78:	ldr	r3, [sp, #180]	; 0xb4
   11f7c:	and	r3, r3, #4
   11f80:	str	r3, [sp, #96]	; 0x60
   11f84:	bne	13358 <close@plt+0x253c>
   11f88:	cmp	sl, #0
   11f8c:	beq	13104 <close@plt+0x22e8>
   11f90:	mov	r3, #34	; 0x22
   11f94:	mov	r2, r4
   11f98:	mov	r1, #1
   11f9c:	mov	r9, r2
   11fa0:	strb	r3, [fp]
   11fa4:	movw	r3, #27936	; 0x6d20
   11fa8:	movt	r3, #1
   11fac:	mov	r4, r1
   11fb0:	str	r1, [sp, #32]
   11fb4:	str	r2, [sp, #44]	; 0x2c
   11fb8:	str	r1, [sp, #48]	; 0x30
   11fbc:	str	r2, [sp, #52]	; 0x34
   11fc0:	str	r1, [sp, #56]	; 0x38
   11fc4:	str	r1, [sp, #60]	; 0x3c
   11fc8:	str	r2, [sp, #64]	; 0x40
   11fcc:	str	r2, [sp, #68]	; 0x44
   11fd0:	str	r3, [sp, #72]	; 0x48
   11fd4:	str	r2, [sp, #80]	; 0x50
   11fd8:	str	r2, [sp, #84]	; 0x54
   11fdc:	str	r2, [sp, #88]	; 0x58
   11fe0:	b	11c38 <close@plt+0xe1c>
   11fe4:	mov	r3, #0
   11fe8:	mov	r2, #1
   11fec:	mov	r9, r3
   11ff0:	str	r2, [sp, #32]
   11ff4:	str	r3, [sp, #44]	; 0x2c
   11ff8:	str	r3, [sp, #48]	; 0x30
   11ffc:	str	r3, [sp, #52]	; 0x34
   12000:	str	r3, [sp, #60]	; 0x3c
   12004:	strd	r2, [sp, #64]	; 0x40
   12008:	str	r3, [sp, #72]	; 0x48
   1200c:	str	r3, [sp, #80]	; 0x50
   12010:	str	r3, [sp, #88]	; 0x58
   12014:	ldr	r3, [sp, #180]	; 0xb4
   12018:	and	r3, r3, r2
   1201c:	str	r3, [sp, #92]	; 0x5c
   12020:	ldr	r3, [sp, #180]	; 0xb4
   12024:	and	r3, r3, #4
   12028:	str	r3, [sp, #96]	; 0x60
   1202c:	ldr	r3, [sp, #176]	; 0xb0
   12030:	mov	r4, r3
   12034:	str	r3, [sp, #56]	; 0x38
   12038:	str	r3, [sp, #84]	; 0x54
   1203c:	b	11c38 <close@plt+0xe1c>
   12040:	mov	r3, #1
   12044:	mov	r4, #0
   12048:	mov	r9, r4
   1204c:	str	r3, [sp, #32]
   12050:	str	r3, [sp, #44]	; 0x2c
   12054:	str	r3, [sp, #48]	; 0x30
   12058:	str	r4, [sp, #52]	; 0x34
   1205c:	str	r3, [sp, #56]	; 0x38
   12060:	str	r3, [sp, #60]	; 0x3c
   12064:	str	r3, [sp, #88]	; 0x58
   12068:	movw	r3, #27936	; 0x6d20
   1206c:	movt	r3, #1
   12070:	str	r4, [sp, #64]	; 0x40
   12074:	str	r4, [sp, #68]	; 0x44
   12078:	str	r3, [sp, #72]	; 0x48
   1207c:	ldr	r3, [sp, #180]	; 0xb4
   12080:	str	r4, [sp, #80]	; 0x50
   12084:	str	r4, [sp, #84]	; 0x54
   12088:	and	r3, r3, #1
   1208c:	str	r3, [sp, #92]	; 0x5c
   12090:	ldr	r3, [sp, #180]	; 0xb4
   12094:	and	r3, r3, #4
   12098:	str	r3, [sp, #96]	; 0x60
   1209c:	mov	r3, #5
   120a0:	str	r3, [sp, #176]	; 0xb0
   120a4:	b	11c38 <close@plt+0xe1c>
   120a8:	mov	r3, #1
   120ac:	mov	r4, #0
   120b0:	mov	r9, r4
   120b4:	str	r3, [sp, #32]
   120b8:	str	r4, [sp, #44]	; 0x2c
   120bc:	str	r3, [sp, #48]	; 0x30
   120c0:	str	r3, [sp, #60]	; 0x3c
   120c4:	ldr	r3, [sp, #180]	; 0xb4
   120c8:	str	r4, [sp, #52]	; 0x34
   120cc:	str	r4, [sp, #56]	; 0x38
   120d0:	str	r4, [sp, #64]	; 0x40
   120d4:	str	r4, [sp, #68]	; 0x44
   120d8:	and	r3, r3, #1
   120dc:	str	r4, [sp, #72]	; 0x48
   120e0:	str	r4, [sp, #80]	; 0x50
   120e4:	str	r4, [sp, #84]	; 0x54
   120e8:	str	r3, [sp, #92]	; 0x5c
   120ec:	ldr	r3, [sp, #180]	; 0xb4
   120f0:	str	r4, [sp, #88]	; 0x58
   120f4:	and	r3, r3, #4
   120f8:	str	r3, [sp, #96]	; 0x60
   120fc:	b	11c38 <close@plt+0xe1c>
   12100:	mov	r3, #0
   12104:	mov	r2, #1
   12108:	ldr	r1, [sp, #176]	; 0xb0
   1210c:	mov	r4, r3
   12110:	mov	r9, r3
   12114:	movw	r3, #27956	; 0x6d34
   12118:	movt	r3, #1
   1211c:	str	r2, [sp, #32]
   12120:	str	r2, [sp, #44]	; 0x2c
   12124:	str	r4, [sp, #48]	; 0x30
   12128:	strd	r2, [sp, #68]	; 0x44
   1212c:	ldr	r3, [sp, #180]	; 0xb4
   12130:	str	r2, [sp, #52]	; 0x34
   12134:	str	r1, [sp, #56]	; 0x38
   12138:	str	r4, [sp, #60]	; 0x3c
   1213c:	str	r2, [sp, #64]	; 0x40
   12140:	and	r3, r3, r2
   12144:	str	r4, [sp, #80]	; 0x50
   12148:	str	r4, [sp, #84]	; 0x54
   1214c:	str	r4, [sp, #88]	; 0x58
   12150:	str	r3, [sp, #92]	; 0x5c
   12154:	ldr	r3, [sp, #180]	; 0xb4
   12158:	and	r3, r3, #4
   1215c:	str	r3, [sp, #96]	; 0x60
   12160:	mov	r3, #2
   12164:	str	r3, [sp, #176]	; 0xb0
   12168:	b	11c38 <close@plt+0xe1c>
   1216c:	mov	r3, #1
   12170:	mov	r2, #0
   12174:	mov	r4, r2
   12178:	mov	r9, r2
   1217c:	str	r3, [sp, #32]
   12180:	str	r3, [sp, #44]	; 0x2c
   12184:	str	r2, [sp, #48]	; 0x30
   12188:	str	r3, [sp, #52]	; 0x34
   1218c:	str	r3, [sp, #56]	; 0x38
   12190:	str	r3, [sp, #60]	; 0x3c
   12194:	str	r3, [sp, #64]	; 0x40
   12198:	str	r3, [sp, #68]	; 0x44
   1219c:	str	r3, [sp, #88]	; 0x58
   121a0:	movw	r3, #27956	; 0x6d34
   121a4:	movt	r3, #1
   121a8:	str	r3, [sp, #72]	; 0x48
   121ac:	ldr	r3, [sp, #180]	; 0xb4
   121b0:	str	r2, [sp, #80]	; 0x50
   121b4:	str	r2, [sp, #84]	; 0x54
   121b8:	and	r3, r3, #1
   121bc:	b	12150 <close@plt+0x1334>
   121c0:	mov	r5, #102	; 0x66
   121c4:	mov	r6, #0
   121c8:	ldr	r3, [sp, #44]	; 0x2c
   121cc:	cmp	r3, #0
   121d0:	bne	13080 <close@plt+0x2264>
   121d4:	ldr	r2, [sp, #52]	; 0x34
   121d8:	eor	r3, fp, #1
   121dc:	ands	r3, r2, r3
   121e0:	beq	12218 <close@plt+0x13fc>
   121e4:	cmp	sl, r4
   121e8:	mov	fp, r3
   121ec:	movhi	r2, #39	; 0x27
   121f0:	strbhi	r2, [r9, r4]
   121f4:	add	r2, r4, #1
   121f8:	cmp	sl, r2
   121fc:	movhi	r1, #36	; 0x24
   12200:	strbhi	r1, [r9, r2]
   12204:	add	r2, r4, #2
   12208:	add	r4, r4, #3
   1220c:	cmp	sl, r2
   12210:	movhi	r1, #39	; 0x27
   12214:	strbhi	r1, [r9, r2]
   12218:	cmp	sl, r4
   1221c:	add	r7, r7, #1
   12220:	movhi	r3, #92	; 0x5c
   12224:	strbhi	r3, [r9, r4]
   12228:	add	r4, r4, #1
   1222c:	cmp	r4, sl
   12230:	ldr	r3, [sp, #32]
   12234:	strbcc	r5, [r9, r4]
   12238:	cmp	r6, #0
   1223c:	add	r4, r4, #1
   12240:	moveq	r3, #0
   12244:	cmn	r8, #1
   12248:	str	r3, [sp, #32]
   1224c:	bne	11c50 <close@plt+0xe34>
   12250:	ldr	r3, [sp, #28]
   12254:	ldrb	r6, [r3, r7]
   12258:	adds	r6, r6, #0
   1225c:	movne	r6, #1
   12260:	cmp	r6, #0
   12264:	bne	11c60 <close@plt+0xe44>
   12268:	mov	r3, r9
   1226c:	mov	r9, fp
   12270:	mov	fp, r3
   12274:	ldr	r3, [sp, #68]	; 0x44
   12278:	cmp	r4, #0
   1227c:	movne	r3, #0
   12280:	cmp	r3, #0
   12284:	bne	13478 <close@plt+0x265c>
   12288:	ldr	r3, [sp, #44]	; 0x2c
   1228c:	ldr	r2, [sp, #52]	; 0x34
   12290:	eor	r3, r3, #1
   12294:	ands	r2, r3, r2
   12298:	beq	133b0 <close@plt+0x2594>
   1229c:	ldr	r3, [sp, #80]	; 0x50
   122a0:	cmp	r3, #0
   122a4:	beq	133b4 <close@plt+0x2598>
   122a8:	ldr	r3, [sp, #32]
   122ac:	cmp	r3, #0
   122b0:	bne	13428 <close@plt+0x260c>
   122b4:	ldr	r3, [sp, #84]	; 0x54
   122b8:	adds	r3, r3, #0
   122bc:	movne	r3, #1
   122c0:	cmp	sl, #0
   122c4:	movne	r3, #0
   122c8:	cmp	r3, #0
   122cc:	ldreq	r2, [sp, #80]	; 0x50
   122d0:	beq	133b4 <close@plt+0x2598>
   122d4:	ldr	r2, [sp, #84]	; 0x54
   122d8:	mov	sl, r2
   122dc:	mov	r0, #0
   122e0:	mov	r4, #1
   122e4:	mov	r1, #39	; 0x27
   122e8:	str	r0, [sp, #44]	; 0x2c
   122ec:	strb	r1, [fp]
   122f0:	str	r0, [sp, #48]	; 0x30
   122f4:	str	r4, [sp, #52]	; 0x34
   122f8:	str	r4, [sp, #56]	; 0x38
   122fc:	str	r4, [sp, #64]	; 0x40
   12300:	str	r0, [sp, #68]	; 0x44
   12304:	str	r3, [sp, #80]	; 0x50
   12308:	str	r2, [sp, #84]	; 0x54
   1230c:	str	r0, [sp, #88]	; 0x58
   12310:	b	11f50 <close@plt+0x1134>
   12314:	mov	r5, #98	; 0x62
   12318:	b	121c4 <close@plt+0x13a8>
   1231c:	mov	r5, #97	; 0x61
   12320:	b	121c4 <close@plt+0x13a8>
   12324:	ldr	r3, [sp, #48]	; 0x30
   12328:	str	r3, [sp, #40]	; 0x28
   1232c:	mov	r3, #116	; 0x74
   12330:	ldr	r2, [sp, #68]	; 0x44
   12334:	cmp	r2, #0
   12338:	bne	12534 <close@plt+0x1718>
   1233c:	ldr	r2, [sp, #60]	; 0x3c
   12340:	cmp	r2, #0
   12344:	bne	12490 <close@plt+0x1674>
   12348:	ldr	r3, [sp, #44]	; 0x2c
   1234c:	mov	r6, #0
   12350:	cmp	r3, #0
   12354:	beq	12500 <close@plt+0x16e4>
   12358:	mov	r3, fp
   1235c:	ldr	r2, [sp, #184]	; 0xb8
   12360:	cmp	r2, #0
   12364:	beq	12384 <close@plt+0x1568>
   12368:	ubfx	r1, r5, #5, #8
   1236c:	mov	r0, r2
   12370:	and	r2, r5, #31
   12374:	ldr	r1, [r0, r1, lsl #2]
   12378:	lsr	r2, r1, r2
   1237c:	tst	r2, #1
   12380:	bne	121c8 <close@plt+0x13ac>
   12384:	ldr	r2, [sp, #40]	; 0x28
   12388:	cmp	r2, #0
   1238c:	addeq	r7, r7, #1
   12390:	bne	121c8 <close@plt+0x13ac>
   12394:	cmp	r3, #0
   12398:	beq	1222c <close@plt+0x1410>
   1239c:	cmp	sl, r4
   123a0:	mov	fp, #0
   123a4:	movhi	r3, #39	; 0x27
   123a8:	strbhi	r3, [r9, r4]
   123ac:	add	r3, r4, #1
   123b0:	add	r4, r4, #2
   123b4:	cmp	sl, r3
   123b8:	movhi	r2, #39	; 0x27
   123bc:	strbhi	r2, [r9, r3]
   123c0:	b	1222c <close@plt+0x1410>
   123c4:	ldr	r3, [sp, #48]	; 0x30
   123c8:	str	r3, [sp, #40]	; 0x28
   123cc:	eor	r3, fp, #1
   123d0:	ldr	r2, [sp, #52]	; 0x34
   123d4:	ands	r2, r2, r3
   123d8:	beq	13098 <close@plt+0x227c>
   123dc:	cmp	sl, r4
   123e0:	movhi	r3, #39	; 0x27
   123e4:	strbhi	r3, [r9, r4]
   123e8:	add	r3, r4, #1
   123ec:	cmp	sl, r3
   123f0:	movhi	r1, #36	; 0x24
   123f4:	strbhi	r1, [r9, r3]
   123f8:	add	r3, r4, #2
   123fc:	cmp	sl, r3
   12400:	movhi	r1, #39	; 0x27
   12404:	strbhi	r1, [r9, r3]
   12408:	add	r3, r4, #3
   1240c:	cmp	sl, r3
   12410:	bls	130e4 <close@plt+0x22c8>
   12414:	mov	r4, r3
   12418:	mov	r3, #92	; 0x5c
   1241c:	mov	fp, r2
   12420:	mov	r2, r4
   12424:	strb	r3, [r9, r4]
   12428:	ldr	r3, [sp, #176]	; 0xb0
   1242c:	add	r4, r4, #1
   12430:	cmp	r3, #2
   12434:	beq	1314c <close@plt+0x2330>
   12438:	add	r3, r7, #1
   1243c:	cmp	r3, r8
   12440:	bcs	12458 <close@plt+0x163c>
   12444:	ldr	r1, [sp, #28]
   12448:	ldrb	r3, [r1, r3]
   1244c:	sub	r3, r3, #48	; 0x30
   12450:	cmp	r3, #9
   12454:	bls	1315c <close@plt+0x2340>
   12458:	mov	r3, #0
   1245c:	mov	r5, #48	; 0x30
   12460:	ldr	r6, [sp, #64]	; 0x40
   12464:	cmp	r6, #0
   12468:	beq	1235c <close@plt+0x1540>
   1246c:	mov	r6, #0
   12470:	b	12384 <close@plt+0x1568>
   12474:	ldr	r3, [sp, #48]	; 0x30
   12478:	str	r3, [sp, #40]	; 0x28
   1247c:	ldr	r2, [sp, #60]	; 0x3c
   12480:	mov	r5, #13
   12484:	mov	r3, #114	; 0x72
   12488:	cmp	r2, #0
   1248c:	beq	12348 <close@plt+0x152c>
   12490:	mov	r5, r3
   12494:	b	121c4 <close@plt+0x13a8>
   12498:	ldr	r3, [sp, #48]	; 0x30
   1249c:	str	r3, [sp, #40]	; 0x28
   124a0:	mov	r3, #118	; 0x76
   124a4:	b	1233c <close@plt+0x1520>
   124a8:	ldr	r3, [sp, #48]	; 0x30
   124ac:	str	r3, [sp, #40]	; 0x28
   124b0:	mov	r5, #10
   124b4:	mov	r3, #110	; 0x6e
   124b8:	b	1233c <close@plt+0x1520>
   124bc:	ldr	r3, [sp, #48]	; 0x30
   124c0:	cmn	r8, #1
   124c4:	str	r3, [sp, #40]	; 0x28
   124c8:	beq	12910 <close@plt+0x1af4>
   124cc:	subs	r3, r8, #1
   124d0:	movne	r3, #1
   124d4:	cmp	r3, #0
   124d8:	bne	124e4 <close@plt+0x16c8>
   124dc:	cmp	r7, #0
   124e0:	beq	12528 <close@plt+0x170c>
   124e4:	mov	r6, #0
   124e8:	ldr	r3, [sp, #64]	; 0x40
   124ec:	cmp	r3, #0
   124f0:	beq	12358 <close@plt+0x153c>
   124f4:	ldr	r3, [sp, #44]	; 0x2c
   124f8:	cmp	r3, #0
   124fc:	bne	12358 <close@plt+0x153c>
   12500:	mov	r3, fp
   12504:	b	12384 <close@plt+0x1568>
   12508:	ldr	r3, [sp, #48]	; 0x30
   1250c:	str	r3, [sp, #40]	; 0x28
   12510:	b	124dc <close@plt+0x16c0>
   12514:	ldr	r3, [sp, #48]	; 0x30
   12518:	str	r3, [sp, #40]	; 0x28
   1251c:	b	124e4 <close@plt+0x16c8>
   12520:	ldr	r6, [sp, #48]	; 0x30
   12524:	str	r6, [sp, #40]	; 0x28
   12528:	ldr	r3, [sp, #68]	; 0x44
   1252c:	cmp	r3, #0
   12530:	beq	124e8 <close@plt+0x16cc>
   12534:	mov	r3, #2
   12538:	mov	fp, r9
   1253c:	str	r3, [sp, #176]	; 0xb0
   12540:	ldr	r3, [sp, #60]	; 0x3c
   12544:	cmp	r3, #0
   12548:	ldr	r3, [sp, #176]	; 0xb0
   1254c:	movne	r3, #4
   12550:	str	r3, [sp, #176]	; 0xb0
   12554:	mov	lr, #0
   12558:	mov	r0, fp
   1255c:	ldr	r2, [sp, #28]
   12560:	ldr	r3, [sp, #180]	; 0xb4
   12564:	ldr	r1, [sp, #188]	; 0xbc
   12568:	bic	ip, r3, #2
   1256c:	ldr	r3, [sp, #176]	; 0xb0
   12570:	stm	sp, {r3, ip, lr}
   12574:	mov	r3, r8
   12578:	ldr	ip, [sp, #192]	; 0xc0
   1257c:	str	r1, [sp, #12]
   12580:	mov	r1, sl
   12584:	str	ip, [sp, #16]
   12588:	bl	11b14 <close@plt+0xcf8>
   1258c:	mov	r4, r0
   12590:	mov	r0, r4
   12594:	add	sp, sp, #140	; 0x8c
   12598:	ldrd	r4, [sp]
   1259c:	ldrd	r6, [sp, #8]
   125a0:	ldrd	r8, [sp, #16]
   125a4:	ldrd	sl, [sp, #24]
   125a8:	add	sp, sp, #32
   125ac:	pop	{pc}		; (ldr pc, [sp], #4)
   125b0:	ldr	r3, [sp, #48]	; 0x30
   125b4:	str	r3, [sp, #40]	; 0x28
   125b8:	ldr	r3, [sp, #176]	; 0xb0
   125bc:	cmp	r3, #2
   125c0:	beq	12938 <close@plt+0x1b1c>
   125c4:	ldr	r3, [sp, #88]	; 0x58
   125c8:	cmp	r3, #0
   125cc:	moveq	r5, #92	; 0x5c
   125d0:	moveq	r3, r5
   125d4:	beq	1233c <close@plt+0x1520>
   125d8:	add	r7, r7, #1
   125dc:	mov	r3, fp
   125e0:	mov	r6, #0
   125e4:	mov	r5, #92	; 0x5c
   125e8:	b	12394 <close@plt+0x1578>
   125ec:	ldr	r3, [sp, #64]	; 0x40
   125f0:	cmp	r3, #0
   125f4:	bne	1346c <close@plt+0x2650>
   125f8:	ldr	r2, [sp, #48]	; 0x30
   125fc:	mov	r3, fp
   12600:	mov	r6, r2
   12604:	str	r2, [sp, #40]	; 0x28
   12608:	b	1235c <close@plt+0x1540>
   1260c:	ldr	r3, [sp, #176]	; 0xb0
   12610:	cmp	r3, #2
   12614:	beq	133a8 <close@plt+0x258c>
   12618:	cmp	r3, #5
   1261c:	ldr	r3, [sp, #48]	; 0x30
   12620:	str	r3, [sp, #40]	; 0x28
   12624:	bne	12650 <close@plt+0x1834>
   12628:	ldr	r3, [sp, #96]	; 0x60
   1262c:	cmp	r3, #0
   12630:	beq	130ac <close@plt+0x2290>
   12634:	add	r3, r7, #2
   12638:	cmp	r3, r8
   1263c:	bcs	12650 <close@plt+0x1834>
   12640:	ldr	r2, [sp, #36]	; 0x24
   12644:	ldrb	r5, [r2, #1]
   12648:	cmp	r5, #63	; 0x3f
   1264c:	beq	13194 <close@plt+0x2378>
   12650:	mov	r6, #0
   12654:	mov	r5, #63	; 0x3f
   12658:	b	124e8 <close@plt+0x16cc>
   1265c:	ldr	r3, [sp, #176]	; 0xb0
   12660:	cmp	r3, #2
   12664:	ldr	r3, [sp, #48]	; 0x30
   12668:	beq	12e50 <close@plt+0x2034>
   1266c:	mov	r5, #39	; 0x27
   12670:	str	r3, [sp, #40]	; 0x28
   12674:	str	r6, [sp, #80]	; 0x50
   12678:	b	124e8 <close@plt+0x16cc>
   1267c:	ldr	r3, [sp, #180]	; 0xb4
   12680:	cmp	r4, #0
   12684:	and	r3, r3, #1
   12688:	str	r3, [sp, #92]	; 0x5c
   1268c:	ldr	r3, [sp, #180]	; 0xb4
   12690:	and	r3, r3, #4
   12694:	str	r3, [sp, #96]	; 0x60
   12698:	bne	134b8 <close@plt+0x269c>
   1269c:	str	r4, [sp, #60]	; 0x3c
   126a0:	cmp	sl, #0
   126a4:	bne	1349c <close@plt+0x2680>
   126a8:	mov	r3, #1
   126ac:	movw	r2, #27956	; 0x6d34
   126b0:	movt	r2, #1
   126b4:	mov	r4, r3
   126b8:	mov	r3, #2
   126bc:	mov	r9, sl
   126c0:	str	r4, [sp, #32]
   126c4:	str	sl, [sp, #44]	; 0x2c
   126c8:	str	sl, [sp, #48]	; 0x30
   126cc:	str	r4, [sp, #52]	; 0x34
   126d0:	str	r4, [sp, #56]	; 0x38
   126d4:	str	r4, [sp, #64]	; 0x40
   126d8:	str	sl, [sp, #68]	; 0x44
   126dc:	str	r2, [sp, #72]	; 0x48
   126e0:	str	sl, [sp, #80]	; 0x50
   126e4:	str	sl, [sp, #84]	; 0x54
   126e8:	str	sl, [sp, #88]	; 0x58
   126ec:	str	r3, [sp, #176]	; 0xb0
   126f0:	b	11c38 <close@plt+0xe1c>
   126f4:	ldrb	r5, [r0, r7]
   126f8:	cmp	r5, #126	; 0x7e
   126fc:	ldrls	pc, [pc, r5, lsl #2]
   12700:	b	12a64 <close@plt+0x1c48>
   12704:	andeq	r2, r1, r0, lsr sl
   12708:	andeq	r2, r1, r4, ror #20
   1270c:	andeq	r2, r1, r4, ror #20
   12710:	andeq	r2, r1, r4, ror #20
   12714:	andeq	r2, r1, r4, ror #20
   12718:	andeq	r2, r1, r4, ror #20
   1271c:	andeq	r2, r1, r4, ror #20
   12720:	andeq	r2, r1, r0, lsr #20
   12724:	andeq	r2, r1, r0, lsl sl
   12728:	muleq	r1, r4, r9
   1272c:	andeq	r2, r1, r0, lsl #20
   12730:	andeq	r2, r1, r4, ror r9
   12734:	andeq	r2, r1, r4, asr sl
   12738:	andeq	r2, r1, r0, ror #19
   1273c:	andeq	r2, r1, r4, ror #20
   12740:	andeq	r2, r1, r4, ror #20
   12744:	andeq	r2, r1, r4, ror #20
   12748:	andeq	r2, r1, r4, ror #20
   1274c:	andeq	r2, r1, r4, ror #20
   12750:	andeq	r2, r1, r4, ror #20
   12754:	andeq	r2, r1, r4, ror #20
   12758:	andeq	r2, r1, r4, ror #20
   1275c:	andeq	r2, r1, r4, ror #20
   12760:	andeq	r2, r1, r4, ror #20
   12764:	andeq	r2, r1, r4, ror #20
   12768:	andeq	r2, r1, r4, ror #20
   1276c:	andeq	r2, r1, r4, ror #20
   12770:	andeq	r2, r1, r4, ror #20
   12774:	andeq	r2, r1, r4, ror #20
   12778:	andeq	r2, r1, r4, ror #20
   1277c:	andeq	r2, r1, r4, ror #20
   12780:	andeq	r2, r1, r4, ror #20
   12784:	andeq	r2, r1, r8, lsl #19
   12788:	strdeq	r2, [r1], -r0
   1278c:	strdeq	r2, [r1], -r0
   12790:	andeq	r2, r1, r8, ror #18
   12794:	strdeq	r2, [r1], -r0
   12798:	andeq	r2, r1, ip, asr r9
   1279c:	strdeq	r2, [r1], -r0
   127a0:	andeq	r2, r1, ip, asr #19
   127a4:	strdeq	r2, [r1], -r0
   127a8:	strdeq	r2, [r1], -r0
   127ac:	strdeq	r2, [r1], -r0
   127b0:	andeq	r2, r1, ip, asr r9
   127b4:	andeq	r2, r1, ip, asr r9
   127b8:	andeq	r2, r1, ip, asr r9
   127bc:	andeq	r2, r1, ip, asr r9
   127c0:	andeq	r2, r1, ip, asr r9
   127c4:	andeq	r2, r1, ip, asr r9
   127c8:	andeq	r2, r1, ip, asr r9
   127cc:	andeq	r2, r1, ip, asr r9
   127d0:	andeq	r2, r1, ip, asr r9
   127d4:	andeq	r2, r1, ip, asr r9
   127d8:	andeq	r2, r1, ip, asr r9
   127dc:	andeq	r2, r1, ip, asr r9
   127e0:	andeq	r2, r1, ip, asr r9
   127e4:	andeq	r2, r1, ip, asr r9
   127e8:	andeq	r2, r1, ip, asr r9
   127ec:	andeq	r2, r1, ip, asr r9
   127f0:	strdeq	r2, [r1], -r0
   127f4:	strdeq	r2, [r1], -r0
   127f8:	strdeq	r2, [r1], -r0
   127fc:	strdeq	r2, [r1], -r0
   12800:	andeq	r2, r1, r4, lsr #19
   12804:	andeq	r2, r1, r4, ror #20
   12808:	andeq	r2, r1, ip, asr r9
   1280c:	andeq	r2, r1, ip, asr r9
   12810:	andeq	r2, r1, ip, asr r9
   12814:	andeq	r2, r1, ip, asr r9
   12818:	andeq	r2, r1, ip, asr r9
   1281c:	andeq	r2, r1, ip, asr r9
   12820:	andeq	r2, r1, ip, asr r9
   12824:	andeq	r2, r1, ip, asr r9
   12828:	andeq	r2, r1, ip, asr r9
   1282c:	andeq	r2, r1, ip, asr r9
   12830:	andeq	r2, r1, ip, asr r9
   12834:	andeq	r2, r1, ip, asr r9
   12838:	andeq	r2, r1, ip, asr r9
   1283c:	andeq	r2, r1, ip, asr r9
   12840:	andeq	r2, r1, ip, asr r9
   12844:	andeq	r2, r1, ip, asr r9
   12848:	andeq	r2, r1, ip, asr r9
   1284c:	andeq	r2, r1, ip, asr r9
   12850:	andeq	r2, r1, ip, asr r9
   12854:	andeq	r2, r1, ip, asr r9
   12858:	andeq	r2, r1, ip, asr r9
   1285c:	andeq	r2, r1, ip, asr r9
   12860:	andeq	r2, r1, ip, asr r9
   12864:	andeq	r2, r1, ip, asr r9
   12868:	andeq	r2, r1, ip, asr r9
   1286c:	andeq	r2, r1, ip, asr r9
   12870:	strdeq	r2, [r1], -r0
   12874:	andeq	r2, r1, r4, lsr #18
   12878:	andeq	r2, r1, ip, asr r9
   1287c:	strdeq	r2, [r1], -r0
   12880:	andeq	r2, r1, ip, asr r9
   12884:	strdeq	r2, [r1], -r0
   12888:	andeq	r2, r1, ip, asr r9
   1288c:	andeq	r2, r1, ip, asr r9
   12890:	andeq	r2, r1, ip, asr r9
   12894:	andeq	r2, r1, ip, asr r9
   12898:	andeq	r2, r1, ip, asr r9
   1289c:	andeq	r2, r1, ip, asr r9
   128a0:	andeq	r2, r1, ip, asr r9
   128a4:	andeq	r2, r1, ip, asr r9
   128a8:	andeq	r2, r1, ip, asr r9
   128ac:	andeq	r2, r1, ip, asr r9
   128b0:	andeq	r2, r1, ip, asr r9
   128b4:	andeq	r2, r1, ip, asr r9
   128b8:	andeq	r2, r1, ip, asr r9
   128bc:	andeq	r2, r1, ip, asr r9
   128c0:	andeq	r2, r1, ip, asr r9
   128c4:	andeq	r2, r1, ip, asr r9
   128c8:	andeq	r2, r1, ip, asr r9
   128cc:	andeq	r2, r1, ip, asr r9
   128d0:	andeq	r2, r1, ip, asr r9
   128d4:	andeq	r2, r1, ip, asr r9
   128d8:	andeq	r2, r1, ip, asr r9
   128dc:	andeq	r2, r1, ip, asr r9
   128e0:	andeq	r2, r1, ip, asr r9
   128e4:	andeq	r2, r1, ip, asr r9
   128e8:	andeq	r2, r1, ip, asr r9
   128ec:	andeq	r2, r1, ip, asr r9
   128f0:	andeq	r2, r1, r0, lsl #18
   128f4:	strdeq	r2, [r1], -r0
   128f8:	andeq	r2, r1, r0, lsl #18
   128fc:	andeq	r2, r1, r8, ror #18
   12900:	mov	r3, #0
   12904:	cmn	r8, #1
   12908:	str	r3, [sp, #40]	; 0x28
   1290c:	bne	124cc <close@plt+0x16b0>
   12910:	ldr	r3, [sp, #28]
   12914:	ldrb	r3, [r3, #1]
   12918:	adds	r3, r3, #0
   1291c:	movne	r3, #1
   12920:	b	124d4 <close@plt+0x16b8>
   12924:	mov	r3, #0
   12928:	str	r3, [sp, #40]	; 0x28
   1292c:	ldr	r3, [sp, #176]	; 0xb0
   12930:	cmp	r3, #2
   12934:	bne	125c4 <close@plt+0x17a8>
   12938:	ldr	r3, [sp, #44]	; 0x2c
   1293c:	cmp	r3, #0
   12940:	bne	13280 <close@plt+0x2464>
   12944:	mov	r6, r3
   12948:	add	r7, r7, #1
   1294c:	mov	r3, fp
   12950:	mov	r5, #92	; 0x5c
   12954:	b	12394 <close@plt+0x1578>
   12958:	ldr	r6, [sp, #48]	; 0x30
   1295c:	mov	r3, #0
   12960:	str	r3, [sp, #40]	; 0x28
   12964:	b	124e8 <close@plt+0x16cc>
   12968:	mov	r3, #0
   1296c:	str	r3, [sp, #40]	; 0x28
   12970:	b	124dc <close@plt+0x16c0>
   12974:	mov	r3, #0
   12978:	str	r3, [sp, #40]	; 0x28
   1297c:	mov	r3, #118	; 0x76
   12980:	b	1233c <close@plt+0x1520>
   12984:	ldr	r6, [sp, #48]	; 0x30
   12988:	mov	r3, #0
   1298c:	str	r3, [sp, #40]	; 0x28
   12990:	b	12528 <close@plt+0x170c>
   12994:	mov	r3, #0
   12998:	str	r3, [sp, #40]	; 0x28
   1299c:	mov	r3, #116	; 0x74
   129a0:	b	12330 <close@plt+0x1514>
   129a4:	ldr	r3, [sp, #176]	; 0xb0
   129a8:	cmp	r3, #2
   129ac:	beq	12ebc <close@plt+0x20a0>
   129b0:	cmp	r3, #5
   129b4:	mov	r3, #0
   129b8:	str	r3, [sp, #40]	; 0x28
   129bc:	beq	12628 <close@plt+0x180c>
   129c0:	mov	r6, #0
   129c4:	mov	r5, #63	; 0x3f
   129c8:	b	124e8 <close@plt+0x16cc>
   129cc:	ldr	r3, [sp, #176]	; 0xb0
   129d0:	cmp	r3, #2
   129d4:	beq	12e44 <close@plt+0x2028>
   129d8:	mov	r3, #0
   129dc:	b	1266c <close@plt+0x1850>
   129e0:	mov	r3, #0
   129e4:	str	r3, [sp, #40]	; 0x28
   129e8:	mov	r3, #114	; 0x72
   129ec:	b	12330 <close@plt+0x1514>
   129f0:	mov	r3, #0
   129f4:	mov	r6, r3
   129f8:	str	r3, [sp, #40]	; 0x28
   129fc:	b	12528 <close@plt+0x170c>
   12a00:	mov	r3, #0
   12a04:	str	r3, [sp, #40]	; 0x28
   12a08:	mov	r3, #110	; 0x6e
   12a0c:	b	12330 <close@plt+0x1514>
   12a10:	mov	r3, #0
   12a14:	str	r3, [sp, #40]	; 0x28
   12a18:	mov	r3, #98	; 0x62
   12a1c:	b	1233c <close@plt+0x1520>
   12a20:	mov	r3, #0
   12a24:	str	r3, [sp, #40]	; 0x28
   12a28:	mov	r3, #97	; 0x61
   12a2c:	b	1233c <close@plt+0x1520>
   12a30:	ldr	r3, [sp, #60]	; 0x3c
   12a34:	cmp	r3, #0
   12a38:	bne	12e28 <close@plt+0x200c>
   12a3c:	ldr	r3, [sp, #92]	; 0x5c
   12a40:	cmp	r3, #0
   12a44:	addne	r7, r7, #1
   12a48:	bne	11c48 <close@plt+0xe2c>
   12a4c:	str	r3, [sp, #40]	; 0x28
   12a50:	b	12348 <close@plt+0x152c>
   12a54:	mov	r3, #0
   12a58:	str	r3, [sp, #40]	; 0x28
   12a5c:	mov	r3, #102	; 0x66
   12a60:	b	1233c <close@plt+0x1520>
   12a64:	mov	r3, #0
   12a68:	str	r3, [sp, #40]	; 0x28
   12a6c:	ldr	r3, [sp, #76]	; 0x4c
   12a70:	cmp	r3, #1
   12a74:	bne	12edc <close@plt+0x20c0>
   12a78:	bl	10d2c <__ctype_b_loc@plt>
   12a7c:	ldr	r2, [r0]
   12a80:	sxth	r3, r5
   12a84:	lsl	r3, r3, #1
   12a88:	ldr	r1, [sp, #76]	; 0x4c
   12a8c:	ldrh	r3, [r2, r3]
   12a90:	mov	r0, r1
   12a94:	and	r3, r3, #16384	; 0x4000
   12a98:	cmp	r3, #0
   12a9c:	ldr	r3, [sp, #60]	; 0x3c
   12aa0:	movne	r6, #1
   12aa4:	moveq	r6, #0
   12aa8:	movne	r2, #0
   12aac:	andeq	r2, r3, #1
   12ab0:	cmp	r2, #0
   12ab4:	beq	124e8 <close@plt+0x16cc>
   12ab8:	ldr	r2, [sp, #60]	; 0x3c
   12abc:	mov	r6, #0
   12ac0:	add	r1, r0, r7
   12ac4:	mov	ip, #39	; 0x27
   12ac8:	str	r6, [sp, #100]	; 0x64
   12acc:	mov	r0, #0
   12ad0:	ldr	lr, [sp, #36]	; 0x24
   12ad4:	str	r8, [sp, #36]	; 0x24
   12ad8:	ldr	r6, [sp, #40]	; 0x28
   12adc:	ldr	r8, [sp, #44]	; 0x2c
   12ae0:	b	12b90 <close@plt+0x1d74>
   12ae4:	cmp	r8, #0
   12ae8:	bne	130c4 <close@plt+0x22a8>
   12aec:	ldr	r0, [sp, #52]	; 0x34
   12af0:	eor	r3, fp, #1
   12af4:	ands	r3, r0, r3
   12af8:	beq	12b28 <close@plt+0x1d0c>
   12afc:	cmp	sl, r4
   12b00:	add	r0, r4, #1
   12b04:	strbhi	ip, [r9, r4]
   12b08:	cmp	sl, r0
   12b0c:	movhi	fp, #36	; 0x24
   12b10:	strbhi	fp, [r9, r0]
   12b14:	add	r0, r4, #2
   12b18:	mov	fp, r3
   12b1c:	cmp	sl, r0
   12b20:	add	r4, r4, #3
   12b24:	strbhi	ip, [r9, r0]
   12b28:	cmp	sl, r4
   12b2c:	movhi	r3, #92	; 0x5c
   12b30:	strbhi	r3, [r9, r4]
   12b34:	add	r3, r4, #1
   12b38:	cmp	sl, r3
   12b3c:	bls	12b4c <close@plt+0x1d30>
   12b40:	lsr	r0, r5, #6
   12b44:	add	r0, r0, #48	; 0x30
   12b48:	strb	r0, [r9, r3]
   12b4c:	add	r3, r4, #2
   12b50:	cmp	sl, r3
   12b54:	bls	12b64 <close@plt+0x1d48>
   12b58:	ubfx	r0, r5, #3, #3
   12b5c:	add	r0, r0, #48	; 0x30
   12b60:	strb	r0, [r9, r3]
   12b64:	add	r7, r7, #1
   12b68:	and	r5, r5, #7
   12b6c:	cmp	r1, r7
   12b70:	add	r5, r5, #48	; 0x30
   12b74:	add	r4, r4, #3
   12b78:	bls	130d8 <close@plt+0x22bc>
   12b7c:	mov	r0, r2
   12b80:	cmp	sl, r4
   12b84:	strbhi	r5, [r9, r4]
   12b88:	add	r4, r4, #1
   12b8c:	ldrb	r5, [lr, #1]!
   12b90:	cmp	r2, #0
   12b94:	bne	12ae4 <close@plt+0x1cc8>
   12b98:	eor	r3, r0, #1
   12b9c:	cmp	r6, #0
   12ba0:	and	r3, r3, fp
   12ba4:	uxtb	r3, r3
   12ba8:	beq	12bbc <close@plt+0x1da0>
   12bac:	cmp	sl, r4
   12bb0:	movhi	r6, #92	; 0x5c
   12bb4:	strbhi	r6, [r9, r4]
   12bb8:	add	r4, r4, #1
   12bbc:	add	r7, r7, #1
   12bc0:	cmp	r7, r1
   12bc4:	bcs	130b8 <close@plt+0x229c>
   12bc8:	cmp	r3, #0
   12bcc:	beq	130fc <close@plt+0x22e0>
   12bd0:	cmp	sl, r4
   12bd4:	add	r3, r4, #1
   12bd8:	mov	r6, #0
   12bdc:	strbhi	ip, [r9, r4]
   12be0:	cmp	sl, r3
   12be4:	add	r4, r4, #2
   12be8:	mov	fp, r6
   12bec:	strbhi	ip, [r9, r3]
   12bf0:	b	12b80 <close@plt+0x1d64>
   12bf4:	ldr	r3, [sp, #36]	; 0x24
   12bf8:	ldrb	r5, [r3]
   12bfc:	cmp	r5, #126	; 0x7e
   12c00:	ldrls	pc, [pc, r5, lsl #2]
   12c04:	b	12a64 <close@plt+0x1c48>
   12c08:	andeq	r2, r1, r8, lsr #28
   12c0c:	andeq	r2, r1, r4, ror #20
   12c10:	andeq	r2, r1, r4, ror #20
   12c14:	andeq	r2, r1, r4, ror #20
   12c18:	andeq	r2, r1, r4, ror #20
   12c1c:	andeq	r2, r1, r4, ror #20
   12c20:	andeq	r2, r1, r4, ror #20
   12c24:	andeq	r2, r1, ip, lsl r3
   12c28:	andeq	r2, r1, r4, lsl r3
   12c2c:	muleq	r1, r4, r9
   12c30:	andeq	r2, r1, ip, lsl lr
   12c34:	andeq	r2, r1, r4, ror r9
   12c38:	andeq	r2, r1, r0, asr #3
   12c3c:	andeq	r2, r1, r0, lsl lr
   12c40:	andeq	r2, r1, r4, ror #20
   12c44:	andeq	r2, r1, r4, ror #20
   12c48:	andeq	r2, r1, r4, ror #20
   12c4c:	andeq	r2, r1, r4, ror #20
   12c50:	andeq	r2, r1, r4, ror #20
   12c54:	andeq	r2, r1, r4, ror #20
   12c58:	andeq	r2, r1, r4, ror #20
   12c5c:	andeq	r2, r1, r4, ror #20
   12c60:	andeq	r2, r1, r4, ror #20
   12c64:	andeq	r2, r1, r4, ror #20
   12c68:	andeq	r2, r1, r4, ror #20
   12c6c:	andeq	r2, r1, r4, ror #20
   12c70:	andeq	r2, r1, r4, ror #20
   12c74:	andeq	r2, r1, r4, ror #20
   12c78:	andeq	r2, r1, r4, ror #20
   12c7c:	andeq	r2, r1, r4, ror #20
   12c80:	andeq	r2, r1, r4, ror #20
   12c84:	andeq	r2, r1, r4, ror #20
   12c88:	andeq	r2, r1, r4, lsl #19
   12c8c:	andeq	r2, r1, r4, lsl #28
   12c90:	andeq	r2, r1, r4, lsl #28
   12c94:	andeq	r2, r1, r8, ror #18
   12c98:	andeq	r2, r1, r4, lsl #28
   12c9c:	andeq	r2, r1, r8, asr r9
   12ca0:	andeq	r2, r1, r4, lsl #28
   12ca4:	andeq	r2, r1, ip, asr #19
   12ca8:	andeq	r2, r1, r4, lsl #28
   12cac:	andeq	r2, r1, r4, lsl #28
   12cb0:	andeq	r2, r1, r4, lsl #28
   12cb4:	andeq	r2, r1, r8, asr r9
   12cb8:	andeq	r2, r1, r8, asr r9
   12cbc:	andeq	r2, r1, r8, asr r9
   12cc0:	andeq	r2, r1, r8, asr r9
   12cc4:	andeq	r2, r1, r8, asr r9
   12cc8:	andeq	r2, r1, r8, asr r9
   12ccc:	andeq	r2, r1, r8, asr r9
   12cd0:	andeq	r2, r1, r8, asr r9
   12cd4:	andeq	r2, r1, r8, asr r9
   12cd8:	andeq	r2, r1, r8, asr r9
   12cdc:	andeq	r2, r1, r8, asr r9
   12ce0:	andeq	r2, r1, r8, asr r9
   12ce4:	andeq	r2, r1, r8, asr r9
   12ce8:	andeq	r2, r1, r8, asr r9
   12cec:	andeq	r2, r1, r8, asr r9
   12cf0:	andeq	r2, r1, r8, asr r9
   12cf4:	andeq	r2, r1, r4, lsl #28
   12cf8:	andeq	r2, r1, r4, lsl #28
   12cfc:	andeq	r2, r1, r4, lsl #28
   12d00:	andeq	r2, r1, r4, lsl #28
   12d04:	andeq	r2, r1, r4, lsr #19
   12d08:	andeq	r2, r1, r4, ror #20
   12d0c:	andeq	r2, r1, r8, asr r9
   12d10:	andeq	r2, r1, r8, asr r9
   12d14:	andeq	r2, r1, r8, asr r9
   12d18:	andeq	r2, r1, r8, asr r9
   12d1c:	andeq	r2, r1, r8, asr r9
   12d20:	andeq	r2, r1, r8, asr r9
   12d24:	andeq	r2, r1, r8, asr r9
   12d28:	andeq	r2, r1, r8, asr r9
   12d2c:	andeq	r2, r1, r8, asr r9
   12d30:	andeq	r2, r1, r8, asr r9
   12d34:	andeq	r2, r1, r8, asr r9
   12d38:	andeq	r2, r1, r8, asr r9
   12d3c:	andeq	r2, r1, r8, asr r9
   12d40:	andeq	r2, r1, r8, asr r9
   12d44:	andeq	r2, r1, r8, asr r9
   12d48:	andeq	r2, r1, r8, asr r9
   12d4c:	andeq	r2, r1, r8, asr r9
   12d50:	andeq	r2, r1, r8, asr r9
   12d54:	andeq	r2, r1, r8, asr r9
   12d58:	andeq	r2, r1, r8, asr r9
   12d5c:	andeq	r2, r1, r8, asr r9
   12d60:	andeq	r2, r1, r8, asr r9
   12d64:	andeq	r2, r1, r8, asr r9
   12d68:	andeq	r2, r1, r8, asr r9
   12d6c:	andeq	r2, r1, r8, asr r9
   12d70:	andeq	r2, r1, r8, asr r9
   12d74:	andeq	r2, r1, r4, lsl #28
   12d78:	andeq	r2, r1, r4, lsr #18
   12d7c:	andeq	r2, r1, r8, asr r9
   12d80:	andeq	r2, r1, r4, lsl #28
   12d84:	andeq	r2, r1, r8, asr r9
   12d88:	andeq	r2, r1, r4, lsl #28
   12d8c:	andeq	r2, r1, r8, asr r9
   12d90:	andeq	r2, r1, r8, asr r9
   12d94:	andeq	r2, r1, r8, asr r9
   12d98:	andeq	r2, r1, r8, asr r9
   12d9c:	andeq	r2, r1, r8, asr r9
   12da0:	andeq	r2, r1, r8, asr r9
   12da4:	andeq	r2, r1, r8, asr r9
   12da8:	andeq	r2, r1, r8, asr r9
   12dac:	andeq	r2, r1, r8, asr r9
   12db0:	andeq	r2, r1, r8, asr r9
   12db4:	andeq	r2, r1, r8, asr r9
   12db8:	andeq	r2, r1, r8, asr r9
   12dbc:	andeq	r2, r1, r8, asr r9
   12dc0:	andeq	r2, r1, r8, asr r9
   12dc4:	andeq	r2, r1, r8, asr r9
   12dc8:	andeq	r2, r1, r8, asr r9
   12dcc:	andeq	r2, r1, r8, asr r9
   12dd0:	andeq	r2, r1, r8, asr r9
   12dd4:	andeq	r2, r1, r8, asr r9
   12dd8:	andeq	r2, r1, r8, asr r9
   12ddc:	andeq	r2, r1, r8, asr r9
   12de0:	andeq	r2, r1, r8, asr r9
   12de4:	andeq	r2, r1, r8, asr r9
   12de8:	andeq	r2, r1, r8, asr r9
   12dec:	andeq	r2, r1, r8, asr r9
   12df0:	andeq	r2, r1, r8, asr r9
   12df4:	andeq	r2, r1, r0, lsl #18
   12df8:	andeq	r2, r1, r4, lsl #28
   12dfc:	andeq	r2, r1, r0, lsl #18
   12e00:	andeq	r2, r1, r8, ror #18
   12e04:	mov	r3, #0
   12e08:	str	r3, [sp, #40]	; 0x28
   12e0c:	b	124e4 <close@plt+0x16c8>
   12e10:	mov	r3, #0
   12e14:	str	r3, [sp, #40]	; 0x28
   12e18:	b	1247c <close@plt+0x1660>
   12e1c:	mov	r3, #0
   12e20:	str	r3, [sp, #40]	; 0x28
   12e24:	b	124b0 <close@plt+0x1694>
   12e28:	ldr	r3, [sp, #44]	; 0x2c
   12e2c:	cmp	r3, #0
   12e30:	beq	123c8 <close@plt+0x15ac>
   12e34:	ldr	r3, [sp, #52]	; 0x34
   12e38:	mov	fp, r9
   12e3c:	str	r3, [sp, #60]	; 0x3c
   12e40:	b	12540 <close@plt+0x1724>
   12e44:	ldr	r3, [sp, #44]	; 0x2c
   12e48:	cmp	r3, #0
   12e4c:	bne	13280 <close@plt+0x2464>
   12e50:	str	r3, [sp, #40]	; 0x28
   12e54:	cmp	sl, #0
   12e58:	ldr	r3, [sp, #84]	; 0x54
   12e5c:	clz	r3, r3
   12e60:	lsr	r3, r3, #5
   12e64:	moveq	r3, #0
   12e68:	cmp	r3, #0
   12e6c:	strne	sl, [sp, #84]	; 0x54
   12e70:	movne	sl, #0
   12e74:	bne	12ea4 <close@plt+0x2088>
   12e78:	cmp	sl, r4
   12e7c:	movhi	r3, #39	; 0x27
   12e80:	strbhi	r3, [r9, r4]
   12e84:	add	r3, r4, #1
   12e88:	cmp	sl, r3
   12e8c:	movhi	r2, #92	; 0x5c
   12e90:	strbhi	r2, [r9, r3]
   12e94:	add	r3, r4, #2
   12e98:	cmp	sl, r3
   12e9c:	movhi	r2, #39	; 0x27
   12ea0:	strbhi	r2, [r9, r3]
   12ea4:	mov	r3, #0
   12ea8:	add	r4, r4, #3
   12eac:	str	r6, [sp, #80]	; 0x50
   12eb0:	mov	fp, r3
   12eb4:	mov	r5, #39	; 0x27
   12eb8:	b	12384 <close@plt+0x1568>
   12ebc:	ldr	r3, [sp, #44]	; 0x2c
   12ec0:	cmp	r3, #0
   12ec4:	bne	13280 <close@plt+0x2464>
   12ec8:	mov	r6, #0
   12ecc:	mov	r5, #63	; 0x3f
   12ed0:	str	r3, [sp, #40]	; 0x28
   12ed4:	mov	r3, fp
   12ed8:	b	12384 <close@plt+0x1568>
   12edc:	mov	r2, #0
   12ee0:	mov	r3, #0
   12ee4:	cmn	r8, #1
   12ee8:	strd	r2, [sp, #128]	; 0x80
   12eec:	bne	12efc <close@plt+0x20e0>
   12ef0:	ldr	r0, [sp, #28]
   12ef4:	bl	10d44 <strlen@plt>
   12ef8:	mov	r8, r0
   12efc:	str	r9, [sp, #100]	; 0x64
   12f00:	mov	r3, #0
   12f04:	strd	sl, [sp, #104]	; 0x68
   12f08:	ldr	sl, [sp, #28]
   12f0c:	str	r5, [sp, #112]	; 0x70
   12f10:	mov	r5, r3
   12f14:	ldr	r9, [sp, #68]	; 0x44
   12f18:	str	r4, [sp, #116]	; 0x74
   12f1c:	add	r4, r7, r5
   12f20:	add	r3, sp, #128	; 0x80
   12f24:	add	fp, sl, r4
   12f28:	sub	r2, r8, r4
   12f2c:	mov	r1, fp
   12f30:	add	r0, sp, #124	; 0x7c
   12f34:	bl	16550 <close@plt+0x5734>
   12f38:	subs	r1, r0, #0
   12f3c:	beq	12f7c <close@plt+0x2160>
   12f40:	cmn	r1, #1
   12f44:	beq	132d4 <close@plt+0x24b8>
   12f48:	cmn	r1, #2
   12f4c:	beq	132f4 <close@plt+0x24d8>
   12f50:	cmp	r9, #0
   12f54:	bne	12fac <close@plt+0x2190>
   12f58:	ldr	r0, [sp, #124]	; 0x7c
   12f5c:	add	r5, r5, r1
   12f60:	bl	10c90 <iswprint@plt>
   12f64:	cmp	r0, #0
   12f68:	add	r0, sp, #128	; 0x80
   12f6c:	moveq	r6, #0
   12f70:	bl	10c3c <mbsinit@plt>
   12f74:	cmp	r0, #0
   12f78:	beq	12f1c <close@plt+0x2100>
   12f7c:	ldr	r3, [sp, #60]	; 0x3c
   12f80:	add	r9, sp, #100	; 0x64
   12f84:	mov	r0, r5
   12f88:	ldm	r9, {r9, sl, fp}
   12f8c:	eor	r2, r6, #1
   12f90:	ldr	r5, [sp, #112]	; 0x70
   12f94:	and	r2, r2, r3
   12f98:	uxtb	r2, r2
   12f9c:	ldr	r4, [sp, #116]	; 0x74
   12fa0:	cmp	r0, #1
   12fa4:	bhi	12ac0 <close@plt+0x1ca4>
   12fa8:	b	12ab0 <close@plt+0x1c94>
   12fac:	cmp	r1, #1
   12fb0:	beq	12f58 <close@plt+0x213c>
   12fb4:	add	r2, r4, #1
   12fb8:	add	r3, sl, r1
   12fbc:	add	r2, sl, r2
   12fc0:	add	r4, r3, r4
   12fc4:	ldrb	r3, [r2], #1
   12fc8:	sub	r3, r3, #91	; 0x5b
   12fcc:	cmp	r3, #33	; 0x21
   12fd0:	ldrls	pc, [pc, r3, lsl #2]
   12fd4:	b	13060 <close@plt+0x2244>
   12fd8:	andeq	r3, r1, ip, rrx
   12fdc:	andeq	r3, r1, ip, rrx
   12fe0:	andeq	r3, r1, r0, rrx
   12fe4:	andeq	r3, r1, ip, rrx
   12fe8:	andeq	r3, r1, r0, rrx
   12fec:	andeq	r3, r1, ip, rrx
   12ff0:	andeq	r3, r1, r0, rrx
   12ff4:	andeq	r3, r1, r0, rrx
   12ff8:	andeq	r3, r1, r0, rrx
   12ffc:	andeq	r3, r1, r0, rrx
   13000:	andeq	r3, r1, r0, rrx
   13004:	andeq	r3, r1, r0, rrx
   13008:	andeq	r3, r1, r0, rrx
   1300c:	andeq	r3, r1, r0, rrx
   13010:	andeq	r3, r1, r0, rrx
   13014:	andeq	r3, r1, r0, rrx
   13018:	andeq	r3, r1, r0, rrx
   1301c:	andeq	r3, r1, r0, rrx
   13020:	andeq	r3, r1, r0, rrx
   13024:	andeq	r3, r1, r0, rrx
   13028:	andeq	r3, r1, r0, rrx
   1302c:	andeq	r3, r1, r0, rrx
   13030:	andeq	r3, r1, r0, rrx
   13034:	andeq	r3, r1, r0, rrx
   13038:	andeq	r3, r1, r0, rrx
   1303c:	andeq	r3, r1, r0, rrx
   13040:	andeq	r3, r1, r0, rrx
   13044:	andeq	r3, r1, r0, rrx
   13048:	andeq	r3, r1, r0, rrx
   1304c:	andeq	r3, r1, r0, rrx
   13050:	andeq	r3, r1, r0, rrx
   13054:	andeq	r3, r1, r0, rrx
   13058:	andeq	r3, r1, r0, rrx
   1305c:	andeq	r3, r1, ip, rrx
   13060:	cmp	r4, r2
   13064:	bne	12fc4 <close@plt+0x21a8>
   13068:	b	12f58 <close@plt+0x213c>
   1306c:	mov	r3, #2
   13070:	ldr	fp, [sp, #100]	; 0x64
   13074:	str	r3, [sp, #176]	; 0xb0
   13078:	ldr	sl, [sp, #104]	; 0x68
   1307c:	b	12540 <close@plt+0x1724>
   13080:	ldr	r2, [sp, #52]	; 0x34
   13084:	mov	fp, r9
   13088:	ldr	r3, [sp, #60]	; 0x3c
   1308c:	and	r3, r3, r2
   13090:	str	r3, [sp, #60]	; 0x3c
   13094:	b	12540 <close@plt+0x1724>
   13098:	cmp	sl, r4
   1309c:	movhi	r2, fp
   130a0:	bhi	12418 <close@plt+0x15fc>
   130a4:	mov	r2, r4
   130a8:	b	12428 <close@plt+0x160c>
   130ac:	mov	r6, r3
   130b0:	mov	r5, #63	; 0x3f
   130b4:	b	124e8 <close@plt+0x16cc>
   130b8:	ldr	r8, [sp, #36]	; 0x24
   130bc:	ldr	r6, [sp, #100]	; 0x64
   130c0:	b	12394 <close@plt+0x1578>
   130c4:	mov	fp, r9
   130c8:	ldr	r8, [sp, #36]	; 0x24
   130cc:	ldr	r3, [sp, #52]	; 0x34
   130d0:	str	r3, [sp, #60]	; 0x3c
   130d4:	b	12540 <close@plt+0x1724>
   130d8:	ldr	r8, [sp, #36]	; 0x24
   130dc:	ldr	r6, [sp, #100]	; 0x64
   130e0:	b	1222c <close@plt+0x1410>
   130e4:	mov	r3, #0
   130e8:	add	r4, r4, #4
   130ec:	mov	fp, r2
   130f0:	mov	r6, r3
   130f4:	mov	r5, #48	; 0x30
   130f8:	b	12384 <close@plt+0x1568>
   130fc:	mov	r6, r3
   13100:	b	12b80 <close@plt+0x1d64>
   13104:	mov	r3, #1
   13108:	movw	r2, #27936	; 0x6d20
   1310c:	movt	r2, #1
   13110:	mov	r4, r3
   13114:	mov	r9, sl
   13118:	str	r3, [sp, #32]
   1311c:	str	sl, [sp, #44]	; 0x2c
   13120:	str	r3, [sp, #48]	; 0x30
   13124:	str	sl, [sp, #52]	; 0x34
   13128:	str	r3, [sp, #56]	; 0x38
   1312c:	str	r3, [sp, #60]	; 0x3c
   13130:	str	sl, [sp, #64]	; 0x40
   13134:	str	sl, [sp, #68]	; 0x44
   13138:	str	r2, [sp, #72]	; 0x48
   1313c:	str	sl, [sp, #80]	; 0x50
   13140:	str	sl, [sp, #84]	; 0x54
   13144:	str	sl, [sp, #88]	; 0x58
   13148:	b	11c38 <close@plt+0xe1c>
   1314c:	mov	r3, #0
   13150:	mov	r5, #48	; 0x30
   13154:	mov	r6, r3
   13158:	b	12384 <close@plt+0x1568>
   1315c:	cmp	sl, r4
   13160:	mov	r5, #48	; 0x30
   13164:	movhi	r3, #48	; 0x30
   13168:	strbhi	r3, [r9, r4]
   1316c:	add	r3, r2, #2
   13170:	add	r4, r2, #3
   13174:	cmp	sl, r3
   13178:	movhi	r1, #48	; 0x30
   1317c:	strbhi	r1, [r9, r3]
   13180:	mov	r3, #0
   13184:	b	12460 <close@plt+0x1644>
   13188:	ldr	r3, [sp, #48]	; 0x30
   1318c:	str	r3, [sp, #40]	; 0x28
   13190:	b	12a6c <close@plt+0x1c50>
   13194:	ldr	r2, [sp, #28]
   13198:	ldrb	r2, [r2, r3]
   1319c:	sub	r1, r2, #33	; 0x21
   131a0:	cmp	r1, #29
   131a4:	ldrls	pc, [pc, r1, lsl #2]
   131a8:	b	124e4 <close@plt+0x16c8>
   131ac:	andeq	r3, r1, r4, lsr #4
   131b0:	andeq	r2, r1, r4, ror #9
   131b4:	andeq	r2, r1, r4, ror #9
   131b8:	andeq	r2, r1, r4, ror #9
   131bc:	andeq	r2, r1, r4, ror #9
   131c0:	andeq	r2, r1, r4, ror #9
   131c4:	andeq	r3, r1, r4, lsr #4
   131c8:	andeq	r3, r1, r4, lsr #4
   131cc:	andeq	r3, r1, r4, lsr #4
   131d0:	andeq	r2, r1, r4, ror #9
   131d4:	andeq	r2, r1, r4, ror #9
   131d8:	andeq	r2, r1, r4, ror #9
   131dc:	andeq	r3, r1, r4, lsr #4
   131e0:	andeq	r2, r1, r4, ror #9
   131e4:	andeq	r3, r1, r4, lsr #4
   131e8:	andeq	r2, r1, r4, ror #9
   131ec:	andeq	r2, r1, r4, ror #9
   131f0:	andeq	r2, r1, r4, ror #9
   131f4:	andeq	r2, r1, r4, ror #9
   131f8:	andeq	r2, r1, r4, ror #9
   131fc:	andeq	r2, r1, r4, ror #9
   13200:	andeq	r2, r1, r4, ror #9
   13204:	andeq	r2, r1, r4, ror #9
   13208:	andeq	r2, r1, r4, ror #9
   1320c:	andeq	r2, r1, r4, ror #9
   13210:	andeq	r2, r1, r4, ror #9
   13214:	andeq	r2, r1, r4, ror #9
   13218:	andeq	r3, r1, r4, lsr #4
   1321c:	andeq	r3, r1, r4, lsr #4
   13220:	andeq	r3, r1, r4, lsr #4
   13224:	ldr	r1, [sp, #44]	; 0x2c
   13228:	cmp	r1, #0
   1322c:	bne	1348c <close@plt+0x2670>
   13230:	cmp	sl, r4
   13234:	mov	r7, r3
   13238:	movhi	r1, #63	; 0x3f
   1323c:	mov	r5, r2
   13240:	mov	r3, fp
   13244:	strbhi	r1, [r9, r4]
   13248:	add	r1, r4, #1
   1324c:	cmp	sl, r1
   13250:	movhi	r0, #34	; 0x22
   13254:	strbhi	r0, [r9, r1]
   13258:	add	r1, r4, #2
   1325c:	cmp	sl, r1
   13260:	movhi	r0, #34	; 0x22
   13264:	strbhi	r0, [r9, r1]
   13268:	add	r1, r4, #3
   1326c:	add	r4, r4, #4
   13270:	cmp	sl, r1
   13274:	movhi	r0, #63	; 0x3f
   13278:	strbhi	r0, [r9, r1]
   1327c:	b	12460 <close@plt+0x1644>
   13280:	mov	fp, r9
   13284:	b	12540 <close@plt+0x1724>
   13288:	ldr	r3, [sp, #188]	; 0xbc
   1328c:	ldrb	r3, [r3]
   13290:	cmp	r3, #0
   13294:	beq	11bd0 <close@plt+0xdb4>
   13298:	ldr	r2, [sp, #188]	; 0xbc
   1329c:	cmp	sl, r4
   132a0:	bls	132c0 <close@plt+0x24a4>
   132a4:	strb	r3, [fp, r4]
   132a8:	add	r4, r4, #1
   132ac:	ldrb	r3, [r2, #1]!
   132b0:	cmp	r3, #0
   132b4:	beq	11bd0 <close@plt+0xdb4>
   132b8:	cmp	sl, r4
   132bc:	bhi	132a4 <close@plt+0x2488>
   132c0:	ldrb	r3, [r2, #1]!
   132c4:	add	r4, r4, #1
   132c8:	cmp	r3, #0
   132cc:	bne	1329c <close@plt+0x2480>
   132d0:	b	11bd0 <close@plt+0xdb4>
   132d4:	add	r9, sp, #100	; 0x64
   132d8:	mov	r0, r5
   132dc:	ldr	r2, [sp, #60]	; 0x3c
   132e0:	mov	r6, #0
   132e4:	ldm	r9, {r9, sl, fp}
   132e8:	ldr	r5, [sp, #112]	; 0x70
   132ec:	ldr	r4, [sp, #116]	; 0x74
   132f0:	b	12fa0 <close@plt+0x2184>
   132f4:	cmp	r4, r8
   132f8:	add	r9, sp, #100	; 0x64
   132fc:	mov	r1, r4
   13300:	mov	r2, fp
   13304:	ldm	r9, {r9, sl, fp}
   13308:	mov	r3, r5
   1330c:	mov	r0, r5
   13310:	ldr	r5, [sp, #112]	; 0x70
   13314:	ldr	r4, [sp, #116]	; 0x74
   13318:	bcs	1334c <close@plt+0x2530>
   1331c:	ldrb	r6, [r2]
   13320:	cmp	r6, #0
   13324:	bne	13338 <close@plt+0x251c>
   13328:	b	13484 <close@plt+0x2668>
   1332c:	ldrb	r6, [r2, #1]!
   13330:	cmp	r6, #0
   13334:	beq	1341c <close@plt+0x2600>
   13338:	add	r3, r3, #1
   1333c:	add	r1, r7, r3
   13340:	cmp	r8, r1
   13344:	bhi	1332c <close@plt+0x2510>
   13348:	mov	r0, r3
   1334c:	mov	r6, #0
   13350:	ldr	r2, [sp, #60]	; 0x3c
   13354:	b	12fa0 <close@plt+0x2184>
   13358:	mov	r3, #1
   1335c:	mov	r4, #0
   13360:	mov	r9, r4
   13364:	str	r3, [sp, #32]
   13368:	str	r3, [sp, #44]	; 0x2c
   1336c:	str	r3, [sp, #48]	; 0x30
   13370:	str	r4, [sp, #52]	; 0x34
   13374:	str	r3, [sp, #56]	; 0x38
   13378:	str	r3, [sp, #60]	; 0x3c
   1337c:	str	r3, [sp, #88]	; 0x58
   13380:	movw	r3, #27936	; 0x6d20
   13384:	movt	r3, #1
   13388:	str	r4, [sp, #64]	; 0x40
   1338c:	str	r4, [sp, #68]	; 0x44
   13390:	str	r3, [sp, #72]	; 0x48
   13394:	str	r4, [sp, #80]	; 0x50
   13398:	str	r4, [sp, #84]	; 0x54
   1339c:	b	11c38 <close@plt+0xe1c>
   133a0:	mov	fp, r9
   133a4:	b	12554 <close@plt+0x1738>
   133a8:	ldr	r3, [sp, #48]	; 0x30
   133ac:	b	12ec8 <close@plt+0x20ac>
   133b0:	mov	r2, r3
   133b4:	ldr	r3, [sp, #72]	; 0x48
   133b8:	cmp	r3, #0
   133bc:	moveq	r2, #0
   133c0:	andne	r2, r2, #1
   133c4:	cmp	r2, #0
   133c8:	beq	133f8 <close@plt+0x25dc>
   133cc:	mov	r2, r3
   133d0:	ldrb	r3, [r3]
   133d4:	cmp	r3, #0
   133d8:	beq	133f8 <close@plt+0x25dc>
   133dc:	cmp	sl, r4
   133e0:	bls	13408 <close@plt+0x25ec>
   133e4:	strb	r3, [fp, r4]
   133e8:	add	r4, r4, #1
   133ec:	ldrb	r3, [r2, #1]!
   133f0:	cmp	r3, #0
   133f4:	bne	133dc <close@plt+0x25c0>
   133f8:	cmp	sl, r4
   133fc:	movhi	r3, #0
   13400:	strbhi	r3, [fp, r4]
   13404:	b	12590 <close@plt+0x1774>
   13408:	ldrb	r3, [r2, #1]!
   1340c:	add	r4, r4, #1
   13410:	cmp	r3, #0
   13414:	bne	133dc <close@plt+0x25c0>
   13418:	b	133f8 <close@plt+0x25dc>
   1341c:	mov	r0, r3
   13420:	ldr	r2, [sp, #60]	; 0x3c
   13424:	b	12fa0 <close@plt+0x2184>
   13428:	mov	ip, #5
   1342c:	mov	r3, r8
   13430:	ldr	r1, [sp, #84]	; 0x54
   13434:	str	ip, [sp]
   13438:	ldr	r2, [sp, #180]	; 0xb4
   1343c:	ldr	ip, [sp, #188]	; 0xbc
   13440:	ldr	r0, [sp, #184]	; 0xb8
   13444:	str	r2, [sp, #4]
   13448:	ldr	r2, [sp, #28]
   1344c:	str	ip, [sp, #12]
   13450:	ldr	ip, [sp, #192]	; 0xc0
   13454:	str	r0, [sp, #8]
   13458:	mov	r0, fp
   1345c:	str	ip, [sp, #16]
   13460:	bl	11b14 <close@plt+0xcf8>
   13464:	mov	r4, r0
   13468:	b	12590 <close@plt+0x1774>
   1346c:	mov	r6, r3
   13470:	str	r3, [sp, #40]	; 0x28
   13474:	b	12500 <close@plt+0x16e4>
   13478:	mov	r3, #2
   1347c:	str	r3, [sp, #176]	; 0xb0
   13480:	b	12540 <close@plt+0x1724>
   13484:	ldr	r2, [sp, #60]	; 0x3c
   13488:	b	12fa0 <close@plt+0x2184>
   1348c:	mov	r3, #5
   13490:	mov	fp, r9
   13494:	str	r3, [sp, #176]	; 0xb0
   13498:	b	12554 <close@plt+0x1738>
   1349c:	mov	r1, #1
   134a0:	mov	r9, #0
   134a4:	mov	r3, r9
   134a8:	mov	r2, r9
   134ac:	str	r1, [sp, #32]
   134b0:	str	sl, [sp, #84]	; 0x54
   134b4:	b	122dc <close@plt+0x14c0>
   134b8:	mov	r3, #0
   134bc:	mov	r2, #1
   134c0:	mov	r9, r3
   134c4:	mov	r4, r3
   134c8:	str	r2, [sp, #32]
   134cc:	strd	r2, [sp, #44]	; 0x2c
   134d0:	strd	r2, [sp, #56]	; 0x38
   134d4:	str	r3, [sp, #80]	; 0x50
   134d8:	str	r3, [sp, #84]	; 0x54
   134dc:	str	r3, [sp, #88]	; 0x58
   134e0:	movw	r3, #27956	; 0x6d34
   134e4:	movt	r3, #1
   134e8:	str	r2, [sp, #52]	; 0x34
   134ec:	str	r2, [sp, #64]	; 0x40
   134f0:	str	r2, [sp, #68]	; 0x44
   134f4:	str	r3, [sp, #72]	; 0x48
   134f8:	b	11c38 <close@plt+0xe1c>
   134fc:	bl	10e10 <abort@plt>
   13500:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13504:	mov	r4, r0
   13508:	mov	r5, r3
   1350c:	strd	r6, [sp, #8]
   13510:	movw	r7, #32996	; 0x80e4
   13514:	movt	r7, #2
   13518:	strd	r8, [sp, #16]
   1351c:	strd	sl, [sp, #24]
   13520:	mov	sl, r1
   13524:	mov	fp, r2
   13528:	str	lr, [sp, #32]
   1352c:	sub	sp, sp, #60	; 0x3c
   13530:	bl	10d50 <__errno_location@plt>
   13534:	mov	r8, r0
   13538:	cmn	r4, #-2147483647	; 0x80000001
   1353c:	ldr	r6, [r7]
   13540:	movne	r0, #0
   13544:	moveq	r0, #1
   13548:	ldr	r3, [r8]
   1354c:	orrs	r0, r0, r4, lsr #31
   13550:	str	r3, [sp, #28]
   13554:	bne	136e4 <close@plt+0x28c8>
   13558:	ldr	r3, [r7, #4]
   1355c:	cmp	r3, r4
   13560:	bgt	135c0 <close@plt+0x27a4>
   13564:	add	r1, r7, #8
   13568:	sub	r2, r4, r3
   1356c:	str	r3, [sp, #52]	; 0x34
   13570:	cmp	r6, r1
   13574:	add	r2, r2, #1
   13578:	beq	136bc <close@plt+0x28a0>
   1357c:	mov	r1, #8
   13580:	mov	r0, r6
   13584:	mvn	r3, #-2147483648	; 0x80000000
   13588:	str	r1, [sp]
   1358c:	add	r1, sp, #52	; 0x34
   13590:	bl	15e20 <close@plt+0x5004>
   13594:	mov	r6, r0
   13598:	str	r0, [r7]
   1359c:	ldr	r0, [r7, #4]
   135a0:	mov	r1, #0
   135a4:	ldr	r2, [sp, #52]	; 0x34
   135a8:	sub	r2, r2, r0
   135ac:	add	r0, r6, r0, lsl #3
   135b0:	lsl	r2, r2, #3
   135b4:	bl	10d68 <memset@plt>
   135b8:	ldr	r3, [sp, #52]	; 0x34
   135bc:	str	r3, [r7, #4]
   135c0:	ldr	r1, [r5, #4]
   135c4:	add	r0, r6, r4, lsl #3
   135c8:	add	ip, r5, #8
   135cc:	mov	r3, fp
   135d0:	mov	r2, sl
   135d4:	ldr	r7, [r0, #4]
   135d8:	str	r0, [sp, #36]	; 0x24
   135dc:	str	ip, [sp, #40]	; 0x28
   135e0:	orr	r0, r1, #1
   135e4:	ldr	r9, [r6, r4, lsl #3]
   135e8:	str	ip, [sp, #8]
   135ec:	ldr	lr, [r5, #44]	; 0x2c
   135f0:	str	r0, [sp, #4]
   135f4:	ldr	ip, [r5]
   135f8:	mov	r1, r9
   135fc:	str	ip, [sp, #32]
   13600:	ldr	ip, [r5, #40]	; 0x28
   13604:	str	ip, [sp, #12]
   13608:	ldr	ip, [sp, #32]
   1360c:	str	lr, [sp, #16]
   13610:	str	r0, [sp, #44]	; 0x2c
   13614:	mov	r0, r7
   13618:	str	ip, [sp]
   1361c:	bl	11b14 <close@plt+0xcf8>
   13620:	cmp	r9, r0
   13624:	bhi	13694 <close@plt+0x2878>
   13628:	add	r9, r0, #1
   1362c:	movw	r3, #33108	; 0x8154
   13630:	movt	r3, #2
   13634:	cmp	r7, r3
   13638:	str	r9, [r6, r4, lsl #3]
   1363c:	beq	13648 <close@plt+0x282c>
   13640:	mov	r0, r7
   13644:	bl	163d4 <close@plt+0x55b8>
   13648:	mov	r0, r9
   1364c:	bl	15b7c <close@plt+0x4d60>
   13650:	ldr	ip, [r5]
   13654:	mov	r3, fp
   13658:	mov	r2, sl
   1365c:	mov	r1, r9
   13660:	mov	r7, r0
   13664:	ldr	lr, [sp, #36]	; 0x24
   13668:	ldr	r4, [r5, #40]	; 0x28
   1366c:	str	r0, [lr, #4]
   13670:	ldr	lr, [r5, #44]	; 0x2c
   13674:	str	ip, [sp]
   13678:	ldr	ip, [sp, #44]	; 0x2c
   1367c:	str	ip, [sp, #4]
   13680:	ldr	ip, [sp, #40]	; 0x28
   13684:	str	r4, [sp, #12]
   13688:	str	lr, [sp, #16]
   1368c:	str	ip, [sp, #8]
   13690:	bl	11b14 <close@plt+0xcf8>
   13694:	ldr	r3, [sp, #28]
   13698:	mov	r0, r7
   1369c:	str	r3, [r8]
   136a0:	add	sp, sp, #60	; 0x3c
   136a4:	ldrd	r4, [sp]
   136a8:	ldrd	r6, [sp, #8]
   136ac:	ldrd	r8, [sp, #16]
   136b0:	ldrd	sl, [sp, #24]
   136b4:	add	sp, sp, #32
   136b8:	pop	{pc}		; (ldr pc, [sp], #4)
   136bc:	mov	r1, #8
   136c0:	mvn	r3, #-2147483648	; 0x80000000
   136c4:	str	r1, [sp]
   136c8:	add	r1, sp, #52	; 0x34
   136cc:	bl	15e20 <close@plt+0x5004>
   136d0:	ldrd	r2, [r7, #8]
   136d4:	mov	r6, r0
   136d8:	str	r0, [r7]
   136dc:	strd	r2, [r0]
   136e0:	b	1359c <close@plt+0x2780>
   136e4:	bl	10e10 <abort@plt>
   136e8:	strd	r4, [sp, #-16]!
   136ec:	mov	r5, r0
   136f0:	str	r6, [sp, #8]
   136f4:	str	lr, [sp, #12]
   136f8:	bl	10d50 <__errno_location@plt>
   136fc:	mov	r4, r0
   13700:	cmp	r5, #0
   13704:	ldr	r0, [pc, #32]	; 1372c <close@plt+0x2910>
   13708:	mov	r1, #48	; 0x30
   1370c:	movne	r0, r5
   13710:	ldr	r6, [r4]
   13714:	bl	15fc0 <close@plt+0x51a4>
   13718:	str	r6, [r4]
   1371c:	ldrd	r4, [sp]
   13720:	ldr	r6, [sp, #8]
   13724:	add	sp, sp, #12
   13728:	pop	{pc}		; (ldr pc, [sp], #4)
   1372c:	andeq	r8, r2, r4, asr r2
   13730:	ldr	r3, [pc, #12]	; 13744 <close@plt+0x2928>
   13734:	cmp	r0, #0
   13738:	moveq	r0, r3
   1373c:	ldr	r0, [r0]
   13740:	bx	lr
   13744:	andeq	r8, r2, r4, asr r2
   13748:	ldr	r3, [pc, #12]	; 1375c <close@plt+0x2940>
   1374c:	cmp	r0, #0
   13750:	moveq	r0, r3
   13754:	str	r1, [r0]
   13758:	bx	lr
   1375c:	andeq	r8, r2, r4, asr r2
   13760:	ldr	r3, [pc, #52]	; 1379c <close@plt+0x2980>
   13764:	cmp	r0, #0
   13768:	push	{lr}		; (str lr, [sp, #-4]!)
   1376c:	lsr	lr, r1, #5
   13770:	and	r1, r1, #31
   13774:	moveq	r0, r3
   13778:	add	r3, r0, #8
   1377c:	ldr	ip, [r3, lr, lsl #2]
   13780:	lsr	r0, ip, r1
   13784:	eor	r2, r2, r0
   13788:	and	r0, r0, #1
   1378c:	and	r2, r2, #1
   13790:	eor	r1, ip, r2, lsl r1
   13794:	str	r1, [r3, lr, lsl #2]
   13798:	pop	{pc}		; (ldr pc, [sp], #4)
   1379c:	andeq	r8, r2, r4, asr r2
   137a0:	ldr	r3, [pc, #16]	; 137b8 <close@plt+0x299c>
   137a4:	cmp	r0, #0
   137a8:	movne	r3, r0
   137ac:	ldr	r0, [r3, #4]
   137b0:	str	r1, [r3, #4]
   137b4:	bx	lr
   137b8:	andeq	r8, r2, r4, asr r2
   137bc:	ldr	r3, [pc, #48]	; 137f4 <close@plt+0x29d8>
   137c0:	cmp	r0, #0
   137c4:	mov	ip, #10
   137c8:	moveq	r0, r3
   137cc:	cmp	r2, #0
   137d0:	cmpne	r1, #0
   137d4:	str	ip, [r0]
   137d8:	beq	137e8 <close@plt+0x29cc>
   137dc:	str	r1, [r0, #40]	; 0x28
   137e0:	str	r2, [r0, #44]	; 0x2c
   137e4:	bx	lr
   137e8:	str	r4, [sp, #-8]!
   137ec:	str	lr, [sp, #4]
   137f0:	bl	10e10 <abort@plt>
   137f4:	andeq	r8, r2, r4, asr r2
   137f8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   137fc:	strd	r6, [sp, #8]
   13800:	mov	r7, r0
   13804:	mov	r6, r1
   13808:	strd	r8, [sp, #16]
   1380c:	mov	r8, r2
   13810:	mov	r9, r3
   13814:	str	lr, [sp, #24]
   13818:	sub	sp, sp, #28
   1381c:	ldr	r4, [sp, #56]	; 0x38
   13820:	ldr	ip, [pc, #104]	; 13890 <close@plt+0x2a74>
   13824:	cmp	r4, #0
   13828:	moveq	r4, ip
   1382c:	bl	10d50 <__errno_location@plt>
   13830:	ldr	ip, [r4, #44]	; 0x2c
   13834:	mov	r5, r0
   13838:	mov	r1, r6
   1383c:	add	lr, r4, #8
   13840:	mov	r3, r9
   13844:	ldr	r6, [r5]
   13848:	mov	r2, r8
   1384c:	mov	r0, r7
   13850:	str	ip, [sp, #16]
   13854:	ldr	ip, [r4, #40]	; 0x28
   13858:	str	lr, [sp, #8]
   1385c:	str	ip, [sp, #12]
   13860:	ldr	ip, [r4, #4]
   13864:	str	ip, [sp, #4]
   13868:	ldr	ip, [r4]
   1386c:	str	ip, [sp]
   13870:	bl	11b14 <close@plt+0xcf8>
   13874:	str	r6, [r5]
   13878:	add	sp, sp, #28
   1387c:	ldrd	r4, [sp]
   13880:	ldrd	r6, [sp, #8]
   13884:	ldrd	r8, [sp, #16]
   13888:	add	sp, sp, #24
   1388c:	pop	{pc}		; (ldr pc, [sp], #4)
   13890:	andeq	r8, r2, r4, asr r2
   13894:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13898:	cmp	r2, #0
   1389c:	ldr	r4, [pc, #192]	; 13964 <close@plt+0x2b48>
   138a0:	movne	r4, r2
   138a4:	strd	r6, [sp, #8]
   138a8:	strd	r8, [sp, #16]
   138ac:	mov	r9, r1
   138b0:	mov	r8, r0
   138b4:	strd	sl, [sp, #24]
   138b8:	str	lr, [sp, #32]
   138bc:	sub	sp, sp, #36	; 0x24
   138c0:	bl	10d50 <__errno_location@plt>
   138c4:	ldr	r5, [r4, #4]
   138c8:	mov	r6, r0
   138cc:	add	r7, r4, #8
   138d0:	mov	r1, #0
   138d4:	mov	r3, r9
   138d8:	ldr	ip, [r4, #44]	; 0x2c
   138dc:	mov	r2, r8
   138e0:	mov	r0, r1
   138e4:	ldr	sl, [r6]
   138e8:	orr	r5, r5, #1
   138ec:	str	ip, [sp, #16]
   138f0:	ldr	ip, [r4, #40]	; 0x28
   138f4:	stmib	sp, {r5, r7, ip}
   138f8:	ldr	ip, [r4]
   138fc:	str	ip, [sp]
   13900:	bl	11b14 <close@plt+0xcf8>
   13904:	add	r1, r0, #1
   13908:	mov	r0, r1
   1390c:	str	r1, [sp, #28]
   13910:	bl	15b7c <close@plt+0x4d60>
   13914:	ldr	ip, [r4, #44]	; 0x2c
   13918:	mov	fp, r0
   1391c:	mov	r3, r9
   13920:	mov	r2, r8
   13924:	ldr	r1, [sp, #28]
   13928:	str	ip, [sp, #16]
   1392c:	ldr	ip, [r4, #40]	; 0x28
   13930:	stmib	sp, {r5, r7, ip}
   13934:	ldr	ip, [r4]
   13938:	str	ip, [sp]
   1393c:	bl	11b14 <close@plt+0xcf8>
   13940:	mov	r0, fp
   13944:	str	sl, [r6]
   13948:	add	sp, sp, #36	; 0x24
   1394c:	ldrd	r4, [sp]
   13950:	ldrd	r6, [sp, #8]
   13954:	ldrd	r8, [sp, #16]
   13958:	ldrd	sl, [sp, #24]
   1395c:	add	sp, sp, #32
   13960:	pop	{pc}		; (ldr pc, [sp], #4)
   13964:	andeq	r8, r2, r4, asr r2
   13968:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1396c:	cmp	r3, #0
   13970:	ldr	r4, [pc, #220]	; 13a54 <close@plt+0x2c38>
   13974:	movne	r4, r3
   13978:	strd	r6, [sp, #8]
   1397c:	mov	r6, r2
   13980:	strd	r8, [sp, #16]
   13984:	mov	r9, r0
   13988:	strd	sl, [sp, #24]
   1398c:	mov	sl, r1
   13990:	str	lr, [sp, #32]
   13994:	sub	sp, sp, #44	; 0x2c
   13998:	bl	10d50 <__errno_location@plt>
   1399c:	ldr	r5, [r4, #4]
   139a0:	mov	r7, r0
   139a4:	mov	r1, #0
   139a8:	add	r8, r4, #8
   139ac:	mov	r3, sl
   139b0:	ldr	ip, [r4, #44]	; 0x2c
   139b4:	mov	r2, r9
   139b8:	mov	r0, r1
   139bc:	ldr	lr, [r7]
   139c0:	cmp	r6, r1
   139c4:	orreq	r5, r5, #1
   139c8:	str	ip, [sp, #16]
   139cc:	ldr	ip, [r4, #40]	; 0x28
   139d0:	stmib	sp, {r5, r8, ip}
   139d4:	ldr	ip, [r4]
   139d8:	str	lr, [sp, #28]
   139dc:	str	ip, [sp]
   139e0:	bl	11b14 <close@plt+0xcf8>
   139e4:	add	r1, r0, #1
   139e8:	mov	fp, r0
   139ec:	mov	r0, r1
   139f0:	str	r1, [sp, #36]	; 0x24
   139f4:	bl	15b7c <close@plt+0x4d60>
   139f8:	ldr	ip, [r4, #44]	; 0x2c
   139fc:	mov	r3, sl
   13a00:	mov	r2, r9
   13a04:	ldr	r1, [sp, #36]	; 0x24
   13a08:	str	ip, [sp, #16]
   13a0c:	ldr	ip, [r4, #40]	; 0x28
   13a10:	str	r0, [sp, #32]
   13a14:	stmib	sp, {r5, r8, ip}
   13a18:	ldr	ip, [r4]
   13a1c:	str	ip, [sp]
   13a20:	bl	11b14 <close@plt+0xcf8>
   13a24:	ldr	lr, [sp, #28]
   13a28:	cmp	r6, #0
   13a2c:	ldr	r0, [sp, #32]
   13a30:	str	lr, [r7]
   13a34:	strne	fp, [r6]
   13a38:	add	sp, sp, #44	; 0x2c
   13a3c:	ldrd	r4, [sp]
   13a40:	ldrd	r6, [sp, #8]
   13a44:	ldrd	r8, [sp, #16]
   13a48:	ldrd	sl, [sp, #24]
   13a4c:	add	sp, sp, #32
   13a50:	pop	{pc}		; (ldr pc, [sp], #4)
   13a54:	andeq	r8, r2, r4, asr r2
   13a58:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13a5c:	movw	r5, #32996	; 0x80e4
   13a60:	movt	r5, #2
   13a64:	ldr	r3, [r5, #4]
   13a68:	strd	r6, [sp, #8]
   13a6c:	str	r8, [sp, #16]
   13a70:	str	lr, [sp, #20]
   13a74:	ldr	r7, [r5]
   13a78:	cmp	r3, #1
   13a7c:	ble	13aa0 <close@plt+0x2c84>
   13a80:	mov	r4, #1
   13a84:	add	r6, r7, #4
   13a88:	ldr	r0, [r6, r4, lsl #3]
   13a8c:	add	r4, r4, #1
   13a90:	bl	163d4 <close@plt+0x55b8>
   13a94:	ldr	r3, [r5, #4]
   13a98:	cmp	r3, r4
   13a9c:	bgt	13a88 <close@plt+0x2c6c>
   13aa0:	ldr	r0, [r7, #4]
   13aa4:	movw	r4, #33108	; 0x8154
   13aa8:	movt	r4, #2
   13aac:	cmp	r0, r4
   13ab0:	beq	13ac4 <close@plt+0x2ca8>
   13ab4:	bl	163d4 <close@plt+0x55b8>
   13ab8:	mov	r3, #256	; 0x100
   13abc:	str	r3, [r5, #8]
   13ac0:	str	r4, [r5, #12]
   13ac4:	ldr	r4, [pc, #44]	; 13af8 <close@plt+0x2cdc>
   13ac8:	cmp	r7, r4
   13acc:	beq	13adc <close@plt+0x2cc0>
   13ad0:	mov	r0, r7
   13ad4:	bl	163d4 <close@plt+0x55b8>
   13ad8:	str	r4, [r5]
   13adc:	mov	r3, #1
   13ae0:	ldrd	r6, [sp, #8]
   13ae4:	str	r3, [r5, #4]
   13ae8:	ldrd	r4, [sp]
   13aec:	ldr	r8, [sp, #16]
   13af0:	add	sp, sp, #20
   13af4:	pop	{pc}		; (ldr pc, [sp], #4)
   13af8:	andeq	r8, r2, ip, ror #1
   13afc:	ldr	r3, [pc, #4]	; 13b08 <close@plt+0x2cec>
   13b00:	mvn	r2, #0
   13b04:	b	13500 <close@plt+0x26e4>
   13b08:	andeq	r8, r2, r4, asr r2
   13b0c:	ldr	r3, [pc]	; 13b14 <close@plt+0x2cf8>
   13b10:	b	13500 <close@plt+0x26e4>
   13b14:	andeq	r8, r2, r4, asr r2
   13b18:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13b1c:	movw	r4, #32996	; 0x80e4
   13b20:	movt	r4, #2
   13b24:	strd	r6, [sp, #8]
   13b28:	strd	r8, [sp, #16]
   13b2c:	strd	sl, [sp, #24]
   13b30:	mov	sl, r0
   13b34:	str	lr, [sp, #32]
   13b38:	sub	sp, sp, #44	; 0x2c
   13b3c:	bl	10d50 <__errno_location@plt>
   13b40:	ldr	r3, [r0]
   13b44:	mov	r8, r0
   13b48:	ldr	r2, [r4, #4]
   13b4c:	ldr	r5, [r4]
   13b50:	str	r3, [sp, #28]
   13b54:	cmp	r2, #0
   13b58:	bgt	13bb4 <close@plt+0x2d98>
   13b5c:	add	r3, r4, #8
   13b60:	str	r2, [sp, #36]	; 0x24
   13b64:	rsb	r2, r2, #1
   13b68:	cmp	r5, r3
   13b6c:	beq	13c80 <close@plt+0x2e64>
   13b70:	mov	r1, #8
   13b74:	mov	r0, r5
   13b78:	mvn	r3, #-2147483648	; 0x80000000
   13b7c:	str	r1, [sp]
   13b80:	add	r1, sp, #36	; 0x24
   13b84:	bl	15e20 <close@plt+0x5004>
   13b88:	mov	r5, r0
   13b8c:	str	r0, [r4]
   13b90:	ldr	r0, [r4, #4]
   13b94:	mov	r1, #0
   13b98:	ldr	r2, [sp, #36]	; 0x24
   13b9c:	sub	r2, r2, r0
   13ba0:	add	r0, r5, r0, lsl #3
   13ba4:	lsl	r2, r2, #3
   13ba8:	bl	10d68 <memset@plt>
   13bac:	ldr	r3, [sp, #36]	; 0x24
   13bb0:	str	r3, [r4, #4]
   13bb4:	movw	r4, #33108	; 0x8154
   13bb8:	movt	r4, #2
   13bbc:	ldr	r9, [r5]
   13bc0:	add	fp, r4, #264	; 0x108
   13bc4:	mvn	r3, #0
   13bc8:	ldr	r7, [r4, #260]	; 0x104
   13bcc:	mov	r2, sl
   13bd0:	ldr	r6, [r5, #4]
   13bd4:	str	fp, [sp, #8]
   13bd8:	mov	r1, r9
   13bdc:	ldr	ip, [r4, #256]	; 0x100
   13be0:	orr	r7, r7, #1
   13be4:	ldr	lr, [r4, #300]	; 0x12c
   13be8:	mov	r0, r6
   13bec:	str	ip, [sp]
   13bf0:	str	r7, [sp, #4]
   13bf4:	str	lr, [sp, #16]
   13bf8:	ldr	ip, [r4, #296]	; 0x128
   13bfc:	str	ip, [sp, #12]
   13c00:	bl	11b14 <close@plt+0xcf8>
   13c04:	cmp	r9, r0
   13c08:	bhi	13c58 <close@plt+0x2e3c>
   13c0c:	add	r9, r0, #1
   13c10:	cmp	r6, r4
   13c14:	str	r9, [r5]
   13c18:	beq	13c24 <close@plt+0x2e08>
   13c1c:	mov	r0, r6
   13c20:	bl	163d4 <close@plt+0x55b8>
   13c24:	mov	r0, r9
   13c28:	bl	15b7c <close@plt+0x4d60>
   13c2c:	ldr	r3, [r4, #256]	; 0x100
   13c30:	mov	r2, sl
   13c34:	mov	r1, r9
   13c38:	mov	r6, r0
   13c3c:	ldr	lr, [r4, #296]	; 0x128
   13c40:	ldr	ip, [r4, #300]	; 0x12c
   13c44:	str	r0, [r5, #4]
   13c48:	stm	sp, {r3, r7, fp, lr}
   13c4c:	mvn	r3, #0
   13c50:	str	ip, [sp, #16]
   13c54:	bl	11b14 <close@plt+0xcf8>
   13c58:	ldr	r3, [sp, #28]
   13c5c:	mov	r0, r6
   13c60:	str	r3, [r8]
   13c64:	add	sp, sp, #44	; 0x2c
   13c68:	ldrd	r4, [sp]
   13c6c:	ldrd	r6, [sp, #8]
   13c70:	ldrd	r8, [sp, #16]
   13c74:	ldrd	sl, [sp, #24]
   13c78:	add	sp, sp, #32
   13c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   13c80:	mov	r0, #8
   13c84:	mvn	r3, #-2147483648	; 0x80000000
   13c88:	add	r1, sp, #36	; 0x24
   13c8c:	str	r0, [sp]
   13c90:	mov	r0, #0
   13c94:	bl	15e20 <close@plt+0x5004>
   13c98:	ldrd	r2, [r4, #8]
   13c9c:	mov	r5, r0
   13ca0:	str	r0, [r4]
   13ca4:	strd	r2, [r0]
   13ca8:	b	13b90 <close@plt+0x2d74>
   13cac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13cb0:	movw	r4, #32996	; 0x80e4
   13cb4:	movt	r4, #2
   13cb8:	strd	r6, [sp, #8]
   13cbc:	strd	r8, [sp, #16]
   13cc0:	strd	sl, [sp, #24]
   13cc4:	mov	sl, r0
   13cc8:	mov	fp, r1
   13ccc:	str	lr, [sp, #32]
   13cd0:	sub	sp, sp, #44	; 0x2c
   13cd4:	bl	10d50 <__errno_location@plt>
   13cd8:	ldr	r3, [r0]
   13cdc:	mov	r8, r0
   13ce0:	ldr	r2, [r4, #4]
   13ce4:	ldr	r5, [r4]
   13ce8:	str	r3, [sp, #28]
   13cec:	cmp	r2, #0
   13cf0:	bgt	13d4c <close@plt+0x2f30>
   13cf4:	add	r3, r4, #8
   13cf8:	str	r2, [sp, #36]	; 0x24
   13cfc:	rsb	r2, r2, #1
   13d00:	cmp	r5, r3
   13d04:	beq	13e28 <close@plt+0x300c>
   13d08:	mov	r1, #8
   13d0c:	mov	r0, r5
   13d10:	mvn	r3, #-2147483648	; 0x80000000
   13d14:	str	r1, [sp]
   13d18:	add	r1, sp, #36	; 0x24
   13d1c:	bl	15e20 <close@plt+0x5004>
   13d20:	mov	r5, r0
   13d24:	str	r0, [r4]
   13d28:	ldr	r0, [r4, #4]
   13d2c:	mov	r1, #0
   13d30:	ldr	r2, [sp, #36]	; 0x24
   13d34:	sub	r2, r2, r0
   13d38:	add	r0, r5, r0, lsl #3
   13d3c:	lsl	r2, r2, #3
   13d40:	bl	10d68 <memset@plt>
   13d44:	ldr	r3, [sp, #36]	; 0x24
   13d48:	str	r3, [r4, #4]
   13d4c:	movw	r4, #33108	; 0x8154
   13d50:	movt	r4, #2
   13d54:	ldr	r9, [r5]
   13d58:	add	r0, r4, #264	; 0x108
   13d5c:	mov	r3, fp
   13d60:	ldr	r7, [r4, #260]	; 0x104
   13d64:	mov	r2, sl
   13d68:	ldr	r6, [r5, #4]
   13d6c:	str	r0, [sp, #8]
   13d70:	mov	r1, r9
   13d74:	ldr	ip, [r4, #256]	; 0x100
   13d78:	orr	r7, r7, #1
   13d7c:	ldr	lr, [r4, #300]	; 0x12c
   13d80:	mov	r0, r6
   13d84:	str	ip, [sp]
   13d88:	str	r7, [sp, #4]
   13d8c:	str	lr, [sp, #16]
   13d90:	ldr	ip, [r4, #296]	; 0x128
   13d94:	str	ip, [sp, #12]
   13d98:	bl	11b14 <close@plt+0xcf8>
   13d9c:	cmp	r9, r0
   13da0:	bhi	13e00 <close@plt+0x2fe4>
   13da4:	add	r9, r0, #1
   13da8:	cmp	r6, r4
   13dac:	str	r9, [r5]
   13db0:	beq	13dbc <close@plt+0x2fa0>
   13db4:	mov	r0, r6
   13db8:	bl	163d4 <close@plt+0x55b8>
   13dbc:	mov	r0, r9
   13dc0:	bl	15b7c <close@plt+0x4d60>
   13dc4:	ldr	ip, [r4, #256]	; 0x100
   13dc8:	mov	r1, r9
   13dcc:	mov	r3, fp
   13dd0:	mov	r2, sl
   13dd4:	mov	r6, r0
   13dd8:	ldr	r9, [r4, #296]	; 0x128
   13ddc:	ldr	lr, [r4, #300]	; 0x12c
   13de0:	str	r0, [r5, #4]
   13de4:	str	ip, [sp]
   13de8:	ldr	ip, [pc, #100]	; 13e54 <close@plt+0x3038>
   13dec:	str	r7, [sp, #4]
   13df0:	str	ip, [sp, #8]
   13df4:	str	r9, [sp, #12]
   13df8:	str	lr, [sp, #16]
   13dfc:	bl	11b14 <close@plt+0xcf8>
   13e00:	ldr	r3, [sp, #28]
   13e04:	mov	r0, r6
   13e08:	str	r3, [r8]
   13e0c:	add	sp, sp, #44	; 0x2c
   13e10:	ldrd	r4, [sp]
   13e14:	ldrd	r6, [sp, #8]
   13e18:	ldrd	r8, [sp, #16]
   13e1c:	ldrd	sl, [sp, #24]
   13e20:	add	sp, sp, #32
   13e24:	pop	{pc}		; (ldr pc, [sp], #4)
   13e28:	mov	r0, #8
   13e2c:	mvn	r3, #-2147483648	; 0x80000000
   13e30:	add	r1, sp, #36	; 0x24
   13e34:	str	r0, [sp]
   13e38:	mov	r0, #0
   13e3c:	bl	15e20 <close@plt+0x5004>
   13e40:	ldrd	r2, [r4, #8]
   13e44:	mov	r5, r0
   13e48:	str	r0, [r4]
   13e4c:	strd	r2, [r0]
   13e50:	b	13d28 <close@plt+0x2f0c>
   13e54:	andeq	r8, r2, ip, asr r2
   13e58:	strd	r4, [sp, #-20]!	; 0xffffffec
   13e5c:	mov	r4, #0
   13e60:	mov	r5, #0
   13e64:	strd	r6, [sp, #8]
   13e68:	cmp	r1, #10
   13e6c:	str	lr, [sp, #16]
   13e70:	sub	sp, sp, #100	; 0x64
   13e74:	strd	r4, [sp, #48]	; 0x30
   13e78:	beq	13ec0 <close@plt+0x30a4>
   13e7c:	mov	r3, sp
   13e80:	strd	r4, [sp, #8]
   13e84:	str	r1, [sp, #48]	; 0x30
   13e88:	mov	r1, r2
   13e8c:	mvn	r2, #0
   13e90:	ldrd	r6, [sp, #48]	; 0x30
   13e94:	strd	r6, [sp]
   13e98:	strd	r4, [sp, #16]
   13e9c:	strd	r4, [sp, #24]
   13ea0:	strd	r4, [sp, #32]
   13ea4:	strd	r4, [sp, #40]	; 0x28
   13ea8:	bl	13500 <close@plt+0x26e4>
   13eac:	add	sp, sp, #100	; 0x64
   13eb0:	ldrd	r4, [sp]
   13eb4:	ldrd	r6, [sp, #8]
   13eb8:	add	sp, sp, #16
   13ebc:	pop	{pc}		; (ldr pc, [sp], #4)
   13ec0:	bl	10e10 <abort@plt>
   13ec4:	strd	r4, [sp, #-20]!	; 0xffffffec
   13ec8:	mov	r4, #0
   13ecc:	mov	r5, #0
   13ed0:	strd	r6, [sp, #8]
   13ed4:	cmp	r1, #10
   13ed8:	str	lr, [sp, #16]
   13edc:	sub	sp, sp, #100	; 0x64
   13ee0:	strd	r4, [sp, #48]	; 0x30
   13ee4:	beq	13f30 <close@plt+0x3114>
   13ee8:	mov	ip, r2
   13eec:	mov	r2, r3
   13ef0:	strd	r4, [sp, #8]
   13ef4:	str	r1, [sp, #48]	; 0x30
   13ef8:	mov	r3, sp
   13efc:	mov	r1, ip
   13f00:	ldrd	r6, [sp, #48]	; 0x30
   13f04:	strd	r6, [sp]
   13f08:	strd	r4, [sp, #16]
   13f0c:	strd	r4, [sp, #24]
   13f10:	strd	r4, [sp, #32]
   13f14:	strd	r4, [sp, #40]	; 0x28
   13f18:	bl	13500 <close@plt+0x26e4>
   13f1c:	add	sp, sp, #100	; 0x64
   13f20:	ldrd	r4, [sp]
   13f24:	ldrd	r6, [sp, #8]
   13f28:	add	sp, sp, #16
   13f2c:	pop	{pc}		; (ldr pc, [sp], #4)
   13f30:	bl	10e10 <abort@plt>
   13f34:	mov	r2, #0
   13f38:	mov	r3, #0
   13f3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13f40:	strd	r6, [sp, #8]
   13f44:	cmp	r0, #10
   13f48:	strd	r8, [sp, #16]
   13f4c:	strd	sl, [sp, #24]
   13f50:	str	lr, [sp, #32]
   13f54:	sub	sp, sp, #124	; 0x7c
   13f58:	strd	r2, [sp, #72]	; 0x48
   13f5c:	strd	r2, [sp, #80]	; 0x50
   13f60:	strd	r2, [sp, #88]	; 0x58
   13f64:	strd	r2, [sp, #96]	; 0x60
   13f68:	strd	r2, [sp, #104]	; 0x68
   13f6c:	strd	r2, [sp, #112]	; 0x70
   13f70:	beq	14114 <close@plt+0x32f8>
   13f74:	mov	r6, r1
   13f78:	movw	r4, #32996	; 0x80e4
   13f7c:	movt	r4, #2
   13f80:	str	r0, [sp, #72]	; 0x48
   13f84:	ldrd	r0, [sp, #72]	; 0x48
   13f88:	strd	r0, [sp, #24]
   13f8c:	strd	r2, [sp, #32]
   13f90:	strd	r2, [sp, #40]	; 0x28
   13f94:	strd	r2, [sp, #48]	; 0x30
   13f98:	strd	r2, [sp, #56]	; 0x38
   13f9c:	strd	r2, [sp, #64]	; 0x40
   13fa0:	bl	10d50 <__errno_location@plt>
   13fa4:	mov	r8, r0
   13fa8:	ldr	r5, [r4]
   13fac:	ldr	r2, [r4, #4]
   13fb0:	ldr	r9, [r0]
   13fb4:	cmp	r2, #0
   13fb8:	bgt	14014 <close@plt+0x31f8>
   13fbc:	add	r3, r4, #8
   13fc0:	str	r2, [sp, #72]	; 0x48
   13fc4:	rsb	r2, r2, #1
   13fc8:	cmp	r5, r3
   13fcc:	beq	140e8 <close@plt+0x32cc>
   13fd0:	mov	r3, #8
   13fd4:	mov	r0, r5
   13fd8:	add	r1, sp, #72	; 0x48
   13fdc:	str	r3, [sp]
   13fe0:	mvn	r3, #-2147483648	; 0x80000000
   13fe4:	bl	15e20 <close@plt+0x5004>
   13fe8:	mov	r5, r0
   13fec:	str	r0, [r4]
   13ff0:	ldr	r0, [r4, #4]
   13ff4:	mov	r1, #0
   13ff8:	ldr	r2, [sp, #72]	; 0x48
   13ffc:	sub	r2, r2, r0
   14000:	add	r0, r5, r0, lsl #3
   14004:	lsl	r2, r2, #3
   14008:	bl	10d68 <memset@plt>
   1400c:	ldr	r3, [sp, #72]	; 0x48
   14010:	str	r3, [r4, #4]
   14014:	ldr	sl, [r5]
   14018:	add	r0, sp, #32
   1401c:	mvn	r3, #0
   14020:	mov	r2, r6
   14024:	ldr	r7, [sp, #28]
   14028:	ldr	r4, [r5, #4]
   1402c:	mov	r1, sl
   14030:	str	r0, [sp, #8]
   14034:	ldr	lr, [sp, #24]
   14038:	orr	r7, r7, #1
   1403c:	ldr	ip, [sp, #64]	; 0x40
   14040:	mov	r0, r4
   14044:	ldr	fp, [sp, #68]	; 0x44
   14048:	str	lr, [sp]
   1404c:	str	r7, [sp, #4]
   14050:	str	ip, [sp, #12]
   14054:	str	fp, [sp, #16]
   14058:	bl	11b14 <close@plt+0xcf8>
   1405c:	cmp	sl, r0
   14060:	bhi	140c4 <close@plt+0x32a8>
   14064:	add	sl, r0, #1
   14068:	movw	r3, #33108	; 0x8154
   1406c:	movt	r3, #2
   14070:	cmp	r4, r3
   14074:	str	sl, [r5]
   14078:	beq	14084 <close@plt+0x3268>
   1407c:	mov	r0, r4
   14080:	bl	163d4 <close@plt+0x55b8>
   14084:	mov	r0, sl
   14088:	bl	15b7c <close@plt+0x4d60>
   1408c:	ldr	r3, [sp, #24]
   14090:	mov	r2, r6
   14094:	mov	r1, sl
   14098:	mov	r4, r0
   1409c:	ldr	lr, [sp, #64]	; 0x40
   140a0:	ldr	ip, [sp, #68]	; 0x44
   140a4:	str	r0, [r5, #4]
   140a8:	add	r5, sp, #32
   140ac:	stm	sp, {r3, r7}
   140b0:	mvn	r3, #0
   140b4:	str	r5, [sp, #8]
   140b8:	str	lr, [sp, #12]
   140bc:	str	ip, [sp, #16]
   140c0:	bl	11b14 <close@plt+0xcf8>
   140c4:	mov	r0, r4
   140c8:	str	r9, [r8]
   140cc:	add	sp, sp, #124	; 0x7c
   140d0:	ldrd	r4, [sp]
   140d4:	ldrd	r6, [sp, #8]
   140d8:	ldrd	r8, [sp, #16]
   140dc:	ldrd	sl, [sp, #24]
   140e0:	add	sp, sp, #32
   140e4:	pop	{pc}		; (ldr pc, [sp], #4)
   140e8:	mov	r0, #8
   140ec:	mvn	r3, #-2147483648	; 0x80000000
   140f0:	add	r1, sp, #72	; 0x48
   140f4:	str	r0, [sp]
   140f8:	mov	r0, #0
   140fc:	bl	15e20 <close@plt+0x5004>
   14100:	ldrd	r2, [r4, #8]
   14104:	mov	r5, r0
   14108:	str	r0, [r4]
   1410c:	strd	r2, [r0]
   14110:	b	13ff0 <close@plt+0x31d4>
   14114:	bl	10e10 <abort@plt>
   14118:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1411c:	cmp	r0, #10
   14120:	strd	r6, [sp, #8]
   14124:	mov	r6, #0
   14128:	mov	r7, #0
   1412c:	strd	r8, [sp, #16]
   14130:	strd	sl, [sp, #24]
   14134:	str	lr, [sp, #32]
   14138:	sub	sp, sp, #124	; 0x7c
   1413c:	strd	r6, [sp, #72]	; 0x48
   14140:	strd	r6, [sp, #80]	; 0x50
   14144:	strd	r6, [sp, #88]	; 0x58
   14148:	strd	r6, [sp, #96]	; 0x60
   1414c:	strd	r6, [sp, #104]	; 0x68
   14150:	strd	r6, [sp, #112]	; 0x70
   14154:	beq	14300 <close@plt+0x34e4>
   14158:	mov	sl, r2
   1415c:	movw	r5, #32996	; 0x80e4
   14160:	movt	r5, #2
   14164:	str	r0, [sp, #72]	; 0x48
   14168:	mov	r9, r1
   1416c:	ldrd	r2, [sp, #72]	; 0x48
   14170:	strd	r2, [sp, #24]
   14174:	strd	r6, [sp, #32]
   14178:	strd	r6, [sp, #40]	; 0x28
   1417c:	strd	r6, [sp, #48]	; 0x30
   14180:	strd	r6, [sp, #56]	; 0x38
   14184:	strd	r6, [sp, #64]	; 0x40
   14188:	bl	10d50 <__errno_location@plt>
   1418c:	mov	r7, r0
   14190:	ldr	r4, [r5]
   14194:	ldr	r2, [r5, #4]
   14198:	ldr	fp, [r0]
   1419c:	cmp	r2, #0
   141a0:	bgt	141fc <close@plt+0x33e0>
   141a4:	add	r3, r5, #8
   141a8:	str	r2, [sp, #72]	; 0x48
   141ac:	rsb	r2, r2, #1
   141b0:	cmp	r4, r3
   141b4:	beq	142d4 <close@plt+0x34b8>
   141b8:	mov	r3, #8
   141bc:	mov	r0, r4
   141c0:	add	r1, sp, #72	; 0x48
   141c4:	str	r3, [sp]
   141c8:	mvn	r3, #-2147483648	; 0x80000000
   141cc:	bl	15e20 <close@plt+0x5004>
   141d0:	mov	r4, r0
   141d4:	str	r0, [r5]
   141d8:	ldr	r0, [r5, #4]
   141dc:	mov	r1, #0
   141e0:	ldr	r2, [sp, #72]	; 0x48
   141e4:	sub	r2, r2, r0
   141e8:	add	r0, r4, r0, lsl #3
   141ec:	lsl	r2, r2, #3
   141f0:	bl	10d68 <memset@plt>
   141f4:	ldr	r3, [sp, #72]	; 0x48
   141f8:	str	r3, [r5, #4]
   141fc:	ldr	ip, [sp, #24]
   14200:	add	r0, sp, #32
   14204:	mov	r3, sl
   14208:	mov	r2, r9
   1420c:	ldr	r6, [sp, #28]
   14210:	ldr	r8, [r4]
   14214:	ldr	r5, [r4, #4]
   14218:	str	ip, [sp]
   1421c:	orr	r6, r6, #1
   14220:	ldr	ip, [sp, #64]	; 0x40
   14224:	mov	r1, r8
   14228:	str	r6, [sp, #4]
   1422c:	ldr	lr, [sp, #68]	; 0x44
   14230:	str	r0, [sp, #8]
   14234:	mov	r0, r5
   14238:	str	ip, [sp, #12]
   1423c:	str	lr, [sp, #16]
   14240:	bl	11b14 <close@plt+0xcf8>
   14244:	cmp	r8, r0
   14248:	bhi	142b0 <close@plt+0x3494>
   1424c:	add	r8, r0, #1
   14250:	movw	r3, #33108	; 0x8154
   14254:	movt	r3, #2
   14258:	cmp	r5, r3
   1425c:	str	r8, [r4]
   14260:	beq	1426c <close@plt+0x3450>
   14264:	mov	r0, r5
   14268:	bl	163d4 <close@plt+0x55b8>
   1426c:	mov	r0, r8
   14270:	bl	15b7c <close@plt+0x4d60>
   14274:	ldr	lr, [sp, #24]
   14278:	mov	r1, r8
   1427c:	mov	r3, sl
   14280:	mov	r2, r9
   14284:	mov	r5, r0
   14288:	ldr	r8, [sp, #64]	; 0x40
   1428c:	ldr	ip, [sp, #68]	; 0x44
   14290:	str	r0, [r4, #4]
   14294:	str	lr, [sp]
   14298:	add	lr, sp, #32
   1429c:	str	r6, [sp, #4]
   142a0:	str	lr, [sp, #8]
   142a4:	str	r8, [sp, #12]
   142a8:	str	ip, [sp, #16]
   142ac:	bl	11b14 <close@plt+0xcf8>
   142b0:	mov	r0, r5
   142b4:	str	fp, [r7]
   142b8:	add	sp, sp, #124	; 0x7c
   142bc:	ldrd	r4, [sp]
   142c0:	ldrd	r6, [sp, #8]
   142c4:	ldrd	r8, [sp, #16]
   142c8:	ldrd	sl, [sp, #24]
   142cc:	add	sp, sp, #32
   142d0:	pop	{pc}		; (ldr pc, [sp], #4)
   142d4:	mov	r0, #8
   142d8:	mvn	r3, #-2147483648	; 0x80000000
   142dc:	add	r1, sp, #72	; 0x48
   142e0:	str	r0, [sp]
   142e4:	mov	r0, #0
   142e8:	bl	15e20 <close@plt+0x5004>
   142ec:	ldrd	r2, [r5, #8]
   142f0:	mov	r4, r0
   142f4:	str	r0, [r5]
   142f8:	strd	r2, [r0]
   142fc:	b	141d8 <close@plt+0x33bc>
   14300:	bl	10e10 <abort@plt>
   14304:	ldr	r3, [pc, #492]	; 144f8 <close@plt+0x36dc>
   14308:	lsr	ip, r2, #5
   1430c:	and	r2, r2, #31
   14310:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14314:	movw	r5, #32996	; 0x80e4
   14318:	movt	r5, #2
   1431c:	strd	r6, [sp, #8]
   14320:	strd	r8, [sp, #16]
   14324:	strd	sl, [sp, #24]
   14328:	mov	sl, r0
   1432c:	mov	fp, r1
   14330:	ldrd	r0, [r3]
   14334:	str	lr, [sp, #32]
   14338:	sub	sp, sp, #92	; 0x5c
   1433c:	ldrd	r8, [r3, #8]
   14340:	add	r6, sp, #48	; 0x30
   14344:	strd	r0, [sp, #40]	; 0x28
   14348:	ldrd	r0, [r3, #16]
   1434c:	strd	r8, [sp, #48]	; 0x30
   14350:	ldrd	r8, [r3, #24]
   14354:	strd	r0, [sp, #56]	; 0x38
   14358:	ldrd	r0, [r3, #32]
   1435c:	strd	r8, [sp, #64]	; 0x40
   14360:	ldrd	r8, [r3, #40]	; 0x28
   14364:	strd	r0, [sp, #72]	; 0x48
   14368:	strd	r8, [sp, #80]	; 0x50
   1436c:	ldr	r3, [r6, ip, lsl #2]
   14370:	mvn	r1, r3, lsr r2
   14374:	and	r1, r1, #1
   14378:	eor	r2, r3, r1, lsl r2
   1437c:	str	r2, [r6, ip, lsl #2]
   14380:	bl	10d50 <__errno_location@plt>
   14384:	ldr	r3, [r0]
   14388:	mov	r8, r0
   1438c:	ldr	r2, [r5, #4]
   14390:	ldr	r4, [r5]
   14394:	str	r3, [sp, #28]
   14398:	cmp	r2, #0
   1439c:	bgt	143f8 <close@plt+0x35dc>
   143a0:	add	r3, r5, #8
   143a4:	str	r2, [sp, #36]	; 0x24
   143a8:	rsb	r2, r2, #1
   143ac:	cmp	r4, r3
   143b0:	beq	144cc <close@plt+0x36b0>
   143b4:	mov	r1, #8
   143b8:	mov	r0, r4
   143bc:	mvn	r3, #-2147483648	; 0x80000000
   143c0:	str	r1, [sp]
   143c4:	add	r1, sp, #36	; 0x24
   143c8:	bl	15e20 <close@plt+0x5004>
   143cc:	mov	r4, r0
   143d0:	str	r0, [r5]
   143d4:	ldr	r0, [r5, #4]
   143d8:	mov	r1, #0
   143dc:	ldr	r2, [sp, #36]	; 0x24
   143e0:	sub	r2, r2, r0
   143e4:	add	r0, r4, r0, lsl #3
   143e8:	lsl	r2, r2, #3
   143ec:	bl	10d68 <memset@plt>
   143f0:	ldr	r3, [sp, #36]	; 0x24
   143f4:	str	r3, [r5, #4]
   143f8:	ldr	ip, [sp, #40]	; 0x28
   143fc:	mov	r3, fp
   14400:	mov	r2, sl
   14404:	ldr	r7, [sp, #44]	; 0x2c
   14408:	ldr	r9, [r4]
   1440c:	ldr	r5, [r4, #4]
   14410:	str	ip, [sp]
   14414:	orr	r7, r7, #1
   14418:	ldr	ip, [sp, #80]	; 0x50
   1441c:	mov	r1, r9
   14420:	str	r7, [sp, #4]
   14424:	ldr	lr, [sp, #84]	; 0x54
   14428:	mov	r0, r5
   1442c:	str	r6, [sp, #8]
   14430:	str	ip, [sp, #12]
   14434:	str	lr, [sp, #16]
   14438:	bl	11b14 <close@plt+0xcf8>
   1443c:	cmp	r9, r0
   14440:	bhi	144a4 <close@plt+0x3688>
   14444:	add	r9, r0, #1
   14448:	movw	r3, #33108	; 0x8154
   1444c:	movt	r3, #2
   14450:	cmp	r5, r3
   14454:	str	r9, [r4]
   14458:	beq	14464 <close@plt+0x3648>
   1445c:	mov	r0, r5
   14460:	bl	163d4 <close@plt+0x55b8>
   14464:	mov	r0, r9
   14468:	bl	15b7c <close@plt+0x4d60>
   1446c:	mov	r1, r9
   14470:	ldr	ip, [sp, #40]	; 0x28
   14474:	mov	r3, fp
   14478:	mov	r2, sl
   1447c:	mov	r5, r0
   14480:	ldr	r9, [sp, #80]	; 0x50
   14484:	ldr	lr, [sp, #84]	; 0x54
   14488:	str	r0, [r4, #4]
   1448c:	str	ip, [sp]
   14490:	str	r7, [sp, #4]
   14494:	str	r6, [sp, #8]
   14498:	str	r9, [sp, #12]
   1449c:	str	lr, [sp, #16]
   144a0:	bl	11b14 <close@plt+0xcf8>
   144a4:	ldr	r3, [sp, #28]
   144a8:	mov	r0, r5
   144ac:	str	r3, [r8]
   144b0:	add	sp, sp, #92	; 0x5c
   144b4:	ldrd	r4, [sp]
   144b8:	ldrd	r6, [sp, #8]
   144bc:	ldrd	r8, [sp, #16]
   144c0:	ldrd	sl, [sp, #24]
   144c4:	add	sp, sp, #32
   144c8:	pop	{pc}		; (ldr pc, [sp], #4)
   144cc:	mov	r0, #8
   144d0:	mvn	r3, #-2147483648	; 0x80000000
   144d4:	add	r1, sp, #36	; 0x24
   144d8:	str	r0, [sp]
   144dc:	mov	r0, #0
   144e0:	bl	15e20 <close@plt+0x5004>
   144e4:	ldrd	r2, [r5, #8]
   144e8:	mov	r4, r0
   144ec:	str	r0, [r5]
   144f0:	strd	r2, [r0]
   144f4:	b	143d4 <close@plt+0x35b8>
   144f8:	andeq	r8, r2, r4, asr r2
   144fc:	ldr	ip, [pc, #476]	; 146e0 <close@plt+0x38c4>
   14500:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14504:	movw	r4, #32996	; 0x80e4
   14508:	movt	r4, #2
   1450c:	ldrd	r2, [ip, #8]
   14510:	strd	r6, [sp, #8]
   14514:	lsr	r7, r1, #5
   14518:	mov	r6, r0
   1451c:	strd	r8, [sp, #16]
   14520:	str	lr, [sp, #32]
   14524:	and	lr, r1, #31
   14528:	ldrd	r0, [ip]
   1452c:	strd	sl, [sp, #24]
   14530:	sub	sp, sp, #84	; 0x54
   14534:	add	r5, sp, #40	; 0x28
   14538:	strd	r0, [sp, #32]
   1453c:	strd	r2, [sp, #40]	; 0x28
   14540:	ldrd	r0, [ip, #16]
   14544:	ldrd	r2, [ip, #24]
   14548:	strd	r0, [sp, #48]	; 0x30
   1454c:	ldrd	r0, [ip, #32]
   14550:	strd	r2, [sp, #56]	; 0x38
   14554:	ldrd	r2, [ip, #40]	; 0x28
   14558:	strd	r0, [sp, #64]	; 0x40
   1455c:	strd	r2, [sp, #72]	; 0x48
   14560:	ldr	r1, [r5, r7, lsl #2]
   14564:	mvn	r3, r1, lsr lr
   14568:	and	r3, r3, #1
   1456c:	eor	r1, r1, r3, lsl lr
   14570:	str	r1, [r5, r7, lsl #2]
   14574:	bl	10d50 <__errno_location@plt>
   14578:	mov	r9, r0
   1457c:	ldr	sl, [r0]
   14580:	ldr	r2, [r4, #4]
   14584:	ldr	r7, [r4]
   14588:	cmp	r2, #0
   1458c:	bgt	145e8 <close@plt+0x37cc>
   14590:	add	r3, r4, #8
   14594:	str	r2, [sp, #28]
   14598:	rsb	r2, r2, #1
   1459c:	cmp	r7, r3
   145a0:	beq	146b4 <close@plt+0x3898>
   145a4:	mov	r1, #8
   145a8:	mov	r0, r7
   145ac:	mvn	r3, #-2147483648	; 0x80000000
   145b0:	str	r1, [sp]
   145b4:	add	r1, sp, #28
   145b8:	bl	15e20 <close@plt+0x5004>
   145bc:	mov	r7, r0
   145c0:	str	r0, [r4]
   145c4:	ldr	r0, [r4, #4]
   145c8:	mov	r1, #0
   145cc:	ldr	r2, [sp, #28]
   145d0:	sub	r2, r2, r0
   145d4:	add	r0, r7, r0, lsl #3
   145d8:	lsl	r2, r2, #3
   145dc:	bl	10d68 <memset@plt>
   145e0:	ldr	r3, [sp, #28]
   145e4:	str	r3, [r4, #4]
   145e8:	ldr	ip, [sp, #32]
   145ec:	mvn	r3, #0
   145f0:	mov	r2, r6
   145f4:	ldr	r8, [sp, #36]	; 0x24
   145f8:	ldr	fp, [r7]
   145fc:	ldr	r4, [r7, #4]
   14600:	str	ip, [sp]
   14604:	orr	r8, r8, #1
   14608:	ldr	ip, [sp, #72]	; 0x48
   1460c:	mov	r1, fp
   14610:	str	r8, [sp, #4]
   14614:	ldr	lr, [sp, #76]	; 0x4c
   14618:	mov	r0, r4
   1461c:	str	r5, [sp, #8]
   14620:	str	ip, [sp, #12]
   14624:	str	lr, [sp, #16]
   14628:	bl	11b14 <close@plt+0xcf8>
   1462c:	cmp	fp, r0
   14630:	bhi	14690 <close@plt+0x3874>
   14634:	add	fp, r0, #1
   14638:	movw	r3, #33108	; 0x8154
   1463c:	movt	r3, #2
   14640:	cmp	r4, r3
   14644:	str	fp, [r7]
   14648:	beq	14654 <close@plt+0x3838>
   1464c:	mov	r0, r4
   14650:	bl	163d4 <close@plt+0x55b8>
   14654:	mov	r0, fp
   14658:	bl	15b7c <close@plt+0x4d60>
   1465c:	ldr	r3, [sp, #32]
   14660:	mov	r2, r6
   14664:	mov	r1, fp
   14668:	mov	r4, r0
   1466c:	ldr	lr, [sp, #72]	; 0x48
   14670:	ldr	ip, [sp, #76]	; 0x4c
   14674:	str	r0, [r7, #4]
   14678:	stm	sp, {r3, r8}
   1467c:	mvn	r3, #0
   14680:	str	r5, [sp, #8]
   14684:	str	lr, [sp, #12]
   14688:	str	ip, [sp, #16]
   1468c:	bl	11b14 <close@plt+0xcf8>
   14690:	mov	r0, r4
   14694:	str	sl, [r9]
   14698:	add	sp, sp, #84	; 0x54
   1469c:	ldrd	r4, [sp]
   146a0:	ldrd	r6, [sp, #8]
   146a4:	ldrd	r8, [sp, #16]
   146a8:	ldrd	sl, [sp, #24]
   146ac:	add	sp, sp, #32
   146b0:	pop	{pc}		; (ldr pc, [sp], #4)
   146b4:	mov	r0, #8
   146b8:	mvn	r3, #-2147483648	; 0x80000000
   146bc:	add	r1, sp, #28
   146c0:	str	r0, [sp]
   146c4:	mov	r0, #0
   146c8:	bl	15e20 <close@plt+0x5004>
   146cc:	ldrd	r2, [r4, #8]
   146d0:	mov	r7, r0
   146d4:	str	r0, [r4]
   146d8:	strd	r2, [r0]
   146dc:	b	145c4 <close@plt+0x37a8>
   146e0:	andeq	r8, r2, r4, asr r2
   146e4:	ldr	ip, [pc, #472]	; 148c4 <close@plt+0x3aa8>
   146e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   146ec:	mov	r5, r0
   146f0:	movw	r4, #32996	; 0x80e4
   146f4:	movt	r4, #2
   146f8:	ldrd	r2, [ip]
   146fc:	ldrd	r0, [ip, #8]
   14700:	strd	r6, [sp, #8]
   14704:	strd	r8, [sp, #16]
   14708:	strd	sl, [sp, #24]
   1470c:	str	lr, [sp, #32]
   14710:	sub	sp, sp, #84	; 0x54
   14714:	strd	r2, [sp, #32]
   14718:	strd	r0, [sp, #40]	; 0x28
   1471c:	ldr	r6, [sp, #44]	; 0x2c
   14720:	ldrd	r2, [ip, #16]
   14724:	ldrd	r0, [ip, #24]
   14728:	mvn	lr, r6
   1472c:	and	lr, lr, #67108864	; 0x4000000
   14730:	eor	lr, lr, r6
   14734:	ldrd	r6, [ip, #40]	; 0x28
   14738:	strd	r2, [sp, #48]	; 0x30
   1473c:	ldrd	r2, [ip, #32]
   14740:	str	lr, [sp, #44]	; 0x2c
   14744:	strd	r0, [sp, #56]	; 0x38
   14748:	strd	r2, [sp, #64]	; 0x40
   1474c:	strd	r6, [sp, #72]	; 0x48
   14750:	bl	10d50 <__errno_location@plt>
   14754:	mov	r8, r0
   14758:	ldr	r9, [r0]
   1475c:	ldr	r2, [r4, #4]
   14760:	ldr	r6, [r4]
   14764:	cmp	r2, #0
   14768:	bgt	147c4 <close@plt+0x39a8>
   1476c:	add	r3, r4, #8
   14770:	str	r2, [sp, #28]
   14774:	rsb	r2, r2, #1
   14778:	cmp	r6, r3
   1477c:	beq	14898 <close@plt+0x3a7c>
   14780:	mov	r1, #8
   14784:	mov	r0, r6
   14788:	mvn	r3, #-2147483648	; 0x80000000
   1478c:	str	r1, [sp]
   14790:	add	r1, sp, #28
   14794:	bl	15e20 <close@plt+0x5004>
   14798:	mov	r6, r0
   1479c:	str	r0, [r4]
   147a0:	ldr	r0, [r4, #4]
   147a4:	mov	r1, #0
   147a8:	ldr	r2, [sp, #28]
   147ac:	sub	r2, r2, r0
   147b0:	add	r0, r6, r0, lsl #3
   147b4:	lsl	r2, r2, #3
   147b8:	bl	10d68 <memset@plt>
   147bc:	ldr	r3, [sp, #28]
   147c0:	str	r3, [r4, #4]
   147c4:	ldr	sl, [r6]
   147c8:	add	r0, sp, #40	; 0x28
   147cc:	mvn	r3, #0
   147d0:	mov	r2, r5
   147d4:	ldr	r7, [sp, #36]	; 0x24
   147d8:	ldr	r4, [r6, #4]
   147dc:	mov	r1, sl
   147e0:	str	r0, [sp, #8]
   147e4:	ldr	lr, [sp, #32]
   147e8:	orr	r7, r7, #1
   147ec:	ldr	ip, [sp, #72]	; 0x48
   147f0:	mov	r0, r4
   147f4:	ldr	fp, [sp, #76]	; 0x4c
   147f8:	str	lr, [sp]
   147fc:	str	r7, [sp, #4]
   14800:	str	ip, [sp, #12]
   14804:	str	fp, [sp, #16]
   14808:	bl	11b14 <close@plt+0xcf8>
   1480c:	cmp	sl, r0
   14810:	bhi	14874 <close@plt+0x3a58>
   14814:	add	sl, r0, #1
   14818:	movw	r3, #33108	; 0x8154
   1481c:	movt	r3, #2
   14820:	cmp	r4, r3
   14824:	str	sl, [r6]
   14828:	beq	14834 <close@plt+0x3a18>
   1482c:	mov	r0, r4
   14830:	bl	163d4 <close@plt+0x55b8>
   14834:	mov	r0, sl
   14838:	bl	15b7c <close@plt+0x4d60>
   1483c:	ldr	r3, [sp, #32]
   14840:	mov	r2, r5
   14844:	add	r5, sp, #40	; 0x28
   14848:	mov	r1, sl
   1484c:	mov	r4, r0
   14850:	ldr	lr, [sp, #72]	; 0x48
   14854:	ldr	ip, [sp, #76]	; 0x4c
   14858:	str	r0, [r6, #4]
   1485c:	stm	sp, {r3, r7}
   14860:	mvn	r3, #0
   14864:	str	r5, [sp, #8]
   14868:	str	lr, [sp, #12]
   1486c:	str	ip, [sp, #16]
   14870:	bl	11b14 <close@plt+0xcf8>
   14874:	mov	r0, r4
   14878:	str	r9, [r8]
   1487c:	add	sp, sp, #84	; 0x54
   14880:	ldrd	r4, [sp]
   14884:	ldrd	r6, [sp, #8]
   14888:	ldrd	r8, [sp, #16]
   1488c:	ldrd	sl, [sp, #24]
   14890:	add	sp, sp, #32
   14894:	pop	{pc}		; (ldr pc, [sp], #4)
   14898:	mov	r0, #8
   1489c:	mvn	r3, #-2147483648	; 0x80000000
   148a0:	add	r1, sp, #28
   148a4:	str	r0, [sp]
   148a8:	mov	r0, #0
   148ac:	bl	15e20 <close@plt+0x5004>
   148b0:	ldrd	r2, [r4, #8]
   148b4:	mov	r6, r0
   148b8:	str	r0, [r4]
   148bc:	strd	r2, [r0]
   148c0:	b	147a0 <close@plt+0x3984>
   148c4:	andeq	r8, r2, r4, asr r2
   148c8:	ldr	ip, [pc, #480]	; 14ab0 <close@plt+0x3c94>
   148cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   148d0:	mov	r5, r0
   148d4:	movw	r4, #32996	; 0x80e4
   148d8:	movt	r4, #2
   148dc:	ldrd	r2, [ip]
   148e0:	strd	r6, [sp, #8]
   148e4:	mov	r6, r1
   148e8:	ldrd	r0, [ip, #8]
   148ec:	strd	r8, [sp, #16]
   148f0:	strd	sl, [sp, #24]
   148f4:	str	lr, [sp, #32]
   148f8:	sub	sp, sp, #84	; 0x54
   148fc:	ldrd	r8, [ip, #40]	; 0x28
   14900:	strd	r2, [sp, #32]
   14904:	strd	r0, [sp, #40]	; 0x28
   14908:	ldrd	r2, [ip, #16]
   1490c:	ldr	r7, [sp, #44]	; 0x2c
   14910:	ldrd	r0, [ip, #24]
   14914:	strd	r2, [sp, #48]	; 0x30
   14918:	ldrd	r2, [ip, #32]
   1491c:	mvn	lr, r7
   14920:	and	lr, lr, #67108864	; 0x4000000
   14924:	eor	lr, lr, r7
   14928:	str	lr, [sp, #44]	; 0x2c
   1492c:	strd	r0, [sp, #56]	; 0x38
   14930:	strd	r2, [sp, #64]	; 0x40
   14934:	strd	r8, [sp, #72]	; 0x48
   14938:	bl	10d50 <__errno_location@plt>
   1493c:	mov	r9, r0
   14940:	ldr	sl, [r0]
   14944:	ldr	r2, [r4, #4]
   14948:	ldr	r7, [r4]
   1494c:	cmp	r2, #0
   14950:	bgt	149ac <close@plt+0x3b90>
   14954:	add	r3, r4, #8
   14958:	str	r2, [sp, #28]
   1495c:	rsb	r2, r2, #1
   14960:	cmp	r7, r3
   14964:	beq	14a84 <close@plt+0x3c68>
   14968:	mov	r1, #8
   1496c:	mov	r0, r7
   14970:	mvn	r3, #-2147483648	; 0x80000000
   14974:	str	r1, [sp]
   14978:	add	r1, sp, #28
   1497c:	bl	15e20 <close@plt+0x5004>
   14980:	mov	r7, r0
   14984:	str	r0, [r4]
   14988:	ldr	r0, [r4, #4]
   1498c:	mov	r1, #0
   14990:	ldr	r2, [sp, #28]
   14994:	sub	r2, r2, r0
   14998:	add	r0, r7, r0, lsl #3
   1499c:	lsl	r2, r2, #3
   149a0:	bl	10d68 <memset@plt>
   149a4:	ldr	r3, [sp, #28]
   149a8:	str	r3, [r4, #4]
   149ac:	ldr	ip, [sp, #32]
   149b0:	add	r0, sp, #40	; 0x28
   149b4:	mov	r3, r6
   149b8:	mov	r2, r5
   149bc:	ldr	r8, [sp, #36]	; 0x24
   149c0:	ldr	fp, [r7]
   149c4:	ldr	r4, [r7, #4]
   149c8:	str	ip, [sp]
   149cc:	orr	r8, r8, #1
   149d0:	ldr	ip, [sp, #72]	; 0x48
   149d4:	mov	r1, fp
   149d8:	str	r8, [sp, #4]
   149dc:	ldr	lr, [sp, #76]	; 0x4c
   149e0:	str	r0, [sp, #8]
   149e4:	mov	r0, r4
   149e8:	str	ip, [sp, #12]
   149ec:	str	lr, [sp, #16]
   149f0:	bl	11b14 <close@plt+0xcf8>
   149f4:	cmp	fp, r0
   149f8:	bhi	14a60 <close@plt+0x3c44>
   149fc:	add	fp, r0, #1
   14a00:	movw	r3, #33108	; 0x8154
   14a04:	movt	r3, #2
   14a08:	cmp	r4, r3
   14a0c:	str	fp, [r7]
   14a10:	beq	14a1c <close@plt+0x3c00>
   14a14:	mov	r0, r4
   14a18:	bl	163d4 <close@plt+0x55b8>
   14a1c:	mov	r0, fp
   14a20:	bl	15b7c <close@plt+0x4d60>
   14a24:	ldr	lr, [sp, #32]
   14a28:	mov	r2, r5
   14a2c:	mov	r3, r6
   14a30:	mov	r1, fp
   14a34:	mov	r4, r0
   14a38:	ldr	r5, [sp, #72]	; 0x48
   14a3c:	ldr	ip, [sp, #76]	; 0x4c
   14a40:	str	r0, [r7, #4]
   14a44:	str	lr, [sp]
   14a48:	add	lr, sp, #40	; 0x28
   14a4c:	str	r8, [sp, #4]
   14a50:	str	lr, [sp, #8]
   14a54:	str	r5, [sp, #12]
   14a58:	str	ip, [sp, #16]
   14a5c:	bl	11b14 <close@plt+0xcf8>
   14a60:	mov	r0, r4
   14a64:	str	sl, [r9]
   14a68:	add	sp, sp, #84	; 0x54
   14a6c:	ldrd	r4, [sp]
   14a70:	ldrd	r6, [sp, #8]
   14a74:	ldrd	r8, [sp, #16]
   14a78:	ldrd	sl, [sp, #24]
   14a7c:	add	sp, sp, #32
   14a80:	pop	{pc}		; (ldr pc, [sp], #4)
   14a84:	mov	r0, #8
   14a88:	mvn	r3, #-2147483648	; 0x80000000
   14a8c:	add	r1, sp, #28
   14a90:	str	r0, [sp]
   14a94:	mov	r0, #0
   14a98:	bl	15e20 <close@plt+0x5004>
   14a9c:	ldrd	r2, [r4, #8]
   14aa0:	mov	r7, r0
   14aa4:	str	r0, [r4]
   14aa8:	strd	r2, [r0]
   14aac:	b	14988 <close@plt+0x3b6c>
   14ab0:	andeq	r8, r2, r4, asr r2
   14ab4:	strd	r4, [sp, #-12]!
   14ab8:	mov	r4, #0
   14abc:	mov	r5, #0
   14ac0:	str	lr, [sp, #8]
   14ac4:	sub	sp, sp, #100	; 0x64
   14ac8:	cmp	r1, #10
   14acc:	strd	r4, [sp]
   14ad0:	strd	r4, [sp, #8]
   14ad4:	strd	r4, [sp, #16]
   14ad8:	strd	r4, [sp, #24]
   14adc:	strd	r4, [sp, #32]
   14ae0:	strd	r4, [sp, #40]	; 0x28
   14ae4:	beq	14b14 <close@plt+0x3cf8>
   14ae8:	mov	ip, #67108864	; 0x4000000
   14aec:	mov	r3, sp
   14af0:	str	r1, [sp]
   14af4:	mov	r1, r2
   14af8:	mvn	r2, #0
   14afc:	str	ip, [sp, #12]
   14b00:	bl	13500 <close@plt+0x26e4>
   14b04:	add	sp, sp, #100	; 0x64
   14b08:	ldrd	r4, [sp]
   14b0c:	add	sp, sp, #8
   14b10:	pop	{pc}		; (ldr pc, [sp], #4)
   14b14:	bl	10e10 <abort@plt>
   14b18:	ldr	ip, [pc, #156]	; 14bbc <close@plt+0x3da0>
   14b1c:	cmp	r2, #0
   14b20:	cmpne	r1, #0
   14b24:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14b28:	strd	r6, [sp, #8]
   14b2c:	mov	r6, r2
   14b30:	str	r8, [sp, #16]
   14b34:	mov	r8, r3
   14b38:	strd	sl, [sp, #20]
   14b3c:	ldrd	r4, [ip]
   14b40:	str	lr, [sp, #28]
   14b44:	sub	sp, sp, #48	; 0x30
   14b48:	mov	lr, #10
   14b4c:	ldrd	r2, [ip, #8]
   14b50:	ldrd	sl, [ip, #16]
   14b54:	strd	r4, [sp]
   14b58:	ldrd	r4, [ip, #32]
   14b5c:	str	lr, [sp]
   14b60:	strd	r2, [sp, #8]
   14b64:	strd	sl, [sp, #16]
   14b68:	ldrd	r2, [ip, #24]
   14b6c:	ldrd	sl, [ip, #40]	; 0x28
   14b70:	strd	r2, [sp, #24]
   14b74:	strd	r4, [sp, #32]
   14b78:	strd	sl, [sp, #40]	; 0x28
   14b7c:	beq	14bb8 <close@plt+0x3d9c>
   14b80:	mov	r7, r1
   14b84:	mov	r3, sp
   14b88:	mov	r1, r8
   14b8c:	mvn	r2, #0
   14b90:	str	r7, [sp, #40]	; 0x28
   14b94:	str	r6, [sp, #44]	; 0x2c
   14b98:	bl	13500 <close@plt+0x26e4>
   14b9c:	add	sp, sp, #48	; 0x30
   14ba0:	ldrd	r4, [sp]
   14ba4:	ldrd	r6, [sp, #8]
   14ba8:	ldr	r8, [sp, #16]
   14bac:	ldrd	sl, [sp, #20]
   14bb0:	add	sp, sp, #28
   14bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   14bb8:	bl	10e10 <abort@plt>
   14bbc:	andeq	r8, r2, r4, asr r2
   14bc0:	ldr	ip, [pc, #156]	; 14c64 <close@plt+0x3e48>
   14bc4:	cmp	r2, #0
   14bc8:	cmpne	r1, #0
   14bcc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14bd0:	strd	r6, [sp, #8]
   14bd4:	mov	r6, r2
   14bd8:	str	r8, [sp, #16]
   14bdc:	mov	r8, r3
   14be0:	strd	sl, [sp, #20]
   14be4:	ldrd	r4, [ip]
   14be8:	str	lr, [sp, #28]
   14bec:	sub	sp, sp, #48	; 0x30
   14bf0:	mov	lr, #10
   14bf4:	ldrd	r2, [ip, #8]
   14bf8:	ldrd	sl, [ip, #16]
   14bfc:	strd	r4, [sp]
   14c00:	ldrd	r4, [ip, #32]
   14c04:	str	lr, [sp]
   14c08:	strd	r2, [sp, #8]
   14c0c:	strd	sl, [sp, #16]
   14c10:	ldrd	r2, [ip, #24]
   14c14:	ldrd	sl, [ip, #40]	; 0x28
   14c18:	strd	r2, [sp, #24]
   14c1c:	strd	r4, [sp, #32]
   14c20:	strd	sl, [sp, #40]	; 0x28
   14c24:	beq	14c60 <close@plt+0x3e44>
   14c28:	ldr	r2, [sp, #80]	; 0x50
   14c2c:	mov	r7, r1
   14c30:	mov	r3, sp
   14c34:	mov	r1, r8
   14c38:	str	r7, [sp, #40]	; 0x28
   14c3c:	str	r6, [sp, #44]	; 0x2c
   14c40:	bl	13500 <close@plt+0x26e4>
   14c44:	add	sp, sp, #48	; 0x30
   14c48:	ldrd	r4, [sp]
   14c4c:	ldrd	r6, [sp, #8]
   14c50:	ldr	r8, [sp, #16]
   14c54:	ldrd	sl, [sp, #20]
   14c58:	add	sp, sp, #28
   14c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c60:	bl	10e10 <abort@plt>
   14c64:	andeq	r8, r2, r4, asr r2
   14c68:	ldr	ip, [pc, #512]	; 14e70 <close@plt+0x4054>
   14c6c:	cmp	r0, #0
   14c70:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14c74:	ldrd	r4, [ip, #16]
   14c78:	strd	r6, [sp, #8]
   14c7c:	clz	r6, r1
   14c80:	mov	r7, r1
   14c84:	strd	r8, [sp, #16]
   14c88:	mov	r8, r0
   14c8c:	lsr	r6, r6, #5
   14c90:	strd	sl, [sp, #24]
   14c94:	mov	fp, r2
   14c98:	mov	sl, #10
   14c9c:	ldrd	r2, [ip]
   14ca0:	moveq	r6, #1
   14ca4:	str	lr, [sp, #32]
   14ca8:	sub	sp, sp, #92	; 0x5c
   14cac:	cmp	r6, #0
   14cb0:	ldrd	r0, [ip, #8]
   14cb4:	strd	r2, [sp, #40]	; 0x28
   14cb8:	strd	r4, [sp, #56]	; 0x38
   14cbc:	ldrd	r2, [ip, #24]
   14cc0:	strd	r0, [sp, #48]	; 0x30
   14cc4:	ldrd	r0, [ip, #32]
   14cc8:	str	sl, [sp, #40]	; 0x28
   14ccc:	ldrd	r4, [ip, #40]	; 0x28
   14cd0:	strd	r2, [sp, #64]	; 0x40
   14cd4:	strd	r0, [sp, #72]	; 0x48
   14cd8:	strd	r4, [sp, #80]	; 0x50
   14cdc:	bne	14e6c <close@plt+0x4050>
   14ce0:	movw	r5, #32996	; 0x80e4
   14ce4:	movt	r5, #2
   14ce8:	str	r8, [sp, #80]	; 0x50
   14cec:	str	r7, [sp, #84]	; 0x54
   14cf0:	bl	10d50 <__errno_location@plt>
   14cf4:	ldr	r3, [r0]
   14cf8:	mov	r9, r0
   14cfc:	ldr	r2, [r5, #4]
   14d00:	ldr	r4, [r5]
   14d04:	str	r3, [sp, #28]
   14d08:	cmp	r2, #0
   14d0c:	movgt	r1, sl
   14d10:	bgt	14d78 <close@plt+0x3f5c>
   14d14:	add	r3, r5, #8
   14d18:	str	r2, [sp, #36]	; 0x24
   14d1c:	rsb	r2, r2, #1
   14d20:	cmp	r4, r3
   14d24:	beq	14e40 <close@plt+0x4024>
   14d28:	mov	r1, #8
   14d2c:	mov	r0, r4
   14d30:	mvn	r3, #-2147483648	; 0x80000000
   14d34:	str	r1, [sp]
   14d38:	add	r1, sp, #36	; 0x24
   14d3c:	bl	15e20 <close@plt+0x5004>
   14d40:	mov	r4, r0
   14d44:	str	r0, [r5]
   14d48:	ldr	r0, [r5, #4]
   14d4c:	mov	r1, #0
   14d50:	ldr	r2, [sp, #36]	; 0x24
   14d54:	sub	r2, r2, r0
   14d58:	add	r0, r4, r0, lsl #3
   14d5c:	lsl	r2, r2, #3
   14d60:	bl	10d68 <memset@plt>
   14d64:	ldr	r3, [sp, #36]	; 0x24
   14d68:	ldr	r1, [sp, #40]	; 0x28
   14d6c:	ldr	r8, [sp, #80]	; 0x50
   14d70:	str	r3, [r5, #4]
   14d74:	ldr	r7, [sp, #84]	; 0x54
   14d78:	mvn	r3, #0
   14d7c:	mov	r2, fp
   14d80:	ldr	r6, [sp, #44]	; 0x2c
   14d84:	ldr	sl, [r4]
   14d88:	ldr	r5, [r4, #4]
   14d8c:	orr	r6, r6, #1
   14d90:	stm	sp, {r1, r6}
   14d94:	add	r1, sp, #48	; 0x30
   14d98:	str	r8, [sp, #12]
   14d9c:	mov	r0, r5
   14da0:	str	r1, [sp, #8]
   14da4:	mov	r1, sl
   14da8:	str	r7, [sp, #16]
   14dac:	bl	11b14 <close@plt+0xcf8>
   14db0:	cmp	sl, r0
   14db4:	bhi	14e18 <close@plt+0x3ffc>
   14db8:	add	r7, r0, #1
   14dbc:	movw	r3, #33108	; 0x8154
   14dc0:	movt	r3, #2
   14dc4:	cmp	r5, r3
   14dc8:	str	r7, [r4]
   14dcc:	beq	14dd8 <close@plt+0x3fbc>
   14dd0:	mov	r0, r5
   14dd4:	bl	163d4 <close@plt+0x55b8>
   14dd8:	mov	r0, r7
   14ddc:	bl	15b7c <close@plt+0x4d60>
   14de0:	ldr	r3, [sp, #40]	; 0x28
   14de4:	mov	r2, fp
   14de8:	mov	r1, r7
   14dec:	mov	r5, r0
   14df0:	ldr	lr, [sp, #80]	; 0x50
   14df4:	ldr	ip, [sp, #84]	; 0x54
   14df8:	str	r0, [r4, #4]
   14dfc:	add	r4, sp, #48	; 0x30
   14e00:	stm	sp, {r3, r6}
   14e04:	mvn	r3, #0
   14e08:	str	r4, [sp, #8]
   14e0c:	str	lr, [sp, #12]
   14e10:	str	ip, [sp, #16]
   14e14:	bl	11b14 <close@plt+0xcf8>
   14e18:	ldr	r3, [sp, #28]
   14e1c:	mov	r0, r5
   14e20:	str	r3, [r9]
   14e24:	add	sp, sp, #92	; 0x5c
   14e28:	ldrd	r4, [sp]
   14e2c:	ldrd	r6, [sp, #8]
   14e30:	ldrd	r8, [sp, #16]
   14e34:	ldrd	sl, [sp, #24]
   14e38:	add	sp, sp, #32
   14e3c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e40:	mov	r1, #8
   14e44:	mvn	r3, #-2147483648	; 0x80000000
   14e48:	mov	r0, r6
   14e4c:	str	r1, [sp]
   14e50:	add	r1, sp, #36	; 0x24
   14e54:	bl	15e20 <close@plt+0x5004>
   14e58:	ldrd	r2, [r5, #8]
   14e5c:	mov	r4, r0
   14e60:	str	r0, [r5]
   14e64:	strd	r2, [r0]
   14e68:	b	14d48 <close@plt+0x3f2c>
   14e6c:	bl	10e10 <abort@plt>
   14e70:	andeq	r8, r2, r4, asr r2
   14e74:	ldr	ip, [pc, #536]	; 15094 <close@plt+0x4278>
   14e78:	cmp	r0, #0
   14e7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14e80:	ldrd	r4, [ip, #16]
   14e84:	strd	r6, [sp, #8]
   14e88:	mov	r6, r1
   14e8c:	mov	r7, r0
   14e90:	strd	r8, [sp, #16]
   14e94:	mov	r9, #10
   14e98:	strd	sl, [sp, #24]
   14e9c:	mov	sl, r2
   14ea0:	mov	fp, r3
   14ea4:	str	lr, [sp, #32]
   14ea8:	clz	lr, r1
   14eac:	sub	sp, sp, #92	; 0x5c
   14eb0:	ldrd	r2, [ip]
   14eb4:	lsr	lr, lr, #5
   14eb8:	moveq	lr, #1
   14ebc:	ldrd	r0, [ip, #8]
   14ec0:	cmp	lr, #0
   14ec4:	strd	r4, [sp, #56]	; 0x38
   14ec8:	ldrd	r4, [ip, #40]	; 0x28
   14ecc:	str	lr, [sp, #28]
   14ed0:	strd	r2, [sp, #40]	; 0x28
   14ed4:	ldrd	r2, [ip, #24]
   14ed8:	strd	r0, [sp, #48]	; 0x30
   14edc:	ldrd	r0, [ip, #32]
   14ee0:	str	r9, [sp, #40]	; 0x28
   14ee4:	strd	r2, [sp, #64]	; 0x40
   14ee8:	strd	r4, [sp, #80]	; 0x50
   14eec:	strd	r0, [sp, #72]	; 0x48
   14ef0:	bne	15090 <close@plt+0x4274>
   14ef4:	movw	r5, #32996	; 0x80e4
   14ef8:	movt	r5, #2
   14efc:	str	r7, [sp, #80]	; 0x50
   14f00:	str	r6, [sp, #84]	; 0x54
   14f04:	bl	10d50 <__errno_location@plt>
   14f08:	ldr	r3, [r0]
   14f0c:	mov	r8, r0
   14f10:	ldr	r2, [r5, #4]
   14f14:	ldr	r4, [r5]
   14f18:	str	r3, [sp, #24]
   14f1c:	cmp	r2, #0
   14f20:	movgt	r1, r9
   14f24:	bgt	14f8c <close@plt+0x4170>
   14f28:	add	r3, r5, #8
   14f2c:	str	r2, [sp, #36]	; 0x24
   14f30:	rsb	r2, r2, #1
   14f34:	cmp	r4, r3
   14f38:	beq	15064 <close@plt+0x4248>
   14f3c:	mov	r1, #8
   14f40:	mov	r0, r4
   14f44:	mvn	r3, #-2147483648	; 0x80000000
   14f48:	str	r1, [sp]
   14f4c:	add	r1, sp, #36	; 0x24
   14f50:	bl	15e20 <close@plt+0x5004>
   14f54:	mov	r4, r0
   14f58:	str	r0, [r5]
   14f5c:	ldr	r0, [r5, #4]
   14f60:	mov	r1, #0
   14f64:	ldr	r2, [sp, #36]	; 0x24
   14f68:	sub	r2, r2, r0
   14f6c:	add	r0, r4, r0, lsl #3
   14f70:	lsl	r2, r2, #3
   14f74:	bl	10d68 <memset@plt>
   14f78:	ldr	r3, [sp, #36]	; 0x24
   14f7c:	ldr	r1, [sp, #40]	; 0x28
   14f80:	ldr	r7, [sp, #80]	; 0x50
   14f84:	str	r3, [r5, #4]
   14f88:	ldr	r6, [sp, #84]	; 0x54
   14f8c:	mov	r3, fp
   14f90:	mov	r2, sl
   14f94:	ldr	r0, [sp, #44]	; 0x2c
   14f98:	ldr	r9, [r4]
   14f9c:	ldr	r5, [r4, #4]
   14fa0:	orr	r0, r0, #1
   14fa4:	str	r1, [sp]
   14fa8:	add	r1, sp, #48	; 0x30
   14fac:	str	r0, [sp, #4]
   14fb0:	str	r1, [sp, #8]
   14fb4:	mov	r1, r9
   14fb8:	str	r7, [sp, #12]
   14fbc:	str	r6, [sp, #16]
   14fc0:	str	r0, [sp, #28]
   14fc4:	mov	r0, r5
   14fc8:	bl	11b14 <close@plt+0xcf8>
   14fcc:	cmp	r9, r0
   14fd0:	bhi	1503c <close@plt+0x4220>
   14fd4:	add	r6, r0, #1
   14fd8:	movw	r3, #33108	; 0x8154
   14fdc:	movt	r3, #2
   14fe0:	cmp	r5, r3
   14fe4:	str	r6, [r4]
   14fe8:	beq	14ff4 <close@plt+0x41d8>
   14fec:	mov	r0, r5
   14ff0:	bl	163d4 <close@plt+0x55b8>
   14ff4:	mov	r0, r6
   14ff8:	bl	15b7c <close@plt+0x4d60>
   14ffc:	ldr	lr, [sp, #40]	; 0x28
   15000:	mov	r1, r6
   15004:	mov	r3, fp
   15008:	mov	r2, sl
   1500c:	mov	r5, r0
   15010:	ldr	r6, [sp, #80]	; 0x50
   15014:	ldr	ip, [sp, #84]	; 0x54
   15018:	str	r0, [r4, #4]
   1501c:	str	lr, [sp]
   15020:	ldr	lr, [sp, #28]
   15024:	str	lr, [sp, #4]
   15028:	add	lr, sp, #48	; 0x30
   1502c:	str	r6, [sp, #12]
   15030:	str	lr, [sp, #8]
   15034:	str	ip, [sp, #16]
   15038:	bl	11b14 <close@plt+0xcf8>
   1503c:	ldr	r3, [sp, #24]
   15040:	mov	r0, r5
   15044:	str	r3, [r8]
   15048:	add	sp, sp, #92	; 0x5c
   1504c:	ldrd	r4, [sp]
   15050:	ldrd	r6, [sp, #8]
   15054:	ldrd	r8, [sp, #16]
   15058:	ldrd	sl, [sp, #24]
   1505c:	add	sp, sp, #32
   15060:	pop	{pc}		; (ldr pc, [sp], #4)
   15064:	mov	r1, #8
   15068:	mvn	r3, #-2147483648	; 0x80000000
   1506c:	ldr	r0, [sp, #28]
   15070:	str	r1, [sp]
   15074:	add	r1, sp, #36	; 0x24
   15078:	bl	15e20 <close@plt+0x5004>
   1507c:	ldrd	r2, [r5, #8]
   15080:	mov	r4, r0
   15084:	str	r0, [r5]
   15088:	strd	r2, [r0]
   1508c:	b	14f5c <close@plt+0x4140>
   15090:	bl	10e10 <abort@plt>
   15094:	andeq	r8, r2, r4, asr r2
   15098:	ldr	r3, [pc]	; 150a0 <close@plt+0x4284>
   1509c:	b	13500 <close@plt+0x26e4>
   150a0:	strdeq	r8, [r2], -r4
   150a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   150a8:	movw	r4, #32996	; 0x80e4
   150ac:	movt	r4, #2
   150b0:	strd	r6, [sp, #8]
   150b4:	strd	r8, [sp, #16]
   150b8:	strd	sl, [sp, #24]
   150bc:	mov	sl, r0
   150c0:	mov	fp, r1
   150c4:	str	lr, [sp, #32]
   150c8:	sub	sp, sp, #44	; 0x2c
   150cc:	bl	10d50 <__errno_location@plt>
   150d0:	ldr	r3, [r0]
   150d4:	mov	r8, r0
   150d8:	ldr	r2, [r4, #4]
   150dc:	ldr	r5, [r4]
   150e0:	str	r3, [sp, #28]
   150e4:	cmp	r2, #0
   150e8:	bgt	15144 <close@plt+0x4328>
   150ec:	add	r3, r4, #8
   150f0:	str	r2, [sp, #36]	; 0x24
   150f4:	rsb	r2, r2, #1
   150f8:	cmp	r5, r3
   150fc:	beq	15220 <close@plt+0x4404>
   15100:	mov	r1, #8
   15104:	mov	r0, r5
   15108:	mvn	r3, #-2147483648	; 0x80000000
   1510c:	str	r1, [sp]
   15110:	add	r1, sp, #36	; 0x24
   15114:	bl	15e20 <close@plt+0x5004>
   15118:	mov	r5, r0
   1511c:	str	r0, [r4]
   15120:	ldr	r0, [r4, #4]
   15124:	mov	r1, #0
   15128:	ldr	r2, [sp, #36]	; 0x24
   1512c:	sub	r2, r2, r0
   15130:	add	r0, r5, r0, lsl #3
   15134:	lsl	r2, r2, #3
   15138:	bl	10d68 <memset@plt>
   1513c:	ldr	r3, [sp, #36]	; 0x24
   15140:	str	r3, [r4, #4]
   15144:	ldr	ip, [r4, #16]
   15148:	mov	r3, fp
   1514c:	mov	r2, sl
   15150:	ldr	r7, [r4, #20]
   15154:	ldr	r0, [pc, #240]	; 1524c <close@plt+0x4430>
   15158:	ldr	r9, [r5]
   1515c:	orr	r7, r7, #1
   15160:	ldr	r6, [r5, #4]
   15164:	str	ip, [sp]
   15168:	ldr	ip, [r4, #56]	; 0x38
   1516c:	mov	r1, r9
   15170:	str	r7, [sp, #4]
   15174:	ldr	lr, [r4, #60]	; 0x3c
   15178:	str	r0, [sp, #8]
   1517c:	mov	r0, r6
   15180:	str	ip, [sp, #12]
   15184:	str	lr, [sp, #16]
   15188:	bl	11b14 <close@plt+0xcf8>
   1518c:	cmp	r9, r0
   15190:	bhi	151f8 <close@plt+0x43dc>
   15194:	add	r9, r0, #1
   15198:	movw	r3, #33108	; 0x8154
   1519c:	movt	r3, #2
   151a0:	cmp	r6, r3
   151a4:	str	r9, [r5]
   151a8:	beq	151b4 <close@plt+0x4398>
   151ac:	mov	r0, r6
   151b0:	bl	163d4 <close@plt+0x55b8>
   151b4:	mov	r0, r9
   151b8:	bl	15b7c <close@plt+0x4d60>
   151bc:	ldr	ip, [r4, #16]
   151c0:	mov	r1, r9
   151c4:	mov	r3, fp
   151c8:	mov	r2, sl
   151cc:	mov	r6, r0
   151d0:	ldr	r9, [r4, #56]	; 0x38
   151d4:	ldr	lr, [r4, #60]	; 0x3c
   151d8:	str	r0, [r5, #4]
   151dc:	str	ip, [sp]
   151e0:	ldr	ip, [pc, #100]	; 1524c <close@plt+0x4430>
   151e4:	str	r7, [sp, #4]
   151e8:	str	ip, [sp, #8]
   151ec:	str	r9, [sp, #12]
   151f0:	str	lr, [sp, #16]
   151f4:	bl	11b14 <close@plt+0xcf8>
   151f8:	ldr	r3, [sp, #28]
   151fc:	mov	r0, r6
   15200:	str	r3, [r8]
   15204:	add	sp, sp, #44	; 0x2c
   15208:	ldrd	r4, [sp]
   1520c:	ldrd	r6, [sp, #8]
   15210:	ldrd	r8, [sp, #16]
   15214:	ldrd	sl, [sp, #24]
   15218:	add	sp, sp, #32
   1521c:	pop	{pc}		; (ldr pc, [sp], #4)
   15220:	mov	r0, #8
   15224:	mvn	r3, #-2147483648	; 0x80000000
   15228:	add	r1, sp, #36	; 0x24
   1522c:	str	r0, [sp]
   15230:	mov	r0, #0
   15234:	bl	15e20 <close@plt+0x5004>
   15238:	ldrd	r2, [r4, #8]
   1523c:	mov	r5, r0
   15240:	str	r0, [r4]
   15244:	strd	r2, [r0]
   15248:	b	15120 <close@plt+0x4304>
   1524c:	strdeq	r8, [r2], -ip
   15250:	ldr	r3, [pc, #4]	; 1525c <close@plt+0x4440>
   15254:	mvn	r2, #0
   15258:	b	13500 <close@plt+0x26e4>
   1525c:	strdeq	r8, [r2], -r4
   15260:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15264:	movw	r4, #32996	; 0x80e4
   15268:	movt	r4, #2
   1526c:	strd	r6, [sp, #8]
   15270:	strd	r8, [sp, #16]
   15274:	strd	sl, [sp, #24]
   15278:	mov	sl, r0
   1527c:	str	lr, [sp, #32]
   15280:	sub	sp, sp, #44	; 0x2c
   15284:	bl	10d50 <__errno_location@plt>
   15288:	ldr	r3, [r0]
   1528c:	mov	r8, r0
   15290:	ldr	r2, [r4, #4]
   15294:	ldr	r5, [r4]
   15298:	str	r3, [sp, #28]
   1529c:	cmp	r2, #0
   152a0:	bgt	152fc <close@plt+0x44e0>
   152a4:	add	r3, r4, #8
   152a8:	str	r2, [sp, #36]	; 0x24
   152ac:	rsb	r2, r2, #1
   152b0:	cmp	r5, r3
   152b4:	beq	153c4 <close@plt+0x45a8>
   152b8:	mov	r1, #8
   152bc:	mov	r0, r5
   152c0:	mvn	r3, #-2147483648	; 0x80000000
   152c4:	str	r1, [sp]
   152c8:	add	r1, sp, #36	; 0x24
   152cc:	bl	15e20 <close@plt+0x5004>
   152d0:	mov	r5, r0
   152d4:	str	r0, [r4]
   152d8:	ldr	r0, [r4, #4]
   152dc:	mov	r1, #0
   152e0:	ldr	r2, [sp, #36]	; 0x24
   152e4:	sub	r2, r2, r0
   152e8:	add	r0, r5, r0, lsl #3
   152ec:	lsl	r2, r2, #3
   152f0:	bl	10d68 <memset@plt>
   152f4:	ldr	r3, [sp, #36]	; 0x24
   152f8:	str	r3, [r4, #4]
   152fc:	ldr	ip, [r4, #16]
   15300:	mvn	r3, #0
   15304:	mov	r2, sl
   15308:	ldr	r7, [r4, #20]
   1530c:	ldr	fp, [pc, #220]	; 153f0 <close@plt+0x45d4>
   15310:	ldr	r9, [r5]
   15314:	orr	r7, r7, #1
   15318:	ldr	r6, [r5, #4]
   1531c:	str	ip, [sp]
   15320:	ldr	ip, [r4, #56]	; 0x38
   15324:	mov	r1, r9
   15328:	stmib	sp, {r7, fp}
   1532c:	ldr	lr, [r4, #60]	; 0x3c
   15330:	mov	r0, r6
   15334:	str	ip, [sp, #12]
   15338:	str	lr, [sp, #16]
   1533c:	bl	11b14 <close@plt+0xcf8>
   15340:	cmp	r9, r0
   15344:	bhi	1539c <close@plt+0x4580>
   15348:	add	r9, r0, #1
   1534c:	movw	r3, #33108	; 0x8154
   15350:	movt	r3, #2
   15354:	cmp	r6, r3
   15358:	str	r9, [r5]
   1535c:	beq	15368 <close@plt+0x454c>
   15360:	mov	r0, r6
   15364:	bl	163d4 <close@plt+0x55b8>
   15368:	mov	r0, r9
   1536c:	bl	15b7c <close@plt+0x4d60>
   15370:	ldr	r3, [r4, #16]
   15374:	mov	r2, sl
   15378:	mov	r1, r9
   1537c:	mov	r6, r0
   15380:	ldr	lr, [r4, #56]	; 0x38
   15384:	ldr	ip, [r4, #60]	; 0x3c
   15388:	str	r0, [r5, #4]
   1538c:	stm	sp, {r3, r7, fp, lr}
   15390:	mvn	r3, #0
   15394:	str	ip, [sp, #16]
   15398:	bl	11b14 <close@plt+0xcf8>
   1539c:	ldr	r3, [sp, #28]
   153a0:	mov	r0, r6
   153a4:	str	r3, [r8]
   153a8:	add	sp, sp, #44	; 0x2c
   153ac:	ldrd	r4, [sp]
   153b0:	ldrd	r6, [sp, #8]
   153b4:	ldrd	r8, [sp, #16]
   153b8:	ldrd	sl, [sp, #24]
   153bc:	add	sp, sp, #32
   153c0:	pop	{pc}		; (ldr pc, [sp], #4)
   153c4:	mov	r0, #8
   153c8:	mvn	r3, #-2147483648	; 0x80000000
   153cc:	add	r1, sp, #36	; 0x24
   153d0:	str	r0, [sp]
   153d4:	mov	r0, #0
   153d8:	bl	15e20 <close@plt+0x5004>
   153dc:	ldrd	r2, [r4, #8]
   153e0:	mov	r5, r0
   153e4:	str	r0, [r4]
   153e8:	strd	r2, [r0]
   153ec:	b	152d8 <close@plt+0x44bc>
   153f0:	strdeq	r8, [r2], -ip
   153f4:	cmp	r1, #0
   153f8:	strd	r4, [sp, #-16]!
   153fc:	mov	ip, r3
   15400:	str	r6, [sp, #8]
   15404:	mov	r4, r0
   15408:	str	lr, [sp, #12]
   1540c:	sub	sp, sp, #32
   15410:	ldr	r5, [sp, #48]	; 0x30
   15414:	ldr	r6, [sp, #52]	; 0x34
   15418:	beq	1555c <close@plt+0x4740>
   1541c:	mov	r3, r1
   15420:	mov	r1, #1
   15424:	stm	sp, {r2, ip}
   15428:	movw	r2, #28068	; 0x6da4
   1542c:	movt	r2, #1
   15430:	bl	10d8c <__fprintf_chk@plt>
   15434:	mov	r2, #5
   15438:	movw	r1, #28088	; 0x6db8
   1543c:	movt	r1, #1
   15440:	mov	r0, #0
   15444:	bl	10c60 <dcgettext@plt>
   15448:	movw	ip, #2022	; 0x7e6
   1544c:	mov	r3, r0
   15450:	mov	r1, #1
   15454:	movw	r2, #28816	; 0x7090
   15458:	movt	r2, #1
   1545c:	mov	r0, r4
   15460:	str	ip, [sp]
   15464:	bl	10d8c <__fprintf_chk@plt>
   15468:	mov	r1, r4
   1546c:	mov	r0, #10
   15470:	bl	10c54 <fputc_unlocked@plt>
   15474:	mov	r2, #5
   15478:	movw	r1, #28092	; 0x6dbc
   1547c:	movt	r1, #1
   15480:	mov	r0, #0
   15484:	bl	10c60 <dcgettext@plt>
   15488:	mov	r2, r0
   1548c:	mov	r1, #1
   15490:	movw	r3, #28264	; 0x6e68
   15494:	movt	r3, #1
   15498:	mov	r0, r4
   1549c:	bl	10d8c <__fprintf_chk@plt>
   154a0:	mov	r1, r4
   154a4:	mov	r0, #10
   154a8:	bl	10c54 <fputc_unlocked@plt>
   154ac:	cmp	r6, #9
   154b0:	ldrls	pc, [pc, r6, lsl #2]
   154b4:	b	157c8 <close@plt+0x49ac>
   154b8:	andeq	r5, r1, r8, asr #10
   154bc:	andeq	r5, r1, r8, ror r5
   154c0:			; <UNDEFINED> instruction: 0x000155b4
   154c4:	strdeq	r5, [r1], -r4
   154c8:	andeq	r5, r1, ip, lsr r6
   154cc:	andeq	r5, r1, r4, ror r6
   154d0:			; <UNDEFINED> instruction: 0x000156bc
   154d4:	andeq	r5, r1, r0, lsl r7
   154d8:	andeq	r5, r1, r8, ror #14
   154dc:	andeq	r5, r1, r0, ror #9
   154e0:	movw	r1, #28568	; 0x6f98
   154e4:	movt	r1, #1
   154e8:	mov	r2, #5
   154ec:	mov	r0, #0
   154f0:	bl	10c60 <dcgettext@plt>
   154f4:	ldr	lr, [r5, #4]
   154f8:	mov	r2, r0
   154fc:	mov	r1, #1
   15500:	mov	r0, r4
   15504:	ldr	r3, [r5, #8]
   15508:	ldr	ip, [r5, #32]
   1550c:	str	lr, [sp]
   15510:	ldr	lr, [r5, #12]
   15514:	str	ip, [sp, #28]
   15518:	ldr	ip, [r5, #28]
   1551c:	str	r3, [sp, #4]
   15520:	ldr	r3, [r5, #16]
   15524:	str	lr, [sp, #8]
   15528:	ldr	lr, [r5, #20]
   1552c:	str	ip, [sp, #24]
   15530:	ldr	ip, [r5, #24]
   15534:	str	r3, [sp, #12]
   15538:	ldr	r3, [r5]
   1553c:	str	lr, [sp, #16]
   15540:	str	ip, [sp, #20]
   15544:	bl	10d8c <__fprintf_chk@plt>
   15548:	add	sp, sp, #32
   1554c:	ldrd	r4, [sp]
   15550:	ldr	r6, [sp, #8]
   15554:	add	sp, sp, #12
   15558:	pop	{pc}		; (ldr pc, [sp], #4)
   1555c:	mov	r3, r2
   15560:	mov	r1, #1
   15564:	str	ip, [sp]
   15568:	movw	r2, #28080	; 0x6db0
   1556c:	movt	r2, #1
   15570:	bl	10d8c <__fprintf_chk@plt>
   15574:	b	15434 <close@plt+0x4618>
   15578:	mov	r2, #5
   1557c:	movw	r1, #28300	; 0x6e8c
   15580:	movt	r1, #1
   15584:	mov	r0, #0
   15588:	bl	10c60 <dcgettext@plt>
   1558c:	ldr	r3, [r5]
   15590:	mov	r2, r0
   15594:	mov	r1, #1
   15598:	mov	r0, r4
   1559c:	add	sp, sp, #32
   155a0:	ldrd	r4, [sp]
   155a4:	ldr	r6, [sp, #8]
   155a8:	ldr	lr, [sp, #12]
   155ac:	add	sp, sp, #16
   155b0:	b	10d8c <__fprintf_chk@plt>
   155b4:	mov	r2, #5
   155b8:	movw	r1, #28316	; 0x6e9c
   155bc:	movt	r1, #1
   155c0:	mov	r0, #0
   155c4:	bl	10c60 <dcgettext@plt>
   155c8:	ldm	r5, {r3, ip}
   155cc:	mov	r2, r0
   155d0:	mov	r1, #1
   155d4:	mov	r0, r4
   155d8:	str	ip, [sp, #48]	; 0x30
   155dc:	add	sp, sp, #32
   155e0:	ldrd	r4, [sp]
   155e4:	ldr	r6, [sp, #8]
   155e8:	ldr	lr, [sp, #12]
   155ec:	add	sp, sp, #16
   155f0:	b	10d8c <__fprintf_chk@plt>
   155f4:	mov	r2, #5
   155f8:	movw	r1, #28340	; 0x6eb4
   155fc:	movt	r1, #1
   15600:	mov	r0, #0
   15604:	bl	10c60 <dcgettext@plt>
   15608:	ldm	r5, {r3, lr}
   1560c:	mov	r2, r0
   15610:	mov	r1, #1
   15614:	mov	r0, r4
   15618:	ldr	ip, [r5, #8]
   1561c:	str	lr, [sp, #48]	; 0x30
   15620:	str	ip, [sp, #52]	; 0x34
   15624:	add	sp, sp, #32
   15628:	ldrd	r4, [sp]
   1562c:	ldr	r6, [sp, #8]
   15630:	ldr	lr, [sp, #12]
   15634:	add	sp, sp, #16
   15638:	b	10d8c <__fprintf_chk@plt>
   1563c:	mov	r2, #5
   15640:	movw	r1, #28368	; 0x6ed0
   15644:	movt	r1, #1
   15648:	mov	r0, #0
   1564c:	bl	10c60 <dcgettext@plt>
   15650:	ldmib	r5, {r3, ip, lr}
   15654:	mov	r2, r0
   15658:	mov	r1, #1
   1565c:	mov	r0, r4
   15660:	str	r3, [sp]
   15664:	ldr	r3, [r5]
   15668:	stmib	sp, {ip, lr}
   1566c:	bl	10d8c <__fprintf_chk@plt>
   15670:	b	15548 <close@plt+0x472c>
   15674:	mov	r2, #5
   15678:	movw	r1, #28400	; 0x6ef0
   1567c:	movt	r1, #1
   15680:	mov	r0, #0
   15684:	bl	10c60 <dcgettext@plt>
   15688:	ldmib	r5, {ip, lr}
   1568c:	mov	r2, r0
   15690:	mov	r1, #1
   15694:	mov	r0, r4
   15698:	ldr	r3, [r5, #16]
   1569c:	str	ip, [sp]
   156a0:	ldr	ip, [r5, #12]
   156a4:	str	r3, [sp, #12]
   156a8:	ldr	r3, [r5]
   156ac:	str	lr, [sp, #4]
   156b0:	str	ip, [sp, #8]
   156b4:	bl	10d8c <__fprintf_chk@plt>
   156b8:	b	15548 <close@plt+0x472c>
   156bc:	mov	r2, #5
   156c0:	movw	r1, #28436	; 0x6f14
   156c4:	movt	r1, #1
   156c8:	mov	r0, #0
   156cc:	bl	10c60 <dcgettext@plt>
   156d0:	ldr	lr, [r5, #4]
   156d4:	mov	r2, r0
   156d8:	mov	r1, #1
   156dc:	mov	r0, r4
   156e0:	ldr	r3, [r5, #8]
   156e4:	ldr	ip, [r5, #20]
   156e8:	str	lr, [sp]
   156ec:	ldr	lr, [r5, #12]
   156f0:	str	ip, [sp, #16]
   156f4:	ldr	ip, [r5, #16]
   156f8:	str	r3, [sp, #4]
   156fc:	ldr	r3, [r5]
   15700:	str	lr, [sp, #8]
   15704:	str	ip, [sp, #12]
   15708:	bl	10d8c <__fprintf_chk@plt>
   1570c:	b	15548 <close@plt+0x472c>
   15710:	mov	r2, #5
   15714:	movw	r1, #28476	; 0x6f3c
   15718:	movt	r1, #1
   1571c:	mov	r0, #0
   15720:	bl	10c60 <dcgettext@plt>
   15724:	ldmib	r5, {r3, ip}
   15728:	mov	r2, r0
   1572c:	mov	r1, #1
   15730:	mov	r0, r4
   15734:	ldr	lr, [r5, #24]
   15738:	str	r3, [sp]
   1573c:	ldr	r3, [r5, #12]
   15740:	str	lr, [sp, #20]
   15744:	ldr	lr, [r5, #20]
   15748:	str	ip, [sp, #4]
   1574c:	ldr	ip, [r5, #16]
   15750:	str	r3, [sp, #8]
   15754:	ldr	r3, [r5]
   15758:	str	ip, [sp, #12]
   1575c:	str	lr, [sp, #16]
   15760:	bl	10d8c <__fprintf_chk@plt>
   15764:	b	15548 <close@plt+0x472c>
   15768:	mov	r2, #5
   1576c:	movw	r1, #28520	; 0x6f68
   15770:	movt	r1, #1
   15774:	mov	r0, #0
   15778:	bl	10c60 <dcgettext@plt>
   1577c:	ldmib	r5, {ip, lr}
   15780:	mov	r2, r0
   15784:	mov	r1, #1
   15788:	mov	r0, r4
   1578c:	ldr	r3, [r5, #28]
   15790:	str	ip, [sp]
   15794:	ldr	ip, [r5, #12]
   15798:	str	r3, [sp, #24]
   1579c:	ldr	r3, [r5, #24]
   157a0:	str	lr, [sp, #4]
   157a4:	ldr	lr, [r5, #16]
   157a8:	str	ip, [sp, #8]
   157ac:	ldr	ip, [r5, #20]
   157b0:	str	r3, [sp, #20]
   157b4:	ldr	r3, [r5]
   157b8:	str	lr, [sp, #12]
   157bc:	str	ip, [sp, #16]
   157c0:	bl	10d8c <__fprintf_chk@plt>
   157c4:	b	15548 <close@plt+0x472c>
   157c8:	movw	r1, #28620	; 0x6fcc
   157cc:	movt	r1, #1
   157d0:	b	154e8 <close@plt+0x46cc>
   157d4:	strd	r4, [sp, #-12]!
   157d8:	str	lr, [sp, #8]
   157dc:	sub	sp, sp, #12
   157e0:	ldr	r5, [sp, #24]
   157e4:	ldr	ip, [r5]
   157e8:	cmp	ip, #0
   157ec:	beq	15808 <close@plt+0x49ec>
   157f0:	mov	lr, r5
   157f4:	mov	ip, #0
   157f8:	ldr	r4, [lr, #4]!
   157fc:	add	ip, ip, #1
   15800:	cmp	r4, #0
   15804:	bne	157f8 <close@plt+0x49dc>
   15808:	stm	sp, {r5, ip}
   1580c:	bl	153f4 <close@plt+0x45d8>
   15810:	add	sp, sp, #12
   15814:	ldrd	r4, [sp]
   15818:	add	sp, sp, #8
   1581c:	pop	{pc}		; (ldr pc, [sp], #4)
   15820:	push	{lr}		; (str lr, [sp, #-4]!)
   15824:	sub	sp, sp, #52	; 0x34
   15828:	ldr	ip, [sp, #56]	; 0x38
   1582c:	ldr	lr, [ip]
   15830:	cmp	lr, #0
   15834:	str	lr, [sp, #8]
   15838:	beq	158d0 <close@plt+0x4ab4>
   1583c:	ldr	lr, [ip, #4]
   15840:	cmp	lr, #0
   15844:	str	lr, [sp, #12]
   15848:	beq	158e4 <close@plt+0x4ac8>
   1584c:	ldr	lr, [ip, #8]
   15850:	cmp	lr, #0
   15854:	str	lr, [sp, #16]
   15858:	beq	158ec <close@plt+0x4ad0>
   1585c:	ldr	lr, [ip, #12]
   15860:	cmp	lr, #0
   15864:	str	lr, [sp, #20]
   15868:	beq	158f4 <close@plt+0x4ad8>
   1586c:	ldr	lr, [ip, #16]
   15870:	cmp	lr, #0
   15874:	str	lr, [sp, #24]
   15878:	beq	158fc <close@plt+0x4ae0>
   1587c:	ldr	lr, [ip, #20]
   15880:	cmp	lr, #0
   15884:	str	lr, [sp, #28]
   15888:	beq	15904 <close@plt+0x4ae8>
   1588c:	ldr	lr, [ip, #24]
   15890:	cmp	lr, #0
   15894:	str	lr, [sp, #32]
   15898:	beq	1590c <close@plt+0x4af0>
   1589c:	ldr	lr, [ip, #28]
   158a0:	cmp	lr, #0
   158a4:	str	lr, [sp, #36]	; 0x24
   158a8:	beq	15914 <close@plt+0x4af8>
   158ac:	ldr	lr, [ip, #32]
   158b0:	cmp	lr, #0
   158b4:	str	lr, [sp, #40]	; 0x28
   158b8:	beq	1591c <close@plt+0x4b00>
   158bc:	ldr	ip, [ip, #36]	; 0x24
   158c0:	cmp	ip, #0
   158c4:	str	ip, [sp, #44]	; 0x2c
   158c8:	movne	lr, #10
   158cc:	moveq	lr, #9
   158d0:	add	ip, sp, #8
   158d4:	stm	sp, {ip, lr}
   158d8:	bl	153f4 <close@plt+0x45d8>
   158dc:	add	sp, sp, #52	; 0x34
   158e0:	pop	{pc}		; (ldr pc, [sp], #4)
   158e4:	mov	lr, #1
   158e8:	b	158d0 <close@plt+0x4ab4>
   158ec:	mov	lr, #2
   158f0:	b	158d0 <close@plt+0x4ab4>
   158f4:	mov	lr, #3
   158f8:	b	158d0 <close@plt+0x4ab4>
   158fc:	mov	lr, #4
   15900:	b	158d0 <close@plt+0x4ab4>
   15904:	mov	lr, #5
   15908:	b	158d0 <close@plt+0x4ab4>
   1590c:	mov	lr, #6
   15910:	b	158d0 <close@plt+0x4ab4>
   15914:	mov	lr, #7
   15918:	b	158d0 <close@plt+0x4ab4>
   1591c:	mov	lr, #8
   15920:	b	158d0 <close@plt+0x4ab4>
   15924:	push	{r3}		; (str r3, [sp, #-4]!)
   15928:	push	{lr}		; (str lr, [sp, #-4]!)
   1592c:	sub	sp, sp, #56	; 0x38
   15930:	ldr	ip, [sp, #64]	; 0x40
   15934:	add	r3, sp, #64	; 0x40
   15938:	str	r3, [sp, #12]
   1593c:	cmp	ip, #0
   15940:	str	ip, [sp, #16]
   15944:	beq	159dc <close@plt+0x4bc0>
   15948:	ldr	ip, [sp, #68]	; 0x44
   1594c:	cmp	ip, #0
   15950:	str	ip, [sp, #20]
   15954:	beq	15a00 <close@plt+0x4be4>
   15958:	ldr	ip, [sp, #72]	; 0x48
   1595c:	cmp	ip, #0
   15960:	str	ip, [sp, #24]
   15964:	beq	15a08 <close@plt+0x4bec>
   15968:	ldr	ip, [sp, #76]	; 0x4c
   1596c:	cmp	ip, #0
   15970:	str	ip, [sp, #28]
   15974:	beq	15a10 <close@plt+0x4bf4>
   15978:	ldr	ip, [sp, #80]	; 0x50
   1597c:	cmp	ip, #0
   15980:	str	ip, [sp, #32]
   15984:	beq	15a18 <close@plt+0x4bfc>
   15988:	ldr	ip, [sp, #84]	; 0x54
   1598c:	cmp	ip, #0
   15990:	str	ip, [sp, #36]	; 0x24
   15994:	beq	15a20 <close@plt+0x4c04>
   15998:	ldr	ip, [sp, #88]	; 0x58
   1599c:	cmp	ip, #0
   159a0:	str	ip, [sp, #40]	; 0x28
   159a4:	beq	15a28 <close@plt+0x4c0c>
   159a8:	ldr	ip, [sp, #92]	; 0x5c
   159ac:	cmp	ip, #0
   159b0:	str	ip, [sp, #44]	; 0x2c
   159b4:	beq	15a30 <close@plt+0x4c14>
   159b8:	ldr	ip, [sp, #96]	; 0x60
   159bc:	cmp	ip, #0
   159c0:	str	ip, [sp, #48]	; 0x30
   159c4:	beq	15a38 <close@plt+0x4c1c>
   159c8:	ldr	r3, [sp, #100]	; 0x64
   159cc:	cmp	r3, #0
   159d0:	str	r3, [sp, #52]	; 0x34
   159d4:	movne	ip, #10
   159d8:	moveq	ip, #9
   159dc:	ldr	r3, [sp, #60]	; 0x3c
   159e0:	add	lr, sp, #16
   159e4:	str	lr, [sp]
   159e8:	str	ip, [sp, #4]
   159ec:	bl	153f4 <close@plt+0x45d8>
   159f0:	add	sp, sp, #56	; 0x38
   159f4:	pop	{lr}		; (ldr lr, [sp], #4)
   159f8:	add	sp, sp, #4
   159fc:	bx	lr
   15a00:	mov	ip, #1
   15a04:	b	159dc <close@plt+0x4bc0>
   15a08:	mov	ip, #2
   15a0c:	b	159dc <close@plt+0x4bc0>
   15a10:	mov	ip, #3
   15a14:	b	159dc <close@plt+0x4bc0>
   15a18:	mov	ip, #4
   15a1c:	b	159dc <close@plt+0x4bc0>
   15a20:	mov	ip, #5
   15a24:	b	159dc <close@plt+0x4bc0>
   15a28:	mov	ip, #6
   15a2c:	b	159dc <close@plt+0x4bc0>
   15a30:	mov	ip, #7
   15a34:	b	159dc <close@plt+0x4bc0>
   15a38:	mov	ip, #8
   15a3c:	b	159dc <close@plt+0x4bc0>
   15a40:	movw	r3, #33084	; 0x813c
   15a44:	movt	r3, #2
   15a48:	str	r4, [sp, #-8]!
   15a4c:	mov	r0, #10
   15a50:	ldr	r1, [r3]
   15a54:	str	lr, [sp, #4]
   15a58:	bl	10c54 <fputc_unlocked@plt>
   15a5c:	mov	r2, #5
   15a60:	movw	r1, #28680	; 0x7008
   15a64:	movt	r1, #1
   15a68:	mov	r0, #0
   15a6c:	bl	10c60 <dcgettext@plt>
   15a70:	mov	r1, r0
   15a74:	movw	r2, #28700	; 0x701c
   15a78:	movt	r2, #1
   15a7c:	mov	r0, #1
   15a80:	bl	10d74 <__printf_chk@plt>
   15a84:	mov	r2, #5
   15a88:	movw	r1, #28724	; 0x7034
   15a8c:	movt	r1, #1
   15a90:	mov	r0, #0
   15a94:	bl	10c60 <dcgettext@plt>
   15a98:	mov	r1, r0
   15a9c:	movw	r3, #27148	; 0x6a0c
   15aa0:	movt	r3, #1
   15aa4:	movw	r2, #27188	; 0x6a34
   15aa8:	movt	r2, #1
   15aac:	mov	r0, #1
   15ab0:	bl	10d74 <__printf_chk@plt>
   15ab4:	mov	r2, #5
   15ab8:	movw	r1, #28744	; 0x7048
   15abc:	movt	r1, #1
   15ac0:	mov	r0, #0
   15ac4:	bl	10c60 <dcgettext@plt>
   15ac8:	mov	r1, r0
   15acc:	movw	r2, #28784	; 0x7070
   15ad0:	movt	r2, #1
   15ad4:	mov	r0, #1
   15ad8:	ldr	r4, [sp]
   15adc:	ldr	lr, [sp, #4]
   15ae0:	add	sp, sp, #8
   15ae4:	b	10d74 <__printf_chk@plt>
   15ae8:	strd	r4, [sp, #-16]!
   15aec:	mov	r4, r0
   15af0:	mov	r5, r2
   15af4:	str	r6, [sp, #8]
   15af8:	mov	r6, r1
   15afc:	str	lr, [sp, #12]
   15b00:	bl	165c0 <close@plt+0x57a4>
   15b04:	cmp	r0, #0
   15b08:	beq	15b1c <close@plt+0x4d00>
   15b0c:	ldrd	r4, [sp]
   15b10:	ldr	r6, [sp, #8]
   15b14:	add	sp, sp, #12
   15b18:	pop	{pc}		; (ldr pc, [sp], #4)
   15b1c:	cmp	r4, #0
   15b20:	beq	15b30 <close@plt+0x4d14>
   15b24:	cmp	r6, #0
   15b28:	cmpne	r5, #0
   15b2c:	beq	15b0c <close@plt+0x4cf0>
   15b30:	bl	160ec <close@plt+0x52d0>
   15b34:	str	r4, [sp, #-8]!
   15b38:	str	lr, [sp, #4]
   15b3c:	bl	161a4 <close@plt+0x5388>
   15b40:	cmp	r0, #0
   15b44:	beq	15b54 <close@plt+0x4d38>
   15b48:	ldr	r4, [sp]
   15b4c:	add	sp, sp, #4
   15b50:	pop	{pc}		; (ldr pc, [sp], #4)
   15b54:	bl	160ec <close@plt+0x52d0>
   15b58:	str	r4, [sp, #-8]!
   15b5c:	str	lr, [sp, #4]
   15b60:	bl	161a4 <close@plt+0x5388>
   15b64:	cmp	r0, #0
   15b68:	beq	15b78 <close@plt+0x4d5c>
   15b6c:	ldr	r4, [sp]
   15b70:	add	sp, sp, #4
   15b74:	pop	{pc}		; (ldr pc, [sp], #4)
   15b78:	bl	160ec <close@plt+0x52d0>
   15b7c:	str	r4, [sp, #-8]!
   15b80:	str	lr, [sp, #4]
   15b84:	bl	161a4 <close@plt+0x5388>
   15b88:	cmp	r0, #0
   15b8c:	beq	15b9c <close@plt+0x4d80>
   15b90:	ldr	r4, [sp]
   15b94:	add	sp, sp, #4
   15b98:	pop	{pc}		; (ldr pc, [sp], #4)
   15b9c:	bl	160ec <close@plt+0x52d0>
   15ba0:	strd	r4, [sp, #-16]!
   15ba4:	mov	r5, r0
   15ba8:	mov	r4, r1
   15bac:	str	r6, [sp, #8]
   15bb0:	str	lr, [sp, #12]
   15bb4:	bl	161e0 <close@plt+0x53c4>
   15bb8:	cmp	r0, #0
   15bbc:	beq	15bd0 <close@plt+0x4db4>
   15bc0:	ldrd	r4, [sp]
   15bc4:	ldr	r6, [sp, #8]
   15bc8:	add	sp, sp, #12
   15bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   15bd0:	adds	r4, r4, #0
   15bd4:	movne	r4, #1
   15bd8:	cmp	r5, #0
   15bdc:	moveq	r4, #1
   15be0:	cmp	r4, #0
   15be4:	beq	15bc0 <close@plt+0x4da4>
   15be8:	bl	160ec <close@plt+0x52d0>
   15bec:	cmp	r1, #0
   15bf0:	orreq	r1, r1, #1
   15bf4:	str	r4, [sp, #-8]!
   15bf8:	str	lr, [sp, #4]
   15bfc:	bl	161e0 <close@plt+0x53c4>
   15c00:	cmp	r0, #0
   15c04:	beq	15c14 <close@plt+0x4df8>
   15c08:	ldr	r4, [sp]
   15c0c:	add	sp, sp, #4
   15c10:	pop	{pc}		; (ldr pc, [sp], #4)
   15c14:	bl	160ec <close@plt+0x52d0>
   15c18:	strd	r4, [sp, #-16]!
   15c1c:	mov	r4, r0
   15c20:	mov	r5, r2
   15c24:	str	r6, [sp, #8]
   15c28:	mov	r6, r1
   15c2c:	str	lr, [sp, #12]
   15c30:	bl	165c0 <close@plt+0x57a4>
   15c34:	cmp	r0, #0
   15c38:	beq	15c4c <close@plt+0x4e30>
   15c3c:	ldrd	r4, [sp]
   15c40:	ldr	r6, [sp, #8]
   15c44:	add	sp, sp, #12
   15c48:	pop	{pc}		; (ldr pc, [sp], #4)
   15c4c:	cmp	r4, #0
   15c50:	beq	15c60 <close@plt+0x4e44>
   15c54:	cmp	r6, #0
   15c58:	cmpne	r5, #0
   15c5c:	beq	15c3c <close@plt+0x4e20>
   15c60:	bl	160ec <close@plt+0x52d0>
   15c64:	cmp	r2, #0
   15c68:	cmpne	r1, #0
   15c6c:	str	r4, [sp, #-8]!
   15c70:	moveq	r2, #1
   15c74:	str	lr, [sp, #4]
   15c78:	moveq	r1, r2
   15c7c:	bl	165c0 <close@plt+0x57a4>
   15c80:	cmp	r0, #0
   15c84:	beq	15c94 <close@plt+0x4e78>
   15c88:	ldr	r4, [sp]
   15c8c:	add	sp, sp, #4
   15c90:	pop	{pc}		; (ldr pc, [sp], #4)
   15c94:	bl	160ec <close@plt+0x52d0>
   15c98:	mov	r2, r1
   15c9c:	mov	r1, r0
   15ca0:	str	r4, [sp, #-8]!
   15ca4:	mov	r0, #0
   15ca8:	str	lr, [sp, #4]
   15cac:	bl	165c0 <close@plt+0x57a4>
   15cb0:	cmp	r0, #0
   15cb4:	beq	15cc4 <close@plt+0x4ea8>
   15cb8:	ldr	r4, [sp]
   15cbc:	add	sp, sp, #4
   15cc0:	pop	{pc}		; (ldr pc, [sp], #4)
   15cc4:	bl	160ec <close@plt+0x52d0>
   15cc8:	cmp	r1, #0
   15ccc:	cmpne	r0, #0
   15cd0:	str	r4, [sp, #-8]!
   15cd4:	moveq	r2, #1
   15cd8:	movne	r2, r1
   15cdc:	str	lr, [sp, #4]
   15ce0:	movne	r1, r0
   15ce4:	moveq	r1, r2
   15ce8:	mov	r0, #0
   15cec:	bl	165c0 <close@plt+0x57a4>
   15cf0:	cmp	r0, #0
   15cf4:	beq	15d04 <close@plt+0x4ee8>
   15cf8:	ldr	r4, [sp]
   15cfc:	add	sp, sp, #4
   15d00:	pop	{pc}		; (ldr pc, [sp], #4)
   15d04:	bl	160ec <close@plt+0x52d0>
   15d08:	cmp	r0, #0
   15d0c:	strd	r4, [sp, #-16]!
   15d10:	mov	r5, r1
   15d14:	ldr	r4, [r1]
   15d18:	str	r6, [sp, #8]
   15d1c:	str	lr, [sp, #12]
   15d20:	beq	15d68 <close@plt+0x4f4c>
   15d24:	lsr	r3, r4, #1
   15d28:	add	r3, r3, #1
   15d2c:	adds	r4, r4, r3
   15d30:	bcs	15d64 <close@plt+0x4f48>
   15d34:	mov	r2, #1
   15d38:	mov	r1, r4
   15d3c:	bl	165c0 <close@plt+0x57a4>
   15d40:	cmp	r0, #0
   15d44:	beq	15d5c <close@plt+0x4f40>
   15d48:	ldr	r6, [sp, #8]
   15d4c:	str	r4, [r5]
   15d50:	ldrd	r4, [sp]
   15d54:	add	sp, sp, #12
   15d58:	pop	{pc}		; (ldr pc, [sp], #4)
   15d5c:	cmp	r4, #0
   15d60:	beq	15d48 <close@plt+0x4f2c>
   15d64:	bl	160ec <close@plt+0x52d0>
   15d68:	cmp	r4, #0
   15d6c:	mov	r2, #1
   15d70:	moveq	r4, #64	; 0x40
   15d74:	mov	r1, r4
   15d78:	bl	165c0 <close@plt+0x57a4>
   15d7c:	cmp	r0, #0
   15d80:	bne	15d48 <close@plt+0x4f2c>
   15d84:	b	15d64 <close@plt+0x4f48>
   15d88:	cmp	r0, #0
   15d8c:	strd	r4, [sp, #-16]!
   15d90:	mov	r5, r1
   15d94:	ldr	r4, [r1]
   15d98:	str	r6, [sp, #8]
   15d9c:	mov	r6, r2
   15da0:	str	lr, [sp, #12]
   15da4:	beq	15dec <close@plt+0x4fd0>
   15da8:	lsr	r3, r4, #1
   15dac:	add	r3, r3, #1
   15db0:	adds	r4, r4, r3
   15db4:	bcs	15de8 <close@plt+0x4fcc>
   15db8:	mov	r1, r4
   15dbc:	bl	165c0 <close@plt+0x57a4>
   15dc0:	cmp	r0, #0
   15dc4:	beq	15ddc <close@plt+0x4fc0>
   15dc8:	ldr	r6, [sp, #8]
   15dcc:	str	r4, [r5]
   15dd0:	ldrd	r4, [sp]
   15dd4:	add	sp, sp, #12
   15dd8:	pop	{pc}		; (ldr pc, [sp], #4)
   15ddc:	cmp	r4, #0
   15de0:	cmpne	r6, #0
   15de4:	beq	15dc8 <close@plt+0x4fac>
   15de8:	bl	160ec <close@plt+0x52d0>
   15dec:	cmp	r4, #0
   15df0:	bne	15e04 <close@plt+0x4fe8>
   15df4:	mov	r4, #64	; 0x40
   15df8:	udiv	r4, r4, r2
   15dfc:	cmp	r2, #64	; 0x40
   15e00:	addhi	r4, r4, #1
   15e04:	mov	r2, r6
   15e08:	mov	r1, r4
   15e0c:	mov	r0, #0
   15e10:	bl	165c0 <close@plt+0x57a4>
   15e14:	cmp	r0, #0
   15e18:	bne	15dc8 <close@plt+0x4fac>
   15e1c:	b	15de8 <close@plt+0x4fcc>
   15e20:	ldr	ip, [r1]
   15e24:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15e28:	strd	r6, [sp, #8]
   15e2c:	mov	r7, r1
   15e30:	mov	r6, r0
   15e34:	str	r8, [sp, #16]
   15e38:	mvn	r8, r3
   15e3c:	lsr	r8, r8, #31
   15e40:	str	lr, [sp, #20]
   15e44:	asr	r1, ip, #1
   15e48:	ldr	lr, [sp, #24]
   15e4c:	adds	r4, ip, r1
   15e50:	mvnvs	r4, #-2147483648	; 0x80000000
   15e54:	cmp	r3, r4
   15e58:	movge	r1, #0
   15e5c:	andlt	r1, r8, #1
   15e60:	cmp	r1, #0
   15e64:	movne	r4, r3
   15e68:	smull	r0, r1, r4, lr
   15e6c:	cmp	r1, r0, asr #31
   15e70:	bne	15f20 <close@plt+0x5104>
   15e74:	cmp	r0, #63	; 0x3f
   15e78:	mov	r5, r0
   15e7c:	ble	15eec <close@plt+0x50d0>
   15e80:	cmp	r6, #0
   15e84:	sub	r1, r4, ip
   15e88:	streq	r6, [r7]
   15e8c:	cmp	r1, r2
   15e90:	bge	15ec0 <close@plt+0x50a4>
   15e94:	adds	r4, ip, r2
   15e98:	bvs	15f1c <close@plt+0x5100>
   15e9c:	cmp	r4, r3
   15ea0:	movle	r3, #0
   15ea4:	andgt	r3, r8, #1
   15ea8:	cmp	r3, #0
   15eac:	bne	15f1c <close@plt+0x5100>
   15eb0:	smull	r0, r1, r4, lr
   15eb4:	cmp	r1, r0, asr #31
   15eb8:	mov	r5, r0
   15ebc:	bne	15f1c <close@plt+0x5100>
   15ec0:	mov	r1, r5
   15ec4:	mov	r0, r6
   15ec8:	bl	161e0 <close@plt+0x53c4>
   15ecc:	cmp	r0, #0
   15ed0:	beq	15f00 <close@plt+0x50e4>
   15ed4:	ldr	r8, [sp, #16]
   15ed8:	str	r4, [r7]
   15edc:	ldrd	r4, [sp]
   15ee0:	ldrd	r6, [sp, #8]
   15ee4:	add	sp, sp, #20
   15ee8:	pop	{pc}		; (ldr pc, [sp], #4)
   15eec:	mov	r0, #64	; 0x40
   15ef0:	sdiv	r4, r0, lr
   15ef4:	mls	r5, lr, r4, r0
   15ef8:	sub	r5, r0, r5
   15efc:	b	15e80 <close@plt+0x5064>
   15f00:	adds	r5, r5, #0
   15f04:	movne	r5, #1
   15f08:	cmp	r6, #0
   15f0c:	movne	r6, r5
   15f10:	moveq	r6, #1
   15f14:	cmp	r6, #0
   15f18:	beq	15ed4 <close@plt+0x50b8>
   15f1c:	bl	160ec <close@plt+0x52d0>
   15f20:	mvn	r0, #-2147483648	; 0x80000000
   15f24:	b	15ef0 <close@plt+0x50d4>
   15f28:	mov	r1, #1
   15f2c:	str	r4, [sp, #-8]!
   15f30:	str	lr, [sp, #4]
   15f34:	bl	16130 <close@plt+0x5314>
   15f38:	cmp	r0, #0
   15f3c:	beq	15f4c <close@plt+0x5130>
   15f40:	ldr	r4, [sp]
   15f44:	add	sp, sp, #4
   15f48:	pop	{pc}		; (ldr pc, [sp], #4)
   15f4c:	bl	160ec <close@plt+0x52d0>
   15f50:	mov	r1, #1
   15f54:	str	r4, [sp, #-8]!
   15f58:	str	lr, [sp, #4]
   15f5c:	bl	16130 <close@plt+0x5314>
   15f60:	cmp	r0, #0
   15f64:	beq	15f74 <close@plt+0x5158>
   15f68:	ldr	r4, [sp]
   15f6c:	add	sp, sp, #4
   15f70:	pop	{pc}		; (ldr pc, [sp], #4)
   15f74:	bl	160ec <close@plt+0x52d0>
   15f78:	str	r4, [sp, #-8]!
   15f7c:	str	lr, [sp, #4]
   15f80:	bl	16130 <close@plt+0x5314>
   15f84:	cmp	r0, #0
   15f88:	beq	15f98 <close@plt+0x517c>
   15f8c:	ldr	r4, [sp]
   15f90:	add	sp, sp, #4
   15f94:	pop	{pc}		; (ldr pc, [sp], #4)
   15f98:	bl	160ec <close@plt+0x52d0>
   15f9c:	str	r4, [sp, #-8]!
   15fa0:	str	lr, [sp, #4]
   15fa4:	bl	16130 <close@plt+0x5314>
   15fa8:	cmp	r0, #0
   15fac:	beq	15fbc <close@plt+0x51a0>
   15fb0:	ldr	r4, [sp]
   15fb4:	add	sp, sp, #4
   15fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   15fbc:	bl	160ec <close@plt+0x52d0>
   15fc0:	strd	r4, [sp, #-16]!
   15fc4:	mov	r4, r1
   15fc8:	str	r6, [sp, #8]
   15fcc:	mov	r6, r0
   15fd0:	mov	r0, r1
   15fd4:	str	lr, [sp, #12]
   15fd8:	bl	161a4 <close@plt+0x5388>
   15fdc:	subs	r5, r0, #0
   15fe0:	beq	16004 <close@plt+0x51e8>
   15fe4:	mov	r2, r4
   15fe8:	mov	r1, r6
   15fec:	bl	10c30 <memcpy@plt>
   15ff0:	mov	r0, r5
   15ff4:	ldrd	r4, [sp]
   15ff8:	ldr	r6, [sp, #8]
   15ffc:	add	sp, sp, #12
   16000:	pop	{pc}		; (ldr pc, [sp], #4)
   16004:	bl	160ec <close@plt+0x52d0>
   16008:	strd	r4, [sp, #-16]!
   1600c:	mov	r4, r1
   16010:	str	r6, [sp, #8]
   16014:	mov	r6, r0
   16018:	mov	r0, r1
   1601c:	str	lr, [sp, #12]
   16020:	bl	161a4 <close@plt+0x5388>
   16024:	subs	r5, r0, #0
   16028:	beq	1604c <close@plt+0x5230>
   1602c:	mov	r2, r4
   16030:	mov	r1, r6
   16034:	bl	10c30 <memcpy@plt>
   16038:	mov	r0, r5
   1603c:	ldrd	r4, [sp]
   16040:	ldr	r6, [sp, #8]
   16044:	add	sp, sp, #12
   16048:	pop	{pc}		; (ldr pc, [sp], #4)
   1604c:	bl	160ec <close@plt+0x52d0>
   16050:	strd	r4, [sp, #-16]!
   16054:	mov	r4, r1
   16058:	str	r6, [sp, #8]
   1605c:	mov	r6, r0
   16060:	add	r0, r1, #1
   16064:	str	lr, [sp, #12]
   16068:	bl	161a4 <close@plt+0x5388>
   1606c:	subs	r5, r0, #0
   16070:	beq	1609c <close@plt+0x5280>
   16074:	mov	r3, #0
   16078:	mov	r1, r6
   1607c:	mov	r2, r4
   16080:	strb	r3, [r5, r4]
   16084:	bl	10c30 <memcpy@plt>
   16088:	mov	r0, r5
   1608c:	ldrd	r4, [sp]
   16090:	ldr	r6, [sp, #8]
   16094:	add	sp, sp, #12
   16098:	pop	{pc}		; (ldr pc, [sp], #4)
   1609c:	bl	160ec <close@plt+0x52d0>
   160a0:	strd	r4, [sp, #-16]!
   160a4:	str	r6, [sp, #8]
   160a8:	mov	r6, r0
   160ac:	str	lr, [sp, #12]
   160b0:	bl	10d44 <strlen@plt>
   160b4:	add	r4, r0, #1
   160b8:	mov	r0, r4
   160bc:	bl	161a4 <close@plt+0x5388>
   160c0:	subs	r5, r0, #0
   160c4:	beq	160e8 <close@plt+0x52cc>
   160c8:	mov	r2, r4
   160cc:	mov	r1, r6
   160d0:	bl	10c30 <memcpy@plt>
   160d4:	mov	r0, r5
   160d8:	ldrd	r4, [sp]
   160dc:	ldr	r6, [sp, #8]
   160e0:	add	sp, sp, #12
   160e4:	pop	{pc}		; (ldr pc, [sp], #4)
   160e8:	bl	160ec <close@plt+0x52d0>
   160ec:	movw	r3, #32992	; 0x80e0
   160f0:	movt	r3, #2
   160f4:	str	r4, [sp, #-8]!
   160f8:	ldr	r4, [r3]
   160fc:	mov	r2, #5
   16100:	movw	r1, #28864	; 0x70c0
   16104:	movt	r1, #1
   16108:	mov	r0, #0
   1610c:	str	lr, [sp, #4]
   16110:	bl	10c60 <dcgettext@plt>
   16114:	mov	r3, r0
   16118:	movw	r2, #27780	; 0x6c84
   1611c:	movt	r2, #1
   16120:	mov	r1, #0
   16124:	mov	r0, r4
   16128:	bl	10cd8 <error@plt>
   1612c:	bl	10e10 <abort@plt>
   16130:	cmp	r1, #0
   16134:	cmpne	r0, #0
   16138:	beq	16184 <close@plt+0x5368>
   1613c:	strd	r4, [sp, #-16]!
   16140:	umull	r4, r5, r0, r1
   16144:	str	r6, [sp, #8]
   16148:	str	lr, [sp, #12]
   1614c:	adds	r3, r5, #0
   16150:	movne	r3, #1
   16154:	cmp	r4, #0
   16158:	blt	16164 <close@plt+0x5348>
   1615c:	cmp	r3, #0
   16160:	beq	16190 <close@plt+0x5374>
   16164:	bl	10d50 <__errno_location@plt>
   16168:	mov	r3, #12
   1616c:	ldrd	r4, [sp]
   16170:	ldr	r6, [sp, #8]
   16174:	add	sp, sp, #12
   16178:	str	r3, [r0]
   1617c:	mov	r0, #0
   16180:	pop	{pc}		; (ldr pc, [sp], #4)
   16184:	mov	r1, #1
   16188:	mov	r0, r1
   1618c:	b	10bdc <calloc@plt>
   16190:	ldrd	r4, [sp]
   16194:	ldr	r6, [sp, #8]
   16198:	ldr	lr, [sp, #12]
   1619c:	add	sp, sp, #16
   161a0:	b	10bdc <calloc@plt>
   161a4:	cmp	r0, #0
   161a8:	beq	161b4 <close@plt+0x5398>
   161ac:	blt	161bc <close@plt+0x53a0>
   161b0:	b	10cf0 <malloc@plt>
   161b4:	mov	r0, #1
   161b8:	b	10cf0 <malloc@plt>
   161bc:	str	r4, [sp, #-8]!
   161c0:	str	lr, [sp, #4]
   161c4:	bl	10d50 <__errno_location@plt>
   161c8:	mov	r3, #12
   161cc:	ldr	r4, [sp]
   161d0:	add	sp, sp, #4
   161d4:	str	r3, [r0]
   161d8:	mov	r0, #0
   161dc:	pop	{pc}		; (ldr pc, [sp], #4)
   161e0:	cmp	r0, #0
   161e4:	beq	1620c <close@plt+0x53f0>
   161e8:	cmp	r1, #0
   161ec:	str	r4, [sp, #-8]!
   161f0:	str	lr, [sp, #4]
   161f4:	beq	16214 <close@plt+0x53f8>
   161f8:	blt	16228 <close@plt+0x540c>
   161fc:	ldr	r4, [sp]
   16200:	ldr	lr, [sp, #4]
   16204:	add	sp, sp, #8
   16208:	b	10c78 <realloc@plt>
   1620c:	mov	r0, r1
   16210:	b	161a4 <close@plt+0x5388>
   16214:	bl	163d4 <close@plt+0x55b8>
   16218:	ldr	r4, [sp]
   1621c:	add	sp, sp, #4
   16220:	mov	r0, #0
   16224:	pop	{pc}		; (ldr pc, [sp], #4)
   16228:	bl	10d50 <__errno_location@plt>
   1622c:	mov	r3, #12
   16230:	str	r3, [r0]
   16234:	b	16218 <close@plt+0x53fc>
   16238:	strd	r4, [sp, #-16]!
   1623c:	mov	r4, r0
   16240:	str	r6, [sp, #8]
   16244:	str	lr, [sp, #12]
   16248:	bl	10cc0 <__fpending@plt>
   1624c:	ldr	r5, [r4]
   16250:	mov	r6, r0
   16254:	mov	r0, r4
   16258:	bl	162c0 <close@plt+0x54a4>
   1625c:	mov	r4, r0
   16260:	and	r5, r5, #32
   16264:	cmp	r5, #0
   16268:	bne	162a0 <close@plt+0x5484>
   1626c:	cmp	r0, #0
   16270:	beq	1628c <close@plt+0x5470>
   16274:	cmp	r6, #0
   16278:	bne	162b8 <close@plt+0x549c>
   1627c:	bl	10d50 <__errno_location@plt>
   16280:	ldr	r4, [r0]
   16284:	subs	r4, r4, #9
   16288:	mvnne	r4, #0
   1628c:	mov	r0, r4
   16290:	ldrd	r4, [sp]
   16294:	ldr	r6, [sp, #8]
   16298:	add	sp, sp, #12
   1629c:	pop	{pc}		; (ldr pc, [sp], #4)
   162a0:	cmp	r0, #0
   162a4:	bne	162b8 <close@plt+0x549c>
   162a8:	bl	10d50 <__errno_location@plt>
   162ac:	str	r4, [r0]
   162b0:	mvn	r4, #0
   162b4:	b	1628c <close@plt+0x5470>
   162b8:	mvn	r4, #0
   162bc:	b	1628c <close@plt+0x5470>
   162c0:	strd	r4, [sp, #-12]!
   162c4:	mov	r4, r0
   162c8:	str	lr, [sp, #8]
   162cc:	sub	sp, sp, #12
   162d0:	bl	10d80 <fileno@plt>
   162d4:	cmp	r0, #0
   162d8:	mov	r0, r4
   162dc:	blt	16360 <close@plt+0x5544>
   162e0:	bl	10d08 <__freading@plt>
   162e4:	cmp	r0, #0
   162e8:	bne	1632c <close@plt+0x5510>
   162ec:	mov	r0, r4
   162f0:	bl	16374 <close@plt+0x5558>
   162f4:	cmp	r0, #0
   162f8:	beq	1635c <close@plt+0x5540>
   162fc:	bl	10d50 <__errno_location@plt>
   16300:	mov	r5, r0
   16304:	mov	r0, r4
   16308:	ldr	r4, [r5]
   1630c:	bl	10d98 <fclose@plt>
   16310:	cmp	r4, #0
   16314:	mvnne	r0, #0
   16318:	strne	r4, [r5]
   1631c:	add	sp, sp, #12
   16320:	ldrd	r4, [sp]
   16324:	add	sp, sp, #8
   16328:	pop	{pc}		; (ldr pc, [sp], #4)
   1632c:	mov	r0, r4
   16330:	bl	10d80 <fileno@plt>
   16334:	mov	r1, #1
   16338:	mov	r2, #0
   1633c:	mov	r3, #0
   16340:	str	r1, [sp]
   16344:	bl	10ca8 <lseek64@plt>
   16348:	mvn	r3, #0
   1634c:	mvn	r2, #0
   16350:	cmp	r1, r3
   16354:	cmpeq	r0, r2
   16358:	bne	162ec <close@plt+0x54d0>
   1635c:	mov	r0, r4
   16360:	add	sp, sp, #12
   16364:	ldrd	r4, [sp]
   16368:	ldr	lr, [sp, #8]
   1636c:	add	sp, sp, #12
   16370:	b	10d98 <fclose@plt>
   16374:	str	r4, [sp, #-8]!
   16378:	subs	r4, r0, #0
   1637c:	str	lr, [sp, #4]
   16380:	sub	sp, sp, #8
   16384:	beq	163a0 <close@plt+0x5584>
   16388:	bl	10d08 <__freading@plt>
   1638c:	cmp	r0, #0
   16390:	beq	163a0 <close@plt+0x5584>
   16394:	ldr	r3, [r4]
   16398:	tst	r3, #256	; 0x100
   1639c:	bne	163b8 <close@plt+0x559c>
   163a0:	mov	r0, r4
   163a4:	add	sp, sp, #8
   163a8:	ldr	r4, [sp]
   163ac:	ldr	lr, [sp, #4]
   163b0:	add	sp, sp, #8
   163b4:	b	10c0c <fflush@plt>
   163b8:	mov	r1, #1
   163bc:	mov	r2, #0
   163c0:	mov	r3, #0
   163c4:	mov	r0, r4
   163c8:	str	r1, [sp]
   163cc:	bl	16434 <close@plt+0x5618>
   163d0:	b	163a0 <close@plt+0x5584>
   163d4:	strd	r4, [sp, #-12]!
   163d8:	mov	r5, r0
   163dc:	str	lr, [sp, #8]
   163e0:	sub	sp, sp, #12
   163e4:	bl	10d50 <__errno_location@plt>
   163e8:	mov	r4, r0
   163ec:	mov	r2, #0
   163f0:	ldr	r3, [r4]
   163f4:	mov	r0, r5
   163f8:	str	r2, [r4]
   163fc:	str	r3, [sp]
   16400:	str	r3, [sp, #4]
   16404:	bl	10c18 <free@plt>
   16408:	ldr	r3, [r4]
   1640c:	add	r2, sp, #8
   16410:	clz	r3, r3
   16414:	lsr	r3, r3, #5
   16418:	add	r3, r2, r3, lsl #2
   1641c:	ldr	r3, [r3, #-8]
   16420:	str	r3, [r4]
   16424:	add	sp, sp, #12
   16428:	ldrd	r4, [sp]
   1642c:	add	sp, sp, #8
   16430:	pop	{pc}		; (ldr pc, [sp], #4)
   16434:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16438:	mov	r4, r0
   1643c:	ldr	ip, [r0, #4]
   16440:	strd	r6, [sp, #8]
   16444:	str	lr, [sp, #20]
   16448:	ldr	lr, [r0, #8]
   1644c:	str	r8, [sp, #16]
   16450:	sub	sp, sp, #8
   16454:	ldr	r5, [sp, #32]
   16458:	cmp	lr, ip
   1645c:	beq	16484 <close@plt+0x5668>
   16460:	mov	r0, r4
   16464:	str	r5, [sp, #32]
   16468:	add	sp, sp, #8
   1646c:	ldrd	r4, [sp]
   16470:	ldrd	r6, [sp, #8]
   16474:	ldr	r8, [sp, #16]
   16478:	ldr	lr, [sp, #20]
   1647c:	add	sp, sp, #24
   16480:	b	10da4 <fseeko64@plt>
   16484:	ldr	ip, [r0, #16]
   16488:	ldr	lr, [r0, #20]
   1648c:	cmp	lr, ip
   16490:	bne	16460 <close@plt+0x5644>
   16494:	ldr	r8, [r0, #36]	; 0x24
   16498:	cmp	r8, #0
   1649c:	bne	16460 <close@plt+0x5644>
   164a0:	mov	r6, r2
   164a4:	mov	r7, r3
   164a8:	bl	10d80 <fileno@plt>
   164ac:	mov	r2, r6
   164b0:	mov	r3, r7
   164b4:	str	r5, [sp]
   164b8:	bl	10ca8 <lseek64@plt>
   164bc:	mvn	r3, #0
   164c0:	mvn	r2, #0
   164c4:	cmp	r1, r3
   164c8:	cmpeq	r0, r2
   164cc:	beq	164fc <close@plt+0x56e0>
   164d0:	ldr	r3, [r4]
   164d4:	strd	r0, [r4, #80]	; 0x50
   164d8:	bic	r3, r3, #16
   164dc:	str	r3, [r4]
   164e0:	mov	r0, r8
   164e4:	add	sp, sp, #8
   164e8:	ldrd	r4, [sp]
   164ec:	ldrd	r6, [sp, #8]
   164f0:	ldr	r8, [sp, #16]
   164f4:	add	sp, sp, #20
   164f8:	pop	{pc}		; (ldr pc, [sp], #4)
   164fc:	mvn	r8, #0
   16500:	b	164e0 <close@plt+0x56c4>
   16504:	mov	r0, #14
   16508:	str	r4, [sp, #-8]!
   1650c:	str	lr, [sp, #4]
   16510:	bl	10dd4 <nl_langinfo@plt>
   16514:	cmp	r0, #0
   16518:	beq	1653c <close@plt+0x5720>
   1651c:	ldrb	r2, [r0]
   16520:	movw	r3, #28884	; 0x70d4
   16524:	movt	r3, #1
   16528:	ldr	r4, [sp]
   1652c:	add	sp, sp, #4
   16530:	cmp	r2, #0
   16534:	moveq	r0, r3
   16538:	pop	{pc}		; (ldr pc, [sp], #4)
   1653c:	ldr	r4, [sp]
   16540:	add	sp, sp, #4
   16544:	movw	r0, #28884	; 0x70d4
   16548:	movt	r0, #1
   1654c:	pop	{pc}		; (ldr pc, [sp], #4)
   16550:	strd	r4, [sp, #-20]!	; 0xffffffec
   16554:	mov	r5, r2
   16558:	strd	r6, [sp, #8]
   1655c:	subs	r6, r0, #0
   16560:	mov	r7, r1
   16564:	str	lr, [sp, #16]
   16568:	sub	sp, sp, #12
   1656c:	addeq	r6, sp, #4
   16570:	mov	r0, r6
   16574:	bl	10ccc <mbrtowc@plt>
   16578:	cmp	r5, #0
   1657c:	cmnne	r0, #3
   16580:	mov	r4, r0
   16584:	bhi	165a0 <close@plt+0x5784>
   16588:	mov	r0, r4
   1658c:	add	sp, sp, #12
   16590:	ldrd	r4, [sp]
   16594:	ldrd	r6, [sp, #8]
   16598:	add	sp, sp, #16
   1659c:	pop	{pc}		; (ldr pc, [sp], #4)
   165a0:	mov	r0, #0
   165a4:	bl	165f8 <close@plt+0x57dc>
   165a8:	cmp	r0, #0
   165ac:	bne	16588 <close@plt+0x576c>
   165b0:	ldrb	r3, [r7]
   165b4:	mov	r4, #1
   165b8:	str	r3, [r6]
   165bc:	b	16588 <close@plt+0x576c>
   165c0:	umull	r2, r3, r1, r2
   165c4:	cmp	r3, #0
   165c8:	bne	165d4 <close@plt+0x57b8>
   165cc:	mov	r1, r2
   165d0:	b	161e0 <close@plt+0x53c4>
   165d4:	str	r4, [sp, #-8]!
   165d8:	str	lr, [sp, #4]
   165dc:	bl	10d50 <__errno_location@plt>
   165e0:	mov	r3, #12
   165e4:	ldr	r4, [sp]
   165e8:	add	sp, sp, #4
   165ec:	str	r3, [r0]
   165f0:	mov	r0, #0
   165f4:	pop	{pc}		; (ldr pc, [sp], #4)
   165f8:	push	{lr}		; (str lr, [sp, #-4]!)
   165fc:	sub	sp, sp, #268	; 0x10c
   16600:	movw	r2, #257	; 0x101
   16604:	add	r1, sp, #4
   16608:	bl	16650 <close@plt+0x5834>
   1660c:	cmp	r0, #0
   16610:	movne	r0, #0
   16614:	bne	16648 <close@plt+0x582c>
   16618:	movw	r1, #28892	; 0x70dc
   1661c:	movt	r1, #1
   16620:	add	r0, sp, #4
   16624:	bl	10c00 <strcmp@plt>
   16628:	cmp	r0, #0
   1662c:	beq	16648 <close@plt+0x582c>
   16630:	add	r0, sp, #4
   16634:	movw	r1, #28896	; 0x70e0
   16638:	movt	r1, #1
   1663c:	bl	10c00 <strcmp@plt>
   16640:	adds	r0, r0, #0
   16644:	movne	r0, #1
   16648:	add	sp, sp, #268	; 0x10c
   1664c:	pop	{pc}		; (ldr pc, [sp], #4)
   16650:	strd	r4, [sp, #-16]!
   16654:	mov	r5, r1
   16658:	mov	r1, #0
   1665c:	mov	r4, r2
   16660:	str	r6, [sp, #8]
   16664:	str	lr, [sp, #12]
   16668:	bl	10dbc <setlocale@plt>
   1666c:	subs	r6, r0, #0
   16670:	beq	166f0 <close@plt+0x58d4>
   16674:	bl	10d44 <strlen@plt>
   16678:	cmp	r4, r0
   1667c:	bhi	1669c <close@plt+0x5880>
   16680:	cmp	r4, #0
   16684:	moveq	r0, #34	; 0x22
   16688:	bne	166c0 <close@plt+0x58a4>
   1668c:	ldrd	r4, [sp]
   16690:	ldr	r6, [sp, #8]
   16694:	add	sp, sp, #12
   16698:	pop	{pc}		; (ldr pc, [sp], #4)
   1669c:	add	r2, r0, #1
   166a0:	mov	r1, r6
   166a4:	mov	r0, r5
   166a8:	bl	10c30 <memcpy@plt>
   166ac:	ldrd	r4, [sp]
   166b0:	mov	r0, #0
   166b4:	ldr	r6, [sp, #8]
   166b8:	add	sp, sp, #12
   166bc:	pop	{pc}		; (ldr pc, [sp], #4)
   166c0:	sub	r4, r4, #1
   166c4:	mov	r1, r6
   166c8:	mov	r2, r4
   166cc:	mov	r0, r5
   166d0:	bl	10c30 <memcpy@plt>
   166d4:	mov	r3, #0
   166d8:	mov	r0, #34	; 0x22
   166dc:	strb	r3, [r5, r4]
   166e0:	ldrd	r4, [sp]
   166e4:	ldr	r6, [sp, #8]
   166e8:	add	sp, sp, #12
   166ec:	pop	{pc}		; (ldr pc, [sp], #4)
   166f0:	cmp	r4, #0
   166f4:	mov	r0, #22
   166f8:	strbne	r6, [r5]
   166fc:	ldrd	r4, [sp]
   16700:	ldr	r6, [sp, #8]
   16704:	add	sp, sp, #12
   16708:	pop	{pc}		; (ldr pc, [sp], #4)
   1670c:	mov	r1, #0
   16710:	b	10dbc <setlocale@plt>
   16714:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16718:	mov	r7, r0
   1671c:	ldr	r6, [pc, #72]	; 1676c <close@plt+0x5950>
   16720:	ldr	r5, [pc, #72]	; 16770 <close@plt+0x5954>
   16724:	add	r6, pc, r6
   16728:	add	r5, pc, r5
   1672c:	sub	r6, r6, r5
   16730:	mov	r8, r1
   16734:	mov	r9, r2
   16738:	bl	10bbc <calloc@plt-0x20>
   1673c:	asrs	r6, r6, #2
   16740:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16744:	mov	r4, #0
   16748:	add	r4, r4, #1
   1674c:	ldr	r3, [r5], #4
   16750:	mov	r2, r9
   16754:	mov	r1, r8
   16758:	mov	r0, r7
   1675c:	blx	r3
   16760:	cmp	r6, r4
   16764:	bne	16748 <close@plt+0x592c>
   16768:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1676c:	andeq	r1, r1, r8, ror #15
   16770:	andeq	r1, r1, r0, ror #15
   16774:	bx	lr
   16778:	ldr	r3, [pc, #12]	; 1678c <close@plt+0x5970>
   1677c:	mov	r1, #0
   16780:	add	r3, pc, r3
   16784:	ldr	r2, [r3]
   16788:	b	10d5c <__cxa_atexit@plt>
   1678c:	andeq	r1, r1, r0, asr r9

Disassembly of section .fini:

00016790 <.fini>:
   16790:	push	{r3, lr}
   16794:	pop	{r3, pc}
