{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627084678727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627084678728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:57:58 2021 " "Processing started: Fri Jul 23 20:57:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627084678728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084678728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084678728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627084679806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627084679807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/Arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/Arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura/synthesis/Arquitetura.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_irq_mapper " "Found entity 1: Arquitetura_irq_mapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0 " "Found entity 1: Arquitetura_mm_interconnect_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_mux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699116 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_demux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_mux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_demux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627084699122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627084699122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_002_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_002_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699123 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_002 " "Found entity 2: Arquitetura_mm_interconnect_0_router_002" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627084699125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627084699125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699127 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router " "Found entity 2: Arquitetura_mm_interconnect_0_router" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_sysid_qsys_0 " "Found entity 1: Arquitetura_sysid_qsys_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_screen " "Found entity 1: Arquitetura_screen" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_screen.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_screen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_reset_pulseCounter " "Found entity 1: Arquitetura_reset_pulseCounter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_onchip_memory2_0 " "Found entity 1: Arquitetura_onchip_memory2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0 " "Found entity 1: Arquitetura_nios2_gen2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_test_bench " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_test_bench" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Arquitetura_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "6 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "7 Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "8 Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "9 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "10 Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "11 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "12 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "13 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "14 Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "15 Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "16 Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "17 Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "18 Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "19 Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "20 Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Arquitetura_nios2_gen2_0_cpu_nios2_oci" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""} { "Info" "ISGN_ENTITY_NAME" "21 Arquitetura_nios2_gen2_0_cpu " "Found entity 21: Arquitetura_nios2_gen2_0_cpu" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_jtag_uart_0_sim_scfifo_w " "Found entity 1: Arquitetura_jtag_uart_0_sim_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699195 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_jtag_uart_0_scfifo_w " "Found entity 2: Arquitetura_jtag_uart_0_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699195 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_jtag_uart_0_sim_scfifo_r " "Found entity 3: Arquitetura_jtag_uart_0_sim_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699195 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_jtag_uart_0_scfifo_r " "Found entity 4: Arquitetura_jtag_uart_0_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699195 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_jtag_uart_0 " "Found entity 5: Arquitetura_jtag_uart_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_data_A.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_data_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_data_A " "Found entity 1: Arquitetura_data_A" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_data_A.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_data_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pulseCounter/pulseCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pulseCounter/pulseCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseCounter " "Found entity 1: pulseCounter" {  } { { "modulos/pulseCounter/pulseCounter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/pulseCounter/pulseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/frequency_divisor/frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/frequency_divisor/frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/refresh_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/refresh_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_flags " "Found entity 1: refresh_flags" {  } { { "modulos/collision/refresh_flags.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/refresh_flags.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/mux_32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/mux_32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1 " "Found entity 1: mux_32x1" {  } { { "modulos/collision/mux_32x1.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/mux_32x1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/collision_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/collision_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_controler " "Found entity 1: collision_controler" {  } { { "modulos/collision/collision_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision_controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "modulos/collision/collision.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/check_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/check_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_collision " "Found entity 1: check_collision" {  } { { "modulos/collision/check_collision.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/check_collision.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/full_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/full_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_register_file " "Found entity 1: full_register_file" {  } { { "modulos/registerFile/full_register_file.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/calculoAddress.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/calculoAddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculoAddress " "Found entity 1: calculoAddress" {  } { { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/PLL/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/PLL/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/mod_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/mod_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_comparator " "Found entity 1: mod_comparator" {  } { { "modulos/mod_comparator/mod_comparator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/mod_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "modulos/mod_comparator/comparator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(67) " "Verilog HDL warning at decoderInstruction.v(67): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627084699273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699276 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "geradorData.v(62) " "Verilog HDL warning at geradorData.v(62): extended using \"x\" or \"z\"" {  } { { "modulos/geradordData/geradorData.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627084699277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "geradorData.v(63) " "Verilog HDL warning at geradorData.v(63): extended using \"x\" or \"z\"" {  } { { "modulos/geradordData/geradorData.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627084699277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/geradordData/geradorData.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/geradordData/geradorData.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorData " "Found entity 1: geradorData" {  } { { "modulos/geradordData/geradorData.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/ArquiteturaCollenda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/ArquiteturaCollenda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArquiteturaCollenda " "Found entity 1: ArquiteturaCollenda" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/FIFO/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/FIFO/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "modulos/FIFO/FIFO.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084699280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084699280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArquiteturaCollenda " "Elaborating entity \"ArquiteturaCollenda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627084699548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:dataA " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:dataA\"" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "dataA" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 504 568 744 696 "dataA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084699610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:dataA\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\"" {  } { { "modulos/FIFO/FIFO.v" "dcfifo_component" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084700990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:dataA\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:dataA\|dcfifo:dcfifo_component\"" {  } { { "modulos/FIFO/FIFO.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:dataA\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:dataA\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084701006 ""}  } { { "modulos/FIFO/FIFO.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084701006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_smi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_smi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_smi1 " "Found entity 1: dcfifo_smi1" {  } { { "db/dcfifo_smi1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_smi1 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated " "Elaborating entity \"dcfifo_smi1\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mn6 " "Found entity 1: a_graycounter_mn6" {  } { { "db/a_graycounter_mn6.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_graycounter_mn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mn6 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|a_graycounter_mn6:rdptr_g1p " "Elaborating entity \"a_graycounter_mn6\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|a_graycounter_mn6:rdptr_g1p\"" {  } { { "db/dcfifo_smi1.tdf" "rdptr_g1p" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i5c " "Found entity 1: a_graycounter_i5c" {  } { { "db/a_graycounter_i5c.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_graycounter_i5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i5c FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|a_graycounter_i5c:wrptr_g1p " "Elaborating entity \"a_graycounter_i5c\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|a_graycounter_i5c:wrptr_g1p\"" {  } { { "db/dcfifo_smi1.tdf" "wrptr_g1p" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qb1 " "Found entity 1: altsyncram_4qb1" {  } { { "db/altsyncram_4qb1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qb1 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|altsyncram_4qb1:fifo_ram " "Elaborating entity \"altsyncram_4qb1\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|altsyncram_4qb1:fifo_ram\"" {  } { { "db/dcfifo_smi1.tdf" "fifo_ram" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i87 " "Found entity 1: decode_i87" {  } { { "db/decode_i87.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_i87.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i87 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|altsyncram_4qb1:fifo_ram\|decode_i87:address_decoder " "Elaborating entity \"decode_i87\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|altsyncram_4qb1:fifo_ram\|decode_i87:address_decoder\"" {  } { { "db/altsyncram_4qb1.tdf" "address_decoder" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f48.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f48.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f48 " "Found entity 1: mux_f48" {  } { { "db/mux_f48.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/mux_f48.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f48 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|altsyncram_4qb1:fifo_ram\|mux_f48:output_mux " "Elaborating entity \"mux_f48\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|altsyncram_4qb1:fifo_ram\|mux_f48:output_mux\"" {  } { { "db/altsyncram_4qb1.tdf" "output_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c9l " "Found entity 1: alt_synch_pipe_c9l" {  } { { "db/alt_synch_pipe_c9l.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_c9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c9l FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c9l\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\"" {  } { { "db/dcfifo_smi1.tdf" "rs_dgwp" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dffpipe_tu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe9 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe9\"" {  } { { "db/alt_synch_pipe_c9l.tdf" "dffpipe9" { Text "/home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_c9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_d9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\"" {  } { { "db/dcfifo_smi1.tdf" "ws_dgrp" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dffpipe_uu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe12" { Text "/home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_d9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084701767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084701767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|cmpr_a66:rdempty_eq_comp " "Elaborating entity \"cmpr_a66\" for hierarchy \"FIFO:dataA\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|cmpr_a66:rdempty_eq_comp\"" {  } { { "db/dcfifo_smi1.tdf" "rdempty_eq_comp" { Text "/home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura Arquitetura:inst9 " "Elaborating entity \"Arquitetura\" for hierarchy \"Arquitetura:inst9\"" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "inst9" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 64 584 936 448 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_data_A Arquitetura:inst9\|Arquitetura_data_A:data_a " "Elaborating entity \"Arquitetura_data_A\" for hierarchy \"Arquitetura:inst9\|Arquitetura_data_A:data_a\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "data_a" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0 Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Arquitetura_jtag_uart_0\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "jtag_uart_0" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0_scfifo_w Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w " "Elaborating entity \"Arquitetura_jtag_uart_0_scfifo_w\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "the_Arquitetura_jtag_uart_0_scfifo_w" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084701873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "wfifo" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084702290 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084702290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084702417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084702417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084702431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084702431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084702447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084702447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084702524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084702524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084702665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084702665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084702810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084702810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0_scfifo_r Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r " "Elaborating entity \"Arquitetura_jtag_uart_0_scfifo_r\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "the_Arquitetura_jtag_uart_0_scfifo_r" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084702830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "Arquitetura_jtag_uart_0_alt_jtag_atlantic" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084703512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084703571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084703571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084703571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084703571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084703571 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084703571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Arquitetura:inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0 Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Arquitetura_nios2_gen2_0\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "nios2_gen2_0" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "cpu" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_test_bench Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_test_bench" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_register_bank_a_module Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_register_bank_a" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084705981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084705981 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084705981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084706086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084706086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_register_bank_b_module Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_register_bank_b" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706306 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084706306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_break Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_im Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_ocimem Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084706887 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084706887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084706961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084706961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084706991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_tck Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707269 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084707269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_onchip_memory2_0 Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Arquitetura_onchip_memory2_0\" for hierarchy \"Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "onchip_memory2_0" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Arquitetura_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Arquitetura_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7500 " "Parameter \"maximum_depth\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7500 " "Parameter \"numwords_a\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084707332 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084707332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajh1 " "Found entity 1: altsyncram_ajh1" {  } { { "db/altsyncram_ajh1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ajh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084707406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084707406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajh1 Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated " "Elaborating entity \"altsyncram_ajh1\" for hierarchy \"Arquitetura:inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_reset_pulseCounter Arquitetura:inst9\|Arquitetura_reset_pulseCounter:reset_pulsecounter " "Elaborating entity \"Arquitetura_reset_pulseCounter\" for hierarchy \"Arquitetura:inst9\|Arquitetura_reset_pulseCounter:reset_pulsecounter\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "reset_pulsecounter" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_screen Arquitetura:inst9\|Arquitetura_screen:screen " "Elaborating entity \"Arquitetura_screen\" for hierarchy \"Arquitetura:inst9\|Arquitetura_screen:screen\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "screen" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_sysid_qsys_0 Arquitetura:inst9\|Arquitetura_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Arquitetura_sysid_qsys_0\" for hierarchy \"Arquitetura:inst9\|Arquitetura_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "sysid_qsys_0" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0 Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Arquitetura_mm_interconnect_0\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "mm_interconnect_0" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084707939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_a_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "data_a_s1_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084708888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router " "Elaborating entity \"Arquitetura_mm_interconnect_0_router\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_default_decode Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_default_decode\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_002 Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_002\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_002" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_002_default_decode Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_demux Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_demux\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_demux" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_mux Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_mux\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_demux Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_demux\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_demux" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_mux Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_mux\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_avalon_st_adapter Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Arquitetura_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Arquitetura:inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_irq_mapper Arquitetura:inst9\|Arquitetura_irq_mapper:irq_mapper " "Elaborating entity \"Arquitetura_irq_mapper\" for hierarchy \"Arquitetura:inst9\|Arquitetura_irq_mapper:irq_mapper\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "irq_mapper" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Arquitetura:inst9\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Arquitetura:inst9\|altera_reset_controller:rst_controller\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rst_controller" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Arquitetura:inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Arquitetura:inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Arquitetura:inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Arquitetura:inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseCounter pulseCounter:inst4 " "Elaborating entity \"pulseCounter\" for hierarchy \"pulseCounter:inst4\"" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "inst4" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 304 240 392 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_processor video_processor:inst5 " "Elaborating entity \"video_processor\" for hierarchy \"video_processor:inst5\"" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "inst5" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 552 1384 1616 760 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll video_processor:inst5\|clock_pll:clock_pll_inst " "Elaborating entity \"clock_pll\" for hierarchy \"video_processor:inst5\|clock_pll:clock_pll_inst\"" {  } { { "modulos/Top_level/video_processor.v" "clock_pll_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\"" {  } { { "modulos/PLL/clock_pll.v" "altpll_component" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\"" {  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084709832 ""}  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084709832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084709954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084709954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084709956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction video_processor:inst5\|decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"video_processor:inst5\|decorderInstruction:decorderInstruction_inst\"" {  } { { "modulos/Top_level/video_processor.v" "decorderInstruction_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit video_processor:inst5\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"video_processor:inst5\|controlUnit:controlUnit_inst\"" {  } { { "modulos/Top_level/video_processor.v" "controlUnit_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador video_processor:inst5\|demultiplexador:demultiplexador_inst_address " "Elaborating entity \"demultiplexador\" for hierarchy \"video_processor:inst5\|demultiplexador:demultiplexador_inst_address\"" {  } { { "modulos/Top_level/video_processor.v" "demultiplexador_inst_address" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador video_processor:inst5\|demultiplexador:demultiplexador_inst_data " "Elaborating entity \"demultiplexador\" for hierarchy \"video_processor:inst5\|demultiplexador:demultiplexador_inst_data\"" {  } { { "modulos/Top_level/video_processor.v" "demultiplexador_inst_data" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_register_file video_processor:inst5\|full_register_file:full_register_file_inst " "Elaborating entity \"full_register_file\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\"" {  } { { "modulos/Top_level/video_processor.v" "full_register_file_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile video_processor:inst5\|full_register_file:full_register_file_inst\|registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|registerFile:registerFile_inst\"" {  } { { "modulos/registerFile/full_register_file.v" "registerFile_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_comparator video_processor:inst5\|full_register_file:full_register_file_inst\|mod_comparator:mod_comparator_inst " "Elaborating entity \"mod_comparator\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|mod_comparator:mod_comparator_inst\"" {  } { { "modulos/registerFile/full_register_file.v" "mod_comparator_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator video_processor:inst5\|full_register_file:full_register_file_inst\|mod_comparator:mod_comparator_inst\|comparator:comparator_inst_0 " "Elaborating entity \"comparator\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|mod_comparator:mod_comparator_inst\|comparator:comparator_inst_0\"" {  } { { "modulos/mod_comparator/mod_comparator.v" "comparator_inst_0" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/mod_comparator.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst " "Elaborating entity \"collision\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\"" {  } { { "modulos/registerFile/full_register_file.v" "collision_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32x1 video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|mux_32x1:mux_32x1_inst " "Elaborating entity \"mux_32x1\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|mux_32x1:mux_32x1_inst\"" {  } { { "modulos/collision/collision.v" "mux_32x1_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_controler video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|collision_controler:collision_controler_inst " "Elaborating entity \"collision_controler\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|collision_controler:collision_controler_inst\"" {  } { { "modulos/collision/collision.v" "collision_controler_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_collision video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|check_collision:check_collision_inst " "Elaborating entity \"check_collision\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|check_collision:check_collision_inst\"" {  } { { "modulos/collision/collision.v" "check_collision_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_flags video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|refresh_flags:refresh_flags_inst " "Elaborating entity \"refresh_flags\" for hierarchy \"video_processor:inst5\|full_register_file:full_register_file_inst\|collision:collision_inst\|refresh_flags:refresh_flags_inst\"" {  } { { "modulos/collision/collision.v" "refresh_flags_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_print_module video_processor:inst5\|full_print_module:full_print_module_inst " "Elaborating entity \"full_print_module\" for hierarchy \"video_processor:inst5\|full_print_module:full_print_module_inst\"" {  } { { "modulos/Top_level/video_processor.v" "full_print_module_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printModule video_processor:inst5\|full_print_module:full_print_module_inst\|printModule:printModule_inst " "Elaborating entity \"printModule\" for hierarchy \"video_processor:inst5\|full_print_module:full_print_module_inst\|printModule:printModule_inst\"" {  } { { "modulos/full_print_module/full_print_module.v" "printModule_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710945 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "printModule.v(125) " "Verilog HDL Case Statement information at printModule.v(125): all case item expressions in this case statement are onehot" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627084710949 "|ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculoAddress video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst " "Elaborating entity \"calculoAddress\" for hierarchy \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\"" {  } { { "modulos/full_print_module/full_print_module.v" "calculoAddress_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador video_processor:inst5\|full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst " "Elaborating entity \"multiplexador\" for hierarchy \"video_processor:inst5\|full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst\"" {  } { { "modulos/full_print_module/full_print_module.v" "multiplexador_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_memory video_processor:inst5\|sprite_memory:sprite_memory_inst " "Elaborating entity \"sprite_memory\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\"" {  } { { "modulos/Top_level/video_processor.v" "sprite_memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084710996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\"" {  } { { "modulos/sprite_memory/sprite_memory.v" "memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "altsyncram_component" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/sprite_memory/sprite_bit_rom.mif " "Parameter \"init_file\" = \"./modulos/sprite_memory/sprite_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084711050 ""}  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084711050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjl1 " "Found entity 1: altsyncram_kjl1" {  } { { "db/altsyncram_kjl1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084711136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084711136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjl1 video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated " "Elaborating entity \"altsyncram_kjl1\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084711504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084711504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_kjl1.tdf" "decode3" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084711581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084711581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_kjl1.tdf" "rden_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084711664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084711664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"video_processor:inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_kjl1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_kjl1.tdf" "mux2" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync video_processor:inst5\|VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"video_processor:inst5\|VGA_sync:VGA_sync_inst\"" {  } { { "modulos/Top_level/video_processor.v" "VGA_sync_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador video_processor:inst5\|multiplexador:multiplexador_inst_color " "Elaborating entity \"multiplexador\" for hierarchy \"video_processor:inst5\|multiplexador:multiplexador_inst_color\"" {  } { { "modulos/Top_level/video_processor.v" "multiplexador_inst_color" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084711702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:inst2 " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:inst2\"" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "inst2" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 560 208 352 640 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084712279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 frequency_divisor.v(31) " "Verilog HDL assignment warning at frequency_divisor.v(31): truncated value with size 32 to match size of target (2)" {  } { { "modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627084712280 "|ArquiteturaCollenda|frequency_divisor:inst2"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1627084716902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.23.20:58:45 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl " "2021.07.23.20:58:45 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084725874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084730753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084731129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084733506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084733798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084734094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084734408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084734481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084734485 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1627084735302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7bfb580/alt_sld_fab.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084735930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084735930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084736204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084736204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084736206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084736206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084736429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084736429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084736669 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084736669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084736669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084736866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084736866 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|Mult0\"" {  } { { "modulos/sprite_line_counter/calculoAddress.v" "Mult0" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627084755984 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627084755984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627084756165 ""}  } { { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627084756165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084756558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084756558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627084756688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084756688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"video_processor:inst5\|full_print_module:full_print_module_inst\|calculoAddress:calculoAddress_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084756747 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627084759135 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 352 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 398 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1627084759729 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1627084759730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084766758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 " "61 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627084776577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084777871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627084784870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627084784870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7377 " "Implemented 7377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627084786995 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627084786995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7192 " "Implemented 7192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627084786995 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627084786995 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1627084786995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627084786995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627084787102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:59:47 2021 " "Processing ended: Fri Jul 23 20:59:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627084787102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627084787102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627084787102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627084787102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627084791942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627084791942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:59:48 2021 " "Processing started: Fri Jul 23 20:59:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627084791942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627084791942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627084791943 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627084793218 ""}
{ "Info" "0" "" "Project  = ConsoleFPGA" {  } {  } 0 0 "Project  = ConsoleFPGA" 0 0 "Fitter" 0 0 1627084793225 ""}
{ "Info" "0" "" "Revision = ConsoleFPGA" {  } {  } 0 0 "Revision = ConsoleFPGA" 0 0 "Fitter" 0 0 1627084793225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627084793550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627084793550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ConsoleFPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ConsoleFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627084793757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627084793948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627084793948 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1627084794272 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1627084794272 ""}  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1627084794272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627084795030 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627084795081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627084796262 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627084796262 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627084796262 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627084796262 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627084796357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627084796357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627084796357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627084796357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627084796357 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627084796357 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627084796389 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627084797163 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_smi1 " "Entity dcfifo_smi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627084800809 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1627084800809 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627084800966 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627084801013 ""}
{ "Info" "ISTA_SDC_FOUND" "ConsoleFPGA.sdc " "Reading SDC File: 'ConsoleFPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627084801056 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1627084801063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1627084801063 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1627084801063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1627084801064 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_divisor:inst2\|new_clock " "Node: frequency_divisor:inst2\|new_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:dataB\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe12\|dffe14a\[1\] frequency_divisor:inst2\|new_clock " "Register FIFO:dataB\|dcfifo:dcfifo_component\|dcfifo_smi1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe12\|dffe14a\[1\] is being clocked by frequency_divisor:inst2\|new_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627084801099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627084801099 "|ArquiteturaCollenda|frequency_divisor:inst2|new_clock"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1627084801318 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1627084801324 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627084801324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627084801324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627084801324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627084801324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627084801324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627084801324 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1627084801324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node main_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divisor:inst2\|new_clock " "Destination node frequency_divisor:inst2\|new_clock" {  } { { "modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_processor:inst5\|clk_en " "Destination node video_processor:inst5\|clk_en" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627084803407 ""}  } { { "Arquitetura/ArquiteturaCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 128 -96 72 144 "main_clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803407 ""}  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node video_processor:inst5\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803407 ""}  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divisor:inst2\|new_clock  " "Automatically promoted node frequency_divisor:inst2\|new_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divisor:inst2\|new_clock~0 " "Destination node frequency_divisor:inst2\|new_clock~0" {  } { { "modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 5558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627084803407 ""}  } { { "modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803408 ""}  } { { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 14681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:inst5\|clk_en  " "Automatically promoted node video_processor:inst5\|clk_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803408 ""}  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_processor:inst5\|controlUnit:controlUnit_inst\|rdreg " "Destination node video_processor:inst5\|controlUnit:controlUnit_inst\|rdreg" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_processor:inst5\|full_register_file:full_register_file_inst\|registerFile:registerFile_inst\|success " "Destination node video_processor:inst5\|full_register_file:full_register_file_inst\|registerFile:registerFile_inst\|success" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:inst9\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node Arquitetura:inst9\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 11863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627084803408 ""}  } { { "Arquitetura/ArquiteturaCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 248 -96 72 264 "reset" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 15139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:inst9\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Arquitetura:inst9\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:inst9\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Arquitetura:inst9\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 5879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 3259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Arquitetura:inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627084803408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627084803408 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:inst9\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node Arquitetura:inst9\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627084803409 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 11863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627084803409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627084805642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627084805666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627084805668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627084805698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627084805758 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627084805807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627084805807 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627084805835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627084807120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1627084807167 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627084807167 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627084808261 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627084808397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627084812522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627084817936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627084818135 ""}
