0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Counter.v,,BF,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Counter.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v,,Counter,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v,,MULT,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v,,Shift_Reg,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage6.v,,Stage,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage6.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Top_FFT.v,,Stage6,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Top_FFT.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/axi_slave_fifo_sync.v,,Top_FFT,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/axi_slave_FFT_f_ps.v,1574420338,verilog,,,,axi_slave_FFT_f_ps,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/axi_slave_fifo_sync.v,1574420338,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/axi_slave_FFT_f_ps.v,,axi_slave_fifo_sync,,,,,,,,
