{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528313495210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528313495211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 16:31:34 2018 " "Processing started: Wed Jun  6 16:31:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528313495211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313495211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313495211 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313495261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313495905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313495906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313496019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313496019 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528313498530 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528313498530 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313498624 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313498626 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313498638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313499752 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.892 " "Worst-case setup slack is -2.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892           -4878.073 clk  " "   -2.892           -4878.073 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk  " "    0.076               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.131 " "Worst-case minimum pulse width slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clk  " "    0.131               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313499828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499828 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.892 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.892" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499936 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499936 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.892 (VIOLATED) " "Path #1: Setup slack is -2.892 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_13_reg_stage1\[9\] " "From Node    : main:main_inst\|main_1_13_reg_stage1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_70_reg_stage1\[31\] " "To Node      : main:main_inst\|main_1_70_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      2.352  R                    clock network delay " "     2.352      2.352  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      0.000     uTco              main:main_inst\|main_1_13_reg_stage1\[9\] " "     2.352      0.000     uTco              main:main_inst\|main_1_13_reg_stage1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      0.000 RR  CELL  High Speed  main_inst\|main_1_13_reg_stage1\[9\]\|q " "     2.352      0.000 RR  CELL  High Speed  main_inst\|main_1_13_reg_stage1\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.723      0.371 RR    IC  High Speed  main_inst\|Add65~37\|datad " "     2.723      0.371 RR    IC  High Speed  main_inst\|Add65~37\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.848      0.125 RR  CELL  High Speed  main_inst\|Add65~37\|shareout " "     2.848      0.125 RR  CELL  High Speed  main_inst\|Add65~37\|shareout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.848      0.000 RR    IC  High Speed  main_inst\|Add65~41\|sharein " "     2.848      0.000 RR    IC  High Speed  main_inst\|Add65~41\|sharein" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      0.340 RR  CELL  High Speed  main_inst\|Add65~41\|cout " "     3.188      0.340 RR  CELL  High Speed  main_inst\|Add65~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      0.000 RR    IC  High Speed  main_inst\|Add65~45\|cin " "     3.188      0.000 RR    IC  High Speed  main_inst\|Add65~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.104 RF  CELL  High Speed  main_inst\|Add65~45\|sumout " "     3.292      0.104 RF  CELL  High Speed  main_inst\|Add65~45\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.694 FF    IC  High Speed  main_inst\|Add82~45\|datac " "     3.986      0.694 FF    IC  High Speed  main_inst\|Add82~45\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.352 FR  CELL  High Speed  main_inst\|Add82~45\|cout " "     4.338      0.352 FR  CELL  High Speed  main_inst\|Add82~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.000 RR    IC  High Speed  main_inst\|Add82~49\|cin " "     4.338      0.000 RR    IC  High Speed  main_inst\|Add82~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.418      0.080 RF  CELL  High Speed  main_inst\|Add82~49\|sumout " "     4.418      0.080 RF  CELL  High Speed  main_inst\|Add82~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.850      0.432 FF    IC  High Speed  main_inst\|Add76~53\|datac " "     4.850      0.432 FF    IC  High Speed  main_inst\|Add76~53\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.218      0.368 FR  CELL  High Speed  main_inst\|Add76~53\|cout " "     5.218      0.368 FR  CELL  High Speed  main_inst\|Add76~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.218      0.000 RR    IC  High Speed  main_inst\|Add76~57\|cin " "     5.218      0.000 RR    IC  High Speed  main_inst\|Add76~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.218      0.000 RR  CELL  High Speed  main_inst\|Add76~57\|cout " "     5.218      0.000 RR  CELL  High Speed  main_inst\|Add76~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.218      0.000 RR    IC  High Speed  main_inst\|Add76~61\|cin " "     5.218      0.000 RR    IC  High Speed  main_inst\|Add76~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.316      0.098 RF  CELL  High Speed  main_inst\|Add76~61\|sumout " "     5.316      0.098 RF  CELL  High Speed  main_inst\|Add76~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.121      0.805 FF    IC  High Speed  main_inst\|Add66~61\|dataf " "     6.121      0.805 FF    IC  High Speed  main_inst\|Add66~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.376      0.255 FF  CELL  High Speed  main_inst\|Add66~61\|cout " "     6.376      0.255 FF  CELL  High Speed  main_inst\|Add66~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.376      0.000 FF    IC  High Speed  main_inst\|Add66~65\|cin " "     6.376      0.000 FF    IC  High Speed  main_inst\|Add66~65\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.376      0.000 FF  CELL  High Speed  main_inst\|Add66~65\|cout " "     6.376      0.000 FF  CELL  High Speed  main_inst\|Add66~65\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.376      0.000 FF    IC  High Speed  main_inst\|Add66~69\|cin " "     6.376      0.000 FF    IC  High Speed  main_inst\|Add66~69\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.399      0.023 FF  CELL  High Speed  main_inst\|Add66~69\|cout " "     6.399      0.023 FF  CELL  High Speed  main_inst\|Add66~69\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.399      0.000 FF    IC  High Speed  main_inst\|Add66~73\|cin " "     6.399      0.000 FF    IC  High Speed  main_inst\|Add66~73\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.399      0.000 FF  CELL  High Speed  main_inst\|Add66~73\|cout " "     6.399      0.000 FF  CELL  High Speed  main_inst\|Add66~73\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.399      0.000 FF    IC  High Speed  main_inst\|Add66~77\|cin " "     6.399      0.000 FF    IC  High Speed  main_inst\|Add66~77\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.022 FF  CELL  High Speed  main_inst\|Add66~77\|cout " "     6.421      0.022 FF  CELL  High Speed  main_inst\|Add66~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000 FF    IC  High Speed  main_inst\|Add66~81\|cin " "     6.421      0.000 FF    IC  High Speed  main_inst\|Add66~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000 FF  CELL  High Speed  main_inst\|Add66~81\|cout " "     6.421      0.000 FF  CELL  High Speed  main_inst\|Add66~81\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000 FF    IC  High Speed  main_inst\|Add66~85\|cin " "     6.421      0.000 FF    IC  High Speed  main_inst\|Add66~85\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.572      0.151 FF  CELL  High Speed  main_inst\|Add66~85\|sumout " "     6.572      0.151 FF  CELL  High Speed  main_inst\|Add66~85\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.079      0.507 FF    IC  High Speed  main_inst\|Add84~77\|dataf " "     7.079      0.507 FF    IC  High Speed  main_inst\|Add84~77\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.333      0.254 FF  CELL  High Speed  main_inst\|Add84~77\|cout " "     7.333      0.254 FF  CELL  High Speed  main_inst\|Add84~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.333      0.000 FF    IC  High Speed  main_inst\|Add84~81\|cin " "     7.333      0.000 FF    IC  High Speed  main_inst\|Add84~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.410      0.077 FF  CELL  High Speed  main_inst\|Add84~81\|cout " "     7.410      0.077 FF  CELL  High Speed  main_inst\|Add84~81\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.410      0.000 FF    IC  High Speed  main_inst\|Add84~85\|cin " "     7.410      0.000 FF    IC  High Speed  main_inst\|Add84~85\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.410      0.000 FF  CELL  High Speed  main_inst\|Add84~85\|cout " "     7.410      0.000 FF  CELL  High Speed  main_inst\|Add84~85\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.410      0.000 FF    IC  High Speed  main_inst\|Add84~89\|cin " "     7.410      0.000 FF    IC  High Speed  main_inst\|Add84~89\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.433      0.023 FF  CELL  High Speed  main_inst\|Add84~89\|cout " "     7.433      0.023 FF  CELL  High Speed  main_inst\|Add84~89\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.433      0.000 FF    IC  High Speed  main_inst\|Add84~93\|cin " "     7.433      0.000 FF    IC  High Speed  main_inst\|Add84~93\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.433      0.000 FF  CELL  High Speed  main_inst\|Add84~93\|cout " "     7.433      0.000 FF  CELL  High Speed  main_inst\|Add84~93\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.433      0.000 FF    IC  High Speed  main_inst\|Add84~97\|cin " "     7.433      0.000 FF    IC  High Speed  main_inst\|Add84~97\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.023 FF  CELL  High Speed  main_inst\|Add84~97\|cout " "     7.456      0.023 FF  CELL  High Speed  main_inst\|Add84~97\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000 FF    IC  High Speed  main_inst\|Add84~101\|cin " "     7.456      0.000 FF    IC  High Speed  main_inst\|Add84~101\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000 FF  CELL  High Speed  main_inst\|Add84~101\|cout " "     7.456      0.000 FF  CELL  High Speed  main_inst\|Add84~101\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000 FF    IC  High Speed  main_inst\|Add84~105\|cin " "     7.456      0.000 FF    IC  High Speed  main_inst\|Add84~105\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.479      0.023 FF  CELL  High Speed  main_inst\|Add84~105\|cout " "     7.479      0.023 FF  CELL  High Speed  main_inst\|Add84~105\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.479      0.000 FF    IC  High Speed  main_inst\|Add84~109\|cin " "     7.479      0.000 FF    IC  High Speed  main_inst\|Add84~109\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.479      0.000 FF  CELL  High Speed  main_inst\|Add84~109\|cout " "     7.479      0.000 FF  CELL  High Speed  main_inst\|Add84~109\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.479      0.000 FF    IC  High Speed  main_inst\|Add84~113\|cin " "     7.479      0.000 FF    IC  High Speed  main_inst\|Add84~113\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.508      0.029 FF  CELL  High Speed  main_inst\|Add84~113\|cout " "     7.508      0.029 FF  CELL  High Speed  main_inst\|Add84~113\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.508      0.000 FF    IC  High Speed  main_inst\|Add84~117\|cin " "     7.508      0.000 FF    IC  High Speed  main_inst\|Add84~117\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.508      0.000 FF  CELL  High Speed  main_inst\|Add84~117\|cout " "     7.508      0.000 FF  CELL  High Speed  main_inst\|Add84~117\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.508      0.000 FF    IC  High Speed  main_inst\|Add84~121\|cin " "     7.508      0.000 FF    IC  High Speed  main_inst\|Add84~121\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.652      0.144 FF  CELL  High Speed  main_inst\|Add84~121\|sumout " "     7.652      0.144 FF  CELL  High Speed  main_inst\|Add84~121\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.652      0.000 FF    IC  High Speed  main_inst\|main_1_70_reg_stage1\[31\]\|d " "     7.652      0.000 FF    IC  High Speed  main_inst\|main_1_70_reg_stage1\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.777      0.125 FF  CELL  High Speed  main:main_inst\|main_1_70_reg_stage1\[31\] " "     7.777      0.125 FF  CELL  High Speed  main:main_inst\|main_1_70_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.645      2.645  R                    clock network delay " "     4.645      2.645  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.740      0.095                       clock pessimism removed " "     4.740      0.095                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710     -0.030                       clock uncertainty " "     4.710     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      0.175     uTsu              main:main_inst\|main_1_70_reg_stage1\[31\] " "     4.885      0.175     uTsu              main:main_inst\|main_1_70_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.777 " "Data Arrival Time  :     7.777" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.885 " "Data Required Time :     4.885" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.892 (VIOLATED) " "Slack              :    -2.892 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499937 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499937 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.076  " "Path #1: Hold slack is 0.076 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_26_reg_stage0\[3\] " "From Node    : main:main_inst\|main_1_26_reg_stage0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "To Node      : main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.342      2.342  R                    clock network delay " "     2.342      2.342  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.342      0.000     uTco              main:main_inst\|main_1_26_reg_stage0\[3\] " "     2.342      0.000     uTco              main:main_inst\|main_1_26_reg_stage0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.342      0.000 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage0\[3\]\|q " "     2.342      0.000 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage0\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.470      0.128 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|dataf " "     2.470      0.128 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      0.029 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|combout " "     2.499      0.029 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      0.000 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE\|d " "     2.499      0.000 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.576      0.077 FF  CELL  High Speed  main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "     2.576      0.077 FF  CELL  High Speed  main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.439      2.439  R                    clock network delay " "     2.439      2.439  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.344     -0.095                       clock pessimism removed " "     2.344     -0.095                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      0.156      uTh              main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "     2.500      0.156      uTh              main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.576 " "Data Arrival Time  :     2.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.500 " "Data Required Time :     2.500" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.076  " "Slack              :     0.076 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313499991 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313499991 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313499993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313500069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313501976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313502616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.837 " "Worst-case setup slack is -2.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837           -4124.820 clk  " "   -2.837           -4124.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.057 " "Worst-case hold slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 clk  " "    0.057               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.253 " "Worst-case minimum pulse width slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk  " "    0.253               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313502676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.837 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.837" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502773 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502773 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.837 (VIOLATED) " "Path #1: Setup slack is -2.837 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_14_reg_stage1\[0\] " "From Node    : main:main_inst\|main_1_14_reg_stage1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_70_reg_stage1\[31\] " "To Node      : main:main_inst\|main_1_70_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.491      2.491  R                    clock network delay " "     2.491      2.491  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.491      0.000     uTco              main:main_inst\|main_1_14_reg_stage1\[0\] " "     2.491      0.000     uTco              main:main_inst\|main_1_14_reg_stage1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.491      0.000 RR  CELL  High Speed  main_inst\|main_1_14_reg_stage1\[0\]\|q " "     2.491      0.000 RR  CELL  High Speed  main_inst\|main_1_14_reg_stage1\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.684      0.193 RR    IC  High Speed  main_inst\|Add65~1\|datab " "     2.684      0.193 RR    IC  High Speed  main_inst\|Add65~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.193 RR  CELL  High Speed  main_inst\|Add65~1\|shareout " "     2.877      0.193 RR  CELL  High Speed  main_inst\|Add65~1\|shareout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.000 RR    IC  High Speed  main_inst\|Add65~5\|sharein " "     2.877      0.000 RR    IC  High Speed  main_inst\|Add65~5\|sharein" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      0.231 RR  CELL  High Speed  main_inst\|Add65~5\|cout " "     3.108      0.231 RR  CELL  High Speed  main_inst\|Add65~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      0.000 RR    IC  High Speed  main_inst\|Add65~9\|cin " "     3.108      0.000 RR    IC  High Speed  main_inst\|Add65~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      0.024 RR  CELL  High Speed  main_inst\|Add65~9\|cout " "     3.132      0.024 RR  CELL  High Speed  main_inst\|Add65~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      0.000 RR    IC  High Speed  main_inst\|Add65~13\|cin " "     3.132      0.000 RR    IC  High Speed  main_inst\|Add65~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.234      0.102 RF  CELL  High Speed  main_inst\|Add65~13\|sumout " "     3.234      0.102 RF  CELL  High Speed  main_inst\|Add65~13\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.553 FF    IC  High Speed  main_inst\|Add82~13\|datac " "     3.787      0.553 FF    IC  High Speed  main_inst\|Add82~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.159      0.372 FR  CELL  High Speed  main_inst\|Add82~13\|cout " "     4.159      0.372 FR  CELL  High Speed  main_inst\|Add82~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.159      0.000 RR    IC  High Speed  main_inst\|Add82~17\|cin " "     4.159      0.000 RR    IC  High Speed  main_inst\|Add82~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.183      0.024 RR  CELL  High Speed  main_inst\|Add82~17\|cout " "     4.183      0.024 RR  CELL  High Speed  main_inst\|Add82~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.183      0.000 RR    IC  High Speed  main_inst\|Add82~21\|cin " "     4.183      0.000 RR    IC  High Speed  main_inst\|Add82~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.102 RR  CELL  High Speed  main_inst\|Add82~21\|sumout " "     4.285      0.102 RR  CELL  High Speed  main_inst\|Add82~21\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.666      0.381 RR    IC  High Speed  main_inst\|Add76~25\|dataa " "     4.666      0.381 RR    IC  High Speed  main_inst\|Add76~25\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.883      0.217 RR  CELL  High Speed  main_inst\|Add76~25\|shareout " "     4.883      0.217 RR  CELL  High Speed  main_inst\|Add76~25\|shareout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.883      0.000 RR    IC  High Speed  main_inst\|Add76~29\|sharein " "     4.883      0.000 RR    IC  High Speed  main_inst\|Add76~29\|sharein" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.143      0.260 RR  CELL  High Speed  main_inst\|Add76~29\|cout " "     5.143      0.260 RR  CELL  High Speed  main_inst\|Add76~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.143      0.000 RR    IC  High Speed  main_inst\|Add76~33\|cin " "     5.143      0.000 RR    IC  High Speed  main_inst\|Add76~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.143      0.000 RR  CELL  High Speed  main_inst\|Add76~33\|cout " "     5.143      0.000 RR  CELL  High Speed  main_inst\|Add76~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.143      0.000 RR    IC  High Speed  main_inst\|Add76~37\|cin " "     5.143      0.000 RR    IC  High Speed  main_inst\|Add76~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.166      0.023 RR  CELL  High Speed  main_inst\|Add76~37\|cout " "     5.166      0.023 RR  CELL  High Speed  main_inst\|Add76~37\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.166      0.000 RR    IC  High Speed  main_inst\|Add76~41\|cin " "     5.166      0.000 RR    IC  High Speed  main_inst\|Add76~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.166      0.000 RR  CELL  High Speed  main_inst\|Add76~41\|cout " "     5.166      0.000 RR  CELL  High Speed  main_inst\|Add76~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.166      0.000 RR    IC  High Speed  main_inst\|Add76~45\|cin " "     5.166      0.000 RR    IC  High Speed  main_inst\|Add76~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.222      0.056 RR  CELL  High Speed  main_inst\|Add76~45\|cout " "     5.222      0.056 RR  CELL  High Speed  main_inst\|Add76~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.222      0.000 RR    IC  High Speed  main_inst\|Add76~49\|cin " "     5.222      0.000 RR    IC  High Speed  main_inst\|Add76~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.222      0.000 RR  CELL  High Speed  main_inst\|Add76~49\|cout " "     5.222      0.000 RR  CELL  High Speed  main_inst\|Add76~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.222      0.000 RR    IC  High Speed  main_inst\|Add76~53\|cin " "     5.222      0.000 RR    IC  High Speed  main_inst\|Add76~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.246      0.024 RR  CELL  High Speed  main_inst\|Add76~53\|cout " "     5.246      0.024 RR  CELL  High Speed  main_inst\|Add76~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.246      0.000 RR    IC  High Speed  main_inst\|Add76~57\|cin " "     5.246      0.000 RR    IC  High Speed  main_inst\|Add76~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.246      0.000 RR  CELL  High Speed  main_inst\|Add76~57\|cout " "     5.246      0.000 RR  CELL  High Speed  main_inst\|Add76~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.246      0.000 RR    IC  High Speed  main_inst\|Add76~61\|cin " "     5.246      0.000 RR    IC  High Speed  main_inst\|Add76~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.350      0.104 RF  CELL  High Speed  main_inst\|Add76~61\|sumout " "     5.350      0.104 RF  CELL  High Speed  main_inst\|Add76~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.100      0.750 FF    IC  High Speed  main_inst\|Add66~61\|dataf " "     6.100      0.750 FF    IC  High Speed  main_inst\|Add66~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.369      0.269 FF  CELL  High Speed  main_inst\|Add66~61\|cout " "     6.369      0.269 FF  CELL  High Speed  main_inst\|Add66~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.369      0.000 FF    IC  High Speed  main_inst\|Add66~65\|cin " "     6.369      0.000 FF    IC  High Speed  main_inst\|Add66~65\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.369      0.000 FF  CELL  High Speed  main_inst\|Add66~65\|cout " "     6.369      0.000 FF  CELL  High Speed  main_inst\|Add66~65\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.369      0.000 FF    IC  High Speed  main_inst\|Add66~69\|cin " "     6.369      0.000 FF    IC  High Speed  main_inst\|Add66~69\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.394      0.025 FF  CELL  High Speed  main_inst\|Add66~69\|cout " "     6.394      0.025 FF  CELL  High Speed  main_inst\|Add66~69\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.394      0.000 FF    IC  High Speed  main_inst\|Add66~73\|cin " "     6.394      0.000 FF    IC  High Speed  main_inst\|Add66~73\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.394      0.000 FF  CELL  High Speed  main_inst\|Add66~73\|cout " "     6.394      0.000 FF  CELL  High Speed  main_inst\|Add66~73\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.394      0.000 FF    IC  High Speed  main_inst\|Add66~77\|cin " "     6.394      0.000 FF    IC  High Speed  main_inst\|Add66~77\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.418      0.024 FF  CELL  High Speed  main_inst\|Add66~77\|cout " "     6.418      0.024 FF  CELL  High Speed  main_inst\|Add66~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.418      0.000 FF    IC  High Speed  main_inst\|Add66~81\|cin " "     6.418      0.000 FF    IC  High Speed  main_inst\|Add66~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.418      0.000 FF  CELL  High Speed  main_inst\|Add66~81\|cout " "     6.418      0.000 FF  CELL  High Speed  main_inst\|Add66~81\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.418      0.000 FF    IC  High Speed  main_inst\|Add66~85\|cin " "     6.418      0.000 FF    IC  High Speed  main_inst\|Add66~85\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.560      0.142 FF  CELL  High Speed  main_inst\|Add66~85\|sumout " "     6.560      0.142 FF  CELL  High Speed  main_inst\|Add66~85\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.033      0.473 FF    IC  High Speed  main_inst\|Add84~77\|dataf " "     7.033      0.473 FF    IC  High Speed  main_inst\|Add84~77\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.300      0.267 FF  CELL  High Speed  main_inst\|Add84~77\|cout " "     7.300      0.267 FF  CELL  High Speed  main_inst\|Add84~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.300      0.000 FF    IC  High Speed  main_inst\|Add84~81\|cin " "     7.300      0.000 FF    IC  High Speed  main_inst\|Add84~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.364      0.064 FF  CELL  High Speed  main_inst\|Add84~81\|cout " "     7.364      0.064 FF  CELL  High Speed  main_inst\|Add84~81\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.364      0.000 FF    IC  High Speed  main_inst\|Add84~85\|cin " "     7.364      0.000 FF    IC  High Speed  main_inst\|Add84~85\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.364      0.000 FF  CELL  High Speed  main_inst\|Add84~85\|cout " "     7.364      0.000 FF  CELL  High Speed  main_inst\|Add84~85\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.364      0.000 FF    IC  High Speed  main_inst\|Add84~89\|cin " "     7.364      0.000 FF    IC  High Speed  main_inst\|Add84~89\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.389      0.025 FF  CELL  High Speed  main_inst\|Add84~89\|cout " "     7.389      0.025 FF  CELL  High Speed  main_inst\|Add84~89\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.389      0.000 FF    IC  High Speed  main_inst\|Add84~93\|cin " "     7.389      0.000 FF    IC  High Speed  main_inst\|Add84~93\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.389      0.000 FF  CELL  High Speed  main_inst\|Add84~93\|cout " "     7.389      0.000 FF  CELL  High Speed  main_inst\|Add84~93\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.389      0.000 FF    IC  High Speed  main_inst\|Add84~97\|cin " "     7.389      0.000 FF    IC  High Speed  main_inst\|Add84~97\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.414      0.025 FF  CELL  High Speed  main_inst\|Add84~97\|cout " "     7.414      0.025 FF  CELL  High Speed  main_inst\|Add84~97\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.414      0.000 FF    IC  High Speed  main_inst\|Add84~101\|cin " "     7.414      0.000 FF    IC  High Speed  main_inst\|Add84~101\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.414      0.000 FF  CELL  High Speed  main_inst\|Add84~101\|cout " "     7.414      0.000 FF  CELL  High Speed  main_inst\|Add84~101\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.414      0.000 FF    IC  High Speed  main_inst\|Add84~105\|cin " "     7.414      0.000 FF    IC  High Speed  main_inst\|Add84~105\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.025 FF  CELL  High Speed  main_inst\|Add84~105\|cout " "     7.439      0.025 FF  CELL  High Speed  main_inst\|Add84~105\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.000 FF    IC  High Speed  main_inst\|Add84~109\|cin " "     7.439      0.000 FF    IC  High Speed  main_inst\|Add84~109\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.000 FF  CELL  High Speed  main_inst\|Add84~109\|cout " "     7.439      0.000 FF  CELL  High Speed  main_inst\|Add84~109\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.000 FF    IC  High Speed  main_inst\|Add84~113\|cin " "     7.439      0.000 FF    IC  High Speed  main_inst\|Add84~113\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.031 FF  CELL  High Speed  main_inst\|Add84~113\|cout " "     7.470      0.031 FF  CELL  High Speed  main_inst\|Add84~113\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000 FF    IC  High Speed  main_inst\|Add84~117\|cin " "     7.470      0.000 FF    IC  High Speed  main_inst\|Add84~117\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000 FF  CELL  High Speed  main_inst\|Add84~117\|cout " "     7.470      0.000 FF  CELL  High Speed  main_inst\|Add84~117\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000 FF    IC  High Speed  main_inst\|Add84~121\|cin " "     7.470      0.000 FF    IC  High Speed  main_inst\|Add84~121\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.623      0.153 FF  CELL  High Speed  main_inst\|Add84~121\|sumout " "     7.623      0.153 FF  CELL  High Speed  main_inst\|Add84~121\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.623      0.000 FF    IC  High Speed  main_inst\|main_1_70_reg_stage1\[31\]\|d " "     7.623      0.000 FF    IC  High Speed  main_inst\|main_1_70_reg_stage1\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.753      0.130 FF  CELL  High Speed  main:main_inst\|main_1_70_reg_stage1\[31\] " "     7.753      0.130 FF  CELL  High Speed  main:main_inst\|main_1_70_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.692      2.692  R                    clock network delay " "     4.692      2.692  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.079                       clock pessimism removed " "     4.771      0.079                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.741     -0.030                       clock uncertainty " "     4.741     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.916      0.175     uTsu              main:main_inst\|main_1_70_reg_stage1\[31\] " "     4.916      0.175     uTsu              main:main_inst\|main_1_70_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.753 " "Data Arrival Time  :     7.753" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.916 " "Data Required Time :     4.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.837 (VIOLATED) " "Slack              :    -2.837 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502774 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502774 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502824 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.057  " "Path #1: Hold slack is 0.057 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_26_reg_stage0\[3\] " "From Node    : main:main_inst\|main_1_26_reg_stage0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "To Node      : main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.406      2.406  R                    clock network delay " "     2.406      2.406  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.406      0.000     uTco              main:main_inst\|main_1_26_reg_stage0\[3\] " "     2.406      0.000     uTco              main:main_inst\|main_1_26_reg_stage0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.406      0.000 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage0\[3\]\|q " "     2.406      0.000 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage0\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.523      0.117 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|dataf " "     2.523      0.117 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.554      0.031 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|combout " "     2.554      0.031 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.554      0.000 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE\|d " "     2.554      0.000 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.081 FF  CELL  High Speed  main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "     2.635      0.081 FF  CELL  High Speed  main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R                    clock network delay " "     2.502      2.502  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423     -0.079                       clock pessimism removed " "     2.423     -0.079                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.578      0.155      uTh              main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "     2.578      0.155      uTh              main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.635 " "Data Arrival Time  :     2.635" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.578 " "Data Required Time :     2.578" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.057  " "Slack              :     0.057 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313502825 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313502825 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313502826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313503001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313504903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313505446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.316 " "Worst-case setup slack is -1.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316           -1148.383 clk  " "   -1.316           -1148.383 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 clk  " "    0.026               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.069 " "Worst-case minimum pulse width slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069             -45.745 clk  " "   -0.069             -45.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313505515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.316 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.316" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.316 (VIOLATED) " "Path #1: Setup slack is -1.316 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.00110 " "From Node    : main:main_inst\|loop_1_ii_state.00110" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      1.585  R                    clock network delay " "     1.585      1.585  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      0.000     uTco              main:main_inst\|loop_1_ii_state.00110 " "     1.585      0.000     uTco              main:main_inst\|loop_1_ii_state.00110" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.00110\|q " "     1.585      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.00110\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.335 RR    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~10\|datad " "     1.920      0.335 RR    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~10\|combout " "     2.007      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.398 RR    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~53\|dataf " "     2.405      0.398 RR    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~53\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.432      0.027 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~53\|combout " "     2.432      0.027 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.555      0.123 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~54\|datac " "     2.555      0.123 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~54\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.632      0.077 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~54\|combout " "     2.632      0.077 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.701      0.069 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~55\|dataf " "     2.701      0.069 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~55\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.023 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~55\|combout " "     2.724      0.023 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~55\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      0.086 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~56\|datac " "     2.810      0.086 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~56\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~56\|combout " "     2.884      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.077 RR    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~57\|dataf " "     2.961      0.077 RR    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~57\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.988      0.027 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~57\|combout " "     2.988      0.027 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~57\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.275      0.287 RR    IC  High Speed  memory_controller_inst\|Equal0~0\|datac " "     3.275      0.287 RR    IC  High Speed  memory_controller_inst\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.368      0.093 RF  CELL  High Speed  memory_controller_inst\|Equal0~0\|combout " "     3.368      0.093 RF  CELL  High Speed  memory_controller_inst\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.595 FF    IC  High Speed  memory_controller_inst\|f_write_enable_a\|datac " "     3.963      0.595 FF    IC  High Speed  memory_controller_inst\|f_write_enable_a\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.065      0.102 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_a\|combout " "     4.065      0.102 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_a\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.521      0.456 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portawe " "     4.521      0.456 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portawe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.020      0.499 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_we_reg " "     5.020      0.499 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.670      1.670  R                    clock network delay " "     3.670      1.670  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.734      0.064                       clock pessimism removed " "     3.734      0.064                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704     -0.030                       clock uncertainty " "     3.704     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_we_reg " "     3.704      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.020 " "Data Arrival Time  :     5.020" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.704 " "Data Required Time :     3.704" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.316 (VIOLATED) " "Slack              :    -1.316 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505618 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.026 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.026" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.026  " "Path #1: Hold slack is 0.026 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_86_reg_stage1\[19\] " "From Node    : main:main_inst\|main_1_86_reg_stage1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_107_reg_stage1\[20\] " "To Node      : main:main_inst\|main_1_107_reg_stage1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      1.179  R                    clock network delay " "     1.179      1.179  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      0.000     uTco              main:main_inst\|main_1_86_reg_stage1\[19\] " "     1.179      0.000     uTco              main:main_inst\|main_1_86_reg_stage1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      0.000 FF  CELL  High Speed  main_inst\|main_1_86_reg_stage1\[19\]\|q " "     1.179      0.000 FF  CELL  High Speed  main_inst\|main_1_86_reg_stage1\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      0.000 FF    IC  High Speed  main_inst\|Add97~77\|datad " "     1.179      0.000 FF    IC  High Speed  main_inst\|Add97~77\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      0.167 FF  CELL  High Speed  main_inst\|Add97~77\|sumout " "     1.346      0.167 FF  CELL  High Speed  main_inst\|Add97~77\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      0.240 FF    IC  High Speed  main_inst\|Add95~77\|dataa " "     1.586      0.240 FF    IC  High Speed  main_inst\|Add95~77\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.098 FF  CELL  High Speed  main_inst\|Add95~77\|shareout " "     1.684      0.098 FF  CELL  High Speed  main_inst\|Add95~77\|shareout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.000 FF    IC  High Speed  main_inst\|Add95~81\|sharein " "     1.684      0.000 FF    IC  High Speed  main_inst\|Add95~81\|sharein" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.773      0.089 FF  CELL  High Speed  main_inst\|Add95~81\|sumout " "     1.773      0.089 FF  CELL  High Speed  main_inst\|Add95~81\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.879      0.106 FF    IC  High Speed  main_inst\|Add100~81\|dataf " "     1.879      0.106 FF    IC  High Speed  main_inst\|Add100~81\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.079 FR  CELL  High Speed  main_inst\|Add100~81\|sumout " "     1.958      0.079 FR  CELL  High Speed  main_inst\|Add100~81\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.000 RR    IC  High Speed  main_inst\|main_1_107_reg_stage1\[20\]\|d " "     1.958      0.000 RR    IC  High Speed  main_inst\|main_1_107_reg_stage1\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.050 RR  CELL  High Speed  main:main_inst\|main_1_107_reg_stage1\[20\] " "     2.008      0.050 RR  CELL  High Speed  main:main_inst\|main_1_107_reg_stage1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.965      1.965  R                    clock network delay " "     1.965      1.965  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901     -0.064                       clock pessimism removed " "     1.901     -0.064                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.081      uTh              main:main_inst\|main_1_107_reg_stage1\[20\] " "     1.982      0.081      uTh              main:main_inst\|main_1_107_reg_stage1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.008 " "Data Arrival Time  :     2.008" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.982 " "Data Required Time :     1.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.026  " "Slack              :     0.026 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313505672 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313505672 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313505674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313506216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.087 " "Worst-case setup slack is -1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087            -829.005 clk  " "   -1.087            -829.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 clk  " "    0.020               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.063 " "Worst-case minimum pulse width slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063             -32.094 clk  " "   -0.063             -32.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313506298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.087 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.087" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.087 (VIOLATED) " "Path #1: Setup slack is -1.087 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.10000 " "From Node    : main:main_inst\|loop_1_ii_state.10000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_address_reg6 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      1.494  R                    clock network delay " "     1.494      1.494  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      0.000     uTco              main:main_inst\|loop_1_ii_state.10000 " "     1.494      0.000     uTco              main:main_inst\|loop_1_ii_state.10000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.10000\|q " "     1.494      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.10000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.393 RR    IC  High Speed  main_inst\|memory_controller_address_a~75\|dataf " "     1.887      0.393 RR    IC  High Speed  main_inst\|memory_controller_address_a~75\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.027 RF  CELL  High Speed  main_inst\|memory_controller_address_a~75\|combout " "     1.914      0.027 RF  CELL  High Speed  main_inst\|memory_controller_address_a~75\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.296 FF    IC  High Speed  main_inst\|memory_controller_address_a\[7\]~111\|dataf " "     2.210      0.296 FF    IC  High Speed  main_inst\|memory_controller_address_a\[7\]~111\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.233      0.023 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[7\]~111\|combout " "     2.233      0.023 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[7\]~111\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      0.531 FF    IC  High Speed  main_inst\|memory_controller_address_a\[7\]~127\|dataf " "     2.764      0.531 FF    IC  High Speed  main_inst\|memory_controller_address_a\[7\]~127\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.788      0.024 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[7\]~127\|combout " "     2.788      0.024 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[7\]~127\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.849      0.061 FF    IC  High Speed  main_inst\|memory_controller_address_a\[7\]~128\|datac " "     2.849      0.061 FF    IC  High Speed  main_inst\|memory_controller_address_a\[7\]~128\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[7\]~128\|combout " "     2.923      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[7\]~128\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.019      0.096 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~144\|datab " "     3.019      0.096 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~144\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.134 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~144\|combout " "     3.153      0.134 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~144\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.414      0.261 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~146\|datad " "     3.414      0.261 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~146\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.094 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~146\|combout " "     3.508      0.094 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~146\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.511 FF    IC  High Speed  memory_controller_inst\|f_address_a\[6\]\|dataf " "     4.019      0.511 FF    IC  High Speed  memory_controller_inst\|f_address_a\[6\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.047      0.028 FR  CELL  High Speed  memory_controller_inst\|f_address_a\[6\]\|combout " "     4.047      0.028 FR  CELL  High Speed  memory_controller_inst\|f_address_a\[6\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389      0.342 RR    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[6\] " "     4.389      0.342 RR    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      0.087 RR  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_address_reg6 " "     4.476      0.087 RR  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.360      1.360  R                    clock network delay " "     3.360      1.360  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.059                       clock pessimism removed " "     3.419      0.059                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389     -0.030                       clock uncertainty " "     3.389     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_address_reg6 " "     3.389      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.476 " "Data Arrival Time  :     4.476" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.389 " "Data Required Time :     3.389" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.087 (VIOLATED) " "Slack              :    -1.087 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506398 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506449 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.020  " "Path #1: Hold slack is 0.020 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_26_reg_stage0\[3\] " "From Node    : main:main_inst\|main_1_26_reg_stage0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "To Node      : main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      1.384  R                    clock network delay " "     1.384      1.384  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      0.000     uTco              main:main_inst\|main_1_26_reg_stage0\[3\] " "     1.384      0.000     uTco              main:main_inst\|main_1_26_reg_stage0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      0.000 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage0\[3\]\|q " "     1.384      0.000 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage0\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.461      0.077 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|dataf " "     1.461      0.077 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.480      0.019 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|combout " "     1.480      0.019 FF  CELL  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.480      0.000 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE\|d " "     1.480      0.000 FF    IC  High Speed  main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.044 FF  CELL  High Speed  main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "     1.524      0.044 FF  CELL  High Speed  main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.474      1.474  R                    clock network delay " "     1.474      1.474  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.423     -0.051                       clock pessimism removed " "     1.423     -0.051                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.081      uTh              main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE " "     1.504      0.081      uTh              main:main_inst\|main_1_26_reg_stage1\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.524 " "Data Arrival Time  :     1.524" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.504 " "Data Required Time :     1.504" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.020  " "Slack              :     0.020 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313506450 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313506450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313507478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313507479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1666 " "Peak virtual memory: 1666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528313507559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:31:47 2018 " "Processing ended: Wed Jun  6 16:31:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528313507559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528313507559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528313507559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313507559 ""}
