<dec f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='575' type='void llvm::MachineBasicBlock::replaceSuccessor(llvm::MachineBasicBlock * Old, llvm::MachineBasicBlock * New)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='574'>/// Replace successor OLD with NEW and update probability info.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='373' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation22fixupConditionalBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='422' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation22fixupConditionalBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='461' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation24fixupUnconditionalBranchERN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='789' ll='827' type='void llvm::MachineBasicBlock::replaceSuccessor(llvm::MachineBasicBlock * Old, llvm::MachineBasicBlock * New)'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1340' u='c' c='_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopUtils.cpp' l='107' u='c' c='_ZN4llvm19PeelSingleBlockLoopENS_17LoopPeelDirectionEPNS_17MachineBasicBlockERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopUtils.cpp' l='115' u='c' c='_ZN4llvm19PeelSingleBlockLoopENS_17LoopPeelDirectionEPNS_17MachineBasicBlockERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='155' u='c' c='_ZN4llvm22ModuloScheduleExpander21generatePipelinedLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='234' u='c' c='_ZN4llvm22ModuloScheduleExpander14generatePrologEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='281' u='c' c='_ZN4llvm22ModuloScheduleExpander14generateEpilogEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERNS_15Sm12866009'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1869' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander23CreateLCSSAExitingBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='776' u='c' c='_ZN4llvm14TailDuplicator17duplicateSimpleBBEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERKNS_8DenseSetINS_8RegisterENS_12DenseMapInfoIS7_EEEERN11649687'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='1416' u='c' c='_ZN12_GLOBAL__N_121AMDGPUCFGStructurizer18mergeLooplandBlockEPN4llvm17MachineBasicBlockES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='1511' u='c' c='_ZN12_GLOBAL__N_121AMDGPUCFGStructurizer24cloneBlockForPredecessorEPN4llvm17MachineBasicBlockES3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='2463' u='c' c='_ZN12_GLOBAL__N_118ARMConstantIslands26adjustJTTargetBlockForwardEPN4llvm17MachineBasicBlockES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp' l='204' u='c' c='_ZN12_GLOBAL__N_119HexagonCFGOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp' l='208' u='c' c='_ZN12_GLOBAL__N_119HexagonCFGOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430BranchSelector.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_110MSP430BSel14expandBranchesERN4llvm11SmallVectorIiLj16EEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='417' u='c' c='_ZN12_GLOBAL__N_119MipsBranchExpansion18expandToLongBranchERNS_7MBBInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixIrreducibleControlFlow.cpp' l='474' u='c' c='_ZN12_GLOBAL__N_136WebAssemblyFixIrreducibleControlFlow19makeSingleEntryLoopERN4llvm11SmallPtrSetIPNS1_17MachineBasicBlockELj4EEES6_RNS1_15MachineFunc4654716'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='302' u='c' c='_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrERKNS_12X86InstrInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='278' u='c' c='_ZL9splitEdgeRN4llvm17MachineBasicBlockES1_iPNS_12MachineInstrERS3_RKNS_12X86InstrInfoE'/>
