;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	JMP @72, #200
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	DJN 0, <2
	MOV -6, <-20
	SLT 721, 20
	SPL 0, <402
	SUB @126, 106
	CMP 0, 0
	DJN @300, 90
	SUB @1, <-1
	SUB @1, <-1
	JMZ -7, @-20
	ADD 210, 60
	MOV -6, <-20
	CMP @126, 106
	CMP 270, 60
	CMP @126, 106
	SUB 210, 60
	SUB 300, 90
	SUB 300, 90
	SUB #0, -40
	DJN 0, <2
	MOV -6, <-20
	SUB @127, 106
	SUB 300, 90
	SUB @0, 2
	SUB @127, 106
	JMZ -7, @-20
	SUB @0, @2
	SPL -7, @-20
	SUB #0, -40
	MOV -307, <-20
	ADD 270, 63
	SUB @126, 106
	SUB #0, -40
	SUB -11, @18
	MOV -1, <-20
	SUB -11, @18
	MOV -307, <-20
	SPL 0, <400
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
