Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/40-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26644
Number of terminals:      263
Number of snets:          2
Number of nets:           12049

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 463.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 379510.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 59878.
[INFO DRT-0033] via shape region query size = 8610.
[INFO DRT-0033] met2 shape region query size = 5410.
[INFO DRT-0033] via2 shape region query size = 6888.
[INFO DRT-0033] met3 shape region query size = 5183.
[INFO DRT-0033] via3 shape region query size = 6888.
[INFO DRT-0033] met4 shape region query size = 1746.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1779 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 457 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0084]   Complete 9850 groups.
#scanned instances     = 26644
#unique  instances     = 463
#stdCellGenAp          = 13133
#stdCellValidPlanarAp  = 43
#stdCellValidViaAp     = 10092
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38381
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:33, elapsed time = 00:00:13, memory = 219.61 (MB), peak = 219.61 (MB)

Number of guides:     94235

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 33088.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 28274.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14786.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 129.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 36.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 47910 vertical wires in 3 frboxes and 28403 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 3809 vertical wires in 3 frboxes and 7504 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 391.28 (MB), peak = 391.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.28 (MB), peak = 391.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 550.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 681.55 (MB).
    Completing 30% with 1008 violations.
    elapsed time = 00:00:07, memory = 739.60 (MB).
    Completing 40% with 1008 violations.
    elapsed time = 00:00:10, memory = 809.32 (MB).
    Completing 50% with 1008 violations.
    elapsed time = 00:00:15, memory = 816.15 (MB).
    Completing 60% with 2084 violations.
    elapsed time = 00:00:19, memory = 822.13 (MB).
    Completing 70% with 2084 violations.
    elapsed time = 00:00:22, memory = 825.22 (MB).
    Completing 80% with 3036 violations.
    elapsed time = 00:00:26, memory = 868.43 (MB).
    Completing 90% with 3036 violations.
    elapsed time = 00:00:30, memory = 860.39 (MB).
    Completing 100% with 4111 violations.
    elapsed time = 00:00:37, memory = 870.20 (MB).
[INFO DRT-0199]   Number of violations = 5246.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      7      0      0      0
Metal Spacing      133      0    918     81     10
Min Hole             0      0      3      0      0
NS Metal             1      0      0      0      0
Recheck              1      0    809    323      2
Short                0      0   2785    173      0
[INFO DRT-0267] cpu time = 00:06:31, elapsed time = 00:00:37, memory = 1184.71 (MB), peak = 1184.71 (MB)
Total wire length = 514871 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 255191 um.
Total wire length on LAYER met2 = 241493 um.
Total wire length on LAYER met3 = 11334 um.
Total wire length on LAYER met4 = 6852 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85522.
Up-via summary (total 85522):.

------------------------
 FR_MASTERSLICE        0
            li1    43574
           met1    41686
           met2      192
           met3       70
           met4        0
------------------------
                   85522


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5246 violations.
    elapsed time = 00:00:00, memory = 1218.71 (MB).
    Completing 20% with 5246 violations.
    elapsed time = 00:00:04, memory = 1216.13 (MB).
    Completing 30% with 4643 violations.
    elapsed time = 00:00:08, memory = 1207.62 (MB).
    Completing 40% with 4643 violations.
    elapsed time = 00:00:10, memory = 1211.68 (MB).
    Completing 50% with 4643 violations.
    elapsed time = 00:00:14, memory = 1247.32 (MB).
    Completing 60% with 3975 violations.
    elapsed time = 00:00:19, memory = 1216.63 (MB).
    Completing 70% with 3975 violations.
    elapsed time = 00:00:21, memory = 1221.27 (MB).
    Completing 80% with 3152 violations.
    elapsed time = 00:00:25, memory = 1231.13 (MB).
    Completing 90% with 3152 violations.
    elapsed time = 00:00:28, memory = 1231.90 (MB).
    Completing 100% with 2517 violations.
    elapsed time = 00:00:32, memory = 1237.57 (MB).
[INFO DRT-0199]   Number of violations = 2517.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          9      0      0      0
Metal Spacing        0    455     30     24
Short                0   1962     37      0
[INFO DRT-0267] cpu time = 00:05:30, elapsed time = 00:00:33, memory = 1243.73 (MB), peak = 1247.32 (MB)
Total wire length = 513181 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 254552 um.
Total wire length on LAYER met2 = 240414 um.
Total wire length on LAYER met3 = 11363 um.
Total wire length on LAYER met4 = 6851 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85482.
Up-via summary (total 85482):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    41657
           met2      198
           met3       70
           met4        0
------------------------
                   85482


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2517 violations.
    elapsed time = 00:00:00, memory = 1243.73 (MB).
    Completing 20% with 2517 violations.
    elapsed time = 00:00:03, memory = 1243.98 (MB).
    Completing 30% with 2579 violations.
    elapsed time = 00:00:06, memory = 1243.98 (MB).
    Completing 40% with 2579 violations.
    elapsed time = 00:00:08, memory = 1243.98 (MB).
    Completing 50% with 2579 violations.
    elapsed time = 00:00:11, memory = 1243.98 (MB).
    Completing 60% with 2504 violations.
    elapsed time = 00:00:13, memory = 1243.98 (MB).
    Completing 70% with 2504 violations.
    elapsed time = 00:00:15, memory = 1243.98 (MB).
    Completing 80% with 2455 violations.
    elapsed time = 00:00:18, memory = 1243.98 (MB).
    Completing 90% with 2455 violations.
    elapsed time = 00:00:21, memory = 1243.98 (MB).
    Completing 100% with 2259 violations.
    elapsed time = 00:00:25, memory = 1244.75 (MB).
[INFO DRT-0199]   Number of violations = 2259.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          7      0      0      0
Metal Spacing        0    415     38     21
Short                0   1728     50      0
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:25, memory = 1247.78 (MB), peak = 1247.78 (MB)
Total wire length = 512419 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 254399 um.
Total wire length on LAYER met2 = 239784 um.
Total wire length on LAYER met3 = 11409 um.
Total wire length on LAYER met4 = 6826 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85242.
Up-via summary (total 85242):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    41411
           met2      203
           met3       71
           met4        0
------------------------
                   85242


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2259 violations.
    elapsed time = 00:00:00, memory = 1247.78 (MB).
    Completing 20% with 2259 violations.
    elapsed time = 00:00:01, memory = 1247.78 (MB).
    Completing 30% with 1677 violations.
    elapsed time = 00:00:04, memory = 1247.78 (MB).
    Completing 40% with 1677 violations.
    elapsed time = 00:00:04, memory = 1247.78 (MB).
    Completing 50% with 1677 violations.
    elapsed time = 00:00:08, memory = 1272.48 (MB).
    Completing 60% with 1254 violations.
    elapsed time = 00:00:10, memory = 1272.48 (MB).
    Completing 70% with 1254 violations.
    elapsed time = 00:00:11, memory = 1272.73 (MB).
    Completing 80% with 774 violations.
    elapsed time = 00:00:19, memory = 1287.12 (MB).
    Completing 90% with 774 violations.
    elapsed time = 00:00:20, memory = 1290.98 (MB).
    Completing 100% with 200 violations.
    elapsed time = 00:00:26, memory = 1297.78 (MB).
[INFO DRT-0199]   Number of violations = 200.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0     68     14
Short                0    110      5
[INFO DRT-0267] cpu time = 00:03:21, elapsed time = 00:00:26, memory = 1297.78 (MB), peak = 1300.59 (MB)
Total wire length = 512703 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251172 um.
Total wire length on LAYER met2 = 240723 um.
Total wire length on LAYER met3 = 13976 um.
Total wire length on LAYER met4 = 6830 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86717.
Up-via summary (total 86717):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    42555
           met2      531
           met3       74
           met4        0
------------------------
                   86717


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 200 violations.
    elapsed time = 00:00:00, memory = 1297.78 (MB).
    Completing 20% with 200 violations.
    elapsed time = 00:00:00, memory = 1297.78 (MB).
    Completing 30% with 164 violations.
    elapsed time = 00:00:04, memory = 1299.78 (MB).
    Completing 40% with 164 violations.
    elapsed time = 00:00:04, memory = 1299.78 (MB).
    Completing 50% with 164 violations.
    elapsed time = 00:00:05, memory = 1299.78 (MB).
    Completing 60% with 141 violations.
    elapsed time = 00:00:06, memory = 1299.78 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:06, memory = 1299.78 (MB).
    Completing 80% with 80 violations.
    elapsed time = 00:00:07, memory = 1299.79 (MB).
    Completing 90% with 80 violations.
    elapsed time = 00:00:07, memory = 1299.79 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:08, memory = 1299.79 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1
Metal Spacing        8
Short               20
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:08, memory = 1299.79 (MB), peak = 1300.59 (MB)
Total wire length = 512711 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251011 um.
Total wire length on LAYER met2 = 240781 um.
Total wire length on LAYER met3 = 14087 um.
Total wire length on LAYER met4 = 6830 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86773.
Up-via summary (total 86773):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    42600
           met2      542
           met3       74
           met4        0
------------------------
                   86773


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:04, memory = 1299.79 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:04, memory = 1299.79 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:04, memory = 1299.79 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:05, memory = 1299.79 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:05, memory = 1299.79 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:05, memory = 1299.79 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:05, memory = 1299.79 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:05, memory = 1299.79 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                1      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:05, memory = 1299.79 (MB), peak = 1300.59 (MB)
Total wire length = 512712 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250994 um.
Total wire length on LAYER met2 = 240793 um.
Total wire length on LAYER met3 = 14094 um.
Total wire length on LAYER met4 = 6830 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86788.
Up-via summary (total 86788):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    42616
           met2      541
           met3       74
           met4        0
------------------------
                   86788


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1299.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 1299.79 (MB), peak = 1300.59 (MB)
Total wire length = 512710 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251000 um.
Total wire length on LAYER met2 = 240789 um.
Total wire length on LAYER met3 = 14089 um.
Total wire length on LAYER met4 = 6830 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86780.
Up-via summary (total 86780):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    42611
           met2      538
           met3       74
           met4        0
------------------------
                   86780


[INFO DRT-0198] Complete detail routing.
Total wire length = 512710 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251000 um.
Total wire length on LAYER met2 = 240789 um.
Total wire length on LAYER met3 = 14089 um.
Total wire length on LAYER met4 = 6830 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86780.
Up-via summary (total 86780):.

------------------------
 FR_MASTERSLICE        0
            li1    43557
           met1    42611
           met2      538
           met3       74
           met4        0
------------------------
                   86780


[INFO DRT-0267] cpu time = 00:20:35, elapsed time = 00:02:18, memory = 1299.79 (MB), peak = 1300.59 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/42-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/42-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/42-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/42-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_17-46-17/42-openroad-detailedrouting/highpass.sdc'…
