--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/v/s/vsouyang/Documents/6.111/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.464(F)|    1.013(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |   -0.129(R)|    0.401(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    1.892(R)|    1.434(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    1.890(R)|    0.414(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    1.358(R)|    0.789(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    1.777(R)|    0.479(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    1.939(R)|    1.120(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    1.546(R)|    1.446(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    2.127(R)|    0.747(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    1.209(R)|    0.582(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.672(R)|    1.944(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.940(R)|    1.212(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.016(R)|    1.288(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.027(R)|    1.299(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.672(R)|    1.944(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.382(R)|    1.654(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.978(R)|    2.250(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -1.037(R)|    1.309(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.288(R)|    0.216(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    2.439(R)|   -0.355(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    5.582(R)|   -2.091(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    0.717(R)|   -0.445(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    0.087(R)|    0.185(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    0.871(R)|   -0.599(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |   -0.025(R)|    0.297(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    0.326(R)|   -0.054(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    0.405(R)|   -0.133(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    0.910(R)|   -0.638(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    0.079(R)|    0.193(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.549(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.522(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.412(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.446(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.586(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.779(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.382(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   15.517(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   15.235(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.596(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.360(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   16.458(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.360(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   18.629(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   14.874(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   13.425(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   13.496(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   15.005(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   15.852(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   14.952(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   14.997(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   14.939(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.301(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |    9.693(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.721(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |   10.351(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |   10.027(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |   10.049(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.780(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.086(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.753(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.455(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |    9.653(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.979(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|    9.347(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.153(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.768(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.360(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   10.108(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.092(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   10.110(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.190(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|    9.988(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.753(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.031(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.010(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.321(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.109(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |   10.379(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.178(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   11.508(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   11.512(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.087(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.086(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.184(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.185(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.375(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   10.996(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.867(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.873(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |   10.391(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.071(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.073(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.329(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.522(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.165(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   12.387(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   14.945(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   12.735(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   11.666(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   11.757(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   11.099(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   10.856(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   15.069(R)|clock_65mhz       |   0.000|
vga_out_blue<0>  |   25.184(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.216(R)|clock_65mhz       |   0.000|
vga_out_blue<1>  |   25.195(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.227(R)|clock_65mhz       |   0.000|
vga_out_blue<2>  |   24.360(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.392(R)|clock_65mhz       |   0.000|
vga_out_blue<3>  |   24.235(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.267(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   25.873(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.218(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   25.664(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.331(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   24.896(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.135(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   24.410(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.828(R)|clock_65mhz       |   0.000|
vga_out_green<0> |   23.570(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.602(R)|clock_65mhz       |   0.000|
vga_out_green<1> |   25.226(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.258(R)|clock_65mhz       |   0.000|
vga_out_green<2> |   24.798(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.830(R)|clock_65mhz       |   0.000|
vga_out_green<3> |   24.191(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.223(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   27.124(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.206(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   27.114(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.196(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   27.697(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.779(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   26.517(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.599(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   14.287(R)|clock_65mhz       |   0.000|
vga_out_red<0>   |   25.219(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.251(R)|clock_65mhz       |   0.000|
vga_out_red<1>   |   25.215(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.247(R)|clock_65mhz       |   0.000|
vga_out_red<2>   |   24.922(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.954(R)|clock_65mhz       |   0.000|
vga_out_red<3>   |   25.523(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.555(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   28.166(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.248(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   25.701(R)|clock_27mhz_IBUFG |   0.000|
                 |   38.783(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   27.755(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.837(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   27.383(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.465(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   15.836(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |   11.906|         |   10.844|    3.283|
clock_27mhz    |    2.593|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.537|         |         |         |
clock_27mhz    |   22.501|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.661|
clock_27mhz    |vga_out_pixel_clock|   11.453|
---------------+-------------------+---------+


Analysis completed Mon Dec 11 14:09:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 593 MB



