 
****************************************
Report : qor
Design : s9234
Version: M-2016.12-SP1
Date   : Thu Feb  7 17:49:42 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          9.31
  Critical Path Slack:           0.59
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        211
  Hierarchical Port Count:        633
  Leaf Cell Count:               1062
  Buf/Inv Cell Count:             197
  Buf Cell Count:                   0
  Inv Cell Count:                 197
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       851
  Sequential Cell Count:          211
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1825.008069
  Noncombinational Area:  1394.234030
  Buf/Inv Area:            250.331841
  Total Buffer Area:             0.00
  Total Inverter Area:         250.33
  Macro/Black Box Area:      0.000000
  Net Area:                626.394479
  -----------------------------------
  Cell Area:              3219.242099
  Design Area:            3845.636578


  Design Rules
  -----------------------------------
  Total Number of Nets:          1100
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.21
  Mapping Optimization:                1.43
  -----------------------------------------
  Overall Compile Time:                4.50
  Overall Compile Wall Clock Time:     4.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
