{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:51:33 2018 " "Info: Processing started: Thu Dec 06 11:51:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/bintohex8/bintohex4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/bintohex8/bintohex4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToHex4-BinToHex4Comportamento " "Info: Found design unit 1: BinToHex4-BinToHex4Comportamento" {  } { { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BinToHex4 " "Info: Found entity 1: BinToHex4" {  } { { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/contador/contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-hardwareContador " "Info: Found design unit 1: contador-hardwareContador" {  } { { "../contador/contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "../contador/contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/registrador/flipflopt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/registrador/flipflopt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopT-flipflopTbehavior " "Info: Found design unit 1: flipflopT-flipflopTbehavior" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Info: Found entity 1: flipflopT" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "modularizador.vhd(19) " "Warning (10639): VHDL warning at modularizador.vhd(19): constant value overflow" {  } { { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 19 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/modularizador/modularizador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/modularizador/modularizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modularizador-modularizadorCircuito " "Info: Found design unit 1: modularizador-modularizadorCircuito" {  } { { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 modularizador " "Info: Found entity 1: modularizador" {  } { { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controladorCircuito " "Info: Found design unit 1: controlador-controladorCircuito" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Info: Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-relogioCircuito " "Info: Found design unit 1: relogio-relogioCircuito" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Info: Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Info: Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularizador modularizador:modulacao " "Info: Elaborating entity \"modularizador\" for hierarchy \"modularizador:modulacao\"" {  } { { "relogio.vhd" "modulacao" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:relogio " "Info: Elaborating entity \"controlador\" for hierarchy \"controlador:relogio\"" {  } { { "relogio.vhd" "relogio" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador controlador:relogio\|contador:cont1 " "Info: Elaborating entity \"contador\" for hierarchy \"controlador:relogio\|contador:cont1\"" {  } { { "controlador.vhd" "cont1" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT controlador:relogio\|contador:cont1\|flipflopT:cont1 " "Info: Elaborating entity \"flipflopT\" for hierarchy \"controlador:relogio\|contador:cont1\|flipflopT:cont1\"" {  } { { "../contador/contador.vhd" "cont1" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iSW1 FlipFlopT.vhd(17) " "Warning (10492): VHDL Process Statement warning at FlipFlopT.vhd(17): signal \"iSW1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iSW1 FlipFlopT.vhd(23) " "Warning (10492): VHDL Process Statement warning at FlipFlopT.vhd(23): signal \"iSW1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToHex4 controlador:relogio\|contador:cont1\|BinToHex4:hex " "Info: Elaborating entity \"BinToHex4\" for hierarchy \"controlador:relogio\|contador:cont1\|BinToHex4:hex\"" {  } { { "../contador/contador.vhd" "hex" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX0_DP VCC " "Warning (13410): Pin \"oHEX0_DP\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX1_DP VCC " "Warning (13410): Pin \"oHEX1_DP\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX2_DP VCC " "Warning (13410): Pin \"oHEX2_DP\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX3_DP VCC " "Warning (13410): Pin \"oHEX3_DP\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX4_DP VCC " "Warning (13410): Pin \"oHEX4_DP\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX5_DP VCC " "Warning (13410): Pin \"oHEX5_DP\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 32 " "Info: 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[1\] " "Info: Register \"controlador:relogio\|horaD\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[0\] " "Info: Register \"controlador:relogio\|horaD\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[2\] " "Info: Register \"controlador:relogio\|horaD\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[3\] " "Info: Register \"controlador:relogio\|horaD\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[4\] " "Info: Register \"controlador:relogio\|horaD\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[5\] " "Info: Register \"controlador:relogio\|horaD\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[6\] " "Info: Register \"controlador:relogio\|horaD\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[7\] " "Info: Register \"controlador:relogio\|horaD\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[8\] " "Info: Register \"controlador:relogio\|horaD\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[9\] " "Info: Register \"controlador:relogio\|horaD\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[10\] " "Info: Register \"controlador:relogio\|horaD\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[11\] " "Info: Register \"controlador:relogio\|horaD\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[12\] " "Info: Register \"controlador:relogio\|horaD\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[13\] " "Info: Register \"controlador:relogio\|horaD\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[14\] " "Info: Register \"controlador:relogio\|horaD\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[15\] " "Info: Register \"controlador:relogio\|horaD\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[16\] " "Info: Register \"controlador:relogio\|horaD\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[17\] " "Info: Register \"controlador:relogio\|horaD\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[18\] " "Info: Register \"controlador:relogio\|horaD\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[19\] " "Info: Register \"controlador:relogio\|horaD\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[20\] " "Info: Register \"controlador:relogio\|horaD\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[21\] " "Info: Register \"controlador:relogio\|horaD\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[22\] " "Info: Register \"controlador:relogio\|horaD\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[23\] " "Info: Register \"controlador:relogio\|horaD\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[24\] " "Info: Register \"controlador:relogio\|horaD\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[25\] " "Info: Register \"controlador:relogio\|horaD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[26\] " "Info: Register \"controlador:relogio\|horaD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[27\] " "Info: Register \"controlador:relogio\|horaD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[28\] " "Info: Register \"controlador:relogio\|horaD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[29\] " "Info: Register \"controlador:relogio\|horaD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[30\] " "Info: Register \"controlador:relogio\|horaD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlador:relogio\|horaD\[31\] " "Info: Register \"controlador:relogio\|horaD\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "398 " "Info: Implemented 398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Info: Implemented 349 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:51:36 2018 " "Info: Processing ended: Thu Dec 06 11:51:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
