Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer.prj"

---- Target Parameters
Target Device                      : XC9500 CPLDs
Output File Name                   : "timer.ngc"

---- Source Options
Top Module Name                    : timer

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/chrwa634/TSEA22/Lab3/Lab3_4/timer.vhd" in Library work.
Architecture behav of Entity timer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <timer> in library <work> (architecture <behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <timer> in library <work> (Architecture <behav>).
Entity <timer> analyzed. Unit <timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer>.
    Related source file is "/home/chrwa634/TSEA22/Lab3/Lab3_4/timer.vhd".
    Found 1-bit register for signal <ce>.
    Found 4-bit register for signal <q_int>.
    Found 4-bit subtractor for signal <q_int$addsub0000> created at line 41.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <timer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <timer> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : timer.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no
Target Technology                  : XC9500 CPLDs

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 38
#      AND2                        : 6
#      AND3                        : 1
#      AND4                        : 1
#      AND5                        : 1
#      INV                         : 20
#      OR2                         : 6
#      XOR2                        : 3
# FlipFlops/Latches                : 5
#      FDC                         : 4
#      FDP                         : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.91 secs
 
--> 


Total memory usage is 604400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

