echo "project open dbe_bpm_fmc130m_4ch_pcie.xise" > run.tcl
echo "process run {Generate Programming File} -force rerun_all" >> run.tcl
xtclsh run.tcl

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/lerwys/Repos/bpm-sw/hdl/syn/ml605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.xst" -ofn "/home/lerwys/Repos/bpm-sw/hdl/syn/ml605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.syr"
Reading design: dbe_bpm_fmc130m_4ch_pcie.prj
INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/ip_cores/dds_adc_input.v" into library work
Parsing module <dds_adc_input>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/timescale.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txcounters.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 85.
Parsing module <eth_txcounters>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_clockgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 69.
Parsing module <eth_clockgen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_receivecontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 77.
Parsing module <eth_receivecontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 94.
Parsing module <eth_txethmac>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_cop.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" included at line 64.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 65.
Parsing module <eth_cop>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 165.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 198: Macro <ETH_TX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 199: Macro <ETH_TX_FIFO_DEPTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 220: Macro <ETH_RX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 221: Macro <ETH_RX_FIFO_DEPTH> is redefined.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 166.
Parsing module <eth_registers>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txstatem.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 87.
Parsing module <eth_txstatem>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_crc.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 77.
Parsing module <eth_crc>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 74.
Parsing module <eth_register>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <eth_wishbone>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" into library work
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 317: Macro <ETH_TX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 318: Macro <ETH_TX_FIFO_DEPTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 322: Macro <ETH_RX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 323: Macro <ETH_RX_FIFO_DEPTH> is redefined.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxaddrcheck.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 67.
Parsing module <eth_rxaddrcheck>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 42.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 198: Macro <ETH_TX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 199: Macro <ETH_TX_FIFO_DEPTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 220: Macro <ETH_RX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 221: Macro <ETH_RX_FIFO_DEPTH> is redefined.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <eth_fifo>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxcounters.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <eth_rxcounters>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_random.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 80.
Parsing module <eth_random>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/timescale.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxethmac.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <eth_rxethmac>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxstatem.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 85.
Parsing module <eth_rxstatem>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_macstatus.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 112.
Parsing module <eth_macstatus>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_shiftreg.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 75.
Parsing module <eth_shiftreg>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/xilinx_dist_ram_16x32.v" into library work
Parsing module <xilinx_dist_ram_16x32>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 43.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 44.
Parsing module <ethmac>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_spram_256x32.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 74.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 75.
Parsing module <eth_spram_256x32>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_miim.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 83.
Parsing module <eth_miim>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 240.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 241.
Parsing module <eth_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_outputcontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 69.
Parsing module <eth_outputcontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_transmitcontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 82.
Parsing module <eth_transmitcontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" into library work
Parsing module <auto_baud>.
WARNING:HDLCompiler:327 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 377: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" into library work
Parsing module <rs232_syscon>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon_top.v" into library work
Parsing module <rs232_syscon_top_1_0>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" into library work
Parsing module <clock_gen>.
Parsing module <clock_gen_select>.
Parsing module <rs232rx>.
Parsing module <rs232tx>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" into library work
Parsing module <sockit_owm>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_clgen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 44.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 45.
Parsing module <spi_shift>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 44.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 45.
Parsing module <spi_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_clgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" included at line 41.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" Line 133: Macro <SPI_OFS_BITS> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" Line 159: Macro <SPI_CTRL_BIT_NB> is redefined.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_bidir_clgen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_shift.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_bidir_shift>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" included at line 43.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 44.
Parsing module <spi_bidir_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_maccontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 85.
Parsing module <eth_maccontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" into library work
Parsing module <lm32_top_full>.
Parsing module <lm32_mc_arithmetic_full>.
Parsing module <lm32_cpu_full>.
Parsing module <lm32_load_store_unit_full>.
Parsing module <lm32_decoder_full>.
Parsing module <lm32_icache_full>.
Parsing module <lm32_dcache_full>.
Parsing module <lm32_instruction_unit_full>.
Parsing module <lm32_interrupt_full>.
Parsing module <lm32_top_full_debug>.
Parsing module <lm32_mc_arithmetic_full_debug>.
Parsing module <lm32_cpu_full_debug>.
Parsing module <lm32_load_store_unit_full_debug>.
Parsing module <lm32_decoder_full_debug>.
Parsing module <lm32_icache_full_debug>.
Parsing module <lm32_dcache_full_debug>.
Parsing module <lm32_debug_full_debug>.
Parsing module <lm32_instruction_unit_full_debug>.
Parsing module <lm32_jtag_full_debug>.
Parsing module <lm32_interrupt_full_debug>.
Parsing module <lm32_top_medium>.
Parsing module <lm32_mc_arithmetic_medium>.
Parsing module <lm32_cpu_medium>.
Parsing module <lm32_load_store_unit_medium>.
Parsing module <lm32_decoder_medium>.
Parsing module <lm32_instruction_unit_medium>.
Parsing module <lm32_interrupt_medium>.
Parsing module <lm32_top_medium_debug>.
Parsing module <lm32_mc_arithmetic_medium_debug>.
Parsing module <lm32_cpu_medium_debug>.
Parsing module <lm32_load_store_unit_medium_debug>.
Parsing module <lm32_decoder_medium_debug>.
Parsing module <lm32_icache_medium_debug>.
Parsing module <lm32_debug_medium_debug>.
Parsing module <lm32_instruction_unit_medium_debug>.
Parsing module <lm32_jtag_medium_debug>.
Parsing module <lm32_interrupt_medium_debug>.
Parsing module <lm32_top_medium_icache>.
Parsing module <lm32_mc_arithmetic_medium_icache>.
Parsing module <lm32_cpu_medium_icache>.
Parsing module <lm32_load_store_unit_medium_icache>.
Parsing module <lm32_decoder_medium_icache>.
Parsing module <lm32_icache_medium_icache>.
Parsing module <lm32_instruction_unit_medium_icache>.
Parsing module <lm32_interrupt_medium_icache>.
Parsing module <lm32_top_medium_icache_debug>.
Parsing module <lm32_mc_arithmetic_medium_icache_debug>.
Parsing module <lm32_cpu_medium_icache_debug>.
Parsing module <lm32_load_store_unit_medium_icache_debug>.
Parsing module <lm32_decoder_medium_icache_debug>.
Parsing module <lm32_icache_medium_icache_debug>.
Parsing module <lm32_debug_medium_icache_debug>.
Parsing module <lm32_instruction_unit_medium_icache_debug>.
Parsing module <lm32_jtag_medium_icache_debug>.
Parsing module <lm32_interrupt_medium_icache_debug>.
Parsing module <lm32_top_minimal>.
Parsing module <lm32_mc_arithmetic_minimal>.
Parsing module <lm32_cpu_minimal>.
Parsing module <lm32_load_store_unit_minimal>.
Parsing module <lm32_decoder_minimal>.
Parsing module <lm32_instruction_unit_minimal>.
Parsing module <lm32_interrupt_minimal>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" into library work
Parsing module <jtag_cores>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 28.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v" included at line 29.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/virtex6/jtag_tap.v" into library work
Parsing module <jtag_tap>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" into library work
Parsing module <pcie_core>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_gtx_v6.v" into library work
Parsing module <pcie_gtx_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_drp_chanalign_fix_3752_v6.v" into library work
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_tx_sync_rate_v6.v" into library work
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_v6.v" into library work
Parsing module <pcie_bram_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_top.v" into library work
Parsing module <axi_basic_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_clocking_v6.v" into library work
Parsing module <pcie_clocking_v6>.
INFO:HDLCompiler:693 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_clocking_v6.v" Line 86. parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx.v" into library work
Parsing module <axi_basic_tx>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_rx_valid_filter_v6.v" into library work
Parsing module <GTX_RX_VALID_FILTER_V6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" into library work
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_rx_pipeline.v" into library work
Parsing module <axi_basic_rx_pipeline>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_rx.v" into library work
Parsing module <axi_basic_rx>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_top_v6.v" into library work
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" into library work
Parsing module <pcie_pipe_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_lane_v6.v" into library work
Parsing module <pcie_pipe_lane_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_misc_v6.v" into library work
Parsing module <pcie_pipe_misc_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_upconfig_fix_3451_v6.v" into library work
Parsing module <pcie_upconfig_fix_3451_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" into library work
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx_pipeline.v" into library work
Parsing module <axi_basic_tx_pipeline>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_rx_null_gen.v" into library work
Parsing module <axi_basic_rx_null_gen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx_thrtl_ctl.v" into library work
Parsing module <axi_basic_tx_thrtl_ctl>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_brams_v6.v" into library work
Parsing module <pcie_brams_v6>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_reset_delay_v6.v" into library work
Parsing module <pcie_reset_delay_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/genram_pkg.vhd" into library work
Parsing package <genram_pkg>.
Parsing package body <genram_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" into library work
Parsing package <wishbone_pkg>.
Parsing package body <wishbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gencores_pkg.vhd" into library work
Parsing package <gencores_pkg>.
Parsing package body <gencores_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/wb_stream_pkg.vhd" into library work
Parsing package <wb_stream_pkg>.
Parsing package body <wb_stream_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_generic_pkg.vhd" into library work
Parsing package <wb_stream_generic_pkg>.
Parsing package body <wb_stream_generic_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" into library work
Parsing package <fmc_adc_pkg>.
Parsing package body <fmc_adc_pkg>.
WARNING:HDLCompiler:797 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" Line 718: Subprogram <f_num_adc_pins> does not conform with its declaration.
INFO:HDLCompiler:1408 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" Line 263. f_num_adc_pins is declared here
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fabric/wr_fabric_pkg.vhd" into library work
Parsing package <wr_fabric_pkg>.
Parsing package body <wr_fabric_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/dbe_wishbone_pkg.vhd" into library work
Parsing package <dbe_wishbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_pkg.vhd" into library work
Parsing package <ethmac_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" into library work
Parsing package <etherbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" into library work
Parsing entity <dbe_bpm_fmc130m_4ch_pcie>.
Parsing architecture <rtl> of entity <dbe_bpm_fmc130m_4ch_pcie>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/sys_pll.vhd" into library work
Parsing entity <sys_pll>.
Parsing architecture <syn> of entity <sys_pll>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <syn> of entity <clk_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/v6abb64Package_efifo_elink.vhd" into library work
Parsing package <abb64Package>.
Parsing package body <abb64Package>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" into library work
Parsing entity <bpm_pcie_ml605>.
Parsing architecture <Behavioral> of entity <bpm_pcie_ml605>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_common/dbe_common_pkg.vhd" into library work
Parsing package <dbe_common_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fabric/xwb_fabric_sink.vhd" into library work
Parsing entity <xwb_fabric_sink>.
Parsing architecture <rtl> of entity <xwb_fabric_sink>.
Parsing entity <wb_fabric_sink>.
Parsing architecture <wrapper> of entity <wb_fabric_sink>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fabric/xwb_fabric_source.vhd" into library work
Parsing entity <xwb_fabric_source>.
Parsing architecture <rtl> of entity <xwb_fabric_source>.
Parsing entity <wb_fabric_source>.
Parsing architecture <wrapper> of entity <wb_fabric_source>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd" into library work
Parsing entity <fmc_adc_clk>.
Parsing architecture <rtl> of entity <fmc_adc_clk>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" into library work
Parsing entity <fmc_adc_data>.
Parsing architecture <rtl> of entity <fmc_adc_data>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_dly_iface.vhd" into library work
Parsing entity <fmc_adc_dly_iface>.
Parsing architecture <rtl> of entity <fmc_adc_dly_iface>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_buf.vhd" into library work
Parsing entity <fmc_adc_buf>.
Parsing architecture <rtl> of entity <fmc_adc_buf>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_private_pkg.vhd" into library work
Parsing package <fmc_adc_private_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" into library work
Parsing entity <fmc_adc_iface>.
Parsing architecture <rtl> of entity <fmc_adc_iface>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" into library work
Parsing entity <fmc_adc_sync_chains>.
Parsing architecture <rtl> of entity <fmc_adc_sync_chains>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_1_port/chipscope_icon_1_port.vhd" into library work
Parsing entity <chipscope_icon_1_port>.
Parsing architecture <chipscope_icon_1_port_a> of entity <chipscope_icon_1_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_4_port/chipscope_icon_4_port.vhd" into library work
Parsing entity <chipscope_icon_4_port>.
Parsing architecture <chipscope_icon_4_port_a> of entity <chipscope_icon_4_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_7_port/chipscope_icon_7_port.vhd" into library work
Parsing entity <chipscope_icon_7_port>.
Parsing architecture <chipscope_icon_7_port_a> of entity <chipscope_icon_7_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_8_port/chipscope_icon_8_port.vhd" into library work
Parsing entity <chipscope_icon_8_port>.
Parsing architecture <chipscope_icon_8_port_a> of entity <chipscope_icon_8_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_13_port/chipscope_icon_13_port.vhd" into library work
Parsing entity <chipscope_icon_13_port>.
Parsing architecture <chipscope_icon_13_port_a> of entity <chipscope_icon_13_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila.vhd" into library work
Parsing entity <chipscope_ila>.
Parsing architecture <chipscope_ila_a> of entity <chipscope_ila>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_1024.vhd" into library work
Parsing entity <chipscope_ila_1024>.
Parsing architecture <chipscope_ila_1024_a> of entity <chipscope_ila_1024>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_4096.vhd" into library work
Parsing entity <chipscope_ila_4096>.
Parsing architecture <chipscope_ila_4096_a> of entity <chipscope_ila_4096>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_8192.vhd" into library work
Parsing entity <chipscope_ila_8192>.
Parsing architecture <chipscope_ila_8192_a> of entity <chipscope_ila_8192>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_32768.vhd" into library work
Parsing entity <chipscope_ila_32768>.
Parsing architecture <chipscope_ila_32768_a> of entity <chipscope_ila_32768>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_65536.vhd" into library work
Parsing entity <chipscope_ila_65536>.
Parsing architecture <chipscope_ila_65536_a> of entity <chipscope_ila_65536>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_131072.vhd" into library work
Parsing entity <chipscope_ila_131072>.
Parsing architecture <chipscope_ila_131072_a> of entity <chipscope_ila_131072>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/vio/chipscope_vio_256.vhd" into library work
Parsing entity <chipscope_vio_256>.
Parsing architecture <chipscope_vio_256_a> of entity <chipscope_vio_256>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/xwb_stream_sink.vhd" into library work
Parsing entity <xwb_stream_sink>.
Parsing architecture <rtl> of entity <xwb_stream_sink>.
Parsing entity <wb_stream_sink>.
Parsing architecture <wrapper> of entity <wb_stream_sink>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/xwb_stream_source.vhd" into library work
Parsing entity <xwb_stream_source>.
Parsing architecture <rtl> of entity <xwb_stream_source>.
Parsing entity <wb_stream_source>.
Parsing architecture <wrapper> of entity <wb_stream_source>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/xfmc150_regs_pkg.vhd" into library work
Parsing package <fmc150_wbgen2_pkg>.
Parsing package body <fmc150_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/wb_fmc150.vhd" into library work
Parsing entity <wb_fmc150>.
Parsing architecture <rtl> of entity <wb_fmc150>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/xwb_fmc150.vhd" into library work
Parsing entity <xwb_fmc150>.
Parsing architecture <rtl> of entity <xwb_fmc150>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/wb_fmc150_port.vhd" into library work
Parsing entity <wb_fmc150_port>.
Parsing architecture <syn> of entity <wb_fmc150_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/wbgen/wb_fmc516_regs_pkg.vhd" into library work
Parsing package <fmc516_wbgen2_pkg>.
Parsing package body <fmc516_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/wb_fmc516.vhd" into library work
Parsing entity <wb_fmc516>.
Parsing architecture <rtl> of entity <wb_fmc516>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/xwb_fmc516.vhd" into library work
Parsing entity <xwb_fmc516>.
Parsing architecture <rtl> of entity <xwb_fmc516>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/wbgen/wb_fmc516_regs.vhd" into library work
Parsing entity <wb_fmc516_regs>.
Parsing architecture <syn> of entity <wb_fmc516_regs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs_pkg.vhd" into library work
Parsing package <wb_fmc_130m_4ch_csr_wbgen2_pkg>.
Parsing package body <wb_fmc_130m_4ch_csr_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" into library work
Parsing entity <wb_fmc130m_4ch>.
Parsing architecture <rtl> of entity <wb_fmc130m_4ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/xwb_fmc130m_4ch.vhd" into library work
Parsing entity <xwb_fmc130m_4ch>.
Parsing architecture <rtl> of entity <xwb_fmc130m_4ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" into library work
Parsing entity <wb_fmc_130m_4ch_csr>.
Parsing architecture <syn> of entity <wb_fmc_130m_4ch_csr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" into library work
Parsing entity <xwb_ethmac_adapter>.
Parsing architecture <behavioral> of entity <xwb_ethmac_adapter>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" into library work
Parsing entity <wb_ethmac>.
Parsing architecture <rtl> of entity <wb_ethmac>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/xwb_ethmac.vhd" into library work
Parsing entity <xwb_ethmac>.
Parsing architecture <rtl> of entity <xwb_ethmac>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" into library work
Parsing entity <wb_dbe_periph>.
Parsing architecture <rtl> of entity <wb_dbe_periph>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/xwb_dbe_periph.vhd" into library work
Parsing entity <xwb_dbe_periph>.
Parsing architecture <rtl> of entity <xwb_dbe_periph>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" into library work
Parsing entity <wb_rs232_syscon>.
Parsing architecture <rtl> of entity <wb_rs232_syscon>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/xwb_rs232_syscon.vhd" into library work
Parsing entity <xwb_rs232_syscon>.
Parsing architecture <rtl> of entity <xwb_rs232_syscon>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_sink_gen.vhd" into library work
Parsing entity <wb_stream_sink_gen>.
Parsing architecture <rtl> of entity <wb_stream_sink_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_source_gen.vhd" into library work
Parsing entity <wb_stream_source_gen>.
Parsing architecture <rtl> of entity <wb_stream_source_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/xwb_stream_sink_gen.vhd" into library work
Parsing entity <xwb_stream_sink_gen>.
Parsing architecture <rtl> of entity <xwb_stream_sink_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/xwb_stream_source_gen.vhd" into library work
Parsing entity <xwb_stream_source_gen>.
Parsing architecture <rtl> of entity <xwb_stream_source_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/adc/adc_channel_lvds_ddr.vhd" into library work
Parsing entity <adc_channel_lvds_ddr>.
Parsing architecture <rtl> of entity <adc_channel_lvds_ddr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/adc/adc_pkg.vhd" into library work
Parsing package <adc_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/adc/strobe_lvds.vhd" into library work
Parsing entity <strobe_lvds>.
Parsing architecture <rtl> of entity <strobe_lvds>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/ads62p49_ctrl.vhd" into library work
Parsing entity <ads62p49_ctrl>.
Parsing architecture <ads62p49_ctrl_syn> of entity <ads62p49_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/amc7823_ctrl.vhd" into library work
Parsing entity <amc7823_ctrl>.
Parsing architecture <amc7823_ctrl_syn> of entity <amc7823_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/cdce72010_ctrl.vhd" into library work
Parsing entity <cdce72010_ctrl>.
Parsing architecture <cdce72010_ctrl_syn> of entity <cdce72010_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/dac3283_ctrl.vhd" into library work
Parsing entity <dac3283_ctrl>.
Parsing architecture <dac3283_ctrl_syn> of entity <dac3283_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_adc_if.vhd" into library work
Parsing entity <fmc150_adc_if>.
Parsing architecture <rtl> of entity <fmc150_adc_if>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_dac_if.vhd" into library work
Parsing entity <fmc150_dac_if>.
Parsing architecture <rtl> of entity <fmc150_dac_if>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_pkg.vhd" into library work
Parsing package <fmc150_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_spi_ctrl.vhd" into library work
Parsing entity <fmc150_spi_ctrl>.
Parsing architecture <fmc150_spi_ctrl_syn> of entity <fmc150_spi_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_stellar_cmd.vhd" into library work
Parsing entity <fmc150_stellar_cmd>.
Parsing architecture <arch_fmc150_stellar_cmd> of entity <fmc150_stellar_cmd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_testbench.vhd" into library work
Parsing entity <fmc150_testbench>.
Parsing architecture <rtl> of entity <fmc150_testbench>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/pulse2pulse.vhd" into library work
Parsing entity <pulse2pulse>.
Parsing architecture <syn> of entity <pulse2pulse>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_common/reset_synch/reset_synch.vhd" into library work
Parsing entity <reset_synch>.
Parsing architecture <rtl> of entity <reset_synch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/rffe_top/bpm_swap_ctrl/rf_ch_swap.vhd" into library work
Parsing entity <rf_ch_swap>.
Parsing architecture <rtl> of entity <rf_ch_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/rffe_top/bpm_gain_ctrl/utilities_package.vhd" into library work
Parsing package <utilities_pkg>.
Parsing package body <utilities_pkg>.
Parsing entity <data_generator>.
Parsing architecture <rtl> of entity <data_generator>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/rffe_top/bpm_gain_ctrl/mc_serial_ctrl.vhd" into library work
Parsing entity <mc_serial_ctrl>.
Parsing architecture <rtl> of entity <mc_serial_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_crc_gen.vhd" into library work
Parsing entity <gc_crc_gen>.
Parsing architecture <rtl> of entity <gc_crc_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_moving_average.vhd" into library work
Parsing entity <gc_moving_average>.
Parsing architecture <rtl> of entity <gc_moving_average>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" into library work
Parsing entity <gc_extend_pulse>.
Parsing architecture <rtl> of entity <gc_extend_pulse>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_ext_pulse_sync.vhd" into library work
Parsing entity <gc_ext_pulse_sync>.
Parsing architecture <rtl> of entity <gc_ext_pulse_sync>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_delay_gen.vhd" into library work
Parsing entity <gc_delay_gen>.
Parsing architecture <behavioral> of entity <gc_delay_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" into library work
Parsing entity <gc_dual_pi_controller>.
Parsing architecture <behavioral> of entity <gc_dual_pi_controller>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_reset.vhd" into library work
Parsing entity <gc_reset>.
Parsing architecture <rtl> of entity <gc_reset>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_serial_dac.vhd" into library work
Parsing entity <gc_serial_dac>.
Parsing architecture <syn> of entity <gc_serial_dac>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" into library work
Parsing entity <gc_sync_ffs>.
Parsing architecture <behavioral> of entity <gc_sync_ffs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" into library work
Parsing entity <gc_arbitrated_mux>.
Parsing architecture <rtl> of entity <gc_arbitrated_mux>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" into library work
Parsing entity <gc_pulse_synchronizer>.
Parsing architecture <rtl> of entity <gc_pulse_synchronizer>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" into library work
Parsing entity <gc_frequency_meter>.
Parsing architecture <behavioral> of entity <gc_frequency_meter>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" into library work
Parsing package <memory_loader_pkg>.
Parsing package body <memory_loader_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd" into library work
Parsing entity <generic_shiftreg_fifo>.
Parsing architecture <rtl> of entity <generic_shiftreg_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/inferred_sync_fifo.vhd" into library work
Parsing entity <inferred_sync_fifo>.
Parsing architecture <syn> of entity <inferred_sync_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd" into library work
Parsing entity <inferred_async_fifo>.
Parsing architecture <syn> of entity <inferred_async_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd" into library work
Parsing entity <generic_dpram>.
Parsing architecture <syn> of entity <generic_dpram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" into library work
Parsing entity <generic_dpram_sameclock>.
Parsing architecture <syn> of entity <generic_dpram_sameclock>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" into library work
Parsing entity <generic_dpram_dualclock>.
Parsing architecture <syn> of entity <generic_dpram_dualclock>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" into library work
Parsing entity <generic_simple_dpram>.
Parsing architecture <syn> of entity <generic_simple_dpram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" into library work
Parsing entity <generic_spram>.
Parsing architecture <syn> of entity <generic_spram>.
WARNING:HDLCompiler:443 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 58: Function f_bitstring_2_slv does not always return a value.
WARNING:HDLCompiler:443 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 63: Function f_load_from_file does not always return a value.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_pkg>.
Parsing package body <fifo_generator_v6_1_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_defaults>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_xst_comp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd" into library fifo_generator_v6_1
Parsing entity <input_blk>.
Parsing architecture <xilinx> of entity <input_blk>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd" into library fifo_generator_v6_1
Parsing entity <output_blk>.
Parsing architecture <xilinx> of entity <output_blk>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd" into library fifo_generator_v6_1
Parsing entity <shft_wrapper>.
Parsing architecture <xilinx> of entity <shft_wrapper>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd" into library fifo_generator_v6_1
Parsing entity <shft_ram>.
Parsing architecture <xilinx> of entity <shft_ram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd" into library fifo_generator_v6_1
Parsing entity <dmem>.
Parsing architecture <Xilinx> of entity <dmem>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_xst_comp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" into library fifo_generator_v6_1
Parsing entity <memory>.
Parsing architecture <xilinx> of entity <memory>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd" into library fifo_generator_v6_1
Parsing entity <compare>.
Parsing architecture <Xilinx> of entity <compare>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <wr_bin_cntr>.
Parsing architecture <xilinx> of entity <wr_bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <rd_bin_cntr>.
Parsing architecture <xilinx> of entity <rd_bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <updn_cntr>.
Parsing architecture <xilinx> of entity <updn_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_as>.
Parsing architecture <xilinx> of entity <rd_status_flags_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_ss>.
Parsing architecture <xilinx> of entity <rd_status_flags_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_as>.
Parsing architecture <xilinx> of entity <rd_pe_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_ss>.
Parsing architecture <xilinx> of entity <rd_pe_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <rd_handshaking_flags>.
Parsing architecture <xilinx> of entity <rd_handshaking_flags>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_as>.
Parsing architecture <xilinx> of entity <rd_dc_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <rd_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss>.
Parsing architecture <xilinx> of entity <dc_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss_fwft>.
Parsing architecture <xilinx> of entity <dc_ss_fwft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_fwft>.
Parsing architecture <xilinx> of entity <rd_fwft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" into library fifo_generator_v6_1
Parsing entity <rd_logic>.
Parsing architecture <xilinx> of entity <rd_logic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <reset_blk_ramfifo>.
Parsing architecture <xilinx> of entity <reset_blk_ramfifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs>.
Parsing architecture <xilinx> of entity <clk_x_pntrs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_as>.
Parsing architecture <xilinx> of entity <wr_status_flags_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_ss>.
Parsing architecture <xilinx> of entity <wr_status_flags_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_as>.
Parsing architecture <xilinx> of entity <wr_pf_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_ss>.
Parsing architecture <xilinx> of entity <wr_pf_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <wr_handshaking_flags>.
Parsing architecture <xilinx> of entity <wr_handshaking_flags>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_as>.
Parsing architecture <xilinx> of entity <wr_dc_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <wr_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" into library fifo_generator_v6_1
Parsing entity <wr_logic>.
Parsing architecture <xilinx> of entity <wr_logic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_sshft>.
Parsing architecture <xilinx> of entity <wr_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_sshft>.
Parsing architecture <xilinx> of entity <rd_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_sshft>.
Parsing architecture <xilinx> of entity <wr_pf_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_sshft>.
Parsing architecture <xilinx> of entity <rd_pe_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <logic_sshft>.
Parsing architecture <xilinx> of entity <logic_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_ramfifo>.
Parsing architecture <xilinx> of entity <fifo_generator_ramfifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_comps_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd" into library fifo_generator_v6_1
Parsing entity <delay>.
Parsing architecture <xilinx> of entity <delay>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs_builtin>.
Parsing architecture <xilinx> of entity <clk_x_pntrs_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <bin_cntr>.
Parsing architecture <xilinx> of entity <bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <logic_builtin>.
Parsing architecture <xilinx> of entity <logic_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <reset_builtin>.
Parsing architecture <xilinx> of entity <reset_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim>.
Parsing architecture <xilinx> of entity <builtin_prim>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth>.
Parsing architecture <xilinx> of entity <builtin_extdepth>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top>.
Parsing architecture <xilinx> of entity <builtin_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim_v6>.
Parsing architecture <xilinx> of entity <builtin_prim_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth_v6>.
Parsing architecture <xilinx> of entity <builtin_extdepth_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top_v6>.
Parsing architecture <xilinx> of entity <builtin_top_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_builtin>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd" into library fifo_generator_v6_1
Parsing entity <rgtw>.
Parsing architecture <xilinx> of entity <rgtw>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd" into library fifo_generator_v6_1
Parsing entity <wgtr>.
Parsing architecture <xilinx> of entity <wgtr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <input_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <input_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <output_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <output_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd" into library fifo_generator_v6_1
Parsing entity <fifo16_patch_top>.
Parsing architecture <xilinx> of entity <fifo16_patch_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_fifo16_patch>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_xst>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_xst>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" into library work
Parsing entity <generic_async_fifo>.
Parsing architecture <syn> of entity <generic_async_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" into library work
Parsing entity <generic_sync_fifo>.
Parsing architecture <syn> of entity <generic_sync_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" into library work
Parsing entity <wb_async_bridge>.
Parsing architecture <behavioral> of entity <wb_async_bridge>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" into library work
Parsing entity <xwb_async_bridge>.
Parsing architecture <wrapper> of entity <xwb_async_bridge>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" into library work
Parsing entity <wb_onewire_master>.
Parsing architecture <rtl> of entity <wb_onewire_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" into library work
Parsing entity <xwb_onewire_master>.
Parsing architecture <rtl> of entity <xwb_onewire_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" into library work
Parsing entity <i2c_master_bit_ctrl>.
Parsing architecture <structural> of entity <i2c_master_bit_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" into library work
Parsing entity <i2c_master_byte_ctrl>.
Parsing architecture <structural> of entity <i2c_master_byte_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" into library work
Parsing entity <i2c_master_top>.
Parsing architecture <structural> of entity <i2c_master_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" into library work
Parsing entity <wb_i2c_master>.
Parsing architecture <rtl> of entity <wb_i2c_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" into library work
Parsing entity <xwb_i2c_master>.
Parsing architecture <rtl> of entity <xwb_i2c_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" into library work
Parsing entity <xwb_bus_fanout>.
Parsing architecture <rtl> of entity <xwb_bus_fanout>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" into library work
Parsing entity <xwb_dpram>.
Parsing architecture <struct> of entity <xwb_dpram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" into library work
Parsing entity <wb_gpio_port>.
Parsing architecture <behavioral> of entity <wb_gpio_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" into library work
Parsing entity <xwb_gpio_port>.
Parsing architecture <rtl> of entity <xwb_gpio_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" into library work
Parsing entity <wb_tics>.
Parsing architecture <behaviour> of entity <wb_tics>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" into library work
Parsing entity <xwb_tics>.
Parsing architecture <rtl> of entity <xwb_tics>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" into library work
Parsing entity <uart_async_rx>.
Parsing architecture <behavioral> of entity <uart_async_rx>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" into library work
Parsing entity <uart_async_tx>.
Parsing architecture <behavioral> of entity <uart_async_tx>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" into library work
Parsing entity <uart_baud_gen>.
Parsing architecture <behavioral> of entity <uart_baud_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" into library work
Parsing package <uart_wbgen2_pkg>.
Parsing package body <uart_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" into library work
Parsing entity <simple_uart_wb>.
Parsing architecture <syn> of entity <simple_uart_wb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" into library work
Parsing entity <wb_simple_uart>.
Parsing architecture <syn> of entity <wb_simple_uart>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" into library work
Parsing entity <xwb_simple_uart>.
Parsing architecture <rtl> of entity <xwb_simple_uart>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd" into library work
Parsing entity <vic_prio_enc>.
Parsing architecture <syn> of entity <vic_prio_enc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" into library work
Parsing package <wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd" into library work
Parsing entity <wb_slave_vic>.
Parsing architecture <syn> of entity <wb_slave_vic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" into library work
Parsing entity <wb_vic>.
Parsing architecture <syn> of entity <wb_vic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" into library work
Parsing entity <xwb_vic>.
Parsing architecture <wrapper> of entity <xwb_vic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" into library work
Parsing entity <wb_spi>.
Parsing architecture <rtl> of entity <wb_spi>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" into library work
Parsing entity <xwb_spi>.
Parsing architecture <rtl> of entity <xwb_spi>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" into library work
Parsing entity <wb_spi_bidir>.
Parsing architecture <rtl> of entity <wb_spi_bidir>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/xwb_spi_bidir.vhd" into library work
Parsing entity <xwb_spi_bidir>.
Parsing architecture <rtl> of entity <xwb_spi_bidir>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" into library work
Parsing entity <sdb_rom>.
Parsing architecture <rtl> of entity <sdb_rom>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" into library work
Parsing entity <xwb_crossbar>.
Parsing architecture <rtl> of entity <xwb_crossbar>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" into library work
Parsing entity <xwb_sdb_crossbar>.
Parsing architecture <rtl> of entity <xwb_sdb_crossbar>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" into library work
Parsing entity <xwb_lm32>.
Parsing architecture <rtl> of entity <xwb_lm32>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" into library work
Parsing entity <lm32_dp_ram>.
Parsing architecture <syn> of entity <lm32_dp_ram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" into library work
Parsing entity <lm32_ram>.
Parsing architecture <syn> of entity <lm32_ram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" into library work
Parsing entity <wb_slave_adapter>.
Parsing architecture <rtl> of entity <wb_slave_adapter>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" into library work
Parsing entity <xwb_clock_crossing>.
Parsing architecture <rtl> of entity <xwb_clock_crossing>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" into library work
Parsing entity <xwb_dma>.
Parsing architecture <rtl> of entity <xwb_dma>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" into library work
Parsing entity <xwb_streamer>.
Parsing architecture <rtl> of entity <xwb_streamer>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" into library work
Parsing entity <wb_serial_lcd>.
Parsing architecture <rtl> of entity <wb_serial_lcd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" into library work
Parsing entity <wb_spi_flash>.
Parsing architecture <rtl> of entity <wb_spi_flash>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" into library work
Parsing entity <wbgen2_dpssram>.
Parsing architecture <syn> of entity <wbgen2_dpssram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" into library work
Parsing entity <wbgen2_eic>.
Parsing architecture <syn> of entity <wbgen2_eic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" into library work
Parsing entity <wbgen2_fifo_async>.
Parsing architecture <rtl> of entity <wbgen2_fifo_async>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" into library work
Parsing entity <wbgen2_fifo_sync>.
Parsing architecture <rtl> of entity <wbgen2_fifo_sync>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd" into library work
Parsing package <xldr_wbgen2_pkg>.
Parsing package body <xldr_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd" into library work
Parsing entity <wb_xilinx_fpga_loader>.
Parsing architecture <behavioral> of entity <wb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd" into library work
Parsing entity <xwb_xilinx_fpga_loader>.
Parsing architecture <rtl> of entity <xwb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_wb.vhd" into library work
Parsing entity <xloader_wb>.
Parsing architecture <syn> of entity <xloader_wb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" into library work
Parsing package <EB_HDR_PKG>.
Parsing package body <EB_HDR_PKG>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" into library work
Parsing entity <eb_main_fsm>.
Parsing architecture <behavioral> of entity <eb_main_fsm>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" into library work
Parsing entity <EB_checksum>.
Parsing architecture <behavioral> of entity <eb_checksum>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_config.vhd" into library work
Parsing entity <eb_config>.
Parsing architecture <behavioral> of entity <eb_config>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" into library work
Parsing entity <eb_slave_core>.
Parsing architecture <behavioral> of entity <eb_slave_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" into library work
Parsing entity <EB_RX_CTRL>.
Parsing architecture <behavioral> of entity <eb_rx_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" into library work
Parsing entity <EB_TX_CTRL>.
Parsing architecture <behavioral> of entity <eb_tx_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd" into library work
Parsing entity <piso_flag>.
Parsing architecture <behavioral> of entity <piso_flag>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/vhdl_2008_workaround_pkg.vhd" into library work
Parsing package <vhdl_2008_workaround_pkg>.
Parsing package body <vhdl_2008_workaround_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/sipo_flag.vhd" into library work
Parsing entity <sipo_flag>.
Parsing architecture <behavioral> of entity <sipo_flag>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" into library work
Parsing entity <WB_bus_adapter_streaming_sg>.
Parsing architecture <behavioral> of entity <wb_bus_adapter_streaming_sg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/xetherbone_core.vhd" into library work
Parsing entity <xetherbone_core>.
Parsing architecture <wrapper> of entity <xetherbone_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/dsp_cores_pkg.vhd" into library work
Parsing package <dsp_cores_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_u16x16_DSP.vhd" into library work
Parsing entity <multiplier_u16x16_DSP>.
Parsing architecture <multiplier_u16x16_DSP_a> of entity <multiplier_u16x16_dsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_16x10_DSP.vhd" into library work
Parsing entity <multiplier_16x10_DSP>.
Parsing architecture <multiplier_16x10_DSP_a> of entity <multiplier_16x10_dsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" into library work
Parsing entity <position_calc>.
Parsing architecture <rtl> of entity <position_calc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_core_pkg.vhd" into library work
Parsing package <position_calc_core_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/xwb_position_calc_core.vhd" into library work
Parsing entity <xwb_position_calc_core>.
Parsing architecture <rtl> of entity <xwb_position_calc_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" into library work
Parsing entity <wb_position_calc_core>.
Parsing architecture <rtl> of entity <wb_position_calc_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" into library work
Parsing entity <position_calc_cdc_fifo>.
Parsing architecture <rtl> of entity <position_calc_cdc_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/wbgen/xbpm_swap_regs_pkg.vhd" into library work
Parsing package <bpm_swap_wbgen2_pkg>.
Parsing package body <bpm_swap_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/wb_bpm_swap.vhd" into library work
Parsing entity <wb_bpm_swap>.
Parsing architecture <rtl> of entity <wb_bpm_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/xwb_bpm_swap.vhd" into library work
Parsing entity <xwb_bpm_swap>.
Parsing architecture <rtl> of entity <xwb_bpm_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/wbgen/wb_bpm_swap_regs.vhd" into library work
Parsing entity <wb_bpm_swap_regs>.
Parsing architecture <syn> of entity <wb_bpm_swap_regs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_239e4f614ba09ab1.vhd" into library work
Parsing entity <addsb_11_0_239e4f614ba09ab1>.
Parsing architecture <addsb_11_0_239e4f614ba09ab1_a> of entity <addsb_11_0_239e4f614ba09ab1>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_26986301a9f671cd.vhd" into library work
Parsing entity <addsb_11_0_26986301a9f671cd>.
Parsing architecture <addsb_11_0_26986301a9f671cd_a> of entity <addsb_11_0_26986301a9f671cd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_8b0747970e52f130.vhd" into library work
Parsing entity <addsb_11_0_8b0747970e52f130>.
Parsing architecture <addsb_11_0_8b0747970e52f130_a> of entity <addsb_11_0_8b0747970e52f130>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v3_0_06e2cdeaeaa4a078.vhd" into library work
Parsing entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing architecture <cc_cmplr_v3_0_06e2cdeaeaa4a078_a> of entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v3_0_f380cf0963b63169.vhd" into library work
Parsing entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing architecture <cc_cmplr_v3_0_f380cf0963b63169_a> of entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cmpy_v5_0_fc1d91881e8e8ae6.vhd" into library work
Parsing entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing architecture <cmpy_v5_0_fc1d91881e8e8ae6_a> of entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cntr_11_0_3166d4cc5b09c744.vhd" into library work
Parsing entity <cntr_11_0_3166d4cc5b09c744>.
Parsing architecture <cntr_11_0_3166d4cc5b09c744_a> of entity <cntr_11_0_3166d4cc5b09c744>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/crdc_v5_0_19fb63dead3076ad.vhd" into library work
Parsing entity <crdc_v5_0_19fb63dead3076ad>.
Parsing architecture <crdc_v5_0_19fb63dead3076ad_a> of entity <crdc_v5_0_19fb63dead3076ad>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" into library work
Parsing entity <addsb_11_0_239e4f614ba09ab1>.
Parsing architecture <addsb_11_0_239e4f614ba09ab1_a> of entity <addsb_11_0_239e4f614ba09ab1>.
Parsing entity <addsb_11_0_26986301a9f671cd>.
Parsing architecture <addsb_11_0_26986301a9f671cd_a> of entity <addsb_11_0_26986301a9f671cd>.
Parsing entity <addsb_11_0_8b0747970e52f130>.
Parsing architecture <addsb_11_0_8b0747970e52f130_a> of entity <addsb_11_0_8b0747970e52f130>.
Parsing entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing architecture <cc_cmplr_v3_0_06e2cdeaeaa4a078_a> of entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing architecture <cc_cmplr_v3_0_f380cf0963b63169_a> of entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing architecture <cmpy_v5_0_fc1d91881e8e8ae6_a> of entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing entity <cntr_11_0_3166d4cc5b09c744>.
Parsing architecture <cntr_11_0_3166d4cc5b09c744_a> of entity <cntr_11_0_3166d4cc5b09c744>.
Parsing entity <crdc_v5_0_19fb63dead3076ad>.
Parsing architecture <crdc_v5_0_19fb63dead3076ad_a> of entity <crdc_v5_0_19fb63dead3076ad>.
Parsing entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing architecture <dds_cmplr_v5_0_757016b8a434f5d8_a> of entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing architecture <fr_cmplr_v6_3_0c61ac74cf3e5cc7_a> of entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing architecture <fr_cmplr_v6_3_7533d5f0521a268c_a> of entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing entity <fr_cmplr_v6_3_7a31d7bad92d10e1>.
Parsing architecture <fr_cmplr_v6_3_7a31d7bad92d10e1_a> of entity <fr_cmplr_v6_3_7a31d7bad92d10e1>.
Parsing entity <fr_cmplr_v6_3_8243071c64d437f6>.
Parsing architecture <fr_cmplr_v6_3_8243071c64d437f6_a> of entity <fr_cmplr_v6_3_8243071c64d437f6>.
Parsing entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing architecture <fr_cmplr_v6_3_95e3c24666ebc2c9_a> of entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing architecture <fr_cmplr_v6_3_ef8269b30b0e0deb_a> of entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing entity <mult_11_2_6d8e463c710483da>.
Parsing architecture <mult_11_2_6d8e463c710483da_a> of entity <mult_11_2_6d8e463c710483da>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlclockenablegenerator>.
Parsing architecture <behavior> of entity <xlclockenablegenerator>.
Parsing entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing architecture <behavior> of entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <reinterpret_b62f4240f0>.
Parsing architecture <behavior> of entity <reinterpret_b62f4240f0>.
Parsing entity <xlceprobe>.
Parsing architecture <behavior> of entity <xlceprobe>.
Parsing entity <mux_a2121d82da>.
Parsing architecture <behavior> of entity <mux_a2121d82da>.
Parsing entity <counter_41314d726b>.
Parsing architecture <behavior> of entity <counter_41314d726b>.
Parsing entity <xlusamp>.
Parsing architecture <struct> of entity <xlusamp>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing architecture <behavior> of entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing entity <xldsamp>.
Parsing architecture <struct> of entity <xldsamp>.
Parsing entity <relational_a892e1bf40>.
Parsing architecture <behavior> of entity <relational_a892e1bf40>.
Parsing entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing architecture <behavior> of entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <reinterpret_31a4235b32>.
Parsing architecture <behavior> of entity <reinterpret_31a4235b32>.
Parsing entity <reinterpret_d00df1b782>.
Parsing architecture <behavior> of entity <reinterpret_d00df1b782>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <relational_d29d27b7b3>.
Parsing architecture <behavior> of entity <relational_d29d27b7b3>.
Parsing entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing architecture <behavior> of entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing entity <reinterpret_9934b94a22>.
Parsing architecture <behavior> of entity <reinterpret_9934b94a22>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <xlmult>.
Parsing architecture <behavior> of entity <xlmult>.
Parsing entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing architecture <behavior> of entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing entity <delay_961b43f67a>.
Parsing architecture <behavior> of entity <delay_961b43f67a>.
Parsing entity <constant_f394f3309c>.
Parsing architecture <behavior> of entity <constant_f394f3309c>.
Parsing entity <reinterpret_3cddc67241>.
Parsing architecture <behavior> of entity <reinterpret_3cddc67241>.
Parsing entity <constant_3a9a3daeb9>.
Parsing architecture <behavior> of entity <constant_3a9a3daeb9>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <relational_367321bc0c>.
Parsing architecture <behavior> of entity <relational_367321bc0c>.
Parsing entity <relational_83ca2c6a3c>.
Parsing architecture <behavior> of entity <relational_83ca2c6a3c>.
Parsing entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing architecture <behavior> of entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing architecture <behavior> of entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing architecture <behavior> of entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing entity <reinterpret_4bf1ad328a>.
Parsing architecture <behavior> of entity <reinterpret_4bf1ad328a>.
Parsing entity <xlfir_compiler_51c5153565daf9c16a56082552c5fab1>.
Parsing architecture <behavior> of entity <xlfir_compiler_51c5153565daf9c16a56082552c5fab1>.
Parsing entity <xlfir_compiler_ba9b5011f8762802f29bd8f59c7e39fd>.
Parsing architecture <behavior> of entity <xlfir_compiler_ba9b5011f8762802f29bd8f59c7e39fd>.
Parsing entity <mux_f062741975>.
Parsing architecture <behavior> of entity <mux_f062741975>.
Parsing entity <xlcounter_free>.
Parsing architecture <behavior> of entity <xlcounter_free>.
Parsing entity <mux_187c900130>.
Parsing architecture <behavior> of entity <mux_187c900130>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <expr_375d7bbece>.
Parsing architecture <behavior> of entity <expr_375d7bbece>.
Parsing entity <xldivider_generator_ee95dc360423b121d9ecd626691cc2ae>.
Parsing architecture <behavior> of entity <xldivider_generator_ee95dc360423b121d9ecd626691cc2ae>.
Parsing entity <relational_416cfcae1e>.
Parsing architecture <behavior> of entity <relational_416cfcae1e>.
Parsing entity <xladdsub>.
Parsing architecture <behavior> of entity <xladdsub>.
Parsing entity <reinterpret_040ef1b598>.
Parsing architecture <behavior> of entity <reinterpret_040ef1b598>.
Parsing entity <xldivider_generator_f42228f055beed40ccf45b1ffc83de1a>.
Parsing architecture <behavior> of entity <xldivider_generator_f42228f055beed40ccf45b1ffc83de1a>.
Parsing entity <reinterpret_c3c0e847be>.
Parsing architecture <behavior> of entity <reinterpret_c3c0e847be>.
Parsing entity <concat_43e7f055fa>.
Parsing architecture <behavior> of entity <concat_43e7f055fa>.
Parsing entity <reinterpret_60ea556961>.
Parsing architecture <behavior> of entity <reinterpret_60ea556961>.
Parsing entity <bitbasher_a756ba0096>.
Parsing architecture <behavior> of entity <bitbasher_a756ba0096>.
Parsing entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing architecture <behavior> of entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing entity <bpf_entity_d31c4af409>.
Parsing architecture <structural> of entity <bpf_entity_d31c4af409>.
Parsing entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing architecture <structural> of entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing entity <dds_sub_entity_a4b6b880f6>.
Parsing architecture <structural> of entity <dds_sub_entity_a4b6b880f6>.
Parsing entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing architecture <structural> of entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing architecture <structural> of entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing architecture <structural> of entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing entity <fofb_cordic_entity_fad57e49ce>.
Parsing architecture <structural> of entity <fofb_cordic_entity_fad57e49ce>.
Parsing entity <reg_entity_cf7aa296b2>.
Parsing architecture <structural> of entity <reg_entity_cf7aa296b2>.
Parsing entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing architecture <structural> of entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing entity <reg_entity_71dd029fba>.
Parsing architecture <structural> of entity <reg_entity_71dd029fba>.
Parsing entity <reg1_entity_b079f30e3c>.
Parsing architecture <structural> of entity <reg1_entity_b079f30e3c>.
Parsing entity <cic_fofb_entity_2ed6a6e00c>.
Parsing architecture <structural> of entity <cic_fofb_entity_2ed6a6e00c>.
Parsing entity <fofb_amp_entity_078cdb1842>.
Parsing architecture <structural> of entity <fofb_amp_entity_078cdb1842>.
Parsing entity <fofb_amp0_entity_95b23bfc2c>.
Parsing architecture <structural> of entity <fofb_amp0_entity_95b23bfc2c>.
Parsing entity <fofb_cordic_entity_e4c0810ec7>.
Parsing architecture <structural> of entity <fofb_cordic_entity_e4c0810ec7>.
Parsing entity <reg_entity_9227840bc1>.
Parsing architecture <structural> of entity <reg_entity_9227840bc1>.
Parsing entity <cic_fofb_entity_579902476d>.
Parsing architecture <structural> of entity <cic_fofb_entity_579902476d>.
Parsing entity <fofb_amp_entity_f70fcc8ed9>.
Parsing architecture <structural> of entity <fofb_amp_entity_f70fcc8ed9>.
Parsing entity <fofb_amp1_entity_a049562dde>.
Parsing architecture <structural> of entity <fofb_amp1_entity_a049562dde>.
Parsing entity <fofb_amp_entity_8b25d4b0b6>.
Parsing architecture <structural> of entity <fofb_amp_entity_8b25d4b0b6>.
Parsing entity <cast_truncate1_entity_56731b7870>.
Parsing architecture <structural> of entity <cast_truncate1_entity_56731b7870>.
Parsing entity <k_fofb_mult3_entity_697accc8e2>.
Parsing architecture <structural> of entity <k_fofb_mult3_entity_697accc8e2>.
Parsing entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing architecture <structural> of entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing entity <k_monit_1_mult_entity_016885a3ac>.
Parsing architecture <structural> of entity <k_monit_1_mult_entity_016885a3ac>.
Parsing entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing architecture <structural> of entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing entity <k_tbt_mult_entity_b8fafff255>.
Parsing architecture <structural> of entity <k_tbt_mult_entity_b8fafff255>.
Parsing entity <cast_truncate1_entity_18a9b21a64>.
Parsing architecture <structural> of entity <cast_truncate1_entity_18a9b21a64>.
Parsing entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing architecture <structural> of entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing architecture <structural> of entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing architecture <structural> of entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing architecture <structural> of entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing entity <datareg_en_entity_5c82ef2965>.
Parsing architecture <structural> of entity <datareg_en_entity_5c82ef2965>.
Parsing entity <datareg_en1_entity_8d533fde9e>.
Parsing architecture <structural> of entity <datareg_en1_entity_8d533fde9e>.
Parsing entity <cmixer_0_entity_f630e8d7ec>.
Parsing architecture <structural> of entity <cmixer_0_entity_f630e8d7ec>.
Parsing entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing architecture <structural> of entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing entity <tddm_mixer_entity_8537ade7b6>.
Parsing architecture <structural> of entity <tddm_mixer_entity_8537ade7b6>.
Parsing entity <mixer_entity_a1cd828545>.
Parsing architecture <structural> of entity <mixer_entity_a1cd828545>.
Parsing entity <format1_entity_4e0a69646b>.
Parsing architecture <structural> of entity <format1_entity_4e0a69646b>.
Parsing entity <cast2_entity_4b7421c7c9>.
Parsing architecture <structural> of entity <cast2_entity_4b7421c7c9>.
Parsing entity <format1_entity_3cf61b0d44>.
Parsing architecture <structural> of entity <format1_entity_3cf61b0d44>.
Parsing entity <cast4_entity_4ed908d7fc>.
Parsing architecture <structural> of entity <cast4_entity_4ed908d7fc>.
Parsing entity <reg1_entity_8661a44192>.
Parsing architecture <structural> of entity <reg1_entity_8661a44192>.
Parsing entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing entity <monit_amp_c_entity_c83793ea71>.
Parsing architecture <structural> of entity <monit_amp_c_entity_c83793ea71>.
Parsing entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing architecture <structural> of entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing entity <monit_amp_entity_44da74e268>.
Parsing architecture <structural> of entity <monit_amp_entity_44da74e268>.
Parsing entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing entity <tbt_cordic_entity_232cb2e43e>.
Parsing architecture <structural> of entity <tbt_cordic_entity_232cb2e43e>.
Parsing entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing architecture <structural> of entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing architecture <structural> of entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing entity <trunc_entity_e5eda8a5ac>.
Parsing architecture <structural> of entity <trunc_entity_e5eda8a5ac>.
Parsing entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing entity <tbt_amp0_entity_88b1c45f0e>.
Parsing architecture <structural> of entity <tbt_amp0_entity_88b1c45f0e>.
Parsing entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing entity <tbt_cordic_entity_9dc3371de2>.
Parsing architecture <structural> of entity <tbt_cordic_entity_9dc3371de2>.
Parsing entity <tddm_tbt_entity_1f4b61e651>.
Parsing architecture <structural> of entity <tddm_tbt_entity_1f4b61e651>.
Parsing entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing entity <tbt_amp1_entity_6e98f85f9f>.
Parsing architecture <structural> of entity <tbt_amp1_entity_6e98f85f9f>.
Parsing entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing architecture <structural> of entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing entity <tbt_amp_entity_cbd277bb0c>.
Parsing architecture <structural> of entity <tbt_amp_entity_cbd277bb0c>.
Parsing entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing architecture <structural> of entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing entity <tdm_mix_entity_54ce67e6e8>.
Parsing architecture <structural> of entity <tdm_mix_entity_54ce67e6e8>.
Parsing entity <tdm_monit_entity_6e38292ecb>.
Parsing architecture <structural> of entity <tdm_monit_entity_6e38292ecb>.
Parsing entity <downsample_entity_f33f90217c>.
Parsing architecture <structural> of entity <downsample_entity_f33f90217c>.
Parsing entity <downsample1_entity_312d531c6b>.
Parsing architecture <structural> of entity <downsample1_entity_312d531c6b>.
Parsing entity <tdm_monit_1_entity_746ecf54b0>.
Parsing architecture <structural> of entity <tdm_monit_1_entity_746ecf54b0>.
Parsing entity <datareg_en_entity_79473f9ed1>.
Parsing architecture <structural> of entity <datareg_en_entity_79473f9ed1>.
Parsing entity <datareg_en3_entity_6643090018>.
Parsing architecture <structural> of entity <datareg_en3_entity_6643090018>.
Parsing entity <pulse_stretcher_entity_6e743f7335>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_6e743f7335>.
Parsing entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing architecture <structural> of entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing architecture <structural> of entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing entity <downsample_entity_482880cb12>.
Parsing architecture <structural> of entity <downsample_entity_482880cb12>.
Parsing entity <downsample1_entity_4c88924603>.
Parsing architecture <structural> of entity <downsample1_entity_4c88924603>.
Parsing entity <downsample2_entity_891f07b1a7>.
Parsing architecture <structural> of entity <downsample2_entity_891f07b1a7>.
Parsing entity <downsample7_entity_b85055cb62>.
Parsing architecture <structural> of entity <downsample7_entity_b85055cb62>.
Parsing entity <fifo_monit_q_entity_87341c6215>.
Parsing architecture <structural> of entity <fifo_monit_q_entity_87341c6215>.
Parsing entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing architecture <structural> of entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing entity <pulse_stretcher_entity_5f310e30e0>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_5f310e30e0>.
Parsing entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing architecture <structural> of entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing architecture <structural> of entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing architecture <structural> of entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing entity <format1_entity_a98b06306e>.
Parsing architecture <structural> of entity <format1_entity_a98b06306e>.
Parsing entity <cast1_entity_3d447d0833>.
Parsing architecture <structural> of entity <cast1_entity_3d447d0833>.
Parsing entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing entity <monit_pos_1_entity_522c8cf08d>.
Parsing architecture <structural> of entity <monit_pos_1_entity_522c8cf08d>.
Parsing entity <ddc_bpm_476_066>.
Parsing architecture <structural> of entity <ddc_bpm_476_066>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <xland2>.
Parsing architecture <behavior> of entity <xland2>.
Parsing entity <default_clock_driver>.
Parsing architecture <structural> of entity <default_clock_driver>.
Parsing entity <ddc_bpm_476_066_cw>.
Parsing architecture <structural> of entity <ddc_bpm_476_066_cw>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dds_cmplr_v5_0_757016b8a434f5d8.vhd" into library work
Parsing entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing architecture <dds_cmplr_v5_0_757016b8a434f5d8_a> of entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_e1825854b6ed410d.vhd" into library work
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_f359164f94f65852.vhd" into library work
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fifo_generator_virtex6_8_4_784d0e5148f6dbe1.vhd" into library work
Parsing entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1>.
Parsing architecture <fifo_generator_virtex6_8_4_784d0e5148f6dbe1_a> of entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_0c61ac74cf3e5cc7.vhd" into library work
Parsing entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing architecture <fr_cmplr_v6_3_0c61ac74cf3e5cc7_a> of entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_7533d5f0521a268c.vhd" into library work
Parsing entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing architecture <fr_cmplr_v6_3_7533d5f0521a268c_a> of entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_7a31d7bad92d10e1.vhd" into library work
Parsing entity <fr_cmplr_v6_3_7a31d7bad92d10e1>.
Parsing architecture <fr_cmplr_v6_3_7a31d7bad92d10e1_a> of entity <fr_cmplr_v6_3_7a31d7bad92d10e1>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_8243071c64d437f6.vhd" into library work
Parsing entity <fr_cmplr_v6_3_8243071c64d437f6>.
Parsing architecture <fr_cmplr_v6_3_8243071c64d437f6_a> of entity <fr_cmplr_v6_3_8243071c64d437f6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_95e3c24666ebc2c9.vhd" into library work
Parsing entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing architecture <fr_cmplr_v6_3_95e3c24666ebc2c9_a> of entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_ef8269b30b0e0deb.vhd" into library work
Parsing entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing architecture <fr_cmplr_v6_3_ef8269b30b0e0deb_a> of entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/mult_11_2_6d8e463c710483da.vhd" into library work
Parsing entity <mult_11_2_6d8e463c710483da>.
Parsing architecture <mult_11_2_6d8e463c710483da_a> of entity <mult_11_2_6d8e463c710483da>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/nonleaf_results.vhd" into library work
Parsing entity <bpf_entity_d31c4af409>.
Parsing architecture <structural> of entity <bpf_entity_d31c4af409>.
Parsing entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing architecture <structural> of entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing entity <dds_sub_entity_a4b6b880f6>.
Parsing architecture <structural> of entity <dds_sub_entity_a4b6b880f6>.
Parsing entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing architecture <structural> of entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing architecture <structural> of entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing architecture <structural> of entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing entity <fofb_cordic_entity_fad57e49ce>.
Parsing architecture <structural> of entity <fofb_cordic_entity_fad57e49ce>.
Parsing entity <reg_entity_cf7aa296b2>.
Parsing architecture <structural> of entity <reg_entity_cf7aa296b2>.
Parsing entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing architecture <structural> of entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing entity <reg_entity_71dd029fba>.
Parsing architecture <structural> of entity <reg_entity_71dd029fba>.
Parsing entity <reg1_entity_b079f30e3c>.
Parsing architecture <structural> of entity <reg1_entity_b079f30e3c>.
Parsing entity <cic_fofb_entity_2ed6a6e00c>.
Parsing architecture <structural> of entity <cic_fofb_entity_2ed6a6e00c>.
Parsing entity <fofb_amp_entity_078cdb1842>.
Parsing architecture <structural> of entity <fofb_amp_entity_078cdb1842>.
Parsing entity <fofb_amp0_entity_95b23bfc2c>.
Parsing architecture <structural> of entity <fofb_amp0_entity_95b23bfc2c>.
Parsing entity <fofb_cordic_entity_e4c0810ec7>.
Parsing architecture <structural> of entity <fofb_cordic_entity_e4c0810ec7>.
Parsing entity <reg_entity_9227840bc1>.
Parsing architecture <structural> of entity <reg_entity_9227840bc1>.
Parsing entity <cic_fofb_entity_579902476d>.
Parsing architecture <structural> of entity <cic_fofb_entity_579902476d>.
Parsing entity <fofb_amp_entity_f70fcc8ed9>.
Parsing architecture <structural> of entity <fofb_amp_entity_f70fcc8ed9>.
Parsing entity <fofb_amp1_entity_a049562dde>.
Parsing architecture <structural> of entity <fofb_amp1_entity_a049562dde>.
Parsing entity <fofb_amp_entity_8b25d4b0b6>.
Parsing architecture <structural> of entity <fofb_amp_entity_8b25d4b0b6>.
Parsing entity <cast_truncate1_entity_56731b7870>.
Parsing architecture <structural> of entity <cast_truncate1_entity_56731b7870>.
Parsing entity <k_fofb_mult3_entity_697accc8e2>.
Parsing architecture <structural> of entity <k_fofb_mult3_entity_697accc8e2>.
Parsing entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing architecture <structural> of entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing entity <k_monit_1_mult_entity_016885a3ac>.
Parsing architecture <structural> of entity <k_monit_1_mult_entity_016885a3ac>.
Parsing entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing architecture <structural> of entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing entity <k_tbt_mult_entity_b8fafff255>.
Parsing architecture <structural> of entity <k_tbt_mult_entity_b8fafff255>.
Parsing entity <cast_truncate1_entity_18a9b21a64>.
Parsing architecture <structural> of entity <cast_truncate1_entity_18a9b21a64>.
Parsing entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing architecture <structural> of entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing architecture <structural> of entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing architecture <structural> of entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing architecture <structural> of entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing entity <datareg_en_entity_5c82ef2965>.
Parsing architecture <structural> of entity <datareg_en_entity_5c82ef2965>.
Parsing entity <datareg_en1_entity_8d533fde9e>.
Parsing architecture <structural> of entity <datareg_en1_entity_8d533fde9e>.
Parsing entity <cmixer_0_entity_f630e8d7ec>.
Parsing architecture <structural> of entity <cmixer_0_entity_f630e8d7ec>.
Parsing entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing architecture <structural> of entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing entity <tddm_mixer_entity_8537ade7b6>.
Parsing architecture <structural> of entity <tddm_mixer_entity_8537ade7b6>.
Parsing entity <mixer_entity_a1cd828545>.
Parsing architecture <structural> of entity <mixer_entity_a1cd828545>.
Parsing entity <format1_entity_4e0a69646b>.
Parsing architecture <structural> of entity <format1_entity_4e0a69646b>.
Parsing entity <cast2_entity_4b7421c7c9>.
Parsing architecture <structural> of entity <cast2_entity_4b7421c7c9>.
Parsing entity <format1_entity_3cf61b0d44>.
Parsing architecture <structural> of entity <format1_entity_3cf61b0d44>.
Parsing entity <cast4_entity_4ed908d7fc>.
Parsing architecture <structural> of entity <cast4_entity_4ed908d7fc>.
Parsing entity <reg1_entity_8661a44192>.
Parsing architecture <structural> of entity <reg1_entity_8661a44192>.
Parsing entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing entity <monit_amp_c_entity_c83793ea71>.
Parsing architecture <structural> of entity <monit_amp_c_entity_c83793ea71>.
Parsing entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing architecture <structural> of entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing entity <monit_amp_entity_44da74e268>.
Parsing architecture <structural> of entity <monit_amp_entity_44da74e268>.
Parsing entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing entity <tbt_cordic_entity_232cb2e43e>.
Parsing architecture <structural> of entity <tbt_cordic_entity_232cb2e43e>.
Parsing entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing architecture <structural> of entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing architecture <structural> of entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing entity <trunc_entity_e5eda8a5ac>.
Parsing architecture <structural> of entity <trunc_entity_e5eda8a5ac>.
Parsing entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing entity <tbt_amp0_entity_88b1c45f0e>.
Parsing architecture <structural> of entity <tbt_amp0_entity_88b1c45f0e>.
Parsing entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing entity <tbt_cordic_entity_9dc3371de2>.
Parsing architecture <structural> of entity <tbt_cordic_entity_9dc3371de2>.
Parsing entity <tddm_tbt_entity_1f4b61e651>.
Parsing architecture <structural> of entity <tddm_tbt_entity_1f4b61e651>.
Parsing entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing entity <tbt_amp1_entity_6e98f85f9f>.
Parsing architecture <structural> of entity <tbt_amp1_entity_6e98f85f9f>.
Parsing entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing architecture <structural> of entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing entity <tbt_amp_entity_cbd277bb0c>.
Parsing architecture <structural> of entity <tbt_amp_entity_cbd277bb0c>.
Parsing entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing architecture <structural> of entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing entity <tdm_mix_entity_54ce67e6e8>.
Parsing architecture <structural> of entity <tdm_mix_entity_54ce67e6e8>.
Parsing entity <tdm_monit_entity_6e38292ecb>.
Parsing architecture <structural> of entity <tdm_monit_entity_6e38292ecb>.
Parsing entity <downsample_entity_f33f90217c>.
Parsing architecture <structural> of entity <downsample_entity_f33f90217c>.
Parsing entity <downsample1_entity_312d531c6b>.
Parsing architecture <structural> of entity <downsample1_entity_312d531c6b>.
Parsing entity <tdm_monit_1_entity_746ecf54b0>.
Parsing architecture <structural> of entity <tdm_monit_1_entity_746ecf54b0>.
Parsing entity <datareg_en_entity_79473f9ed1>.
Parsing architecture <structural> of entity <datareg_en_entity_79473f9ed1>.
Parsing entity <datareg_en3_entity_6643090018>.
Parsing architecture <structural> of entity <datareg_en3_entity_6643090018>.
Parsing entity <pulse_stretcher_entity_6e743f7335>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_6e743f7335>.
Parsing entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing architecture <structural> of entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing architecture <structural> of entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing entity <downsample_entity_482880cb12>.
Parsing architecture <structural> of entity <downsample_entity_482880cb12>.
Parsing entity <downsample1_entity_4c88924603>.
Parsing architecture <structural> of entity <downsample1_entity_4c88924603>.
Parsing entity <downsample2_entity_891f07b1a7>.
Parsing architecture <structural> of entity <downsample2_entity_891f07b1a7>.
Parsing entity <downsample7_entity_b85055cb62>.
Parsing architecture <structural> of entity <downsample7_entity_b85055cb62>.
Parsing entity <fifo_monit_q_entity_87341c6215>.
Parsing architecture <structural> of entity <fifo_monit_q_entity_87341c6215>.
Parsing entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing architecture <structural> of entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing entity <pulse_stretcher_entity_5f310e30e0>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_5f310e30e0>.
Parsing entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing architecture <structural> of entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing architecture <structural> of entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing architecture <structural> of entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing entity <format1_entity_a98b06306e>.
Parsing architecture <structural> of entity <format1_entity_a98b06306e>.
Parsing entity <cast1_entity_3d447d0833>.
Parsing architecture <structural> of entity <cast1_entity_3d447d0833>.
Parsing entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing entity <monit_pos_1_entity_522c8cf08d>.
Parsing architecture <structural> of entity <monit_pos_1_entity_522c8cf08d>.
Parsing entity <ddc_bpm_476_066>.
Parsing architecture <structural> of entity <ddc_bpm_476_066>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/perl_results.vhd" into library work
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlclockenablegenerator>.
Parsing architecture <behavior> of entity <xlclockenablegenerator>.
Parsing entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing architecture <behavior> of entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <reinterpret_b62f4240f0>.
Parsing architecture <behavior> of entity <reinterpret_b62f4240f0>.
Parsing entity <xlceprobe>.
Parsing architecture <behavior> of entity <xlceprobe>.
Parsing entity <mux_a2121d82da>.
Parsing architecture <behavior> of entity <mux_a2121d82da>.
Parsing entity <counter_41314d726b>.
Parsing architecture <behavior> of entity <counter_41314d726b>.
Parsing entity <xlusamp>.
Parsing architecture <struct> of entity <xlusamp>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing architecture <behavior> of entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing entity <xldsamp>.
Parsing architecture <struct> of entity <xldsamp>.
Parsing entity <relational_a892e1bf40>.
Parsing architecture <behavior> of entity <relational_a892e1bf40>.
Parsing entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing architecture <behavior> of entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <reinterpret_31a4235b32>.
Parsing architecture <behavior> of entity <reinterpret_31a4235b32>.
Parsing entity <reinterpret_d00df1b782>.
Parsing architecture <behavior> of entity <reinterpret_d00df1b782>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <relational_d29d27b7b3>.
Parsing architecture <behavior> of entity <relational_d29d27b7b3>.
Parsing entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing architecture <behavior> of entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing entity <reinterpret_9934b94a22>.
Parsing architecture <behavior> of entity <reinterpret_9934b94a22>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <xlmult>.
Parsing architecture <behavior> of entity <xlmult>.
Parsing entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing architecture <behavior> of entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing entity <delay_961b43f67a>.
Parsing architecture <behavior> of entity <delay_961b43f67a>.
Parsing entity <constant_f394f3309c>.
Parsing architecture <behavior> of entity <constant_f394f3309c>.
Parsing entity <reinterpret_3cddc67241>.
Parsing architecture <behavior> of entity <reinterpret_3cddc67241>.
Parsing entity <constant_3a9a3daeb9>.
Parsing architecture <behavior> of entity <constant_3a9a3daeb9>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <relational_367321bc0c>.
Parsing architecture <behavior> of entity <relational_367321bc0c>.
Parsing entity <relational_83ca2c6a3c>.
Parsing architecture <behavior> of entity <relational_83ca2c6a3c>.
Parsing entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing architecture <behavior> of entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing architecture <behavior> of entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing architecture <behavior> of entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing entity <reinterpret_4bf1ad328a>.
Parsing architecture <behavior> of entity <reinterpret_4bf1ad328a>.
Parsing entity <xlfir_compiler_51c5153565daf9c16a56082552c5fab1>.
Parsing architecture <behavior> of entity <xlfir_compiler_51c5153565daf9c16a56082552c5fab1>.
Parsing entity <xlfir_compiler_ba9b5011f8762802f29bd8f59c7e39fd>.
Parsing architecture <behavior> of entity <xlfir_compiler_ba9b5011f8762802f29bd8f59c7e39fd>.
Parsing entity <mux_f062741975>.
Parsing architecture <behavior> of entity <mux_f062741975>.
Parsing entity <xlcounter_free>.
Parsing architecture <behavior> of entity <xlcounter_free>.
Parsing entity <mux_187c900130>.
Parsing architecture <behavior> of entity <mux_187c900130>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <expr_375d7bbece>.
Parsing architecture <behavior> of entity <expr_375d7bbece>.
Parsing entity <xldivider_generator_ee95dc360423b121d9ecd626691cc2ae>.
Parsing architecture <behavior> of entity <xldivider_generator_ee95dc360423b121d9ecd626691cc2ae>.
Parsing entity <relational_416cfcae1e>.
Parsing architecture <behavior> of entity <relational_416cfcae1e>.
Parsing entity <xladdsub>.
Parsing architecture <behavior> of entity <xladdsub>.
Parsing entity <reinterpret_040ef1b598>.
Parsing architecture <behavior> of entity <reinterpret_040ef1b598>.
Parsing entity <xldivider_generator_f42228f055beed40ccf45b1ffc83de1a>.
Parsing architecture <behavior> of entity <xldivider_generator_f42228f055beed40ccf45b1ffc83de1a>.
Parsing entity <reinterpret_c3c0e847be>.
Parsing architecture <behavior> of entity <reinterpret_c3c0e847be>.
Parsing entity <concat_43e7f055fa>.
Parsing architecture <behavior> of entity <concat_43e7f055fa>.
Parsing entity <reinterpret_60ea556961>.
Parsing architecture <behavior> of entity <reinterpret_60ea556961>.
Parsing entity <bitbasher_a756ba0096>.
Parsing architecture <behavior> of entity <bitbasher_a756ba0096>.
Parsing entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing architecture <behavior> of entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/un_cross_top.vhd" into library work
Parsing entity <un_cross_top>.
Parsing architecture <rtl> of entity <un_cross_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/swap_cnt_top.vhd" into library work
Parsing entity <swap_cnt_top>.
Parsing architecture <rtl> of entity <swap_cnt_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/rf_ch_swap.vhd" into library work
Parsing entity <rf_ch_swap>.
WARNING:HDLCompiler:685 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/rf_ch_swap.vhd" Line 34: Overwriting existing primary unit rf_ch_swap
Parsing architecture <rtl> of entity <rf_ch_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/inv_ch.vhd" into library work
Parsing entity <inv_ch>.
Parsing architecture <rtl> of entity <inv_ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/delay_inv_ch.vhd" into library work
Parsing entity <delay_inv_ch>.
Parsing architecture <rtl> of entity <delay_inv_ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/inv_chs_top.vhd" into library work
Parsing entity <inv_chs_top>.
Parsing architecture <rtl> of entity <inv_chs_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/dyn_mult_2chs.vhd" into library work
Parsing entity <dyn_mult_2chs>.
Parsing architecture <rtl> of entity <dyn_mult_2chs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDR_Blinker.vhd" into library work
Parsing entity <DDR_Blink>.
Parsing architecture <Behavioral> of entity <ddr_blink>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_Calculate.vhd" into library work
Parsing entity <DMA_Calculate>.
Parsing architecture <Behavioral> of entity <dma_calculate>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_FSM.vhd" into library work
Parsing entity <DMA_FSM>.
Parsing architecture <Behavioral> of entity <dma_fsm>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/FF_tagram64x36.vhd" into library work
Parsing entity <FF_TagRam64x36>.
Parsing architecture <STRUCTURE> of entity <ff_tagram64x36>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Interrupts.vhd" into library work
Parsing entity <Interrupts>.
Parsing architecture <Behavioral> of entity <interrupts>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/PCIe_UserLogic_00.vhd" into library work
Parsing entity <PCIe_UserLogic_00>.
Parsing architecture <structural> of entity <pcie_userlogic_00>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Registers.vhd" into library work
Parsing entity <Regs_Group>.
Parsing architecture <Behavioral> of entity <regs_group>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd" into library work
Parsing entity <RxIn_Delay>.
Parsing architecture <Behavioral> of entity <rxin_delay>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Tx_Output_Arbitor.vhd" into library work
Parsing entity <Tx_Output_Arbitor>.
Parsing architecture <Behavioral> of entity <tx_output_arbitor>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" into library work
Parsing entity <DDRs_Control>.
Parsing architecture <Behavioral> of entity <ddrs_control>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/bram_DDRs_Control_Loopback.vhd" into library work
Parsing entity <bram_DDRs_Control_loopback>.
Parsing architecture <Behavioral> of entity <bram_ddrs_control_loopback>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/ddr_Transact.vhd" into library work
Parsing entity <DDR_Transact>.
Parsing architecture <Behavioral> of entity <ddr_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" into library work
Parsing entity <rx_CplD_Transact>.
Parsing architecture <Behavioral> of entity <rx_cpld_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" into library work
Parsing entity <rx_MRd_Transact>.
Parsing architecture <Behavioral> of entity <rx_mrd_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MWr_Channel.vhd" into library work
Parsing entity <rx_MWr_Transact>.
Parsing architecture <Behavioral> of entity <rx_mwr_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_Transact.vhd" into library work
Parsing entity <rx_Transact>.
Parsing architecture <Behavioral> of entity <rx_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_dsDMA_Channel.vhd" into library work
Parsing entity <dsDMA_Transact>.
Parsing architecture <Behavioral> of entity <dsdma_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" into library work
Parsing entity <usDMA_Transact>.
Parsing architecture <Behavioral> of entity <usdma_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tlpControl.vhd" into library work
Parsing entity <tlpControl>.
Parsing architecture <Behavioral> of entity <tlpcontrol>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Mem_Reader.vhd" into library work
Parsing entity <tx_Mem_Reader>.
Parsing architecture <Behavioral> of entity <tx_mem_reader>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Transact.vhd" into library work
Parsing entity <tx_Transact>.
Parsing architecture <Behavioral> of entity <tx_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd" into library work
Parsing entity <wb_transact>.
Parsing architecture <Behavioral> of entity <wb_transact>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_mem.vhd" into library work
Parsing entity <WB_MEM>.
Parsing architecture <rtl> of entity <wb_mem>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_row_col.vhd" into library work
Parsing entity <arb_row_col>.
Parsing architecture <trans> of entity <arb_row_col>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd" into library work
Parsing entity <bank_state>.
Parsing architecture <trans> of entity <bank_state>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" into library work
Parsing entity <arb_select>.
Parsing architecture <trans> of entity <arb_select>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_mach.vhd" into library work
Parsing entity <bank_mach>.
Parsing architecture <trans> of entity <bank_mach>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" into library work
Parsing entity <col_mach>.
Parsing architecture <trans> of entity <col_mach>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_common.vhd" into library work
Parsing entity <bank_common>.
Parsing architecture <trans> of entity <bank_common>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_compare.vhd" into library work
Parsing entity <bank_compare>.
Parsing architecture <trans> of entity <bank_compare>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_mux.vhd" into library work
Parsing entity <arb_mux>.
Parsing architecture <trans> of entity <arb_mux>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_common.vhd" into library work
Parsing entity <rank_common>.
Parsing architecture <trans> of entity <rank_common>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" into library work
Parsing entity <rank_cntrl>.
Parsing architecture <trans> of entity <rank_cntrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd" into library work
Parsing entity <bank_queue>.
Parsing architecture <trans> of entity <bank_queue>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/mc.vhd" into library work
Parsing entity <mc>.
Parsing architecture <trans> of entity <mc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_mach.vhd" into library work
Parsing entity <rank_mach>.
Parsing architecture <trans> of entity <rank_mach>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd" into library work
Parsing entity <round_robin_arb>.
Parsing architecture <trans> of entity <round_robin_arb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_cntrl.vhd" into library work
Parsing entity <bank_cntrl>.
Parsing architecture <trans> of entity <bank_cntrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ecc/ecc_buf.vhd" into library work
Parsing entity <ecc_buf>.
Parsing architecture <trans> of entity <ecc_buf>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ecc/ecc_gen.vhd" into library work
Parsing entity <ecc_gen>.
Parsing architecture <trans> of entity <ecc_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ecc/ecc_merge_enc.vhd" into library work
Parsing entity <ecc_merge_enc>.
Parsing architecture <trans> of entity <ecc_merge_enc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ecc/ecc_dec_fix.vhd" into library work
Parsing entity <ecc_dec_fix>.
Parsing architecture <trans> of entity <ecc_dec_fix>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr2_ddr3_chipscope.vhd" into library work
Parsing package <ddr2_ddr3_chipscope>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/infrastructure.vhd" into library work
Parsing entity <infrastructure>.
Parsing architecture <arch_infrastructure> of entity <infrastructure>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" into library work
Parsing entity <memc_ui_top>.
Parsing architecture <arch_memc_ui_top> of entity <memc_ui_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/mem_intfc.vhd" into library work
Parsing entity <mem_intfc>.
Parsing architecture <arch> of entity <mem_intfc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/iodelay_ctrl.vhd" into library work
Parsing entity <iodelay_ctrl>.
Parsing architecture <syn> of entity <iodelay_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" into library work
Parsing entity <ddr_v6>.
Parsing architecture <arch_ddr_v6> of entity <ddr_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/clk_ibuf.vhd" into library work
Parsing entity <clk_ibuf>.
Parsing architecture <arch_clk_ibuf> of entity <clk_ibuf>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rddata_sync.vhd" into library work
Parsing entity <phy_rddata_sync>.
Parsing architecture <trans> of entity <phy_rddata_sync>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" into library work
Parsing entity <phy_init>.
Parsing architecture <trans> of entity <phy_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" into library work
Parsing entity <phy_wrlvl>.
Parsing architecture <trans> of entity <phy_wrlvl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdctrl_sync.vhd" into library work
Parsing entity <phy_rdctrl_sync>.
Parsing architecture <trans> of entity <phy_rdctrl_sync>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_ck_iob.vhd" into library work
Parsing entity <phy_ck_iob>.
Parsing architecture <trans> of entity <phy_ck_iob>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" into library work
Parsing entity <phy_data_io>.
Parsing architecture <trans> of entity <phy_data_io>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" into library work
Parsing entity <phy_write>.
Parsing architecture <trans> of entity <phy_write>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd" into library work
Parsing entity <phy_pd>.
Parsing architecture <trans> of entity <phy_pd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/circ_buffer.vhd" into library work
Parsing entity <circ_buffer>.
Parsing architecture <trans> of entity <circ_buffer>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" into library work
Parsing entity <phy_top>.
Parsing architecture <arch> of entity <phy_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/rd_bitslip.vhd" into library work
Parsing entity <rd_bitslip>.
Parsing architecture <trans_rd_bitslip> of entity <rd_bitslip>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" into library work
Parsing entity <phy_pd_top>.
Parsing architecture <arch> of entity <phy_pd_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_read.vhd" into library work
Parsing entity <phy_read>.
Parsing architecture <trans> of entity <phy_read>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dq_iob.vhd" into library work
Parsing entity <phy_dq_iob>.
Parsing architecture <trans_phy_dq_iob> of entity <phy_dq_iob>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_clock_io.vhd" into library work
Parsing entity <phy_clock_io>.
Parsing architecture <trans> of entity <phy_clock_io>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dm_iob.vhd" into library work
Parsing entity <phy_dm_iob>.
Parsing architecture <trans_phy_dm_iob> of entity <phy_dm_iob>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdclk_gen.vhd" into library work
Parsing entity <phy_rdclk_gen>.
Parsing architecture <trans> of entity <phy_rdclk_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_control_io.vhd" into library work
Parsing entity <phy_control_io>.
Parsing architecture <arch_phy_control_io> of entity <phy_control_io>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dqs_iob.vhd" into library work
Parsing entity <phy_dqs_iob>.
Parsing architecture <trans_phy_dqs_iob> of entity <phy_dqs_iob>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dly_ctrl.vhd" into library work
Parsing entity <phy_dly_ctrl>.
Parsing architecture <trans> of entity <phy_dly_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" into library work
Parsing entity <phy_rdlvl>.
Parsing architecture <arch> of entity <phy_rdlvl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_cmd.vhd" into library work
Parsing entity <ui_cmd>.
Parsing architecture <trans> of entity <ui_cmd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_rd_data.vhd" into library work
Parsing entity <ui_rd_data>.
Parsing architecture <trans> of entity <ui_rd_data>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_wr_data.vhd" into library work
Parsing entity <ui_wr_data>.
Parsing architecture <trans> of entity <ui_wr_data>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_top.vhd" into library work
Parsing entity <ui_top>.
Parsing architecture <trans> of entity <ui_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_defaults>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd" into library blk_mem_gen_v4_1
Parsing entity <bindec>.
Parsing architecture <xilinx> of entity <bindec>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_mux>.
Parsing architecture <xilinx> of entity <blk_mem_gen_mux>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_width>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_width>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_generic_cstr>.
Parsing architecture <xilinx> of entity <blk_mem_gen_generic_cstr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_encoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_encoder>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_decoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_decoder>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_input_block>.
Parsing architecture <xilinx> of entity <blk_mem_input_block>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_output_block>.
Parsing architecture <xilinx> of entity <blk_mem_output_block>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_top>.
Parsing architecture <xilinx> of entity <blk_mem_gen_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_v4_1_xst>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v4_1_xst>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dbe_bpm_fmc130m_4ch_pcie> (architecture <rtl>) with generics from library <work>.

Elaborating entity <clk_gen> (architecture <syn>) from library <work>.

Elaborating entity <sys_pll> (architecture <syn>) with generics from library <work>.

Elaborating entity <gc_reset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_sync_ffs> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.
Warning: "Wishbone slave device #1 (WB4-BlockRAM) has an address range that is not a power of 2 minus one (0x15fff). This is not supported by the crossbar."
Warning: "Wishbone slave device #0 (WB4-BlockRAM) has an address range that is not a power of 2 minus one (0x15fff). This is not supported by the crossbar."

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0x3ffe0000]"
Note: "Mapping slave #1[0x10000000/0x3ffe0000]"
Note: "Mapping slave #2[0x20000000/0x3fff0000]"
Note: "Mapping slave #3[0x30004000/0x3fffffe0]"
Note: "Mapping slave #4[0x30005000/0x3ffffe00]"
Note: "Mapping slave #5[0x30006000/0x3fffff00]"
Note: "Mapping slave #6[0x30007000/0x3fffff00]"
Note: "Mapping slave #7[0x30010000/0x3ffff000]"
Note: "Mapping slave #8[0x30020000/0x3ffff000]"
Note: "Mapping slave #9[0x30000000/0x3ffffc00]"

Elaborating entity <bpm_pcie_ml605> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 660: Using initial value "000000000000000000000000000" for h2b_wr_data_count since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 661: Using initial value "000000000000000000000000000" for b2h_rd_data_count since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1028: Using initial value "00" for protocol_link_act since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1030: Using initial value '0' for daq_rstop since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1034: Using initial value '0' for ctl_tv since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1035: Using initial value "00000000000000000000000000000000" for ctl_td since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1038: Using initial value "00000000000000000000000000000000" for ctl_status since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1041: Using initial value '0' for dlm_rv since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1042: Using initial value "00000000000000000000000000000000" for dlm_rd since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1046: Using initial value '0' for dg_running since it is never assigned

Elaborating entity <PCIe_UserLogic_00> (architecture <structural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1317: Assignment to cfg_mgmt_byte_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1318: Assignment to cfg_mgmt_wr_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1319: Assignment to cfg_mgmt_rd_en ignored, since the identifier is never used
Going to verilog side to elaborate module pcie_core

Elaborating module
<pcie_core(ALLOW_X8_GEN2="FALSE",BAR0=-1012,BAR1=-1,BAR2=-1048564,BAR3=-1,BAR4=-524276,BAR5=-1,CARDBUS_CIS_POINTER=0,CLASS_CODE=327680,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=2,DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEVICE_ID=24596,DISABLE_LANE_REVERSAL="TRUE",DISABLE_SCRAMBLING="FALSE",DSN_BASE_PTR=256,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="TRUE",ENABLE_MSG_ROUTE=0,ENABLE_RX_TD_ECRC_TRIM="TRUE",EXPANSION_ROM=0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INTERRUPT_PIN=1,LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=4,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=0,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=0,LL_ACK_TIME
OUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=38,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=4,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=0,MSIX_CAP_TABLE_SIZE=0,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=1,PCIE_CAP_NEXTPTR=0,PCIE_DRP_ENABLE="FALSE",PIPE_PIPELINE_STAGES=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_NEXTPTR=72,PM_CAP_PMESUPPORT=15,PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,REF_CLK_FREQ=0,REVISION_ID=0,SPARE_BIT0=0,SUBSYSTEM_ID=7,SUBSYSTEM_VENDOR_ID=4334,TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RA
M_WRITE_LATENCY=1,TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,UPCONFIG_CAPABLE="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=0,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=2047,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=4334,VSEC_BASE_PTR=0,VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,CAPABILITIES_PTR=64,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPO
RTED="FALSE",DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_RX_TC_FILTER="FALSE",DNSTREAM_LINK_NUM=0,DSN_CAP_ID=3,DSN_CAP_VERSION=1,ENTER_RVRY_EI_L0="TRUE",INFER_EI=12,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=1023,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_RSVD_23_22=0,LINK_CONTROL_RCB=0,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_NEXTPTR=96,MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PG
L3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_ID=1,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_BYTE2=0,SPARE_BYTE3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,TL_RBYPASS="FA
LSE",TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",EXIT_LOOPBACK_ON_EI="TRUE",UPSTREAM_FACING="TRUE",UR_INV_REQ="TRUE",VC_CAP_ID=2,VC_CAP_VERSION=1,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_VERSION=1>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <FDCP(INIT=1'b1)>.

Elaborating module <axi_basic_top(C_DATA_WIDTH=64,C_FAMILY="V6",C_ROOT_PORT="FALSE",C_PM_PRIORITY="FALSE")>.

Elaborating module <axi_basic_rx(C_DATA_WIDTH=64,C_FAMILY="V6",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_rx_pipeline(C_DATA_WIDTH=64,C_FAMILY="V6",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_rx_null_gen(C_DATA_WIDTH=64,TCQ=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_tx(C_DATA_WIDTH=64,C_FAMILY="V6",C_ROOT_PORT="FALSE",C_PM_PRIORITY="FALSE",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_tx_pipeline(C_DATA_WIDTH=64,C_PM_PRIORITY="FALSE",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_tx_thrtl_ctl(C_DATA_WIDTH=64,C_FAMILY="V6",C_ROOT_PORT="FALSE",TCQ=1)>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx_thrtl_ctl.v" Line 650: Assignment to reg_tlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" Line 788: Assignment to trn_tecrc_gen ignored, since the identifier is never used

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=0)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=4,CAP_LINK_SPEED=1,REF_CLK_FREQ=0,USER_CLK_FREQ=2)>.

Elaborating module <BUFG>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=10,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=10,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0)>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" Line 874: Assignment to block_clk ignored, since the identifier is never used

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=0,PIPE_PIPELINE_STAGES=0,AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,ALLOW_X8_GEN2="FALSE",BAR0=-1012,BAR1=-1,BAR2=-1048564,BAR3=-1,BAR4=-524276,BAR5=-1,CAPABILITIES_PTR=64,CARDBUS_CIS_POINTER=0,CLASS_CODE=327680,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=2,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=24596,DISABLE_ASPM_L1_TIMER=
"FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=0,DSN_BASE_PTR=256,DSN_CAP_ID=3,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=1,ENABLE_MSG_ROUTE=0,ENABLE_RX_TD_ECRC_TRIM="TRUE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INFER_EI=12,INTERRUPT_PIN=1,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=1023,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=4,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABL
E="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=0,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=38,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=4,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=96,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=0,MSIX_CAP_TABLE_SIZE=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=1,PCIE_CAP_NEXTPTR=0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_
LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=1,PM_CAP_NEXTPTR=72,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=15,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CA
P_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_BYTE2=0,SPARE_BYTE3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,SUBSYSTEM_ID=7,SUBSYSTEM_VENDOR_ID=4334,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RAM_WRITE_LATENCY=1,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=0,VC_CAP_ID=2,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=1,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=2047,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTA
L_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=4334,VSEC_BASE_PTR=0,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=1>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,ALLOW_X8_GEN2="FALSE",BAR0=-1012,BAR1=-1,BAR2=-1048564,BAR3=-1,BAR4=-524276,BAR5=-1,CAPABILITIES_PTR=64,CARDBUS_CIS_POINTER=0,CLASS_CODE=327680,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=2,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=24596,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DIS
ABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=0,DSN_BASE_PTR=256,DSN_CAP_ID=3,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=1,ENABLE_MSG_ROUTE=0,ENABLE_RX_TD_ECRC_TRIM="TRUE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INFER_EI=12,INTERRUPT_PIN=1,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=1023,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=4,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_D
EEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=0,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=38,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=4,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=96,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=0,MSIX_CAP_TABLE_SIZE=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=1,PCIE_CAP_NEXTPTR=0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=
3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=1,PM_CAP_NEXTPTR=72,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=15,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONT
ROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_BYTE2=0,SPARE_BYTE3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,SUBSYSTEM_ID=7,SUBSYSTEM_VENDOR_ID=4334,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RAM_WRITE_LATENCY=1,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=0,VC_CAP_ID=2,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=1,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=2047,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,
VC0_TX_LASTPACKET=29,VENDOR_ID=4334,VSEC_BASE_PTR=0,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=1>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1166: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1167: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1168: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1169: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1170: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1171: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1172: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1173: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1252: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1253: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1254: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1255: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1256: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1259: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1260: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" Line 1261: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=4,LINK_CAP_MAX_LINK_SPEED=1,PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=0)>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 336: Net <pipe_rx4_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 337: Net <pipe_rx4_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 338: Net <pipe_rx5_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 339: Net <pipe_rx5_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 340: Net <pipe_rx6_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 341: Net <pipe_rx6_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 342: Net <pipe_rx7_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v" Line 343: Net <pipe_rx7_data_q[15]> does not have a driver.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=4,LINK_CAP_MAX_LINK_SPEED=1,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=4,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=4,TX_CLK25_DIVIDER=4,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=10
'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000000001000,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,VC0_TX_LASTPACKET=29,TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,VC0_RX_LIMIT=2047,TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RAM_WRITE_LATENCY=1)>.
"/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 4
"/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 4

Elaborating module <pcie_brams_v6(NUM_BRAMS=4,RAM_RADDR_LATENCY=1,RAM_RDATA_LATENCY=3,RAM_WRITE_LATENCY=1)>.
WARNING:HDLCompiler:1016 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b010010)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b010010,WRITE_WIDTH_A=7'b010010,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" Line 1140: Assignment to rx_func_level_reset_n ignored, since the identifier is never used
Back to vhdl to continue elaboration

Elaborating entity <tlpControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <rx_Transact> (architecture <Behavioral>) from library <work>.

Elaborating entity <RxIn_Delay> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd" Line 769: Assignment to iord_type_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd" Line 770: Assignment to iowr_type_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd" Line 877. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd" Line 792: Assignment to tlp_payload_address_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd" Line 984: Assignment to fsm_tlp_cnt_r1 ignored, since the identifier is never used

Elaborating entity <rx_MRd_Transact> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 195: Assignment to m_axis_rx_tkeep_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 196: Assignment to m_axis_rx_terrfwd_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 315. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 130: <sfifo_15x128> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 698. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 604: Assignment to piocpld_leng ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" Line 717: Assignment to piocpld_empty_r1 ignored, since the identifier is never used

Elaborating entity <rx_MWr_Transact> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MWr_Channel.vhd" Line 201: Assignment to ddr_wr_full_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MWr_Channel.vhd" Line 225: Assignment to m_axis_rx_terrfwd_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MWr_Channel.vhd" Line 376. Case statement is complete. others clause is never selected

Elaborating entity <rx_CplD_Transact> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 362: Assignment to ddr_wr_full_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 463: Assignment to m_axis_rx_terrfwd_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 516: Assignment to m_axis_rx_tvalid_r4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 551: Assignment to m_axis_rx_tdata_little ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 553: Assignment to m_axis_rx_tdata_little_r2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 554: Assignment to m_axis_rx_tdata_little_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 566: Assignment to msb_dsp_tag_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 596: Assignment to rxcpldtrn_state_r2 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 793. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 896: Assignment to dex_cpld_illegal ignored, since the identifier is never used

Elaborating entity <FF_TagRam64x36> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" Line 1380: Assignment to tlb_valid ignored, since the identifier is never used

Elaborating entity <usDMA_Transact> (architecture <Behavioral>) from library <work>.

Elaborating entity <DMA_Calculate> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_Calculate.vhd" Line 572. Case statement is complete. others clause is never selected

Elaborating entity <DMA_FSM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_FSM.vhd" Line 369. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_FSM.vhd" Line 751. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_FSM.vhd" Line 791. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_FSM.vhd" Line 895. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" Line 292: <sfifo_15x128> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" Line 682. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" Line 716: Assignment to ustlp_nempty_r1 ignored, since the identifier is never used

Elaborating entity <dsDMA_Transact> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_dsDMA_Channel.vhd" Line 318: <sfifo_15x128> remains a black-box since it has no binding entity.

Elaborating entity <Interrupts> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Interrupts.vhd" Line 126: Assignment to cfg_interrupt_rdy_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Interrupts.vhd" Line 342. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Interrupts.vhd" Line 93: Net <Irpt_Qout_i[127]> does not have a driver.

Elaborating entity <tx_Transact> (architecture <Behavioral>) from library <work>.

Elaborating entity <tx_Mem_Reader> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Mem_Reader.vhd" Line 230: Assignment to ddr_rdc_full_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Mem_Reader.vhd" Line 491. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Mem_Reader.vhd" Line 723: Assignment to regs_write_mbuf_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Mem_Reader.vhd" Line 806: Assignment to wb_fifo_rden_mask_rise_r2 ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Transact.vhd" Line 324: <mbuf_128x72> remains a black-box since it has no binding entity.

Elaborating entity <Tx_Output_Arbitor> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Tx_Output_Arbitor.vhd" Line 176. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Tx_Output_Arbitor.vhd" Line 269: prior_init_value should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Transact.vhd" Line 590: Assignment to tx_indicator ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Transact.vhd" Line 656: Assignment to maddr_ustlp ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Transact.vhd" Line 1215. Case statement is complete. others clause is never selected

Elaborating entity <Regs_Group> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Registers.vhd" Line 523: Net <icap_BUSY> does not have a driver.

Elaborating entity <DDR_Transact> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/ddr_Transact.vhd" Line 244. Case statement is complete. others clause is never selected

Elaborating entity <DDRs_Control> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" Line 104: <prime_fifo_plain> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" Line 119: <sfifo_15x128> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" Line 865. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" Line 178: Net <wpipe_f2m_din[127]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" Line 243: Net <memc_rd_addr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" Line 250: Net <memc_wr_addr[2]> does not have a driver.

Elaborating entity <wb_transact> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd" Line 70: <prime_fifo_plain> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd" Line 115: Net <rpiped_din[71]> does not have a driver.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1876: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <ddr_v6> (architecture <arch_ddr_v6>) with generics from library <work>.

Elaborating entity <clk_ibuf> (architecture <arch_clk_ibuf>) with generics from library <work>.

Elaborating entity <iodelay_ctrl> (architecture <syn>) with generics from library <work>.

Elaborating entity <infrastructure> (architecture <arch_infrastructure>) with generics from library <work>.

Elaborating entity <memc_ui_top> (architecture <arch_memc_ui_top>) with generics from library <work>.

Elaborating entity <mem_intfc> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/mem_intfc.vhd" Line 721: Assignment to dfi_odt_nom0_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/mem_intfc.vhd" Line 766: Assignment to wire39 ignored, since the identifier is never used

Elaborating entity <mc> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/mc.vhd" Line 279: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/mc.vhd" Line 299: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <rank_mach> (architecture <trans>) with generics from library <work>.

Elaborating entity <rank_cntrl> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 245: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 246: Range is empty (null range)
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 87: <srlc32e> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 434. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 505: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" Line 238: Net <add_rrd_inhbt> does not have a driver.

Elaborating entity <rank_common> (architecture <trans>) with generics from library <work>.

Elaborating entity <round_robin_arb> (architecture <trans>) with generics from library <work>.

Elaborating entity <round_robin_arb> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd" Line 170: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd" Line 194: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd" Line 196: Range is empty (null range)

Elaborating entity <bank_mach> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_cntrl> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_compare> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_compare.vhd" Line 403: Assignment to rank_busy_ns_tmp ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_compare.vhd" Line 149: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_compare.vhd" Line 150: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_compare.vhd" Line 155: Net <req_col_r[11]> does not have a driver.

Elaborating entity <bank_state> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd" Line 366: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd" Line 367: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd" Line 368: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd" Line 463: Net <rd_half_rmw_temp> does not have a driver.

Elaborating entity <bank_queue> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd" Line 367: Range is empty (null range)
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd" Line 637: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd" Line 639: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd" Line 406: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating entity <bank_cntrl> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_state> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_queue> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_cntrl> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_state> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_queue> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_cntrl> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_state> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_queue> (architecture <trans>) with generics from library <work>.

Elaborating entity <bank_common> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_common.vhd" Line 635: Assignment to tsta ignored, since the identifier is never used

Elaborating entity <arb_mux> (architecture <trans>) with generics from library <work>.

Elaborating entity <arb_row_col> (architecture <trans>) with generics from library <work>.

Elaborating entity <round_robin_arb> (architecture <trans>) with generics from library <work>.

Elaborating entity <arb_select> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" Line 571: Assignment to slot_0_read ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" Line 580: Assignment to slot_0_dynamic_odt ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" Line 581: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" Line 234: Net <col_cmd_r[20]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" Line 265: Net <col_row_r[13]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd" Line 304: Net <row_cmd_r[20]> does not have a driver.

Elaborating entity <col_mach> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" Line 123: <ram32m> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" Line 237: Net <offset_r[1]> does not have a driver.

Elaborating entity <phy_top> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 347: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 348: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 357: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 359: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 368: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 377: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 1289: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 1305: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <phy_init> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 239: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 809: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 892: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 901: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 1249: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 1527: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 1546: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 1697: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 2383: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 2389: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 2395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 2401: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 2447: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 3140: Comparison between arrays of unequal length always returns FALSE.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd" Line 3296. Case statement is complete. others clause is never selected

Elaborating entity <phy_control_io> (architecture <arch_phy_control_io>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_control_io.vhd" Line 169: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_control_io.vhd" Line 160: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_control_io.vhd" Line 447: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_control_io.vhd" Line 457: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <phy_clock_io> (architecture <trans>) with generics from library <work>.

Elaborating entity <phy_ck_iob> (architecture <trans>) with generics from library <work>.

Elaborating entity <phy_data_io> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" Line 361: Assignment to rst_r ignored, since the identifier is never used

Elaborating entity <phy_dqs_iob> (architecture <trans_phy_dqs_iob>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dqs_iob.vhd" Line 126: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <rd_bitslip> (architecture <trans_rd_bitslip>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/rd_bitslip.vhd" Line 130. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/rd_bitslip.vhd" Line 162. Case statement is complete. others clause is never selected

Elaborating entity <phy_dm_iob> (architecture <trans_phy_dm_iob>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dm_iob.vhd" Line 116: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dm_iob.vhd" Line 172: Assignment to mask_data_rise0_r4 ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dm_iob.vhd" Line 208: Comparison between arrays of unequal length always returns FALSE.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dm_iob.vhd" Line 272. Case statement is complete. others clause is never selected

Elaborating entity <phy_dq_iob> (architecture <trans_phy_dq_iob>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dq_iob.vhd" Line 131: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dq_iob.vhd" Line 284: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dq_iob.vhd" Line 313: Comparison between arrays of unequal length always returns FALSE.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dq_iob.vhd" Line 377. Case statement is complete. others clause is never selected

Elaborating entity <phy_dly_ctrl> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dly_ctrl.vhd" Line 231: Assignment to dqs_oe_r ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dly_ctrl.vhd" Line 365: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <phy_write> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 212: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 242: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 303: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 401: Comparison between arrays of unequal length always returns FALSE.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 719. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 1370: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 1541: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd" Line 1589: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <phy_wrlvl> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" Line 446: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" Line 590: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" Line 682: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" Line 830: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" Line 850: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd" Line 718: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating entity <phy_read> (architecture <trans>) with generics from library <work>.

Elaborating entity <phy_rdclk_gen> (architecture <trans>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdclk_gen.vhd" Line 395. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdclk_gen.vhd" Line 191: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdclk_gen.vhd" Line 194: Net <rsync_bufr[3]> does not have a driver.

Elaborating entity <phy_rdctrl_sync> (architecture <trans>) with generics from library <work>.

Elaborating entity <phy_rddata_sync> (architecture <trans>) with generics from library <work>.

Elaborating entity <circ_buffer> (architecture <trans>) with generics from library <work>.

Elaborating entity <circ_buffer> (architecture <trans>) with generics from library <work>.

Elaborating entity <phy_rdlvl> (architecture <arch>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 641. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 688: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 719: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1077: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1133: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1173: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1346: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1568: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1306: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 1963: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2093: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2124: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2196: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2225: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2290: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2325: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2340: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd" Line 2393: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <phy_pd_top> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 275: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 283: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 352: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 353: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 354: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 355: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 358: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 359: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 363: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 364: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 368: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <phy_pd> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd" Line 121: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd" Line 133: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd" Line 143: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd" Line 238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd" Line 271: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 399: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 360: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 365: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 419: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd" Line 439: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" Line 547: Net <out_oserdes_wc> does not have a driver.

Elaborating entity <ui_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <ui_cmd> (architecture <trans>) with generics from library <work>.

Elaborating entity <ui_wr_data> (architecture <trans>) with generics from library <work>.

Elaborating entity <ui_rd_data> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_rd_data.vhd" Line 286: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_rd_data.vhd" Line 352: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_rd_data.vhd" Line 179: Net <app_ecc_multiple_err_r[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" Line 678: Net <app_raw_not_ecc[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 779: Assignment to dbg_ocb_mon_off ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 786: Assignment to dbg_pd_msb_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 787: Assignment to dbg_sel_idel_cpt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 788: Assignment to dbg_sel_idel_rsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 789: Assignment to dbg_pd_byte_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 791: Assignment to modify_enable_sel ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 794: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 459: Net <sda_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" Line 460: Net <scl_i> does not have a driver.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 2008: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 568: Net <user_rd_doutB[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 663: Net <wb_FIFO_ow> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 670: Net <user_rd_dout[71]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 671: Net <user_rd_pempty> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 672: Net <user_rd_empty> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 673: Net <user_rd_data_count[14]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 674: Net <user_wr_data_count[14]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 677: Net <user_wr_pfull> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 678: Net <user_wr_full> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 679: Net <user_rd_valid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" Line 1118: Net <ddr_ref_clk_i> does not have a driver.

Elaborating entity <xwb_rs232_syscon> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_rs232_syscon> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module rs232_syscon_top_1_0

Elaborating module <rs232_syscon_top_1_0>.

Elaborating module <rs232_syscon>.
WARNING:HDLCompiler:327 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 377: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <auto_baud(CLOCK_FACTOR_PP=8,LOG2_MAX_COUNT_PP=16)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 322: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 357: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 363: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <rs232tx(START_BITS_PP=1,DATA_BITS_PP=8,STOP_BITS_PP=1,CLOCK_FACTOR_PP=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" Line 656: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" Line 668: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <rs232rx(START_BITS_PP=1,DATA_BITS_PP=8,STOP_BITS_PP=1,CLOCK_FACTOR_PP=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" Line 539: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 472: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 524: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1066: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1067: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1096: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1168: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1176: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1186: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon_top.v" Line 30: Input port master_adr_i[31] is not connected on this instance
Back to vhdl to continue elaboration

Elaborating entity <xwb_dma> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_simple_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" Line 150: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 146: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 164: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <xwb_dpram> (architecture <struct>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 123: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" Line 71: Net <slave1_out_int> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" Line 73: Net <slave2_out_int> does not have a driver.

Elaborating entity <xwb_dpram> (architecture <struct>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.

Elaborating entity <xwb_ethmac> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_ethmac> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module ethmac

Elaborating module <ethmac>.

Elaborating module <eth_miim>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_miim.v" Line 409: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <eth_clockgen>.

Elaborating module <eth_shiftreg>.
WARNING:HDLCompiler:1308 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_shiftreg.v" Line 122: Found full_case directive in module eth_shiftreg. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <eth_outputcontrol>.

Elaborating module <eth_registers>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b0)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b10100000)>.

Elaborating module <eth_register(WIDTH=1,RESET_VALUE=1'b0)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b0)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b010010)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b01100)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b0110)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b01000000)>.

Elaborating module <eth_register(WIDTH=6,RESET_VALUE=6'b111111)>.

Elaborating module <eth_register(WIDTH=4,RESET_VALUE=4'b1111)>.

Elaborating module <eth_register(WIDTH=3,RESET_VALUE=3'b0)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b01100100)>.

Elaborating module <eth_register(WIDTH=1,RESET_VALUE=0)>.

Elaborating module <eth_register(WIDTH=5,RESET_VALUE=5'b0)>.

Elaborating module <eth_register(WIDTH=16,RESET_VALUE=16'b0)>.
WARNING:HDLCompiler:91 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v" Line 883: Signal <dbg_dat> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v" Line 1000: Assignment to ResetTxCIrq_sync1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" Line 399: Assignment to r_NoPre ignored, since the identifier is never used

Elaborating module <eth_maccontrol>.

Elaborating module <eth_receivecontrol>.

Elaborating module <eth_transmitcontrol>.

Elaborating module <eth_txethmac>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" Line 344: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <eth_txcounters>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txcounters.v" Line 172: Assignment to ExcessiveDeferCnt ignored, since the identifier is never used

Elaborating module <eth_txstatem>.

Elaborating module <eth_crc>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" Line 481: Assignment to CrcError ignored, since the identifier is never used

Elaborating module <eth_random>.

Elaborating module <eth_rxethmac>.

Elaborating module <eth_rxstatem>.

Elaborating module <eth_rxcounters>.

Elaborating module <eth_rxaddrcheck>.

Elaborating module <eth_wishbone>.

Elaborating module <eth_spram_256x32(we_width=1)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 821: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 964: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 1001: Result of 31-bit expression is truncated to fit in 30-bit target.

Elaborating module <eth_fifo(DATA_WIDTH=32,DEPTH=256,CNT_WIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 81: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 83: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 114: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 122: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 1395: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 1397: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2001: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2098: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2117: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2399: Assignment to RxBufferAlmostEmpty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2418: Assignment to enough_data_in_rxfifo_for_burst_plus1 ignored, since the identifier is never used
"/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2774. $display ( $time )(eth_wishbone) Ethernet MAC BUSY signal asserted

Elaborating module <eth_macstatus>.
Back to vhdl to continue elaboration

Elaborating entity <xwb_ethmac_adapter> (architecture <behavioral>) from library <work>.

Elaborating entity <WB_bus_adapter_streaming_sg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <sipo_flag> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" Line 104: Net <sipo_clr> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" Line 274: Assignment to rx_ram_dat_reg ignored, since the identifier is never used

Elaborating entity <WB_bus_adapter_streaming_sg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <piso_flag> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <eb_slave_core> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <EB_TX_CTRL> (architecture <behavioral>) from library <work>.

Elaborating entity <piso_flag> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <EB_checksum> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <piso_flag> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" Line 509. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" Line 357: Assignment to sh_hdr_en ignored, since the identifier is never used

Elaborating entity <EB_RX_CTRL> (architecture <behavioral>) from library <work>.

Elaborating entity <sipo_flag> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" Line 473. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" Line 560. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" Line 129: Net <snk_hdr_fsm_rty> does not have a driver.

Elaborating entity <eb_main_fsm> (architecture <behavioral>) from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <reset_blk_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" Line 248: Using initial value "00000000000000000000000000000000" for zero_din_width since it is never assigned

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
WARNING:UtilitiesC:159 - Message file "usenglish/ip.msg" wasn't found.
INFO:ip - 0: (0,0) 	: 36x1024 	u:32
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 36x1024 	u:32

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 3234: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 3234: Assignment ignored
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 509: Net <douta_i[35]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" Line 428: Net <dina_pad[35]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" Line 432: Net <dinb_pad[35]> does not have a driver.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <rd_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_status_flags_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <compare> (architecture <Xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_pe_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <dc_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <updn_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_status_flags_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" Line 168: Net <ram_afull_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" Line 169: Net <ram_afull_fb> does not have a driver.

Elaborating entity <wr_pf_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_handshaking_flags> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" Line 689. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" Line 753: Assignment to s_eb_rx_stall ignored, since the identifier is never used

Elaborating entity <eb_config> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" Line 80: Net <WB_master_i_rty> does not have a driver.

Elaborating entity <xwb_fmc130m_4ch> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_fmc130m_4ch> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 290: Using initial value (('0','0',"00000000"),('0','0',"00000000"),('0','0',"00000000"),('0','0',"00000000")) for adc_in_dummy since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 315: Using initial value ("UUUU","UUUU","UUUU","UUUU") for adc_cs_dly_in since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 455: Using initial value '0' for dummy_bit_low since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 456: Using initial value "0000000000000000" for dummy_adc_vector_low since it is never assigned

Elaborating entity <reset_synch> (architecture <rtl>) from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0xf00]"
Note: "Mapping slave #1[0x100/0xf00]"
Note: "Mapping slave #2[0x200/0xf00]"
Note: "Mapping slave #3[0x300/0xf00]"
Note: "Mapping slave #4[0x400/0xf00]"
Note: "Mapping slave #5[0x800/0xe00]"

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_fmc_130m_4ch_csr> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 114: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 115: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 116: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 117: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 118: Assignment to allzeros ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 816: Assignment to adc_rst ignored, since the identifier is never used

Elaborating entity <fmc_adc_dly_iface> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fmc_adc_buf> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fmc_adc_iface> (architecture <rtl>) with generics from library <work>.
Note: "[ map vector(0) = -1 ]"
Note: "[ map vector(1) = -1 ]"
Note: "[ map vector(2) = -1 ]"
Note: "[ map vector(3) = -1 ]"
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" Line 615: Range is empty (null range)
Note: "[ intercon(0) = 0 ]"
Note: "[ intercon(1) = 1 ]"
Note: "[ intercon(2) = 2 ]"
Note: "[ intercon(3) = 3 ]"

Elaborating entity <fmc_adc_clk> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd" Line 164: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <fmc_adc_clk> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fmc_adc_data> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" Line 207: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 18x1024 	u:16
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 18x1024 	u:16

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 2776: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 2776: Assignment ignored

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <clk_x_pntrs> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_status_flags_as> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_status_flags_as> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" Line 141: Net <ram_almost_full_i> does not have a driver.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fmc_adc_sync_chains> (architecture <rtl>) from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:28
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:28

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <rd_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_status_flags_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <xwb_i2c_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_i2c_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <i2c_master_top> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 204. Case statement is complete. others clause is never selected

Elaborating entity <i2c_master_byte_ctrl> (architecture <structural>) from library <work>.

Elaborating entity <i2c_master_bit_ctrl> (architecture <structural>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" Line 561. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" Line 354. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" Line 90: Net <wb_out_err> does not have a driver.

Elaborating entity <xwb_spi_bidir> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top

Elaborating module <spi_bidir_top(Tp=1)>.

Elaborating module <spi_bidir_clgen>.

Elaborating module <spi_bidir_shift>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.

Elaborating entity <wb_stream_source_gen> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_shiftreg_fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_ext_pulse_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 312: Net <adc_fn_dly_wb_ctl_out[3]_clk_chain_var_inc> does not have a driver.

Elaborating entity <xwb_dbe_periph> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_dbe_periph> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0x700]"
Note: "Mapping slave #1[0x100/0x700]"
Note: "Mapping slave #2[0x200/0x700]"
Note: "Mapping slave #3[0x300/0x7f0]"
Note: "Mapping slave #4[0x400/0x600]"

Elaborating entity <xwb_simple_uart> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_simple_uart> (architecture <syn>) with generics from library <work>.

Elaborating entity <simple_uart_wb> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 56: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 57: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 58: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 59: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 60: Assignment to allzeros ignored, since the identifier is never used

Elaborating entity <uart_baud_gen> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <uart_async_tx> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" Line 139. Case statement is complete. others clause is never selected

Elaborating entity <uart_async_rx> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" Line 132: Net <wb_out_err> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" Line 134: Net <regs_in_host_tdr_rdy_i> does not have a driver.

Elaborating entity <xwb_gpio_port> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_gpio_port> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" Line 146. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" Line 78: Net <gpio_in_synced[31]> does not have a driver.

Elaborating entity <xwb_tics> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_tics> (architecture <behaviour>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" Line 65: Net <wb_out_err> does not have a driver.

Elaborating entity <chipscope_icon_4_port> (architecture <chipscope_icon_4_port_a>) from library <work>.

Elaborating entity <chipscope_ila> (architecture <chipscope_ila_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" Line 459: Net <buttons_dummy[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dbe_bpm_fmc130m_4ch_pcie>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd".
        g_pcieLanes = 4
        pcieLanes = 4
        DDR_DQ_WIDTH = 64
        DDR_PAYLOAD_WIDTH = 256
        DDR_DQS_WIDTH = 8
        DDR_DM_WIDTH = 8
        DDR_ROW_WIDTH = 14
        DDR_BANK_WIDTH = 3
        DDR_CK_WIDTH = 1
        DDR_CKE_WIDTH = 1
        DDR_ODT_WIDTH = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 703: Output port <synced_o> of the instance <cmp_button_sys_ffs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 703: Output port <npulse_o> of the instance <cmp_button_sys_ffs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 727: Output port <slave_o[0]_err> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 727: Output port <slave_o[0]_rty> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 727: Output port <slave_o[0]_stall> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 727: Output port <slave_o[0]_int> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memc_rd_data> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memc_ui_clk> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memc_ui_rst> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memc_cmd_rdy> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memc_wr_rdy> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memc_rd_valid> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <memarb_acc_gnt> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 778: Output port <ext_rst_o> of the instance <cmp_bpm_pcie_ml605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 889: Output port <interrupt_o> of the instance <cmp_dma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 929: Output port <slave2_o_dat> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 929: Output port <slave2_o_ack> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 929: Output port <slave2_o_err> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 929: Output port <slave2_o_rty> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 929: Output port <slave2_o_stall> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 929: Output port <slave2_o_int> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 951: Output port <int_o> of the instance <cmp_xwb_ethmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1013: Output port <irq_tx_done_o> of the instance <cmp_xwb_ethmac_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1013: Output port <irq_rx_done_o> of the instance <cmp_xwb_ethmac_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_clk2x_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_rst_n_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <wbs_source_o[3]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <wbs_source_o[2]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <wbs_source_o[1]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <wbs_source_o[0]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[1]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <trig_hw_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[3]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[2]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[1]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[1]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[1]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1068: Output port <adc_dly_debug_o[0]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1227: Output port <led_oen_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1227: Output port <button_out_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1227: Output port <button_oen_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.vhd" line 1227: Output port <uart_txd_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <buttons_dummy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <md_pad_b> created at line 1004
    Summary:
	inferred   1 Tristate(s).
Unit <dbe_bpm_fmc130m_4ch_pcie> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <sys_pll>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/sys_pll.vhd".
        g_clkin_period = 5.0
        g_clkbout_mult_f = 5.0
        g_clk0_divide_f = 10.0
        g_clk1_divide = 5
    Summary:
	no macro.
Unit <sys_pll> synthesized.

Synthesizing Unit <gc_reset>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_reset.vhd".
        g_clocks = 1
        g_logdelay = 10
        g_syncdepth = 3
    Found 1-bit register for signal <master_rstn>.
    Found 10-bit register for signal <locked_count>.
    Found 3-bit register for signal <shifters<0>>.
    Found 10-bit adder for signal <locked_count[9]_GND_50_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <gc_reset> synthesized.

Synthesizing Unit <gc_sync_ffs>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd".
        g_sync_edge = "positive"
    Register <synced_o> equivalent to <sync2> has been removed
    Found 1-bit register for signal <sync1>.
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <npulse_o>.
    Found 1-bit register for signal <ppulse_o>.
    Found 1-bit register for signal <sync0>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <gc_sync_ffs> synthesized.

Synthesizing Unit <gc_extend_pulse_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 255
    Found 32-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 32-bit subtractor for signal <GND_52_o_GND_52_o_sub_2_OUT<31:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <gc_extend_pulse_1> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 8
        g_num_slaves = 9
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000000000000001100000000001000000100000000000000000000000000000000000000000000110000000000100000000000000000000000000000000000000000000000000011000000000010000011111111111100000000000000000000000000000000000000000000000000000110010100011110111011110000101100011001100000000000000000000000000000000001001000000001001000000101000100010101011101000010001101000010110101000010011100100110100101100100011001110110010100101101010001110101001101001001001000000010000000100000001000000010000000000010","000000000000000000000000000000000011000000000001000010000000000000000000000000000000000000000000001100000000000100000000000000000000000000000000000000000000000000110000000000010000111111111111000000000000000000000000000000000000000000000000000001100101000111101110111100001011000110011000000000000000000000000000000000010010000000010010000001010001000101010111010000100011010000101101010000100111001001101001011001000110011101100101001011010100011101010011010010010010000000100000001000000010000000100000000
00010","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000110000000000000111000000000000000000000000000000000000000000000011000000000000011100001111111100000000000000000000000000000000000000000000000000000110010100010110100000100000001010110010001000000000000000000000000000000001001000000001001000001001000100100100011101010011010010010101111101000101010101000100100001000101010100100100001001001111010011100100010101011111010000110100011001000111001000000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000001100000000000001100000000000000000000000000000000000000000000000110000000000000110000011111111000100000000000000000000000000000000000000000000000100100001010100101111111110011010001010001110000000000000000000000000000000010010000000010011000001110000000101000101010101000100100001001101010000010100001101011111010000010100010001000001010100000101010001000101010100100010000000100000001000000010000000100
00000000001","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000110000000000000101000000000000000000000000000000000000000000000011000000000000010100011111111100010000000000000000000000000000010011100010110000000101111001011111100011001111111010110001011000000000000000000000000000000001001000000001001000010010000100100100111101000011010011110101001001000101010100110101111101000101010101000100100001001101010000010100001100100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000001100000000000001000000000000000000000000000000000000000000000000110000000000000100000000011111000000000000000000000000000000000000000000000000000001100101000111001010101110101011101001010110000000000000000000000000000000010010000000010010000001010001100001010111010000100011010000101101010100110111010001110010011001010110000101101101011010010110111001100111001011010100010001001101010000010101111
10011000000000001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010101111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000
01000000010000000000001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001")
        g_sdb_addr = "00110000000000000000000000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_1> synthesized.

Synthesizing Unit <sdb_rom_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000000000000001100000000001000000100000000000000000000000000000000000000000000110000000000100000000000000000000000000000000000000000000000000011000000000010000011111111111100000000000000000000000000000000000000000000000000000110010100011110111011110000101100011001100000000000000000000000000000000001001000000001001000000101000100010101011101000010001101000010110101000010011100100110100101100100011001110110010100101101010001110101001101001001001000000010000000100000001000000010000000000010","000000000000000000000000000000000011000000000001000010000000000000000000000000000000000000000000001100000000000100000000000000000000000000000000000000000000000000110000000000010000111111111111000000000000000000000000000000000000000000000000000001100101000111101110111100001011000110011000000000000000000000000000000000010010000000010010000001010001000101010111010000100011010000101101010000100111001001101001011001000110011101100101001011010100011101010011010010010010000000100000001000000010000000100000000
00010","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000110000000000000111000000000000000000000000000000000000000000000011000000000000011100001111111100000000000000000000000000000000000000000000000000000110010100010110100000100000001010110010001000000000000000000000000000000001001000000001001000001001000100100100011101010011010010010101111101000101010101000100100001000101010100100100001001001111010011100100010101011111010000110100011001000111001000000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000001100000000000001100000000000000000000000000000000000000000000000110000000000000110000011111111000100000000000000000000000000000000000000000000000100100001010100101111111110011010001010001110000000000000000000000000000000010010000000010011000001110000000101000101010101000100100001001101010000010100001101011111010000010100010001000001010100000101010001000101010100100010000000100000001000000010000000100
00000000001","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000110000000000000101000000000000000000000000000000000000000000000011000000000000010100011111111100010000000000000000000000000000010011100010110000000101111001011111100011001111111010110001011000000000000000000000000000000001001000000001001000010010000100100100111101000011010011110101001001000101010100110101111101000101010101000100100001001101010000010100001100100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000001100000000000001000000000000000000000000000000000000000000000000110000000000000100000000011111000000000000000000000000000000000000000000000000000001100101000111001010101110101011101001010110000000000000000000000000000000010010000000010010000001010001100001010111010000100011010000101101010100110111010001110010011001010110000101101101011010010110111001100111001011010100010001001101010000010101111
10011000000000001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010101111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000
01000000010000000000001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001")
        g_bus_end = "0000000000000000000000000000000000111111111111111111111111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_1', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 8-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <sdb_rom_1> synthesized.

Synthesizing Unit <xwb_crossbar_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 8
        g_num_slaves = 10
        g_registered = true
        g_address = ("00110000000000000000000000000000","00110000000000100000000000000000","00110000000000010000000000000000","00110000000000000111000000000000","00110000000000000110000000000000","00110000000000000101000000000000","00110000000000000100000000000000","00100000000000000000000000000000","00010000000000000000000000000000","00000000000000000000000000000000")
        g_mask = ("00111111111111111111110000000000","00111111111111111111000000000000","00111111111111111111000000000000","00111111111111111111111100000000","00111111111111111111111100000000","00111111111111111111111000000000","00111111111111111111111111100000","00111111111111110000000000000000","00111111111111100000000000000000","00111111111111100000000000000000")
WARNING:Xst:647 - Input <master_i[9]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[8]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[7]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[6]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[5]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <matrix_old<7>>.
    Found 11-bit register for signal <matrix_old<6>>.
    Found 11-bit register for signal <matrix_old<5>>.
    Found 11-bit register for signal <matrix_old<4>>.
    Found 11-bit register for signal <matrix_old<3>>.
    Found 11-bit register for signal <matrix_old<2>>.
    Found 11-bit register for signal <matrix_old<1>>.
    Found 11-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred  88 Multiplexer(s).
Unit <xwb_crossbar_1> synthesized.

Synthesizing Unit <bpm_pcie_ml605>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd".
        SIMULATION = "FALSE"
        INSTANTIATED = "TRUE"
        pcieLanes = 4
        PL_FAST_TRAIN = "FALSE"
        PIPE_SIM_MODE = "FALSE"
        DDR_DQ_WIDTH = 64
        DDR_PAYLOAD_WIDTH = 256
        DDR_DQS_WIDTH = 8
        DDR_DM_WIDTH = 8
        DDR_ROW_WIDTH = 14
        DDR_BANK_WIDTH = 3
        DDR_CK_WIDTH = 1
        DDR_CKE_WIDTH = 1
        DDR_ODT_WIDTH = 1
        SIM_BYPASS_INIT_CAL = "FAST"
WARNING:Xst:647 - Input <memc_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_cmd_addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_wr_mask<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_wr_data<255:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ddr_sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_wr_end> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memarb_acc_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <bram_rd_addr> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <bram_wr_addr> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <bram_wr_din> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <bram_wr_en> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <fifo_wr_din> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <fifo_rd_en> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <fifo_wr_en> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1176: Output port <rst_o> of the instance <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <fc_cpld> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <fc_cplh> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <fc_npd> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <fc_nph> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <fc_pd> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <fc_ph> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_do> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_status> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_command> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_dstatus> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_lcommand> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_dcommand2> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_pcie_link_state> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_pmcsr_powerstate> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_initial_link_width> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_lane_reversal_mode> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_ltssm_state> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_sel_link_width> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <tx_err_drop> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <tx_cfg_req> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_rd_wr_done> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_err_cpl_rdy> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_interrupt_msixenable> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_interrupt_msixfm> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_to_turnoff> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_pmcsr_pme_en> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <cfg_pmcsr_pme_status> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_link_gen2_capable> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_link_partner_gen2_supported> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_link_upcfg_capable> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_received_hot_rst> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1354: Output port <pl_sel_link_rate> of the instance <pcie_core_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <ctl_rd> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <dlm_td> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <tab_we> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <tab_wa> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <tab_wd> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <trn_Blinker> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <protocol_rst> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <ctl_rv> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <ctl_ttake> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <ctl_tstop> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <ctl_reset> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <dlm_tv> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <pio_reading_status> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DMA_us_Done> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DMA_us_Busy> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DMA_us_Busy_LED> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DMA_ds_Busy> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DMA_ds_Busy_LED> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DDR_wr_sof> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DDR_wr_FA> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DDR_rdc_sof> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DDR_rdc_eof> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DDR_rdc_FA> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DG_Reset> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <DG_Mask> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <rx_np_req> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <trn_tsof_n> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1499: Output port <Format_Shower> of the instance <theTlpControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1712: Output port <memc_rd_data> of the instance <LoopBack_BRAM_Off.DDRs_ctrl_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1712: Output port <memc_ui_clk> of the instance <LoopBack_BRAM_Off.DDRs_ctrl_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1712: Output port <memc_cmd_rdy> of the instance <LoopBack_BRAM_Off.DDRs_ctrl_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1712: Output port <memc_wr_rdy> of the instance <LoopBack_BRAM_Off.DDRs_ctrl_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1712: Output port <memc_rd_valid> of the instance <LoopBack_BRAM_Off.DDRs_ctrl_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1712: Output port <memarb_acc_gnt> of the instance <LoopBack_BRAM_Off.DDRs_ctrl_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/pcie/bpm_pcie_ml605.vhd" line 1954: Output port <scl> of the instance <u_ddr_core> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <memc_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rd_doutB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rd_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rd_data_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_wr_data_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <memc_ui_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <memc_cmd_rdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <memc_wr_rdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <memc_rd_valid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <memarb_acc_gnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_FIFO_ow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rd_pempty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_wr_pfull> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rd_valid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr_ref_clk_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <bpm_pcie_ml605> synthesized.

Synthesizing Unit <PCIe_UserLogic_00>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/PCIe_UserLogic_00.vhd".
WARNING:Xst:647 - Input <bram_rd_dout<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_in_1i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_in_2i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_in_3i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_in_4i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_rd_count<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_rd_dout<71:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_wr_count<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg01_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg02_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg03_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg04_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg05_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg06_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg07_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg08_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg09_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg10_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg11_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg12_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg13_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg14_td<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dma_host2board_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dma_host2board_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_rd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_rd_pempty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_rd_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_wr_pfull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inout_logic_cw_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inout_logic_cw_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg01_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg02_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg03_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg04_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg05_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg06_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg07_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg08_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg09_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg10_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg11_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg12_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg13_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg14_tv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_logic_cw_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_logic_cw_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <PCIe_UserLogic_00> synthesized.

Synthesizing Unit <pcie_core>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = -1012
        BAR1 = -1
        BAR2 = -1048564
        BAR3 = -1
        BAR4 = -524276
        BAR5 = -1
        CARDBUS_CIS_POINTER = 0
        CLASS_CODE = 327680
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 2
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEVICE_ID = 24596
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 256
        DSN_CAP_NEXTPTR = 0
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = 0
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        EXPANSION_ROM = 0
        EXT_CFG_CAP_PTR = 63
        EXT_CFG_XP_CAP_PTR = 1023
        HEADER_TYPE = 0
        INTERRUPT_PIN = 1
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 4
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 0
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 0
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 38
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 4
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 0
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 0
        MSIX_CAP_TABLE_SIZE = 0
        PCIE_CAP_DEVICE_PORT_TYPE = 0
        PCIE_CAP_INT_MSG_NUM = 1
        PCIE_CAP_NEXTPTR = 0
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 72
        PM_CAP_PMESUPPORT = 15
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 0
        PM_DATA_SCALE1 = 0
        PM_DATA_SCALE2 = 0
        PM_DATA_SCALE3 = 0
        PM_DATA_SCALE4 = 0
        PM_DATA_SCALE5 = 0
        PM_DATA_SCALE6 = 0
        PM_DATA_SCALE7 = 0
        PM_DATA0 = 0
        PM_DATA1 = 0
        PM_DATA2 = 0
        PM_DATA3 = 0
        PM_DATA4 = 0
        PM_DATA5 = 0
        PM_DATA6 = 0
        PM_DATA7 = 0
        REF_CLK_FREQ = 0
        REVISION_ID = 0
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 7
        SUBSYSTEM_VENDOR_ID = 4334
        TL_RX_RAM_RADDR_LATENCY = 1
        TL_RX_RAM_RDATA_LATENCY = 3
        TL_RX_RAM_WRITE_LATENCY = 1
        TL_TX_RAM_RADDR_LATENCY = 1
        TL_TX_RAM_RDATA_LATENCY = 3
        TL_TX_RAM_WRITE_LATENCY = 1
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 0
        VC_CAP_NEXTPTR = 0
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 2047
        VC0_TOTAL_CREDITS_CD = 308
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 308
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 4334
        VSEC_BASE_PTR = 0
        VSEC_CAP_NEXTPTR = 0
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 296
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 1
        AER_CAP_INT_MSG_NUM_MSI = 10
        AER_CAP_INT_MSG_NUM_MSIX = 21
        AER_CAP_NEXTPTR = 352
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 1
        CAPABILITIES_PTR = 64
        CRM_MODULE_RSTS = 0
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 0
        DSN_CAP_ID = 3
        DSN_CAP_VERSION = 1
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 12
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 1023
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 72
        MSI_CAP_ID = 5
        MSI_CAP_NEXTPTR = 96
        MSIX_BASE_PTR = 156
        MSIX_CAP_ID = 17
        MSIX_CAP_NEXTPTR = 0
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 96
        PCIE_CAP_CAPABILITY_ID = 16
        PCIE_CAP_CAPABILITY_VERSION = 2
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 64
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 1
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 0
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 0
        SPARE_BYTE1 = 0
        SPARE_BYTE2 = 0
        SPARE_BYTE3 = 0
        SPARE_WORD0 = 0
        SPARE_WORD1 = 0
        SPARE_WORD2 = 0
        SPARE_WORD3 = 0
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 2
        VC_CAP_VERSION = 1
        VSEC_CAP_HDR_ID = 4660
        VSEC_CAP_HDR_LENGTH = 24
        VSEC_CAP_HDR_REVISION = 1
        VSEC_CAP_ID = 11
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 744: Output port <np_counter> of the instance <axi_basic_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 744: Output port <trn_tecrc_gen> of the instance <axi_basic_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 864: Output port <block_clk> of the instance <pcie_clocking_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_core.v" line 1125: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pcie_core> synthesized.

Synthesizing Unit <axi_basic_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_top.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Summary:
	no macro.
Unit <axi_basic_top> synthesized.

Synthesizing Unit <axi_basic_rx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_rx.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Summary:
	no macro.
Unit <axi_basic_rx> synthesized.

Synthesizing Unit <axi_basic_rx_pipeline>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_rx_pipeline.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Found 1-bit register for signal <trn_rsof_prev>.
    Found 1-bit register for signal <trn_rrem_prev>.
    Found 1-bit register for signal <trn_rsrc_rdy_prev>.
    Found 7-bit register for signal <trn_rbar_hit_prev>.
    Found 1-bit register for signal <trn_rerrfwd_prev>.
    Found 1-bit register for signal <trn_recrc_err_prev>.
    Found 1-bit register for signal <trn_reof_prev>.
    Found 1-bit register for signal <trn_rsrc_dsc_prev>.
    Found 64-bit register for signal <m_axis_rx_tdata>.
    Found 1-bit register for signal <data_prev>.
    Found 1-bit register for signal <m_axis_rx_tvalid>.
    Found 1-bit register for signal <reg_tlast>.
    Found 8-bit register for signal <reg_tkeep>.
    Found 22-bit register for signal <m_axis_rx_tuser>.
    Found 1-bit register for signal <trn_rdst_rdy>.
    Found 1-bit register for signal <null_mux_sel>.
    Found 1-bit register for signal <trn_in_packet>.
    Found 1-bit register for signal <reg_dsc_detect>.
    Found 1-bit register for signal <trn_rsrc_dsc_d>.
    Found 64-bit register for signal <trn_rd_prev>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <axi_basic_rx_pipeline> synthesized.

Synthesizing Unit <axi_basic_rx_null_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_rx_null_gen.v".
        C_DATA_WIDTH = 64
        TCQ = 1
        KEEP_WIDTH = 8
WARNING:Xst:647 - Input <m_axis_rx_tdata<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tdata<28:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tdata<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tuser<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <reg_pkt_len_counter>.
    Found 1-bit register for signal <cur_state>.
    Found 12-bit subtractor for signal <pkt_len_counter_dec> created at line 238.
    Found 12-bit adder for signal <new_pkt_len> created at line 233.
    Found 12-bit comparator lessequal for signal <n0007> created at line 239
    Found 12-bit comparator lessequal for signal <n0028> created at line 374
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <axi_basic_rx_null_gen> synthesized.

Synthesizing Unit <axi_basic_tx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Summary:
	no macro.
Unit <axi_basic_tx> synthesized.

Synthesizing Unit <axi_basic_tx_pipeline>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx_pipeline.v".
        C_DATA_WIDTH = 64
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Found 1-bit register for signal <axi_in_packet>.
    Found 1-bit register for signal <reg_disable_trn>.
    Found 64-bit register for signal <reg_tdata>.
    Found 1-bit register for signal <reg_tvalid>.
    Found 1-bit register for signal <reg_tkeep<7>>.
    Found 1-bit register for signal <reg_tlast>.
    Found 4-bit register for signal <reg_tuser>.
    Found 1-bit register for signal <reg_tsrc_rdy>.
    Found 1-bit register for signal <trn_in_packet>.
    Summary:
	inferred  75 D-type flip-flop(s).
Unit <axi_basic_tx_pipeline> synthesized.

Synthesizing Unit <axi_basic_tx_thrtl_ctl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/axi_basic_tx_thrtl_ctl.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        TCQ = 1
WARNING:Xst:647 - Input <s_axis_tx_tdata<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_tx_tuser<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rdllp_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pm_send_pme_to> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rdllp_src_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <reg_turnoff_ok> equivalent to <reg_tcfg_gnt> has been removed
    Found 1-bit register for signal <tbuf_av_min_thrtl>.
    Found 1-bit register for signal <tbuf_av_gap_thrtl>.
    Found 3-bit register for signal <tbuf_gap_cnt>.
    Found 6-bit register for signal <tbuf_av_d>.
    Found 1-bit register for signal <tcfg_req_thrtl>.
    Found 1-bit register for signal <trn_tcfg_req_d>.
    Found 1-bit register for signal <trn_tdst_rdy_d>.
    Found 1-bit register for signal <reg_tcfg_gnt>.
    Found 2-bit register for signal <tcfg_req_cnt>.
    Found 1-bit register for signal <tcfg_gnt_pending>.
    Found 1-bit register for signal <ppm_L1_thrtl>.
    Found 1-bit register for signal <ppm_L23_thrtl>.
    Found 1-bit register for signal <cfg_turnoff_ok_pending>.
    Found 1-bit register for signal <reg_axi_in_pkt>.
    Found 1-bit register for signal <cur_state>.
    Found 1-bit register for signal <tready_thrtl>.
    Found 1-bit register for signal <lnk_up_thrtl>.
    Found 3-bit subtractor for signal <tbuf_gap_cnt[2]_GND_73_o_sub_11_OUT> created at line 302.
    Found 2-bit subtractor for signal <tcfg_req_cnt[1]_GND_73_o_sub_21_OUT> created at line 352.
    Found 6-bit comparator lessequal for signal <n0006> created at line 237
    Found 6-bit comparator lessequal for signal <n0010> created at line 270
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <axi_basic_tx_thrtl_ctl> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_reset_delay_v6.v".
        PL_FAST_TRAIN = "FALSE"
        REF_CLK_FREQ = 0
        TCQ = 1
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_74_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_74_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_74_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_clocking_v6.v".
        IS_ENDPOINT = "TRUE"
        CAP_LINK_WIDTH = 4
        CAP_LINK_SPEED = 1
        REF_CLK_FREQ = 0
        USER_CLK_FREQ = 2
WARNING:Xst:647 - Input <sel_lnk_width<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <block_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v".
        TCQ = 1
        REF_CLK_FREQ = 0
        PIPE_PIPELINE_STAGES = 0
        AER_BASE_PTR = 296
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 1
        AER_CAP_INT_MSG_NUM_MSI = 10
        AER_CAP_INT_MSG_NUM_MSIX = 21
        AER_CAP_NEXTPTR = 352
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 1
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = -1012
        BAR1 = -1
        BAR2 = -1048564
        BAR3 = -1
        BAR4 = -524276
        BAR5 = -1
        CAPABILITIES_PTR = 64
        CARDBUS_CIS_POINTER = 0
        CLASS_CODE = 327680
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 2
        CRM_MODULE_RSTS = 0
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEVICE_ID = 24596
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = 0
        DSN_BASE_PTR = 256
        DSN_CAP_ID = 3
        DSN_CAP_NEXTPTR = 0
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = 1
        ENABLE_MSG_ROUTE = 0
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXPANSION_ROM = 0
        EXT_CFG_CAP_PTR = 63
        EXT_CFG_XP_CAP_PTR = 1023
        HEADER_TYPE = 0
        INFER_EI = 12
        INTERRUPT_PIN = 1
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 1023
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 4
        LINK_CAP_RSVD_23_22 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 0
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 0
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 38
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 4
        MSI_BASE_PTR = 72
        MSI_CAP_ID = 5
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = 96
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_BASE_PTR = 156
        MSIX_CAP_ID = 17
        MSIX_CAP_NEXTPTR = 0
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 0
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 0
        MSIX_CAP_TABLE_SIZE = 0
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 96
        PCIE_CAP_CAPABILITY_ID = 16
        PCIE_CAP_CAPABILITY_VERSION = 2
        PCIE_CAP_DEVICE_PORT_TYPE = 0
        PCIE_CAP_INT_MSG_NUM = 1
        PCIE_CAP_NEXTPTR = 0
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 64
        PM_CAP_AUXCURRENT = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_ID = 1
        PM_CAP_NEXTPTR = 72
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_PMESUPPORT = 15
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 0
        PM_DATA_SCALE1 = 0
        PM_DATA_SCALE2 = 0
        PM_DATA_SCALE3 = 0
        PM_DATA_SCALE4 = 0
        PM_DATA_SCALE5 = 0
        PM_DATA_SCALE6 = 0
        PM_DATA_SCALE7 = 0
        PM_DATA0 = 0
        PM_DATA1 = 0
        PM_DATA2 = 0
        PM_DATA3 = 0
        PM_DATA4 = 0
        PM_DATA5 = 0
        PM_DATA6 = 0
        PM_DATA7 = 0
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REVISION_ID = 0
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 0
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 0
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 0
        SPARE_BYTE1 = 0
        SPARE_BYTE2 = 0
        SPARE_BYTE3 = 0
        SPARE_WORD0 = 0
        SPARE_WORD1 = 0
        SPARE_WORD2 = 0
        SPARE_WORD3 = 0
        SUBSYSTEM_ID = 7
        SUBSYSTEM_VENDOR_ID = 4334
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 1
        TL_RX_RAM_RDATA_LATENCY = 3
        TL_RX_RAM_WRITE_LATENCY = 1
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 1
        TL_TX_RAM_RDATA_LATENCY = 3
        TL_TX_RAM_WRITE_LATENCY = 1
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UR_INV_REQ = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 0
        VC_CAP_ID = 2
        VC_CAP_NEXTPTR = 0
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = 1
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 2047
        VC0_TOTAL_CREDITS_CD = 308
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 308
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 4334
        VSEC_BASE_PTR = 0
        VSEC_CAP_HDR_ID = 4660
        VSEC_CAP_HDR_LENGTH = 24
        VSEC_CAP_HDR_REVISION = 1
        VSEC_CAP_ID = 11
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = 0
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_v6.v".
        NO_OF_LANES = 4
        LINK_CAP_MAX_LINK_SPEED = 1
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_tx4_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_char_is_k_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_data_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_status_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pipe_rx4_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx4_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_misc_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_pipe_lane_v6.v".
        PIPE_PIPELINE_STAGES = 0
        TCQ = 1
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_gtx_v6.v".
        TCQ = 1
        NO_OF_LANES = 4
        LINK_CAP_MAX_LINK_SPEED = 1
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_gtx_v6.v" line 255: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_84_o_sub_50_OUT> created at line 485.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_84_o_add_42_OUT> created at line 465.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v".
        NO_OF_LANES = 4
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <TXRESETDONE_q>.
    Found 4-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_drp_chanalign_fix_3752_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <dout<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_0> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n_INV_446_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_86_o_add_23_OUT> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_rx_valid_filter_v6.v".
        CLK_COR_MIN_LAT = 28
        TCQ = 1
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_1> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_87_o_add_55_OUT> created at line 309.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_87_o_add_62_OUT> created at line 329.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 361.
    Found 5-bit comparator greater for signal <PWR_62_o_rxvld_count[4]_LessThan_43_o> created at line 284
    Found 4-bit comparator lessequal for signal <n0093> created at line 357
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/gtx_tx_sync_rate_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 40                                             |
    | Inputs             | 10                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_89_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_89_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_top_v6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        VC0_TX_LASTPACKET = 29
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 1
        TL_TX_RAM_RDATA_LATENCY = 3
        TL_TX_RAM_WRITE_LATENCY = 1
        VC0_RX_LIMIT = 2047
        TL_RX_RAM_RADDR_LATENCY = 1
        TL_RX_RAM_RDATA_LATENCY = 3
        TL_RX_RAM_WRITE_LATENCY = 1
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_brams_v6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 1
        RAM_RDATA_LATENCY = 3
        RAM_WRITE_LATENCY = 1
        TCQ = 1
    Found 13-bit register for signal <wr_lat_2.waddr_dly>.
    Found 72-bit register for signal <wr_lat_2.wdata_dly>.
    Found 1-bit register for signal <raddr_lat_2.ren_dly>.
    Found 13-bit register for signal <raddr_lat_2.raddr_dly>.
    Found 72-bit register for signal <rdata_lat_3.rdata_dly>.
    Found 1-bit register for signal <wr_lat_2.wen_dly>.
    Summary:
	inferred 172 D-type flip-flop(s).
Unit <pcie_brams_v6> synthesized.

Synthesizing Unit <pcie_bram_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b0010010
WARNING:Xst:647 - Input <waddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/pcie_core/source/pcie_upconfig_fix_3451_v6.v".
        UPSTREAM_FACING = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        LINK_CAP_MAX_LINK_WIDTH = 4
        TCQ = 1
WARNING:Xst:647 - Input <pl_ltssm_state<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

Synthesizing Unit <tlpControl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tlpControl.vhd".
WARNING:Xst:647 - Input <DDR_Ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DMA_ds_Busy_led_i>.
    Found 1-bit register for signal <DMA_us_Busy_led_i>.
    Found 20-bit register for signal <cnt_us_Busy>.
    Found 20-bit register for signal <cnt_ds_Busy>.
    Found 1-bit register for signal <DDR_wr_sof_A_r1>.
    Found 1-bit register for signal <DDR_wr_eof_A_r1>.
    Found 1-bit register for signal <DDR_wr_FA_A_r1>.
    Found 1-bit register for signal <DDR_wr_Shift_A_r1>.
    Found 2-bit register for signal <DDR_wr_Mask_A_r1>.
    Found 64-bit register for signal <DDR_wr_din_A_r1>.
    Found 1-bit register for signal <DDR_wr_v_A_r2>.
    Found 1-bit register for signal <DDR_wr_sof_A_r2>.
    Found 1-bit register for signal <DDR_wr_eof_A_r2>.
    Found 1-bit register for signal <DDR_wr_FA_A_r2>.
    Found 1-bit register for signal <DDR_wr_Shift_A_r2>.
    Found 2-bit register for signal <DDR_wr_Mask_A_r2>.
    Found 64-bit register for signal <DDR_wr_din_A_r2>.
    Found 1-bit register for signal <DDR_wr_v_A_r3>.
    Found 1-bit register for signal <DDR_wr_sof_A_r3>.
    Found 1-bit register for signal <DDR_wr_eof_A_r3>.
    Found 1-bit register for signal <DDR_wr_FA_A_r3>.
    Found 1-bit register for signal <DDR_wr_Shift_A_r3>.
    Found 2-bit register for signal <DDR_wr_Mask_A_r3>.
    Found 64-bit register for signal <DDR_wr_din_A_r3>.
    Found 1-bit register for signal <DDR_wr_v_i>.
    Found 1-bit register for signal <DDR_wr_sof_i>.
    Found 1-bit register for signal <DDR_wr_eof_i>.
    Found 1-bit register for signal <DDR_wr_FA_i>.
    Found 1-bit register for signal <DDR_wr_Shift_i>.
    Found 2-bit register for signal <DDR_wr_Mask_i>.
    Found 64-bit register for signal <DDR_wr_din_i>.
    Found 32-bit register for signal <trn_Blinker_cnt>.
    Found 1-bit register for signal <DDR_wr_v_A_r1>.
    Found 32-bit adder for signal <trn_Blinker_cnt[31]_GND_104_o_add_14_OUT> created at line 1082.
    Found 20-bit adder for signal <cnt_us_Busy[19]_GND_104_o_add_17_OUT> created at line 1101.
    Found 20-bit adder for signal <cnt_ds_Busy[19]_GND_104_o_add_21_OUT> created at line 1121.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 358 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <tlpControl> synthesized.

Synthesizing Unit <rx_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_Transact.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <rx_Transact> synthesized.

Synthesizing Unit <RxIn_Delay>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/RxIn_Delays.vhd".
WARNING:Xst:647 - Input <cfg_dcommand<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_lnk_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <FSM_TLP_Cnt>.
    Found 1-bit register for signal <Tlp_has_4KB_i>.
    Found 1-bit register for signal <Tlp_has_1DW_Length_i>.
    Found 1-bit register for signal <MRd_Type_i<3>>.
    Found 1-bit register for signal <MRd_Type_i<2>>.
    Found 1-bit register for signal <MRd_Type_i<1>>.
    Found 1-bit register for signal <MRd_Type_i<0>>.
    Found 1-bit register for signal <MWr_Type_i<1>>.
    Found 1-bit register for signal <MWr_Type_i<0>>.
    Found 1-bit register for signal <CplD_Type_i<3>>.
    Found 1-bit register for signal <CplD_Type_i<1>>.
    Found 1-bit register for signal <CplD_Type_i<2>>.
    Found 1-bit register for signal <CplD_Type_i<0>>.
    Found 1-bit register for signal <MWr_on_Pool>.
    Found 1-bit register for signal <CplD_on_Pool_i>.
    Found 1-bit register for signal <CplD_on_EB_i>.
    Found 1-bit register for signal <m_axis_rx_tready_i>.
    Found 1-bit register for signal <CplD_is_the_Last_i>.
    Found 1-bit register for signal <Req_ID_Match_i>.
    Found 1-bit register for signal <usDex_Tag_Matched_i>.
    Found 1-bit register for signal <dsDex_Tag_Matched_i>.
    Found 1-bit register for signal <in_packet_reg>.
    Found 1-bit register for signal <m_axis_rx_tlast_r1>.
    Found 8-bit register for signal <m_axis_rx_tkeep_r1>.
    Found 64-bit register for signal <m_axis_rx_tdata_r1>.
    Found 1-bit register for signal <m_axis_rx_terrfwd_r1>.
    Found 1-bit register for signal <m_axis_rx_tvalid_r1>.
    Found 1-bit register for signal <m_axis_rx_tready_r1>.
    Found 7-bit register for signal <m_axis_rx_tbar_hit_r1>.
    Found 8-bit register for signal <CplD_Tag_i>.
    Found finite state machine <FSM_4> for signal <FSM_TLP_Cnt>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 35                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | user_reset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | tk_rst                                         |
    | Power Up State     | tk_rst                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit comparator equal for signal <m_axis_rx_tdata[43]_m_axis_rx_tdata[9]_equal_77_o> created at line 965
    Found 16-bit comparator equal for signal <m_axis_rx_tdata[31]_localID[15]_equal_80_o> created at line 1064
    Found 8-bit comparator equal for signal <m_axis_rx_tdata[15]_usDMA_dex_Tag[7]_equal_81_o> created at line 1081
    Found 8-bit comparator equal for signal <m_axis_rx_tdata[15]_dsDMA_dex_Tag[7]_equal_82_o> created at line 1098
    Summary:
	inferred 112 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RxIn_Delay> synthesized.

Synthesizing Unit <rx_MRd_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd".
WARNING:Xst:647 - Input <m_axis_rx_tkeep<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sdram_pg<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_pg<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_terrfwd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IORd_Type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FIFO_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FIFO_Reading> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pio_FC_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_lnk_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" line 584: Output port <full> of the instance <pioCplD_Buffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MRd_Channel.vhd" line 584: Output port <prog_empty> of the instance <pioCplD_Buffer> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <pio_read_fading_cnt>.
    Found 1-bit register for signal <MRd_Has_3DW_Header>.
    Found 1-bit register for signal <MRd_Has_4DW_Header>.
    Found 1-bit register for signal <Tlp_is_Zero_Length>.
    Found 1-bit register for signal <Illegal_Leng_on_FIFO>.
    Found 1-bit register for signal <pio_reading_status_i>.
    Found 1-bit register for signal <in_packet_reg>.
    Found 6-bit register for signal <m_axis_rx_tbar_hit_r1<5:0>>.
    Found 2-bit register for signal <RxMRdTrn_State>.
    Found 1-bit register for signal <pioCplD_we>.
    Found 1-bit register for signal <pioCplD_RE_i>.
    Found 128-bit register for signal <pioCplD_Qout_i>.
    Found 128-bit register for signal <pioCplD_Qout_reg>.
    Found 1-bit register for signal <pioCplD_Req_i>.
    Found 2-bit register for signal <FSM_REQ_pio>.
    Found 1-bit register for signal <pioCplD_prog_full_r1>.
    Found 55-bit register for signal <m_axis_rx_tdata_r1>.
    Found 3-bit register for signal <Encoded_BAR_Index>.
    Found 1-bit register for signal <pioCplD_din_127>.
    Found 1-bit register for signal <pioCplD_din_126>.
    Found 1-bit register for signal <pioCplD_din_125>.
    Found 1-bit register for signal <pioCplD_din_124>.
    Found 1-bit register for signal <pioCplD_din_123>.
    Found 1-bit register for signal <pioCplD_din_122>.
    Found 1-bit register for signal <pioCplD_din_121>.
    Found 1-bit register for signal <pioCplD_din_120>.
    Found 1-bit register for signal <pioCplD_din_119>.
    Found 1-bit register for signal <pioCplD_din_118>.
    Found 1-bit register for signal <pioCplD_din_117>.
    Found 1-bit register for signal <pioCplD_din_116>.
    Found 1-bit register for signal <pioCplD_din_115>.
    Found 1-bit register for signal <pioCplD_din_114>.
    Found 1-bit register for signal <pioCplD_din_113>.
    Found 1-bit register for signal <pioCplD_din_112>.
    Found 1-bit register for signal <pioCplD_din_111>.
    Found 1-bit register for signal <pioCplD_din_110>.
    Found 1-bit register for signal <pioCplD_din_109>.
    Found 1-bit register for signal <pioCplD_din_108>.
    Found 1-bit register for signal <pioCplD_din_107>.
    Found 1-bit register for signal <pioCplD_din_106>.
    Found 1-bit register for signal <pioCplD_din_105>.
    Found 1-bit register for signal <pioCplD_din_104>.
    Found 1-bit register for signal <pioCplD_din_103>.
    Found 1-bit register for signal <pioCplD_din_102>.
    Found 1-bit register for signal <pioCplD_din_101>.
    Found 1-bit register for signal <pioCplD_din_100>.
    Found 1-bit register for signal <pioCplD_din_99>.
    Found 1-bit register for signal <pioCplD_din_98>.
    Found 1-bit register for signal <pioCplD_din_97>.
    Found 1-bit register for signal <pioCplD_din_96>.
    Found 1-bit register for signal <pioCplD_din_94>.
    Found 1-bit register for signal <pioCplD_din_67>.
    Found 1-bit register for signal <pioCplD_din_66>.
    Found 1-bit register for signal <pioCplD_din_65>.
    Found 1-bit register for signal <pioCplD_din_64>.
    Found 1-bit register for signal <pioCplD_din_63>.
    Found 1-bit register for signal <pioCplD_din_62>.
    Found 1-bit register for signal <pioCplD_din_61>.
    Found 1-bit register for signal <pioCplD_din_60>.
    Found 1-bit register for signal <pioCplD_din_59>.
    Found 1-bit register for signal <pioCplD_din_58>.
    Found 1-bit register for signal <pioCplD_din_57>.
    Found 1-bit register for signal <pioCplD_din_56>.
    Found 1-bit register for signal <pioCplD_din_55>.
    Found 1-bit register for signal <pioCplD_din_54>.
    Found 1-bit register for signal <pioCplD_din_53>.
    Found 1-bit register for signal <pioCplD_din_52>.
    Found 1-bit register for signal <pioCplD_din_51>.
    Found 1-bit register for signal <pioCplD_din_50>.
    Found 1-bit register for signal <pioCplD_din_49>.
    Found 1-bit register for signal <pioCplD_din_48>.
    Found 1-bit register for signal <pioCplD_din_47>.
    Found 1-bit register for signal <pioCplD_din_46>.
    Found 1-bit register for signal <pioCplD_din_45>.
    Found 1-bit register for signal <pioCplD_din_44>.
    Found 1-bit register for signal <pioCplD_din_43>.
    Found 1-bit register for signal <pioCplD_din_42>.
    Found 1-bit register for signal <pioCplD_din_41>.
    Found 1-bit register for signal <pioCplD_din_40>.
    Found 1-bit register for signal <pioCplD_din_39>.
    Found 1-bit register for signal <pioCplD_din_38>.
    Found 1-bit register for signal <pioCplD_din_37>.
    Found 1-bit register for signal <pioCplD_din_36>.
    Found 1-bit register for signal <pioCplD_din_35>.
    Found 1-bit register for signal <pioCplD_din_34>.
    Found 1-bit register for signal <pioCplD_din_33>.
    Found 1-bit register for signal <pioCplD_din_32>.
    Found 1-bit register for signal <pioCplD_din_31>.
    Found 1-bit register for signal <pioCplD_din_30>.
    Found 1-bit register for signal <pioCplD_din_29>.
    Found 1-bit register for signal <pioCplD_din_28>.
    Found 1-bit register for signal <pioCplD_din_27>.
    Found 1-bit register for signal <pioCplD_din_26>.
    Found 1-bit register for signal <pioCplD_din_25>.
    Found 1-bit register for signal <pioCplD_din_24>.
    Found 1-bit register for signal <pioCplD_din_23>.
    Found 1-bit register for signal <pioCplD_din_22>.
    Found 1-bit register for signal <pioCplD_din_21>.
    Found 1-bit register for signal <pioCplD_din_20>.
    Found 1-bit register for signal <pioCplD_din_19>.
    Found 1-bit register for signal <pioCplD_din_18>.
    Found 1-bit register for signal <pioCplD_din_17>.
    Found 1-bit register for signal <pioCplD_din_16>.
    Found 1-bit register for signal <pioCplD_din_15>.
    Found 1-bit register for signal <pioCplD_din_14>.
    Found 1-bit register for signal <pioCplD_din_13>.
    Found 1-bit register for signal <pioCplD_din_12>.
    Found 1-bit register for signal <pioCplD_din_11>.
    Found 1-bit register for signal <pioCplD_din_10>.
    Found 1-bit register for signal <pioCplD_din_9>.
    Found 1-bit register for signal <pioCplD_din_8>.
    Found 1-bit register for signal <pioCplD_din_7>.
    Found 1-bit register for signal <pioCplD_din_6>.
    Found 1-bit register for signal <pioCplD_din_5>.
    Found 1-bit register for signal <pioCplD_din_4>.
    Found 1-bit register for signal <pioCplD_din_3>.
    Found 1-bit register for signal <pioCplD_din_2>.
    Found 1-bit register for signal <pioCplD_din_1>.
    Found 1-bit register for signal <pioCplD_din_0>.
    Found finite state machine <FSM_5> for signal <RxMRdTrn_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 27                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | local_Reset (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_mrd_reset                                   |
    | Power Up State     | st_mrd_reset                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <FSM_REQ_pio>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | local_Reset (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | reqst_idle                                     |
    | Power Up State     | reqst_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <pio_read_fading_cnt[7]_GND_107_o_add_134_OUT> created at line 573.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 433 D-type flip-flop(s).
	inferred 131 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <rx_MRd_Transact> synthesized.

Synthesizing Unit <rx_MWr_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_MWr_Channel.vhd".
WARNING:Xst:647 - Input <sdram_pg<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_pg<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_terrfwd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOWr_Type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tlp_straddles_4KB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_lnk_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <Regs_WrAddr_i>.
    Found 4-bit register for signal <RxMWrTrn_State>.
    Found 2-bit register for signal <Regs_WrMask_i>.
    Found 2-bit register for signal <DDR_wr_Mask_i>.
    Found 2-bit register for signal <tab_we_i>.
    Found 64-bit register for signal <Regs_WrDin_i>.
    Found 64-bit register for signal <DDR_wr_din_i>.
    Found 64-bit register for signal <tab_wd_i>.
    Found 64-bit register for signal <wb_FIFO_din_i>.
    Found 12-bit register for signal <tab_wa_i>.
    Found 1-bit register for signal <Regs_WrEn_i>.
    Found 1-bit register for signal <REGS_Space_Sel>.
    Found 1-bit register for signal <MWr_Has_4DW_Header>.
    Found 1-bit register for signal <Tlp_is_Zero_Length>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<12>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<11>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<10>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<9>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<8>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<7>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<6>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<5>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<4>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<3>>.
    Found 1-bit register for signal <MWr_Leng_in_Bytes<2>>.
    Found 1-bit register for signal <DDR_Space_Sel>.
    Found 1-bit register for signal <DDR_wr_sof_i>.
    Found 1-bit register for signal <DDR_wr_eof_i>.
    Found 1-bit register for signal <DDR_wr_v_i>.
    Found 1-bit register for signal <DDR_wr_Shift_i>.
    Found 1-bit register for signal <ddr_wr_1st_mask_hi>.
    Found 1-bit register for signal <dg_table_Sel>.
    Found 1-bit register for signal <tab_wa_odd>.
    Found 1-bit register for signal <FIFO_Space_Sel>.
    Found 1-bit register for signal <wb_FIFO_we_i>.
    Found 1-bit register for signal <wb_FIFO_wsof_i>.
    Found 1-bit register for signal <wb_FIFO_weof_i>.
    Found 1-bit register for signal <in_packet_reg>.
    Found 1-bit register for signal <m_axis_rx_tlast_r1>.
    Found 64-bit register for signal <m_axis_rx_tdata_r1>.
    Found 32-bit register for signal <m_axis_rx_tdata_r2<63:32>>.
    Found 2-bit register for signal <m_axis_rx_tkeep_r1>.
    Found 2-bit register for signal <m_axis_rx_tbar_hit_r1>.
    Found 1-bit register for signal <trn_rx_throttle_r1>.
    Found finite state machine <FSM_7> for signal <RxMWrTrn_State>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | user_reset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_mwr_reset                                   |
    | Power Up State     | st_mwr_reset                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <Regs_WrAddr_i[9]_GND_136_o_add_40_OUT> created at line 437.
    Found 10-bit adder for signal <Regs_WrAddr_i[9]_GND_136_o_add_54_OUT> created at line 496.
    WARNING:Xst:2404 -  FFs/Latches <DDR_wr_FA_i<0:0>> (without init value) have a constant value of 0 in block <rx_MWr_Transact>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 414 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_MWr_Transact> synthesized.

Synthesizing Unit <rx_CplD_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd".
WARNING:Xst:647 - Input <m_axis_rx_tbar_hit<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_terrfwd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tlp_has_1DW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_lnk_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_CplD_Channel.vhd" line 1179: Output port <doutb> of the instance <dspTag_BRAM> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <RegAddr_us_Dex>.
    Found 10-bit register for signal <RegAddr_ds_Dex>.
    Found 10-bit register for signal <Regs_WrAddr_i>.
    Found 36-bit register for signal <hazard_content>.
    Found 8-bit register for signal <hazard_tag>.
    Found 13-bit register for signal <ds_DMA_Bytes_i>.
    Found 4-bit register for signal <RxCplDTrn_State>.
    Found 64-bit register for signal <Tag_Map_Clear_i>.
    Found 64-bit register for signal <Regs_WrDin_i>.
    Found 64-bit register for signal <DDR_wr_din_i>.
    Found 64-bit register for signal <wb_FIFO_din_i>.
    Found 11-bit register for signal <CplD_Length>.
    Found 2-bit register for signal <Regs_WrMask_i>.
    Found 2-bit register for signal <DDR_wr_Mask_i>.
    Found 36-bit register for signal <tRAM_DoutA_latch>.
    Found 1-bit register for signal <CplD_is_Payloaded>.
    Found 1-bit register for signal <ds_DMA_Bytes_Add_i>.
    Found 1-bit register for signal <Small_CplD>.
    Found 1-bit register for signal <Small_CplD_r1>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_us<7>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_us<6>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_us<5>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_us<4>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_us<3>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_us<2>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_ds<7>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_ds<6>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_ds<5>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_ds<4>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_ds<3>>.
    Found 1-bit register for signal <Reg_WrAddr_if_last_ds<2>>.
    Found 1-bit register for signal <CplD_Tag_on_Dex>.
    Found 1-bit register for signal <Regs_WrEn_i>.
    Found 1-bit register for signal <usDMA_dex_Tag_i<3>>.
    Found 1-bit register for signal <usDMA_dex_Tag_i<2>>.
    Found 1-bit register for signal <usDMA_dex_Tag_i<1>>.
    Found 1-bit register for signal <usDMA_dex_Tag_i<0>>.
    Found 1-bit register for signal <dsDMA_dex_Tag_i<3>>.
    Found 1-bit register for signal <dsDMA_dex_Tag_i<2>>.
    Found 1-bit register for signal <dsDMA_dex_Tag_i<1>>.
    Found 1-bit register for signal <dsDMA_dex_Tag_i<0>>.
    Found 1-bit register for signal <Updates_tRAM>.
    Found 1-bit register for signal <Update_was_too_late>.
    Found 1-bit register for signal <tag_matches_hazard>.
    Found 1-bit register for signal <hazard_update>.
    Found 1-bit register for signal <hazard_update_r1>.
    Found 1-bit register for signal <hazard_update_r2>.
    Found 1-bit register for signal <hazard_update_r3>.
    Found 1-bit register for signal <tRAM_dina_aInc<34>>.
    Found 1-bit register for signal <tRAM_dina_aInc<33>>.
    Found 1-bit register for signal <tRAM_dina_aInc<32>>.
    Found 1-bit register for signal <tRAM_dina_aInc<31>>.
    Found 1-bit register for signal <tRAM_dina_aInc<30>>.
    Found 1-bit register for signal <tRAM_dina_aInc<29>>.
    Found 1-bit register for signal <tRAM_dina_aInc<28>>.
    Found 1-bit register for signal <tRAM_dina_aInc<27>>.
    Found 1-bit register for signal <tRAM_dina_aInc<26>>.
    Found 1-bit register for signal <tRAM_dina_aInc<25>>.
    Found 1-bit register for signal <tRAM_dina_aInc<24>>.
    Found 1-bit register for signal <tRAM_dina_aInc<23>>.
    Found 1-bit register for signal <tRAM_dina_aInc<22>>.
    Found 1-bit register for signal <tRAM_dina_aInc<21>>.
    Found 1-bit register for signal <tRAM_dina_aInc<20>>.
    Found 1-bit register for signal <tRAM_dina_aInc<19>>.
    Found 1-bit register for signal <tRAM_dina_aInc<18>>.
    Found 1-bit register for signal <tRAM_dina_aInc<17>>.
    Found 1-bit register for signal <tRAM_dina_aInc<16>>.
    Found 1-bit register for signal <tRAM_dina_aInc<15>>.
    Found 1-bit register for signal <tRAM_dina_aInc<14>>.
    Found 1-bit register for signal <tRAM_dina_aInc<13>>.
    Found 1-bit register for signal <tRAM_dina_aInc<12>>.
    Found 1-bit register for signal <tRAM_dina_aInc<11>>.
    Found 1-bit register for signal <tRAM_dina_aInc<10>>.
    Found 1-bit register for signal <tRAM_dina_aInc<9>>.
    Found 1-bit register for signal <tRAM_dina_aInc<8>>.
    Found 1-bit register for signal <tRAM_dina_aInc<7>>.
    Found 1-bit register for signal <tRAM_dina_aInc<6>>.
    Found 1-bit register for signal <tRAM_dina_aInc<5>>.
    Found 1-bit register for signal <tRAM_dina_aInc<4>>.
    Found 1-bit register for signal <tRAM_dina_aInc<3>>.
    Found 1-bit register for signal <tRAM_dina_aInc<2>>.
    Found 1-bit register for signal <tRAM_dina_aInc<1>>.
    Found 1-bit register for signal <tRAM_dina_aInc<0>>.
    Found 1-bit register for signal <DDR_Space_Hit>.
    Found 1-bit register for signal <DDR_wr_sof_i>.
    Found 1-bit register for signal <DDR_wr_eof_i>.
    Found 1-bit register for signal <DDR_wr_v_i>.
    Found 1-bit register for signal <DDR_wr_Shift_i>.
    Found 1-bit register for signal <FIFO_Space_Hit>.
    Found 1-bit register for signal <wb_FIFO_wsof_i>.
    Found 1-bit register for signal <wb_FIFO_weof_i>.
    Found 1-bit register for signal <wb_FIFO_we_i>.
    Found 1-bit register for signal <in_packet_reg>.
    Found 1-bit register for signal <FC_pop_i>.
    Found 1-bit register for signal <CplD_State_is_AFetch_r1>.
    Found 1-bit register for signal <CplD_State_is_AFetch>.
    Found 1-bit register for signal <CplD_State_is_after_AFetch>.
    Found 1-bit register for signal <m_axis_rx_tlast_r1>.
    Found 1-bit register for signal <m_axis_rx_tlast_r2>.
    Found 1-bit register for signal <m_axis_rx_tlast_r3>.
    Found 1-bit register for signal <m_axis_rx_tlast_r4>.
    Found 1-bit register for signal <trn_rx_throttle_r1>.
    Found 1-bit register for signal <trn_rx_throttle_r2>.
    Found 1-bit register for signal <trn_rx_throttle_r3>.
    Found 1-bit register for signal <trn_rx_throttle_r4>.
    Found 64-bit register for signal <m_axis_rx_tdata_r1>.
    Found 64-bit register for signal <m_axis_rx_tdata_r2>.
    Found 64-bit register for signal <m_axis_rx_tdata_r3>.
    Found 64-bit register for signal <m_axis_rx_tdata_r4>.
    Found 8-bit register for signal <m_axis_rx_tkeep_r1>.
    Found 8-bit register for signal <m_axis_rx_tkeep_r2>.
    Found 8-bit register for signal <m_axis_rx_tkeep_r3>.
    Found 3-bit register for signal <m_axis_rx_tkeep_r4>.
    Found 1-bit register for signal <DSP_Tag_on_RAM_r1>.
    Found 1-bit register for signal <DSP_Tag_on_RAM_r2>.
    Found 1-bit register for signal <DSP_Tag_on_RAM_r3>.
    Found 1-bit register for signal <DSP_Tag_on_RAM_r4p>.
    Found 1-bit register for signal <DSP_Tag_on_FIFO_r1>.
    Found 4-bit register for signal <RxCplDTrn_State_r1>.
    Found 1-bit register for signal <CplD_is_the_Last_r1>.
    Found 1-bit register for signal <Updates_tRAM_r1>.
    Found 36-bit register for signal <tRAM_DoutA_r1>.
    Found 13-bit register for signal <CplD_Leng_in_Bytes_r1<12:0>>.
    Found finite state machine <FSM_8> for signal <RxCplDTrn_State>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 76                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | user_reset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_cpld_reset                                  |
    | Power Up State     | st_cpld_reset                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <Regs_WrAddr_i[7]_GND_191_o_add_163_OUT> created at line 1106.
    Found 4-bit adder for signal <usDMA_dex_Tag_i[3]_GND_191_o_add_167_OUT> created at line 1136.
    Found 4-bit adder for signal <dsDMA_dex_Tag_i[3]_GND_191_o_add_169_OUT> created at line 1142.
    Found 32-bit adder for signal <tRAM_DoutA_r1[31]_GND_191_o_add_191_OUT> created at line 1344.
    Found 6-bit subtractor for signal <GND_191_o_GND_191_o_sub_132_OUT<5:0>> created at line 906.
    Found 6-bit subtractor for signal <GND_191_o_GND_191_o_sub_133_OUT<5:0>> created at line 908.
    Found 8-bit comparator equal for signal <m_axis_rx_tdata_r1[15]_usDMA_dex_Tag_i[7]_equal_167_o> created at line 1135
    Found 8-bit comparator equal for signal <m_axis_rx_tdata_r1[15]_dsDMA_dex_Tag_i[7]_equal_169_o> created at line 1141
    Found 8-bit comparator equal for signal <CplD_Tag[7]_hazard_tag[7]_equal_185_o> created at line 1254
    WARNING:Xst:2404 -  FFs/Latches <DDR_wr_FA_i<4:4>> (without init value) have a constant value of 0 in block <rx_CplD_Transact>.
    WARNING:Xst:2404 -  FFs/Latches <CplD_Leng_in_Bytes_r1<31:13>> (without init value) have a constant value of 0 in block <rx_CplD_Transact>.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 827 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 172 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_CplD_Transact> synthesized.

Synthesizing Unit <FF_TagRam64x36>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/FF_tagram64x36.vhd".
    Found 1-bit register for signal <web_r1>.
    Found 36-bit register for signal <dina_r1>.
    Found 36-bit register for signal <dinb_r1>.
    Found 64-bit register for signal <FF_Muxer_a>.
    Found 64-bit register for signal <FF_Muxer_b>.
    Found 36-bit register for signal <FF_Reg<63>>.
    Found 36-bit register for signal <FF_Reg<62>>.
    Found 36-bit register for signal <FF_Reg<61>>.
    Found 36-bit register for signal <FF_Reg<60>>.
    Found 36-bit register for signal <FF_Reg<59>>.
    Found 36-bit register for signal <FF_Reg<58>>.
    Found 36-bit register for signal <FF_Reg<57>>.
    Found 36-bit register for signal <FF_Reg<56>>.
    Found 36-bit register for signal <FF_Reg<55>>.
    Found 36-bit register for signal <FF_Reg<54>>.
    Found 36-bit register for signal <FF_Reg<53>>.
    Found 36-bit register for signal <FF_Reg<52>>.
    Found 36-bit register for signal <FF_Reg<51>>.
    Found 36-bit register for signal <FF_Reg<50>>.
    Found 36-bit register for signal <FF_Reg<49>>.
    Found 36-bit register for signal <FF_Reg<48>>.
    Found 36-bit register for signal <FF_Reg<47>>.
    Found 36-bit register for signal <FF_Reg<46>>.
    Found 36-bit register for signal <FF_Reg<45>>.
    Found 36-bit register for signal <FF_Reg<44>>.
    Found 36-bit register for signal <FF_Reg<43>>.
    Found 36-bit register for signal <FF_Reg<42>>.
    Found 36-bit register for signal <FF_Reg<41>>.
    Found 36-bit register for signal <FF_Reg<40>>.
    Found 36-bit register for signal <FF_Reg<39>>.
    Found 36-bit register for signal <FF_Reg<38>>.
    Found 36-bit register for signal <FF_Reg<37>>.
    Found 36-bit register for signal <FF_Reg<36>>.
    Found 36-bit register for signal <FF_Reg<35>>.
    Found 36-bit register for signal <FF_Reg<34>>.
    Found 36-bit register for signal <FF_Reg<33>>.
    Found 36-bit register for signal <FF_Reg<32>>.
    Found 36-bit register for signal <FF_Reg<31>>.
    Found 36-bit register for signal <FF_Reg<30>>.
    Found 36-bit register for signal <FF_Reg<29>>.
    Found 36-bit register for signal <FF_Reg<28>>.
    Found 36-bit register for signal <FF_Reg<27>>.
    Found 36-bit register for signal <FF_Reg<26>>.
    Found 36-bit register for signal <FF_Reg<25>>.
    Found 36-bit register for signal <FF_Reg<24>>.
    Found 36-bit register for signal <FF_Reg<23>>.
    Found 36-bit register for signal <FF_Reg<22>>.
    Found 36-bit register for signal <FF_Reg<21>>.
    Found 36-bit register for signal <FF_Reg<20>>.
    Found 36-bit register for signal <FF_Reg<19>>.
    Found 36-bit register for signal <FF_Reg<18>>.
    Found 36-bit register for signal <FF_Reg<17>>.
    Found 36-bit register for signal <FF_Reg<16>>.
    Found 36-bit register for signal <FF_Reg<15>>.
    Found 36-bit register for signal <FF_Reg<14>>.
    Found 36-bit register for signal <FF_Reg<13>>.
    Found 36-bit register for signal <FF_Reg<12>>.
    Found 36-bit register for signal <FF_Reg<11>>.
    Found 36-bit register for signal <FF_Reg<10>>.
    Found 36-bit register for signal <FF_Reg<9>>.
    Found 36-bit register for signal <FF_Reg<8>>.
    Found 36-bit register for signal <FF_Reg<7>>.
    Found 36-bit register for signal <FF_Reg<6>>.
    Found 36-bit register for signal <FF_Reg<5>>.
    Found 36-bit register for signal <FF_Reg<4>>.
    Found 36-bit register for signal <FF_Reg<3>>.
    Found 36-bit register for signal <FF_Reg<2>>.
    Found 36-bit register for signal <FF_Reg<1>>.
    Found 36-bit register for signal <FF_Reg<0>>.
    Found 36-bit register for signal <douta_i>.
    Found 1-bit register for signal <wea_r1>.
    Summary:
	inferred 2542 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <FF_TagRam64x36> synthesized.

Synthesizing Unit <usDMA_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd".
WARNING:Xst:647 - Input <cfg_dcommand<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" line 369: Output port <DMA_PA_Snout> of the instance <us_DMA_Calculation> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" line 547: Output port <full> of the instance <US_TLP_Buffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_usDMA_Channel.vhd" line 547: Output port <prog_full> of the instance <US_TLP_Buffer> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <DMA_Status_i>.
    Found 128-bit register for signal <usTlp_Qout_reg>.
    Found 128-bit register for signal <usTlp_Qout_i>.
    Found 10-bit register for signal <usTlp_MWr_Leng>.
    Found 3-bit register for signal <FSM_REQ_us>.
    Found 1-bit register for signal <usDMA_MWr_Tag<3>>.
    Found 1-bit register for signal <usDMA_MWr_Tag<2>>.
    Found 1-bit register for signal <usDMA_MWr_Tag<1>>.
    Found 1-bit register for signal <usDMA_MWr_Tag<0>>.
    Found 1-bit register for signal <FIFO_Reading_r1>.
    Found 1-bit register for signal <FIFO_Reading_r2>.
    Found 1-bit register for signal <FIFO_Reading_r3p>.
    Found 1-bit register for signal <usTlp_RE_i_r1>.
    Found 1-bit register for signal <usTlp_nReq_r1>.
    Found 1-bit register for signal <usTlp_RE_i>.
    Found 1-bit register for signal <usTlp_Req_i>.
    Found 1-bit register for signal <usTlp_Npempty_r1>.
    Found 1-bit register for signal <usTlp_empty_r1>.
    Found 1-bit register for signal <usTlp_empty_r2>.
    Found 1-bit register for signal <usTlp_empty_r3>.
INFO:Xst:1799 - State reqst_quantity is never reached in FSM <FSM_REQ_us>.
INFO:Xst:1799 - State reqst_fifo_req is never reached in FSM <FSM_REQ_us>.
    Found finite state machine <FSM_9> for signal <FSM_REQ_us>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | usDMA_Channel_Rst (positive)                   |
    | Reset type         | asynchronous                                   |
    | Reset State        | reqst_idle                                     |
    | Power Up State     | reqst_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <usDMA_MWr_Tag[3]_GND_211_o_add_4_OUT> created at line 534.
    Found 1-bit 5-to-1 multiplexer for signal <FSM_REQ_us[2]_X_165_o_Mux_20_o> created at line 608.
    WARNING:Xst:2404 -  FFs/Latches <DMA_Status_i<63:8>> (without init value) have a constant value of 0 in block <usDMA_Transact>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usDMA_Transact> synthesized.

Synthesizing Unit <DMA_Calculate>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_Calculate.vhd".
    Found 1-bit register for signal <Engine_Ends>.
    Found 1-bit register for signal <Dex_is_Last>.
    Found 1-bit register for signal <BDA_is_64b_fsm_i>.
    Found 1-bit register for signal <PA_is_taken>.
    Found 1-bit register for signal <Leng_Two>.
    Found 1-bit register for signal <Leng_One>.
    Found 1-bit register for signal <Leng_nint>.
    Found 1-bit register for signal <ALc_B>.
    Found 1-bit register for signal <ALc_T>.
    Found 1-bit register for signal <ThereIs_Snout_i>.
    Found 1-bit register for signal <ThereIs_Body_i>.
    Found 1-bit register for signal <ThereIs_Tail_i>.
    Found 1-bit register for signal <Snout_Only>.
    Found 1-bit register for signal <HA64bit_i>.
    Found 1-bit register for signal <No_More_Bodies_i>.
    Found 1-bit register for signal <Addr_Inc_i>.
    Found 3-bit register for signal <DMA_BAR_Number_i>.
    Found 64-bit register for signal <DMA_BDA_fsm_i>.
    Found 64-bit register for signal <DMA_PA_current>.
    Found 64-bit register for signal <DMA_PA_next>.
    Found 64-bit register for signal <Length_minus>.
    Found 64-bit register for signal <DMA_HA_Var_i>.
    Found 64-bit register for signal <DMA_PA_Var_i>.
    Found 64-bit register for signal <DMA_PA_Loaded_i>.
    Found 64-bit register for signal <DMA_Byte_Counter>.
    Found 17-bit register for signal <Carry_PA_plus_Leng>.
    Found 17-bit register for signal <Carry_PAx_plus_Leng>.
    Found 17-bit register for signal <DMA_PA_Snout_Carry>.
    Found 17-bit register for signal <DMA_PA_Body_Carry>.
    Found 48-bit register for signal <Leng_Hi_plus_PA_Hi>.
    Found 48-bit register for signal <Leng_Hi_plus_PAx_Hi>.
    Found 13-bit register for signal <ALc>.
    Found 13-bit register for signal <HA_gap>.
    Found 13-bit register for signal <DMA_Snout_Length_i>.
    Found 10-bit register for signal <DMA_BC_Carry<16:7>>.
    Found 12-bit register for signal <DMA_Tail_Length_i>.
    Found 12-bit register for signal <raw_Tail_Length>.
    Found 33-bit register for signal <DMA_HA_Carry32>.
    Found 6-bit register for signal <mxsz_mid>.
    Found 6-bit register for signal <mxsz_left>.
    Found 6-bit register for signal <mxsz_right>.
    Found 1-bit register for signal <State_Is_Snout_r1>.
    Found 1-bit register for signal <State_Is_Body_r1>.
    Found 18-bit subtractor for signal <n0410> created at line 684.
    Found 48-bit adder for signal <Leng_Hi_plus_PA_Hi[63]_GND_212_o_add_22_OUT> created at line 365.
    Found 48-bit adder for signal <Leng_Hi_plus_PAx_Hi[63]_GND_212_o_add_24_OUT> created at line 374.
    Found 17-bit adder for signal <GND_212_o_GND_212_o_add_29_OUT> created at line 398.
    Found 17-bit adder for signal <GND_212_o_GND_212_o_add_31_OUT> created at line 415.
    Found 48-bit adder for signal <DMA_Length_i[63]_DMA_PA_i[63]_add_33_OUT> created at line 432.
    Found 48-bit adder for signal <DMA_Length_i[63]_DMA_PA_next[63]_add_35_OUT> created at line 450.
    Found 13-bit adder for signal <DMA_Length_Msk[12]_DMA_HA_Msk[12]_add_50_OUT> created at line 518.
    Found 17-bit adder for signal <GND_212_o_GND_212_o_add_56_OUT> created at line 635.
    Found 17-bit adder for signal <GND_212_o_GND_212_o_add_58_OUT> created at line 652.
    Found 12-bit adder for signal <DMA_Length_Msk[11]_DMA_HA_Msk[11]_add_65_OUT> created at line 708.
    Found 26-bit adder for signal <GND_212_o_GND_212_o_add_75_OUT> created at line 758.
    Found 57-bit adder for signal <DMA_HA_Var_i[63]_GND_212_o_add_81_OUT> created at line 792.
    Found 16-bit adder for signal <DMA_PA_current[15]_GND_212_o_add_85_OUT> created at line 844.
    Found 48-bit adder for signal <DMA_PA_Var_i[63]_GND_212_o_add_86_OUT> created at line 855.
    Found 48-bit adder for signal <DMA_PA_Var_i[63]_GND_212_o_add_87_OUT> created at line 865.
    Found 13-bit subtractor for signal <GND_212_o_GND_212_o_sub_55_OUT<12:0>> created at line 619.
    Found 64-bit subtractor for signal <GND_212_o_GND_212_o_sub_61_OUT<63:0>> created at line 667.
    Found 48-bit subtractor for signal <GND_212_o_GND_212_o_sub_97_OUT<47:0>> created at line 922.
    Found 8x18-bit Read Only RAM for signal <_n0634>
    Summary:
	inferred   1 RAM(s).
	inferred  19 Adder/Subtractor(s).
	inferred 821 D-type flip-flop(s).
	inferred 174 Multiplexer(s).
Unit <DMA_Calculate> synthesized.

Synthesizing Unit <DMA_FSM>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DMA_FSM.vhd".
WARNING:Xst:647 - Input <DMA_PA_Loaded<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_PA_Var<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_Snout_Length<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_Snout_Length<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_Body_Length<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_Body_Length<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_Tail_Length<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <us_MWr_Param_Vec<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_Stop2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ThereIs_Body> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Done_Condition_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <State_Is_LoadParam_i> equivalent to <DMA_Cmd_Ack_i> has been removed
    Found 1-bit register for signal <DMA_Cmd_Ack_i>.
    Found 1-bit register for signal <ThereIs_Dex_reg>.
    Found 1-bit register for signal <ThereIs_Tail_reg>.
    Found 1-bit register for signal <State_Is_Snout_i>.
    Found 1-bit register for signal <State_Is_Body_i>.
    Found 1-bit register for signal <State_Is_Tail_i>.
    Found 1-bit register for signal <State_Is_AwaitDex_i>.
    Found 1-bit register for signal <ChBuf_WrEn_i>.
    Found 1-bit register for signal <BDA_nAligned_i>.
    Found 1-bit register for signal <DMA_Busy_i>.
    Found 1-bit register for signal <DMA_Done_i>.
    Found 1-bit register for signal <Tout_Lo_Carry>.
    Found 1-bit register for signal <DMA_TimeOut_i>.
    Found 3-bit register for signal <DMA_State>.
    Found 3-bit register for signal <BusyDone_State>.
    Found 128-bit register for signal <ChBuf_WrDin_i>.
    Found 32-bit register for signal <cnt_DMA_TO>.
    Found 2-bit register for signal <DMA_TimeOut_State>.
    Found 1-bit register for signal <DMA_Start2_r1>.
    Found 1-bit register for signal <DMA_Start_r1>.
    Found finite state machine <FSM_10> for signal <DMA_State>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | dma_clk (rising_edge)                          |
    | Reset              | dma_reset (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | dmast_init                                     |
    | Power Up State     | dmast_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <BusyDone_State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | dma_clk (rising_edge)                          |
    | Reset              | dma_reset (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | fsm_idle                                       |
    | Power Up State     | fsm_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <DMA_TimeOut_State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | dma_clk (rising_edge)                          |
    | Reset              | dma_reset (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | toutst_idle                                    |
    | Power Up State     | toutst_idle                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cnt_DMA_TO[15]_GND_214_o_add_48_OUT> created at line 870.
    Found 16-bit adder for signal <cnt_DMA_TO[31]_GND_214_o_add_50_OUT> created at line 877.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 175 D-type flip-flop(s).
	inferred 150 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <DMA_FSM> synthesized.

Synthesizing Unit <dsDMA_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_dsDMA_Channel.vhd".
WARNING:Xst:647 - Input <cfg_dcommand<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_dsDMA_Channel.vhd" line 654: Output port <full> of the instance <DMA_DSP_Buffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/rx_dsDMA_Channel.vhd" line 654: Output port <prog_empty> of the instance <DMA_DSP_Buffer> is unconnected or connected to loadless signal.
    Register <dsFC_stop_4096B> equivalent to <dsFC_stop_2048B> has been removed
    Found 1-bit register for signal <dsFC_stop_128B>.
    Found 1-bit register for signal <dsFC_stop_256B>.
    Found 1-bit register for signal <dsFC_stop_512B>.
    Found 1-bit register for signal <dsFC_stop_1024B>.
    Found 1-bit register for signal <dsFC_stop_2048B>.
    Found 1-bit register for signal <dsFC_stop>.
    Found 7-bit register for signal <Tag_DMA_dsp>.
    Found 6-bit register for signal <tRAM_AddrB_i>.
    Found 1-bit register for signal <tRAM_weB_i>.
    Found 1-bit register for signal <All_CplD_have_come>.
    Found 1-bit register for signal <FC_push>.
    Found 36-bit register for signal <tRAM_dinB_i>.
    Found 64-bit register for signal <Tag_Map_Bits>.
    Found 8-bit register for signal <Tag_Map_filling>.
    Found 8-bit register for signal <DMA_Status_i>.
    Found 6-bit register for signal <FC_counter>.
    Found 1-bit register for signal <MRd_dsp_re_r1>.
    Found 1-bit register for signal <MRd_dsp_empty_r1>.
    Found 1-bit register for signal <MRd_dsp_prog_Full_r1>.
    Found 1-bit register for signal <MRd_dsp_Req_i>.
    Found 6-bit adder for signal <Tag_DMA_dsp[5]_GND_220_o_add_86_OUT> created at line 639.
    Found 6-bit adder for signal <FC_counter[5]_GND_220_o_add_88_OUT> created at line 716.
    Found 6-bit subtractor for signal <GND_220_o_GND_220_o_sub_90_OUT<5:0>> created at line 718.
    Found 1-bit 6-to-1 multiplexer for signal <cfg_MRS[2]_dsFC_stop_128B_Mux_99_o> created at line 792.
    WARNING:Xst:2404 -  FFs/Latches <DMA_Status_i<63:8>> (without init value) have a constant value of 0 in block <dsDMA_Transact>.
    WARNING:Xst:2404 -  FFs/Latches <Tag_DMA_dsp<7:7>> (without init value) have a constant value of 0 in block <dsDMA_Transact>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred 138 Multiplexer(s).
Unit <dsDMA_Transact> synthesized.

Synthesizing Unit <Interrupts>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Interrupts.vhd".
WARNING:Xst:647 - Input <Sys_IRQ<63:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IG_Latency<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_mmenable<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_do<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IG_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IG_Host_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msienable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'Irpt_Qout_i<127:95>', unconnected in block 'Interrupts', is tied to its initial value (000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'Irpt_Qout_i<93:35>', unconnected in block 'Interrupts', is tied to its initial value (00000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'Irpt_Qout_i<16:10>', unconnected in block 'Interrupts', is tied to its initial value (0000000).
    Found 3-bit register for signal <edge_Intrpt_State>.
    Found 4-bit register for signal <Msg_Tag_Lo>.
    Found 1-bit register for signal <edge_Irpt_Req_i>.
    Found 1-bit register for signal <edge_MsgCode_is_ASSERT>.
    Found 1-bit register for signal <Interrupts_ORed>.
    Found finite state machine <FSM_13> for signal <edge_Intrpt_State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | user_reset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | intst_rst                                      |
    | Power Up State     | intst_rst                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Msg_Tag_Lo[3]_GND_230_o_add_17_OUT> created at line 364.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Interrupts> synthesized.

Synthesizing Unit <tx_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Transact.vhd".
WARNING:Xst:647 - Input <Irpt_Qout<127:95>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Irpt_Qout<93:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Irpt_Qout<13:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pioCplD_Qout<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsMRd_Qout<127:95>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsMRd_Qout<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsMRd_Qout<13:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <usTlp_Qout<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_lnk_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <us_FC_stop_i> equivalent to <pio_FC_stop_i> has been removed
    Found 1-bit register for signal <mbuf_Qvalid>.
    Found 10-bit register for signal <Regs_Addr_pioCplD>.
    Found 31-bit register for signal <wbaddr_piocpld>.
    Found 3-bit register for signal <BAR_pioCplD>.
    Found 3-bit register for signal <BAR_usTlp>.
    Found 8-bit register for signal <s_axis_tx_tkeep_i>.
    Found 1-bit register for signal <pio_FC_stop_i>.
    Found 1-bit register for signal <mbuf_reset>.
    Found 1-bit register for signal <trn_tsof_n_i>.
    Found 128-bit register for signal <Irpt_Qout_to_TLP>.
    Found 128-bit register for signal <pioCplD_Qout_to_TLP>.
    Found 128-bit register for signal <dsMRd_Qout_to_TLP>.
    Found 128-bit register for signal <usTlp_Qout_to_TLP>.
    Found 128-bit register for signal <Trn_Qout_reg>.
    Found 10-bit register for signal <RdNumber>.
    Found 3-bit register for signal <BAR_value>.
    Found 64-bit register for signal <StartAddr>.
    Found 64-bit register for signal <s_axis_tx_tdata_i>.
    Found 4-bit register for signal <TxTrn_State>.
    Found 1-bit register for signal <pioCplD_Req_Min_Leng>.
    Found 1-bit register for signal <pioCplD_Req_2DW_Leng>.
    Found 1-bit register for signal <usTlp_Req_Min_Leng>.
    Found 1-bit register for signal <usTlp_Req_2DW_Leng>.
    Found 1-bit register for signal <pioCplD_is_0Leng>.
    Found 1-bit register for signal <take_an_Arbitration>.
    Found 1-bit register for signal <RdNumber_eq_One>.
    Found 1-bit register for signal <RdNumber_eq_Two>.
    Found 1-bit register for signal <Shift_1st_QWord>.
    Found 1-bit register for signal <is_CplD>.
    Found 1-bit register for signal <RdCmd_Req>.
    Found 1-bit register for signal <mbuf_RE_ok>.
    Found 1-bit register for signal <s_axis_tx_tvalid_i>.
    Found 1-bit register for signal <s_axis_tx_tlast_i>.
    Found 1-bit register for signal <trn_tx_Reset_n>.
    Found 1-bit register for signal <Format_Shower_i>.
    Found 1-bit register for signal <Irpt_Req_r1>.
    Found 1-bit register for signal <pioCplD_Req_r1>.
    Found 1-bit register for signal <dsMRd_Req_r1>.
    Found 1-bit register for signal <usTlp_Req_r1>.
    Found 1-bit register for signal <Tx_Busy>.
    Found 1-bit register for signal <ChBuf_has_Payload>.
    Found 30-bit register for signal <DDRAddr_pioCplD>.
    Found 30-bit register for signal <DDRAddr_usTlp>.
    Found 31-bit register for signal <WBAddr_usTlp>.
    Found 1-bit register for signal <us_DMA_Bytes_Add_i>.
    Found 12-bit register for signal <us_DMA_Bytes_i>.
    Found finite state machine <FSM_14> for signal <TxTrn_State>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 37                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | trn_tx_Reset_n (negative)                      |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_txidle                                      |
    | Power Up State     | st_txidle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <us_DMA_Bytes_i<12:12>> (without init value) have a constant value of 0 in block <tx_Transact>.
    Summary:
	inferred 966 D-type flip-flop(s).
	inferred 196 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_Transact> synthesized.

Synthesizing Unit <tx_Mem_Reader>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/tx_Mem_Reader.vhd".
WARNING:Xst:647 - Input <StartAddr<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_rdc_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FixedAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <TimeOut_Counter<21>>.
    Found 1-bit register for signal <TimeOut_Counter<20>>.
    Found 1-bit register for signal <TimeOut_Counter<19>>.
    Found 1-bit register for signal <TimeOut_Counter<18>>.
    Found 1-bit register for signal <TimeOut_Counter<17>>.
    Found 1-bit register for signal <TimeOut_Counter<16>>.
    Found 1-bit register for signal <TimeOut_Counter<15>>.
    Found 1-bit register for signal <TimeOut_Counter<14>>.
    Found 1-bit register for signal <TimeOut_Counter<13>>.
    Found 1-bit register for signal <TimeOut_Counter<12>>.
    Found 1-bit register for signal <TimeOut_Counter<11>>.
    Found 1-bit register for signal <TimeOut_Counter<10>>.
    Found 1-bit register for signal <TimeOut_Counter<9>>.
    Found 1-bit register for signal <TimeOut_Counter<8>>.
    Found 1-bit register for signal <TimeOut_Counter<7>>.
    Found 1-bit register for signal <TimeOut_Counter<6>>.
    Found 1-bit register for signal <TimeOut_Counter<5>>.
    Found 1-bit register for signal <TimeOut_Counter<4>>.
    Found 1-bit register for signal <TimeOut_Counter<3>>.
    Found 1-bit register for signal <TimeOut_Counter<2>>.
    Found 1-bit register for signal <TimeOut_Counter<1>>.
    Found 1-bit register for signal <TimeOut_Counter<0>>.
    Found 64-bit register for signal <Address_var>.
    Found 1-bit register for signal <DDR_rdc_sof_i>.
    Found 1-bit register for signal <DDR_rdc_eof_i>.
    Found 1-bit register for signal <DDR_rdc_v_i>.
    Found 1-bit register for signal <DDR_rdc_Shift_i>.
    Found 1-bit register for signal <wb_rdc_sof_i>.
    Found 1-bit register for signal <wb_rdc_v_i>.
    Found 1-bit register for signal <wb_FIFO_Hit>.
    Found 1-bit register for signal <wb_FIFO_re_i>.
    Found 1-bit register for signal <wb_FIFO_RdEn_Mask>.
    Found 1-bit register for signal <DDR_FIFO_Hit>.
    Found 1-bit register for signal <DDR_FIFO_RdEn_i>.
    Found 1-bit register for signal <DDR_FIFO_RdEn_Mask>.
    Found 1-bit register for signal <Regs_Hit>.
    Found 1-bit register for signal <Regs_RdEn>.
    Found 1-bit register for signal <DDR_Rd_Cntr_eq_One>.
    Found 1-bit register for signal <wb_FIFO_Rd_Cntr_eq_Two>.
    Found 1-bit register for signal <regs_Rd_Cntr_eq_One>.
    Found 1-bit register for signal <regs_Rd_Cntr_eq_Two>.
    Found 1-bit register for signal <Shift_1st_QWord_k>.
    Found 1-bit register for signal <is_CplD_k>.
    Found 1-bit register for signal <may_be_MWr_k>.
    Found 1-bit register for signal <TRem_n_last_QWord>.
    Found 1-bit register for signal <TO_Cnt_Rst>.
    Found 1-bit register for signal <RdCmd_Ack_i>.
    Found 1-bit register for signal <mbuf_Din_i<70>>.
    Found 1-bit register for signal <mbuf_Din_i<63>>.
    Found 1-bit register for signal <mbuf_Din_i<62>>.
    Found 1-bit register for signal <mbuf_Din_i<61>>.
    Found 1-bit register for signal <mbuf_Din_i<60>>.
    Found 1-bit register for signal <mbuf_Din_i<59>>.
    Found 1-bit register for signal <mbuf_Din_i<58>>.
    Found 1-bit register for signal <mbuf_Din_i<57>>.
    Found 1-bit register for signal <mbuf_Din_i<56>>.
    Found 1-bit register for signal <mbuf_Din_i<55>>.
    Found 1-bit register for signal <mbuf_Din_i<54>>.
    Found 1-bit register for signal <mbuf_Din_i<53>>.
    Found 1-bit register for signal <mbuf_Din_i<52>>.
    Found 1-bit register for signal <mbuf_Din_i<51>>.
    Found 1-bit register for signal <mbuf_Din_i<50>>.
    Found 1-bit register for signal <mbuf_Din_i<49>>.
    Found 1-bit register for signal <mbuf_Din_i<48>>.
    Found 1-bit register for signal <mbuf_Din_i<47>>.
    Found 1-bit register for signal <mbuf_Din_i<46>>.
    Found 1-bit register for signal <mbuf_Din_i<45>>.
    Found 1-bit register for signal <mbuf_Din_i<44>>.
    Found 1-bit register for signal <mbuf_Din_i<43>>.
    Found 1-bit register for signal <mbuf_Din_i<42>>.
    Found 1-bit register for signal <mbuf_Din_i<41>>.
    Found 1-bit register for signal <mbuf_Din_i<40>>.
    Found 1-bit register for signal <mbuf_Din_i<39>>.
    Found 1-bit register for signal <mbuf_Din_i<38>>.
    Found 1-bit register for signal <mbuf_Din_i<37>>.
    Found 1-bit register for signal <mbuf_Din_i<36>>.
    Found 1-bit register for signal <mbuf_Din_i<35>>.
    Found 1-bit register for signal <mbuf_Din_i<34>>.
    Found 1-bit register for signal <mbuf_Din_i<33>>.
    Found 1-bit register for signal <mbuf_Din_i<32>>.
    Found 1-bit register for signal <mbuf_Din_i<31>>.
    Found 1-bit register for signal <mbuf_Din_i<30>>.
    Found 1-bit register for signal <mbuf_Din_i<29>>.
    Found 1-bit register for signal <mbuf_Din_i<28>>.
    Found 1-bit register for signal <mbuf_Din_i<27>>.
    Found 1-bit register for signal <mbuf_Din_i<26>>.
    Found 1-bit register for signal <mbuf_Din_i<25>>.
    Found 1-bit register for signal <mbuf_Din_i<24>>.
    Found 1-bit register for signal <mbuf_Din_i<23>>.
    Found 1-bit register for signal <mbuf_Din_i<22>>.
    Found 1-bit register for signal <mbuf_Din_i<21>>.
    Found 1-bit register for signal <mbuf_Din_i<20>>.
    Found 1-bit register for signal <mbuf_Din_i<19>>.
    Found 1-bit register for signal <mbuf_Din_i<18>>.
    Found 1-bit register for signal <mbuf_Din_i<17>>.
    Found 1-bit register for signal <mbuf_Din_i<16>>.
    Found 1-bit register for signal <mbuf_Din_i<15>>.
    Found 1-bit register for signal <mbuf_Din_i<14>>.
    Found 1-bit register for signal <mbuf_Din_i<13>>.
    Found 1-bit register for signal <mbuf_Din_i<12>>.
    Found 1-bit register for signal <mbuf_Din_i<11>>.
    Found 1-bit register for signal <mbuf_Din_i<10>>.
    Found 1-bit register for signal <mbuf_Din_i<9>>.
    Found 1-bit register for signal <mbuf_Din_i<8>>.
    Found 1-bit register for signal <mbuf_Din_i<7>>.
    Found 1-bit register for signal <mbuf_Din_i<6>>.
    Found 1-bit register for signal <mbuf_Din_i<5>>.
    Found 1-bit register for signal <mbuf_Din_i<4>>.
    Found 1-bit register for signal <mbuf_Din_i<3>>.
    Found 1-bit register for signal <mbuf_Din_i<2>>.
    Found 1-bit register for signal <mbuf_Din_i<1>>.
    Found 1-bit register for signal <mbuf_Din_i<0>>.
    Found 1-bit register for signal <Tx_TimeOut_i>.
    Found 1-bit register for signal <Tx_wb_TimeOut_i>.
    Found 1-bit register for signal <TxTLP_eof_n>.
    Found 1-bit register for signal <mbuf_Din_i<64>>.
    Found 64-bit register for signal <DDR_rdc_din_i>.
    Found 64-bit register for signal <wb_rdc_din_i>.
    Found 10-bit register for signal <regs_Rd_Counter>.
    Found 10-bit register for signal <DDR_Rd_Counter>.
    Found 10-bit register for signal <wb_FIFO_Rd_Counter>.
    Found 3-bit register for signal <TxMReader_State>.
    Found 1-bit register for signal <wb_FIFO_Rd_1Dw>.
    Found 1-bit register for signal <Regs_Write_mbuf_r1>.
    Found 1-bit register for signal <Regs_Write_mbuf_r2>.
    Found 1-bit register for signal <DDR_FIFO_Write_mbuf_r1>.
    Found 1-bit register for signal <wb_FIFO_Write_mbuf>.
    Found 1-bit register for signal <wb_FIFO_Write_mbuf_r1>.
    Found 1-bit register for signal <wb_FIFO_RdEn_Mask_r1>.
    Found 1-bit register for signal <wb_FIFO_RdEn_Mask_r2>.
    Found 1-bit register for signal <mbuf_WE_i>.
    Found 1-bit register for signal <TxTLP_eof_n_r1>.
    Found 1-bit register for signal <wb_FIFO_RdEn_Mask_rise>.
    Found 1-bit register for signal <wb_FIFO_RdEn_Mask_rise_r1>.
    Found 64-bit register for signal <wb_FIFO_qout_r1>.
    Found 64-bit register for signal <wb_FIFO_qout_shift>.
    Found 1-bit register for signal <mbuf_aFull_r1>.
    Found finite state machine <FSM_15> for signal <TxMReader_State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 33                                             |
    | Inputs             | 16                                             |
    | Outputs            | 10                                             |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | mReader_Rst_n (negative)                       |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_mr_idle                                     |
    | Power Up State     | st_mr_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <Address_var[9]_GND_232_o_add_24_OUT> created at line 478.
    Found 10-bit adder for signal <RdNumber[9]_GND_232_o_add_76_OUT> created at line 646.
    Found 10-bit adder for signal <RdNumber[9]_GND_232_o_add_77_OUT> created at line 649.
    Found 22-bit adder for signal <TimeOut_Counter[21]_GND_232_o_add_112_OUT> created at line 865.
    Found 10-bit subtractor for signal <GND_232_o_GND_232_o_sub_9_OUT<9:0>> created at line 351.
    Found 10-bit subtractor for signal <GND_232_o_GND_232_o_sub_59_OUT<9:0>> created at line 576.
    Found 10-bit subtractor for signal <GND_232_o_GND_232_o_sub_67_OUT<9:0>> created at line 610.
    Found 10-bit subtractor for signal <GND_232_o_GND_232_o_sub_82_OUT<9:0>> created at line 663.
    Found 10-bit subtractor for signal <GND_232_o_GND_232_o_sub_91_OUT<9:0>> created at line 702.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 477 D-type flip-flop(s).
	inferred 352 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_Mem_Reader> synthesized.

Synthesizing Unit <Tx_Output_Arbitor>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Tx_Output_Arbitor.vhd".
    Found 2-bit register for signal <Arb_FSM>.
    Found 4-bit register for signal <read_i>.
    Found 4-bit register for signal <Indice_prep>.
    Found 4-bit register for signal <Indice_i>.
    Found 4-bit register for signal <ChPriority<0>>.
    Found 4-bit register for signal <ChPriority<1>>.
    Found 4-bit register for signal <ChPriority<2>>.
    Found 4-bit register for signal <ChPriority<3>>.
    Found 4-bit register for signal <Champion_Vector>.
    Found 4-bit register for signal <Req_r1>.
    Found finite state machine <FSM_16> for signal <Arb_FSM>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ast_reset                                      |
    | Power Up State     | ast_reset                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit comparator equal for signal <read_prep<0>> created at line 218
    Found 4-bit comparator equal for signal <read_prep<1>> created at line 218
    Found 4-bit comparator equal for signal <read_prep<2>> created at line 218
    Found 4-bit comparator equal for signal <read_prep<3>> created at line 218
    Found 4-bit comparator equal for signal <ChPriority[0][3]_Champion_Vector[3]_equal_40_o> created at line 277
    Found 4-bit comparator equal for signal <ChPriority[1][3]_Champion_Vector[3]_equal_47_o> created at line 277
    Found 4-bit comparator equal for signal <ChPriority[2][3]_Champion_Vector[3]_equal_54_o> created at line 277
    Found 4-bit comparator equal for signal <ChPriority[3][3]_Champion_Vector[3]_equal_61_o> created at line 277
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Tx_Output_Arbitor> synthesized.

Synthesizing Unit <Regs_Group>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/Registers.vhd".
WARNING:Xst:647 - Input <wb_FIFO_Status<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <H2B_FIFO_Status<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B2H_FIFO_Status<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IG_Num_Assert<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IG_Num_Deassert<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg11_rd<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg12_rd<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg13_rd<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg14_rd<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg11_rv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg12_rv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg13_rv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg14_rv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <icap_BUSY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <DG_Status_i<8>>.
    Found 1-bit register for signal <DG_Reset_i>.
    Found 1-bit register for signal <ctl_reset_i>.
    Found 1-bit register for signal <usDMA_Channel_Rst_i>.
    Found 1-bit register for signal <dsDMA_Channel_Rst_i>.
    Found 1-bit register for signal <MRd_Channel_Rst_i>.
    Found 1-bit register for signal <Tx_Reset_i>.
    Found 1-bit register for signal <wb_FIFO_Rst_i>.
    Found 1-bit register for signal <wb_FIFO_Rst_b5>.
    Found 1-bit register for signal <wb_FIFO_Rst_b4>.
    Found 1-bit register for signal <wb_FIFO_Rst_b3>.
    Found 1-bit register for signal <wb_FIFO_Rst_b2>.
    Found 1-bit register for signal <wb_FIFO_Rst_b1>.
    Found 1-bit register for signal <General_Control_i<2>>.
    Found 1-bit register for signal <protocol_rst_i>.
    Found 1-bit register for signal <protocol_rst_b1>.
    Found 1-bit register for signal <protocol_rst_b2>.
    Found 64-bit register for signal <DMA_us_HA_i>.
    Found 64-bit register for signal <DMA_ds_HA_i>.
    Found 44-bit register for signal <Reg_WrMuxer_Hi>.
    Found 32-bit register for signal <sdram_pg_i>.
    Found 32-bit register for signal <wb_pg_i>.
    Found 32-bit register for signal <ctl_rd_i>.
    Found 32-bit register for signal <ctl_td_r>.
    Found 32-bit register for signal <reg01_td_i>.
    Found 32-bit register for signal <reg02_td_i>.
    Found 32-bit register for signal <reg03_td_i>.
    Found 32-bit register for signal <reg04_td_i>.
    Found 32-bit register for signal <reg05_td_i>.
    Found 32-bit register for signal <reg06_td_i>.
    Found 32-bit register for signal <reg07_td_i>.
    Found 32-bit register for signal <reg08_td_i>.
    Found 32-bit register for signal <reg09_td_i>.
    Found 32-bit register for signal <reg10_td_i>.
    Found 32-bit register for signal <reg11_td_i>.
    Found 32-bit register for signal <reg12_td_i>.
    Found 32-bit register for signal <reg13_td_i>.
    Found 32-bit register for signal <reg14_td_i>.
    Found 32-bit register for signal <reg01_rd_r>.
    Found 32-bit register for signal <reg02_rd_r>.
    Found 32-bit register for signal <reg03_rd_r>.
    Found 32-bit register for signal <reg04_rd_r>.
    Found 32-bit register for signal <reg05_rd_r>.
    Found 32-bit register for signal <reg06_rd_r>.
    Found 32-bit register for signal <reg07_rd_r>.
    Found 32-bit register for signal <reg08_rd_r>.
    Found 32-bit register for signal <reg09_rd_r>.
    Found 32-bit register for signal <reg10_rd_r>.
    Found 32-bit register for signal <dlm_td_i>.
    Found 32-bit register for signal <dlm_rd_r>.
    Found 8-bit register for signal <DG_Rst_Counter>.
    Found 64-bit register for signal <DMA_us_PA_i>.
    Found 64-bit register for signal <DMA_us_BDA_i>.
    Found 64-bit register for signal <DMA_us_Length_i>.
    Found 64-bit register for signal <DMA_ds_PA_i>.
    Found 64-bit register for signal <DMA_ds_BDA_i>.
    Found 64-bit register for signal <DMA_ds_Length_i>.
    Found 64-bit register for signal <DMA_ds_Control_i>.
    Found 64-bit register for signal <DMA_us_Transf_Bytes_i>.
    Found 64-bit register for signal <DMA_ds_Transf_Bytes_i>.
    Found 64-bit register for signal <Regs_RdQout_i>.
    Found 64-bit register for signal <Last_Ctrl_Word_us>.
    Found 64-bit register for signal <Last_Ctrl_Word_ds>.
    Found 51-bit register for signal <Reg_RdMuxer_Hi>.
    Found 51-bit register for signal <Reg_RdMuxer_Lo>.
    Found 1-bit register for signal <Sys_IRQ_i<14>>.
    Found 1-bit register for signal <Sys_IRQ_i<13>>.
    Found 1-bit register for signal <Sys_IRQ_i<12>>.
    Found 1-bit register for signal <Sys_IRQ_i<11>>.
    Found 1-bit register for signal <Sys_IRQ_i<10>>.
    Found 1-bit register for signal <Sys_IRQ_i<9>>.
    Found 1-bit register for signal <Sys_IRQ_i<8>>.
    Found 1-bit register for signal <Sys_IRQ_i<7>>.
    Found 1-bit register for signal <Sys_IRQ_i<6>>.
    Found 1-bit register for signal <Sys_IRQ_i<5>>.
    Found 1-bit register for signal <Sys_IRQ_i<4>>.
    Found 1-bit register for signal <Sys_IRQ_i<3>>.
    Found 1-bit register for signal <Sys_IRQ_i<2>>.
    Found 1-bit register for signal <Sys_IRQ_i<1>>.
    Found 1-bit register for signal <Sys_IRQ_i<0>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<59>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<58>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<57>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<56>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<53>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<52>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<51>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<50>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<49>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<48>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<47>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<46>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<45>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<44>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<43>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<42>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<41>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<40>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<39>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<36>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<30>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<29>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<27>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<26>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<25>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<24>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<23>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<22>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<21>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<20>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<18>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<17>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<16>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<15>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<14>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<13>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<12>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<11>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<10>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<9>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<7>>.
    Found 1-bit register for signal <Reg_WrMuxer_Lo<4>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<31>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<30>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<29>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<28>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<27>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<26>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<25>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<24>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<23>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<22>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<21>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<20>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<19>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<18>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<17>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<16>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<15>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<14>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<13>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<12>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<11>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<10>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<9>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<8>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<7>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<6>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<5>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<4>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<3>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<2>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<1>>.
    Found 1-bit register for signal <Sys_Int_Enable_i<0>>.
    Found 1-bit register for signal <General_Control_i<31>>.
    Found 1-bit register for signal <General_Control_i<30>>.
    Found 1-bit register for signal <General_Control_i<29>>.
    Found 1-bit register for signal <General_Control_i<28>>.
    Found 1-bit register for signal <General_Control_i<27>>.
    Found 1-bit register for signal <General_Control_i<26>>.
    Found 1-bit register for signal <General_Control_i<25>>.
    Found 1-bit register for signal <General_Control_i<24>>.
    Found 1-bit register for signal <General_Control_i<23>>.
    Found 1-bit register for signal <General_Control_i<22>>.
    Found 1-bit register for signal <General_Control_i<21>>.
    Found 1-bit register for signal <General_Control_i<20>>.
    Found 1-bit register for signal <General_Control_i<19>>.
    Found 1-bit register for signal <General_Control_i<18>>.
    Found 1-bit register for signal <General_Control_i<17>>.
    Found 1-bit register for signal <General_Control_i<16>>.
    Found 1-bit register for signal <General_Control_i<15>>.
    Found 1-bit register for signal <General_Control_i<14>>.
    Found 1-bit register for signal <General_Control_i<13>>.
    Found 1-bit register for signal <General_Control_i<12>>.
    Found 1-bit register for signal <General_Control_i<11>>.
    Found 1-bit register for signal <General_Control_i<10>>.
    Found 1-bit register for signal <General_Control_i<9>>.
    Found 1-bit register for signal <General_Control_i<8>>.
    Found 1-bit register for signal <General_Control_i<7>>.
    Found 1-bit register for signal <General_Control_i<6>>.
    Found 1-bit register for signal <General_Control_i<5>>.
    Found 1-bit register for signal <General_Control_i<4>>.
    Found 1-bit register for signal <General_Control_i<3>>.
    Found 1-bit register for signal <General_Control_i<1>>.
    Found 1-bit register for signal <General_Control_i<0>>.
    Found 1-bit register for signal <DG_Mask_i>.
    Found 1-bit register for signal <ctl_rv_i>.
    Found 1-bit register for signal <reg01_tv_i>.
    Found 1-bit register for signal <reg02_tv_i>.
    Found 1-bit register for signal <reg03_tv_i>.
    Found 1-bit register for signal <reg04_tv_i>.
    Found 1-bit register for signal <reg05_tv_i>.
    Found 1-bit register for signal <reg06_tv_i>.
    Found 1-bit register for signal <reg07_tv_i>.
    Found 1-bit register for signal <reg08_tv_i>.
    Found 1-bit register for signal <reg09_tv_i>.
    Found 1-bit register for signal <reg10_tv_i>.
    Found 1-bit register for signal <reg11_tv_i>.
    Found 1-bit register for signal <reg12_tv_i>.
    Found 1-bit register for signal <reg13_tv_i>.
    Found 1-bit register for signal <reg14_tv_i>.
    Found 1-bit register for signal <dlm_tv_i>.
    Found 1-bit register for signal <usHA_is_64b_i>.
    Found 1-bit register for signal <usBDA_is_64b_i>.
    Found 1-bit register for signal <usLeng_Hi19b_True_i>.
    Found 1-bit register for signal <usLeng_Lo7b_True_i>.
    Found 1-bit register for signal <us_Param_Modified>.
    Found 1-bit register for signal <DMA_us_Control_i<31>>.
    Found 1-bit register for signal <DMA_us_Control_i<30>>.
    Found 1-bit register for signal <DMA_us_Control_i<29>>.
    Found 1-bit register for signal <DMA_us_Control_i<28>>.
    Found 1-bit register for signal <DMA_us_Control_i<27>>.
    Found 1-bit register for signal <DMA_us_Control_i<26>>.
    Found 1-bit register for signal <DMA_us_Control_i<25>>.
    Found 1-bit register for signal <DMA_us_Control_i<24>>.
    Found 1-bit register for signal <DMA_us_Control_i<23>>.
    Found 1-bit register for signal <DMA_us_Control_i<22>>.
    Found 1-bit register for signal <DMA_us_Control_i<21>>.
    Found 1-bit register for signal <DMA_us_Control_i<20>>.
    Found 1-bit register for signal <DMA_us_Control_i<19>>.
    Found 1-bit register for signal <DMA_us_Control_i<18>>.
    Found 1-bit register for signal <DMA_us_Control_i<17>>.
    Found 1-bit register for signal <DMA_us_Control_i<16>>.
    Found 1-bit register for signal <DMA_us_Control_i<15>>.
    Found 1-bit register for signal <DMA_us_Control_i<14>>.
    Found 1-bit register for signal <DMA_us_Control_i<13>>.
    Found 1-bit register for signal <DMA_us_Control_i<12>>.
    Found 1-bit register for signal <DMA_us_Control_i<11>>.
    Found 1-bit register for signal <DMA_us_Control_i<10>>.
    Found 1-bit register for signal <DMA_us_Control_i<9>>.
    Found 1-bit register for signal <DMA_us_Control_i<8>>.
    Found 1-bit register for signal <DMA_us_Control_i<7>>.
    Found 1-bit register for signal <DMA_us_Control_i<6>>.
    Found 1-bit register for signal <DMA_us_Control_i<5>>.
    Found 1-bit register for signal <DMA_us_Control_i<4>>.
    Found 1-bit register for signal <DMA_us_Control_i<3>>.
    Found 1-bit register for signal <DMA_us_Control_i<2>>.
    Found 1-bit register for signal <DMA_us_Control_i<1>>.
    Found 1-bit register for signal <DMA_us_Control_i<0>>.
    Found 1-bit register for signal <usDMA_Start_i>.
    Found 1-bit register for signal <usDMA_Stop_i>.
    Found 1-bit register for signal <usDMA_Start2_i>.
    Found 1-bit register for signal <usDMA_Stop2_i>.
    Found 1-bit register for signal <dsHA_is_64b_i>.
    Found 1-bit register for signal <dsBDA_is_64b_i>.
    Found 1-bit register for signal <dsLeng_Hi19b_True_i>.
    Found 1-bit register for signal <dsLeng_Lo7b_True_i>.
    Found 1-bit register for signal <ds_Param_Modified>.
    Found 1-bit register for signal <dsDMA_Start_i>.
    Found 1-bit register for signal <dsDMA_Stop_i>.
    Found 1-bit register for signal <dsDMA_Start2_i>.
    Found 1-bit register for signal <dsDMA_Stop2_i>.
    Found 1-bit register for signal <Command_is_Reset_Hi>.
    Found 1-bit register for signal <Command_is_Reset_Lo>.
    Found 1-bit register for signal <ctl_ttake_i>.
    Found 1-bit register for signal <ctl_t_read_Hi_r1>.
    Found 1-bit register for signal <ctl_t_read_Lo_r1>.
    Found 1-bit register for signal <Sys_Error_i<20>>.
    Found 1-bit register for signal <Sys_Error_i<19>>.
    Found 1-bit register for signal <Sys_Error_i<18>>.
    Found 1-bit register for signal <eb_FIFO_OverWritten>.
    Found 1-bit register for signal <General_Status_i<31>>.
    Found 1-bit register for signal <General_Status_i<30>>.
    Found 1-bit register for signal <General_Status_i<29>>.
    Found 1-bit register for signal <General_Status_i<28>>.
    Found 1-bit register for signal <General_Status_i<27>>.
    Found 1-bit register for signal <General_Status_i<26>>.
    Found 1-bit register for signal <General_Status_i<25>>.
    Found 1-bit register for signal <General_Status_i<24>>.
    Found 1-bit register for signal <General_Status_i<23>>.
    Found 1-bit register for signal <General_Status_i<22>>.
    Found 1-bit register for signal <General_Status_i<21>>.
    Found 1-bit register for signal <General_Status_i<20>>.
    Found 1-bit register for signal <General_Status_i<19>>.
    Found 1-bit register for signal <General_Status_i<18>>.
    Found 1-bit register for signal <General_Status_i<17>>.
    Found 1-bit register for signal <General_Status_i<16>>.
    Found 1-bit register for signal <General_Status_i<15>>.
    Found 1-bit register for signal <General_Status_i<14>>.
    Found 1-bit register for signal <General_Status_i<13>>.
    Found 1-bit register for signal <General_Status_i<12>>.
    Found 1-bit register for signal <General_Status_i<11>>.
    Found 1-bit register for signal <General_Status_i<10>>.
    Found 1-bit register for signal <Sys_IRQ_i<15>>.
    Found 1-bit register for signal <Regs_WrEn_r1>.
    Found 1-bit register for signal <Regs_WrEn_r2>.
    Found 1-bit register for signal <Regs_WrEnA_r1>.
    Found 1-bit register for signal <Regs_WrEnA_r2>.
    Found 1-bit register for signal <Regs_WrEnB_r1>.
    Found 1-bit register for signal <Regs_WrEnB_r2>.
    Found 32-bit register for signal <wb_FIFO_Status_r1<31:0>>.
    Found 32-bit register for signal <H2B_FIFO_Status_r1<31:0>>.
    Found 32-bit register for signal <B2H_FIFO_Status_r1<31:0>>.
    Found 6-bit register for signal <Regs_WrAddr_r1<7:2>>.
    Found 2-bit register for signal <Regs_WrMask_r1>.
    Found 1-bit register for signal <dsDMA_Start2_r1>.
    Found 1-bit register for signal <usDMA_Start2_r1>.
    Found 64-bit register for signal <Regs_WrDin_r1>.
    Found 64-bit register for signal <Regs_WrDin_r2>.
    Found 4-bit register for signal <WrDin_r1_not_Zero_Hi>.
    Found 1-bit register for signal <WrDin_r2_not_Zero_Hi>.
    Found 4-bit register for signal <WrDin_r1_not_Zero_Lo>.
    Found 1-bit register for signal <WrDin_r2_not_Zero_Lo>.
    Found 1-bit register for signal <Regs_Wr_dma_V_hi_r2>.
    Found 1-bit register for signal <Regs_Wr_dma_nV_hi_r2>.
    Found 1-bit register for signal <Regs_Wr_dma_V_nE_hi_r2>.
    Found 1-bit register for signal <Regs_Wr_dma_V_lo_r2>.
    Found 1-bit register for signal <Regs_Wr_dma_nV_lo_r2>.
    Found 1-bit register for signal <Regs_Wr_dma_V_nE_lo_r2>.
    Found 1-bit register for signal <Regs_WrDin_Hi19b_True_hq_r2>.
    Found 1-bit register for signal <Regs_WrDin_Lo7b_True_hq_r2>.
    Found 1-bit register for signal <Regs_WrDin_Hi19b_True_lq_r2>.
    Found 1-bit register for signal <Regs_WrDin_Lo7b_True_lq_r2>.
    Found 8-bit adder for signal <DG_Rst_Counter[7]_GND_285_o_add_195_OUT> created at line 1278.
    Found 32-bit adder for signal <DMA_us_Transf_Bytes_i[31]_GND_285_o_add_308_OUT> created at line 2960.
    Found 32-bit adder for signal <DMA_ds_Transf_Bytes_i[31]_GND_285_o_add_311_OUT> created at line 2980.
    WARNING:Xst:2404 -  FFs/Latches <General_Status_i<4><0:0>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <General_Status_i<5><0:0>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <Opto_Link_Status_i<31:0>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<31><5:5>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<30><31:31>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<29><30:30>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<28><29:29>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<27><28:28>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<26><27:27>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<25><26:26>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<24><25:25>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<23><24:24>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<22><23:23>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<21><22:22>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<20><21:21>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<19><20:20>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<18><19:19>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<17><18:18>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<16><17:17>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<15><16:16>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<14><15:15>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<13><14:14>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<12><13:13>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<11><12:12>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<10><11:11>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<9><10:10>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<8><9:9>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<7><8:8>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<6><7:7>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<5><6:6>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<4><5:5>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<3><4:4>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<2><3:3>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<1><2:2>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <class_CTL_Status_i<0><1:1>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <General_Status_i<7><0:0>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <General_Status_i<6><7:7>> (without init value) have a constant value of 0 in block <Regs_Group>.
    WARNING:Xst:2404 -  FFs/Latches <DG_Status_i<1><6:6>> (without init value) have a constant value of 0 in block <Regs_Group>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 2506 D-type flip-flop(s).
	inferred 1553 Multiplexer(s).
Unit <Regs_Group> synthesized.

Synthesizing Unit <DDR_Transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/ddr_Transact.vhd".
        SIMULATION = "FALSE"
        DATA_WIDTH = 64
        ADDR_WIDTH = 28
        DDR_UI_DATAWIDTH = 256
        DDR_DQ_WIDTH = 32
WARNING:Xst:647 - Input <memc_cmd_addr<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <app_rd_data_end> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/ddr_Transact.vhd" line 314: Output port <memc_rd_en> of the instance <u_ddr_control> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pcie_arb_gnt>.
    Found 1-bit register for signal <ext_arb_gnt>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DDR_Transact> synthesized.

Synthesizing Unit <DDRs_Control>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd".
        C_ASYNFIFO_WIDTH = 72
        DATA_WIDTH = 64
        ADDR_WIDTH = 28
        P_SIMULATION = "FALSE"
        DDR_DQ_WIDTH = 32
        DDR_PAYLOAD_WIDTH = 256
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" line 280: Output port <full> of the instance <DDR_pipe_write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" line 304: Output port <full> of the instance <DDR_pipe_write_f2m_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" line 304: Output port <prog_empty> of the instance <DDR_pipe_write_f2m_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" line 336: Output port <full> of the instance <DDR_pipe_read_C_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/DDRs_Control.vhd" line 360: Output port <full> of the instance <DDR_pipe_read_D_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'wpipe_f2m_din<127:74>', unconnected in block 'DDRs_Control', is tied to its initial value (000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'memc_rd_addr<2:0>', unconnected in block 'DDRs_Control', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'memc_wr_addr<2:0>', unconnected in block 'DDRs_Control', is tied to its initial value (000).
WARNING:Xst:653 - Signal <memc_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <rpiped_rdconv_cnt>.
    Found 1-bit register for signal <wpipe_read_valid>.
    Found 1-bit register for signal <wpipe_f2m_valid>.
    Found 1-bit register for signal <wpipe_f2m_empty_r1>.
    Found 1-bit register for signal <wpipe_f2m_empty_r2>.
    Found 1-bit register for signal <rpipec_read_valid>.
    Found 1-bit register for signal <rpiped_wr_skew>.
    Found 1-bit register for signal <rpipec_rEn>.
    Found 1-bit register for signal <rpiped_wr_EOF>.
    Found 1-bit register for signal <memc_rd_cmd>.
    Found 1-bit register for signal <rpiped_wen>.
    Found 1-bit register for signal <rpiped_written_r>.
    Found 4-bit register for signal <DDR_rd_state>.
    Found 30-bit register for signal <ddram_rd_addr>.
    Found 9-bit register for signal <rpiped_rd_cnt>.
    Found 3-bit register for signal <DDR_wr_state>.
    Found 1-bit register for signal <wpipe_rEn>.
    Found 1-bit register for signal <wpipe_wr_en>.
    Found 1-bit register for signal <wpipe_arb_req>.
    Found 1-bit register for signal <pRAM_addra_inc>.
    Found 1-bit register for signal <wpipe_QW_Aligned>.
    Found 33-bit register for signal <wpipe_qout_lo32b>.
    Found 33-bit register for signal <wpipe_qout_hi32b>.
    Found 8-bit register for signal <wpipe_wr_mask>.
    Found 64-bit register for signal <wpipe_wr_data>.
    Found 1-bit register for signal <wpipe_wr_sof>.
    Found 1-bit register for signal <wpipe_wr_eof>.
    Found 1-bit register for signal <wpipe_f2m_rd>.
    Found 1-bit register for signal <ddram_wr_valid>.
    Found 1-bit register for signal <ddram_wr_cmd_valid>.
    Found 4-bit register for signal <wpipe_f2m_cnt>.
    Found 1-bit register for signal <wpipe_fill_eof>.
    Found 1-bit register for signal <wpipe_wr_pause>.
    Found 30-bit register for signal <ddram_wr_addr>.
    Found 3-bit register for signal <wpipe_f2m_shift_start>.
    Found 256-bit register for signal <ddram_wr_data>.
    Found 32-bit register for signal <ddram_wr_mask>.
    Found 1-bit register for signal <rpipe_arb_req>.
    Found 1-bit register for signal <rpiped_wen_last>.
    Found 6-bit register for signal <rpiped_rd_shift_start>.
    Found 1-bit register for signal <rpiped_written_r2>.
    Found 256-bit register for signal <memc_rd_data_r1>.
    Found 9-bit register for signal <rpiped_rd_cnt_latch>.
    Found 32-bit register for signal <memc_rd_shift_r>.
    Found 256-bit register for signal <memc_rd_data_r2>.
    Found 256-bit register for signal <memc_rd_data_r3>.
    Found 72-bit register for signal <rpiped_Din>.
    Found finite state machine <FSM_17> for signal <DDR_rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | memc_ui_clk (rising_edge)                      |
    | Reset              | ddr_rdy (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | rdst_reset                                     |
    | Power Up State     | rdst_reset                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State wrst_1st_data_b2b is never reached in FSM <DDR_wr_state>.
    Found finite state machine <FSM_18> for signal <DDR_wr_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | memc_ui_clk (rising_edge)                      |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wrst_bram_reset                                |
    | Power Up State     | wrst_bram_reset                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <ddram_wr_addr[29]_GND_763_o_add_89_OUT> created at line 1241.
    Found 4-bit adder for signal <wpipe_f2m_cnt[3]_GND_763_o_add_463_OUT> created at line 1241.
    Found 9-bit adder for signal <rpipec_Qout[43]_GND_763_o_add_487_OUT> created at line 1241.
    Found 9-bit adder for signal <rpipec_Qout[43]_GND_763_o_add_488_OUT> created at line 802.
    Found 30-bit adder for signal <ddram_rd_addr[29]_GND_763_o_add_497_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_763_o_GND_763_o_add_500_OUT> created at line 850.
    Found 9-bit adder for signal <rpiped_rd_cnt[8]_GND_763_o_add_520_OUT> created at line 892.
    Found 5-bit adder for signal <rpiped_rdconv_cnt[4]_GND_763_o_add_524_OUT> created at line 1241.
    Found 30-bit subtractor for signal <GND_763_o_GND_763_o_sub_91_OUT<29:0>> created at line 652.
    Found 9-bit subtractor for signal <GND_763_o_GND_763_o_sub_96_OUT<8:0>> created at line 662.
    Found 6-bit subtractor for signal <GND_763_o_GND_763_o_sub_417_OUT<5:0>> created at line 694.
    Found 30-bit subtractor for signal <GND_763_o_GND_763_o_sub_499_OUT<29:0>> created at line 849.
    Found 9-bit subtractor for signal <n0996> created at line 0.
    Found 4-bit comparator lessequal for signal <n0029> created at line 326
    Found 9-bit comparator greater for signal <n0646> created at line 825
    Found 6-bit comparator greater for signal <n0648> created at line 830
    Found 9-bit comparator lessequal for signal <n0730> created at line 922
    Found 5-bit comparator lessequal for signal <n0732> created at line 923
    Found 6-bit comparator greater for signal <rpiped_omit_skew_INV_1488_o> created at line 925
    Found 6-bit comparator lessequal for signal <rpiped_omit> created at line 926
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 1420 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 482 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <DDRs_Control> synthesized.

Synthesizing Unit <wb_transact>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd".
        C_ASYNFIFO_WIDTH = 72
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd" line 298: Output port <full> of the instance <wpipe_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd" line 340: Output port <full> of the instance <rpipec_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/pcie/common/wb_transact.vhd" line 357: Output port <full> of the instance <rpiped_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'rpiped_din<71:64>', unconnected in block 'wb_transact', is tied to its initial value (00000000).
    Found 1-bit register for signal <wb_cyc>.
    Found 1-bit register for signal <wb_we>.
    Found 1-bit register for signal <wb_stb>.
    Found 1-bit register for signal <wb_sel>.
    Found 1-bit register for signal <wpipe_ren>.
    Found 1-bit register for signal <rpiped_we>.
    Found 1-bit register for signal <rpipec_ren>.
    Found 29-bit register for signal <wb_addr>.
    Found 9-bit register for signal <wb_rd_cnt>.
    Found 1-bit register for signal <rpiped_din<63>>.
    Found 1-bit register for signal <rpiped_din<62>>.
    Found 1-bit register for signal <rpiped_din<61>>.
    Found 1-bit register for signal <rpiped_din<60>>.
    Found 1-bit register for signal <rpiped_din<59>>.
    Found 1-bit register for signal <rpiped_din<58>>.
    Found 1-bit register for signal <rpiped_din<57>>.
    Found 1-bit register for signal <rpiped_din<56>>.
    Found 1-bit register for signal <rpiped_din<55>>.
    Found 1-bit register for signal <rpiped_din<54>>.
    Found 1-bit register for signal <rpiped_din<53>>.
    Found 1-bit register for signal <rpiped_din<52>>.
    Found 1-bit register for signal <rpiped_din<51>>.
    Found 1-bit register for signal <rpiped_din<50>>.
    Found 1-bit register for signal <rpiped_din<49>>.
    Found 1-bit register for signal <rpiped_din<48>>.
    Found 1-bit register for signal <rpiped_din<47>>.
    Found 1-bit register for signal <rpiped_din<46>>.
    Found 1-bit register for signal <rpiped_din<45>>.
    Found 1-bit register for signal <rpiped_din<44>>.
    Found 1-bit register for signal <rpiped_din<43>>.
    Found 1-bit register for signal <rpiped_din<42>>.
    Found 1-bit register for signal <rpiped_din<41>>.
    Found 1-bit register for signal <rpiped_din<40>>.
    Found 1-bit register for signal <rpiped_din<39>>.
    Found 1-bit register for signal <rpiped_din<38>>.
    Found 1-bit register for signal <rpiped_din<37>>.
    Found 1-bit register for signal <rpiped_din<36>>.
    Found 1-bit register for signal <rpiped_din<35>>.
    Found 1-bit register for signal <rpiped_din<34>>.
    Found 1-bit register for signal <rpiped_din<33>>.
    Found 1-bit register for signal <rpiped_din<32>>.
    Found 1-bit register for signal <rpiped_din<31>>.
    Found 1-bit register for signal <rpiped_din<30>>.
    Found 1-bit register for signal <rpiped_din<29>>.
    Found 1-bit register for signal <rpiped_din<28>>.
    Found 1-bit register for signal <rpiped_din<27>>.
    Found 1-bit register for signal <rpiped_din<26>>.
    Found 1-bit register for signal <rpiped_din<25>>.
    Found 1-bit register for signal <rpiped_din<24>>.
    Found 1-bit register for signal <rpiped_din<23>>.
    Found 1-bit register for signal <rpiped_din<22>>.
    Found 1-bit register for signal <rpiped_din<21>>.
    Found 1-bit register for signal <rpiped_din<20>>.
    Found 1-bit register for signal <rpiped_din<19>>.
    Found 1-bit register for signal <rpiped_din<18>>.
    Found 1-bit register for signal <rpiped_din<17>>.
    Found 1-bit register for signal <rpiped_din<16>>.
    Found 1-bit register for signal <rpiped_din<15>>.
    Found 1-bit register for signal <rpiped_din<14>>.
    Found 1-bit register for signal <rpiped_din<13>>.
    Found 1-bit register for signal <rpiped_din<12>>.
    Found 1-bit register for signal <rpiped_din<11>>.
    Found 1-bit register for signal <rpiped_din<10>>.
    Found 1-bit register for signal <rpiped_din<9>>.
    Found 1-bit register for signal <rpiped_din<8>>.
    Found 1-bit register for signal <rpiped_din<7>>.
    Found 1-bit register for signal <rpiped_din<6>>.
    Found 1-bit register for signal <rpiped_din<5>>.
    Found 1-bit register for signal <rpiped_din<4>>.
    Found 1-bit register for signal <rpiped_din<3>>.
    Found 1-bit register for signal <rpiped_din<2>>.
    Found 1-bit register for signal <rpiped_din<1>>.
    Found 1-bit register for signal <rpiped_din<0>>.
    Found 1-bit register for signal <wpipe_last>.
    Found 64-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wpipe_wen>.
    Found 1-bit register for signal <wpipe_valid>.
    Found 1-bit register for signal <rpipec_valid>.
    Found 3-bit register for signal <wb_state>.
    Found 66-bit register for signal <wpipe_din>.
    Found 66-bit register for signal <rpipec_din>.
    Found finite state machine <FSM_19> for signal <wb_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | wb_clk (rising_edge)                           |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_reset                                       |
    | Power Up State     | st_reset                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit adder for signal <wb_addr[28]_GND_1093_o_add_10_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_1093_o_GND_1093_o_sub_12_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <wb_rd_cnt[8]_INV_1496_o> created at line 204
    WARNING:Xst:2404 -  FFs/Latches <wpipe_din<71:66>> (without init value) have a constant value of 0 in block <wb_transact>.
    WARNING:Xst:2404 -  FFs/Latches <rpipec_din<71:66>> (without init value) have a constant value of 0 in block <wb_transact>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 309 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wb_transact> synthesized.

Synthesizing Unit <ddr_v6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd".
        REFCLK_FREQ = 200.0
        IODELAY_GRP = "IODELAY_MIG"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 1
        CLKOUT_DIVIDE = 3
        nCK_PER_CLK = 2
        tCK = 2500
        DEBUG_PORT = "OFF"
        SIM_BYPASS_INIT_CAL = "FAST"
        nCS_PER_RANK = 1
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        ROW_WIDTH = 14
        BURST_MODE = "4"
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        ORDERING = "NORM"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000100000000100000000"
        DQS_LOC_COL1 = "0000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "0"
        DQS_LOC_COL3 = "0"
        tPRDI = 1000000
        tREFI = 7800000
        tZQI = 128000000
        ADDR_WIDTH = 28
        ECC = "OFF"
        ECC_TEST = "OFF"
        TCQ = 100
        DATA_WIDTH = 64
        PAYLOAD_WIDTH = 64
        RST_ACT_LOW = 1
        INPUT_CLK_TYPE = "SINGLE_ENDED"
        STARVE_LIMIT = 2
    Set property "KEEP = TRUE" for signal <sda_i>.
    Set property "KEEP = TRUE" for signal <scl_i>.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <bank_mach_next> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <app_ecc_multiple_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wl_dqs_inverted> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wr_calib_clk_delay> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wl_odelay_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wl_odelay_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rdlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rdlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_cpt_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_cpt_first_edge_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_cpt_second_edge_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rd_bitslip_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rd_clkdly_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rd_active_dly> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_rddata> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <ddr_parity> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/ddr_v6.vhd" line 642: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sda_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <scl_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ddr_v6> synthesized.

Synthesizing Unit <clk_ibuf>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/clk_ibuf.vhd".
        INPUT_CLK_TYPE = "SINGLE_ENDED"
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <clk_ibuf> synthesized.

Synthesizing Unit <iodelay_ctrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/iodelay_ctrl.vhd".
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        INPUT_CLK_TYPE = "SINGLE_ENDED"
        RST_ACT_LOW = 1
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
WARNING:Xst:647 - Input <clk_ref_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_ref_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <iodelay_ctrl> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/infrastructure.vhd".
        TCQ = 100
        CLK_PERIOD = 5000
        nCK_PER_CLK = 2
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 1
        CLKOUT_DIVIDE = 3
        RST_ACT_LOW = 1
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Found 8-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_ui_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd".
        REFCLK_FREQ = 200.0
        SIM_BYPASS_INIT_CAL = "FAST"
        IODELAY_GRP = "IODELAY_MIG"
        nCK_PER_CLK = 2
        DRAM_TYPE = "DDR3"
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        USE_DM_PORT = 1
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        DQS_WIDTH = 8
        ROW_WIDTH = 14
        AL = "0"
        BURST_MODE = "4"
        BURST_TYPE = "SEQ"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        nAL = 0
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        nBANK_MACHS = 4
        ORDERING = "NORM"
        RANKS = 1
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        CAL_WIDTH = "HALF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000100000000100000000"
        DQS_LOC_COL1 = "0000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "0"
        DQS_LOC_COL3 = "0"
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRRD = 7500
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 160000
        tRP = 13500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        SLOT_0_CONFIG = "00000001"
        SLOT_1_CONFIG = "00000000"
        DEBUG_PORT = "OFF"
        ADDR_WIDTH = 28
        MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        STARVE_LIMIT = 2
        TCQ = 100
        ECC = "OFF"
        DATA_WIDTH = 64
        ECC_TEST = "OFF"
        PAYLOAD_WIDTH = 64
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_rd_data_edge_detect> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <ecc_single> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <ecc_err_addr> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_phy_pd> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_phy_read> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_phy_rdlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_phy_top> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_rsync_tap_cnt> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 703: Output port <dbg_wl_edge_detect_valid> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/memc_ui_top.vhd" line 895: Output port <hi_priority> of the instance <u_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <app_raw_not_ecc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_ui_top> synthesized.

Synthesizing Unit <mem_intfc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ip_top/mem_intfc.vhd".
        TCQ = 100
        PAYLOAD_WIDTH = 64
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        BURST_TYPE = "SEQ"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        DM_WIDTH = 8
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 28
        nAL = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        ORDERING = "NORM"
        PHASE_DETECT = "ON"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 160000
        tRP = 13500
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
        SLOT_0_CONFIG = "00000001"
        SLOT_1_CONFIG = "00000000"
        SIM_BYPASS_INIT_CAL = "FAST"
        REFCLK_FREQ = 200.0
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000"
        DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        USE_DM_PORT = 1
    Summary:
	no macro.
Unit <mem_intfc> synthesized.

Synthesizing Unit <mc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/mc.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        nREFRESH_BANK = 1
        DRAM_TYPE = "DDR3"
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        ECC = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 28
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        ORDERING = "NORM"
        PAYLOAD_WIDTH = 64
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = "00001111"
        SLOT_1_CONFIG = "00000000"
        nSLOTS = 1
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 160000
        tRP = 13500
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <raw_not_ecc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/mc.vhd" line 1012: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/mc.vhd" line 1012: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst_final>.
    Found 1-bit register for signal <dfi_we_n1>.
    Found 1-bit register for signal <dfi_we_n0>.
    Found 1-bit register for signal <dfi_ras_n1>.
    Found 1-bit register for signal <dfi_ras_n0>.
    Found 1-bit register for signal <dfi_odt_wr1>.
    Found 1-bit register for signal <dfi_odt_wr0>.
    Found 1-bit register for signal <dfi_odt_nom1>.
    Found 1-bit register for signal <dfi_odt_nom0>.
    Found 1-bit register for signal <dfi_cs_n1>.
    Found 1-bit register for signal <dfi_cs_n0>.
    Found 1-bit register for signal <dfi_cas_n1>.
    Found 1-bit register for signal <dfi_cas_n0>.
    Found 3-bit register for signal <dfi_bank1>.
    Found 3-bit register for signal <dfi_bank0>.
    Found 14-bit register for signal <dfi_address1>.
    Found 14-bit register for signal <dfi_address0>.
    Found 2-bit register for signal <io_config>.
    Found 1-bit register for signal <io_config_strobe>.
    Found 8-bit register for signal <dfi_wrdata_en>.
    Found 8-bit register for signal <dfi_rddata_en>.
    Found 1-bit register for signal <wr_data_en>.
    Found 4-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <mc> synthesized.

Synthesizing Unit <rank_mach>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_mach.vhd".
        BURST_MODE = "4"
        CS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 18
        nREFRESH_BANK = 1
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        REFRESH_TIMER_DIV = 39
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <rank_mach> synthesized.

Synthesizing Unit <rank_cntrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd".
        TCQ = 100
        BURST_MODE = "4"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 18
        nREFRESH_BANK = 1
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        REFRESH_TIMER_DIV = 39
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_cntrl.vhd" line 305: Output port <Q31> of the instance <SRLC32E0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 3-bit register for signal <wtr_cnt_r>.
    Found 1-bit register for signal <inhbt_rd_r>.
    Found 1-bit register for signal <wtr_inhbt_config_r>.
    Found 1-bit register for signal <refresh_bank_r>.
    Found 3-bit register for signal <periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_request_r>.
    Found 3-bit register for signal <faw_cnt_r>.
    Found 2-bit subtractor for signal <n0116> created at line 428.
    Found 3-bit adder for signal <faw_cnt_r[2]_GND_1136_o_add_1_OUT> created at line 325.
    Found 1-bit adder for signal <refresh_bank_r[0]_PWR_121_o_add_19_OUT<0>> created at line 433.
    Found 3-bit subtractor for signal <GND_1136_o_GND_1136_o_sub_4_OUT<2:0>> created at line 328.
    Found 3-bit subtractor for signal <GND_1136_o_GND_1136_o_sub_10_OUT<2:0>> created at line 372.
    Found 3-bit subtractor for signal <GND_1136_o_GND_1136_o_sub_23_OUT<2:0>> created at line 473.
    Found 3-bit comparator lessequal for signal <n0036> created at line 381
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <rank_cntrl> synthesized.

Synthesizing Unit <rank_common>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_common.vhd".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        ZQ_TIMER_DIV = 640000
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_common.vhd" line 392: Output port <grant_ns> of the instance <maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/rank_common.vhd" line 477: Output port <grant_r> of the instance <periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer_r>.
    Found 20-bit register for signal <zq_timer_r>.
    Found 1-bit register for signal <zq_request_r>.
    Found 1-bit register for signal <upd_last_master_r>.
    Found 1-bit register for signal <new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <periodic_upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 6-bit register for signal <maint_prescaler_r>.
    Found 1-bit adder for signal <n0170> created at line 417.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_19_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_20_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_21_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_22_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_23_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_24_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_25_OUT<0>> created at line 420.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_123_o_add_26_OUT<0>> created at line 420.
    Found 6-bit subtractor for signal <GND_1137_o_GND_1137_o_sub_2_OUT<5:0>> created at line 276.
    Found 6-bit subtractor for signal <GND_1137_o_GND_1137_o_sub_6_OUT<5:0>> created at line 301.
    Found 20-bit subtractor for signal <GND_1137_o_GND_1137_o_sub_11_OUT<19:0>> created at line 323.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <rank_common> synthesized.

Synthesizing Unit <round_robin_arb_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd".
        TCQ = 100
        WIDTH = 2
    Found 2-bit register for signal <last_master_r>.
    Found 2-bit register for signal <grant_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_1> synthesized.

Synthesizing Unit <round_robin_arb_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <round_robin_arb_2> synthesized.

Synthesizing Unit <bank_mach>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_mach.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nCS_PER_RANK = 1
        nOP_WAIT = 0
        nRAS = 15
        nRCD = 6
        nRFC = 64
        nRTP = 4
        nRP = 6
        nSLOTS = 1
        nWR = 6
        ORDERING = "NORM"
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = "00001111"
        SLOT_1_CONFIG = "00000000"
        tZQCS = 64
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_mach.vhd" line 909: Output port <io_config_strobe_ns> of the instance <arb_mux0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bank_mach> synthesized.

Synthesizing Unit <bank_cntrl_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_cntrl.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_1> synthesized.

Synthesizing Unit <bank_compare>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_compare.vhd".
        BANK_WIDTH = 3
        TCQ = 100
        BURST_MODE = "4"
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 4
        ECC = "OFF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<11:10>', unconnected in block 'bank_compare', is tied to its initial value (00).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 14-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r_xhdl1>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 4-bit register for signal <req_data_buf_addr_r_xhdl0>.
    Found 1-bit shifter logical left for signal <ONE_RANKS_v[0]_req_rank_ns[0]_shift_left_22_OUT<0>> created at line 404
    Found 3-bit comparator equal for signal <bank_hit> created at line 338
    Found 14-bit comparator equal for signal <row_hit_ns> created at line 346
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <bank_compare> synthesized.

Synthesizing Unit <bank_state_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_temp', unconnected in block 'bank_state_1', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r_int1>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <n0232> created at line 548.
    Found 2-bit subtractor for signal <n0246> created at line 822.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_1146_o_add_28_OUT> created at line 889.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_1146_o_add_34_OUT> created at line 966.
    Found 3-bit subtractor for signal <GND_1146_o_GND_1146_o_sub_9_OUT<2:0>> created at line 686.
    Found 2-bit subtractor for signal <GND_1146_o_GND_1146_o_sub_21_OUT<1:0>> created at line 727.
    Found 3-bit comparator lessequal for signal <n0043> created at line 682
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_40_o> created at line 1029
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_1> synthesized.

Synthesizing Unit <bank_queue_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 0
WARNING:Xst:647 - Input <bm_end_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_4_OUT<1:0>> created at line 460.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_8_OUT<1:0>> created at line 469.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_14_OUT<1:0>> created at line 500.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_15_OUT<1:0>> created at line 503.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_16_OUT<1:0>> created at line 507.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_18_OUT<1:0>> created at line 674.
    Found 2-bit subtractor for signal <GND_1147_o_GND_1147_o_sub_21_OUT<1:0>> created at line 680.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <bank_queue_1> synthesized.

Synthesizing Unit <bank_cntrl_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_cntrl.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_2> synthesized.

Synthesizing Unit <bank_state_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_temp', unconnected in block 'bank_state_2', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r_int1>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <n0232> created at line 548.
    Found 2-bit subtractor for signal <n0246> created at line 822.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_1149_o_add_28_OUT> created at line 889.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_1149_o_add_34_OUT> created at line 966.
    Found 3-bit subtractor for signal <GND_1149_o_GND_1149_o_sub_9_OUT<2:0>> created at line 686.
    Found 2-bit subtractor for signal <GND_1149_o_GND_1149_o_sub_21_OUT<1:0>> created at line 727.
    Found 3-bit comparator lessequal for signal <n0043> created at line 682
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_40_o> created at line 1029
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_2> synthesized.

Synthesizing Unit <bank_queue_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 1
WARNING:Xst:647 - Input <bm_end_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_6_OUT> created at line 467.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_4_OUT<1:0>> created at line 460.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_8_OUT<1:0>> created at line 469.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_14_OUT<1:0>> created at line 500.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_15_OUT<1:0>> created at line 503.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_16_OUT<1:0>> created at line 507.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_18_OUT<1:0>> created at line 674.
    Found 2-bit subtractor for signal <GND_1150_o_GND_1150_o_sub_21_OUT<1:0>> created at line 680.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <bank_queue_2> synthesized.

Synthesizing Unit <bank_cntrl_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_cntrl.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_3> synthesized.

Synthesizing Unit <bank_state_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_temp', unconnected in block 'bank_state_3', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r_int1>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <n0232> created at line 548.
    Found 2-bit subtractor for signal <n0246> created at line 822.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_1152_o_add_28_OUT> created at line 889.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_1152_o_add_34_OUT> created at line 966.
    Found 3-bit subtractor for signal <GND_1152_o_GND_1152_o_sub_9_OUT<2:0>> created at line 686.
    Found 2-bit subtractor for signal <GND_1152_o_GND_1152_o_sub_21_OUT<1:0>> created at line 727.
    Found 3-bit comparator lessequal for signal <n0043> created at line 682
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_40_o> created at line 1029
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_3> synthesized.

Synthesizing Unit <bank_queue_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 2
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_7_OUT> created at line 467.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_5_OUT<1:0>> created at line 460.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_9_OUT<1:0>> created at line 469.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_15_OUT<1:0>> created at line 500.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_16_OUT<1:0>> created at line 503.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_17_OUT<1:0>> created at line 507.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_19_OUT<1:0>> created at line 674.
    Found 2-bit subtractor for signal <GND_1153_o_GND_1153_o_sub_22_OUT<1:0>> created at line 680.
    Found 2-bit adder for signal <idlers_below> created at line 377.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <bank_queue_3> synthesized.

Synthesizing Unit <bank_cntrl_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_cntrl.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_4> synthesized.

Synthesizing Unit <bank_state_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_state.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "4"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 7
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_temp', unconnected in block 'bank_state_4', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r_int1>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <n0232> created at line 548.
    Found 2-bit subtractor for signal <n0246> created at line 822.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_1155_o_add_28_OUT> created at line 889.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_1155_o_add_34_OUT> created at line 966.
    Found 3-bit subtractor for signal <GND_1155_o_GND_1155_o_sub_9_OUT<2:0>> created at line 686.
    Found 2-bit subtractor for signal <GND_1155_o_GND_1155_o_sub_21_OUT<1:0>> created at line 727.
    Found 3-bit comparator lessequal for signal <n0043> created at line 682
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_40_o> created at line 1029
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_4> synthesized.

Synthesizing Unit <bank_queue_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_queue.vhd".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 3
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit adder for signal <n0224> created at line 368.
    Found 2-bit adder for signal <idlers_below> created at line 368.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 467.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_6_OUT<1:0>> created at line 460.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_10_OUT<1:0>> created at line 469.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_16_OUT<1:0>> created at line 500.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_17_OUT<1:0>> created at line 503.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_18_OUT<1:0>> created at line 507.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_20_OUT<1:0>> created at line 674.
    Found 2-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_23_OUT<1:0>> created at line 680.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <bank_queue_4> synthesized.

Synthesizing Unit <bank_common>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/bank_common.vhd".
        TCQ = 100
        BM_CNT_WIDTH = 2
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nOP_WAIT = 0
        nRFC = 64
        RANK_WIDTH = 1
        RANKS = 1
        CWL = 5
        tZQCS = 64
WARNING:Xst:647 - Input <end_rtp<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_hit_busies_r>.
    Found 1-bit register for signal <io_config_rd_r>.
    Found 1-bit register for signal <force_io_config_rd_r_lcl>.
    Found 1-bit register for signal <maint_rdy_r1>.
    Found 2-bit register for signal <send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 6-bit register for signal <rfc_zq_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_5_OUT> created at line 455.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_7_OUT> created at line 455.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_9_OUT> created at line 455.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_13_OUT> created at line 467.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_15_OUT> created at line 467.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_17_OUT> created at line 467.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_21_OUT> created at line 482.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_23_OUT> created at line 482.
    Found 2-bit adder for signal <GND_1157_o_GND_1157_o_add_25_OUT> created at line 482.
    Found 2-bit adder for signal <n0253> created at line 666.
    Found 2-bit adder for signal <n0256> created at line 666.
    Found 2-bit adder for signal <n0259> created at line 666.
    Found 2-bit adder for signal <n0262> created at line 666.
    Found 2-bit adder for signal <n0265> created at line 666.
    Found 2-bit adder for signal <n0268> created at line 666.
    Found 2-bit adder for signal <present_count_tmp> created at line 666.
    Found 2-bit subtractor for signal <GND_1157_o_GND_1157_o_sub_55_OUT<1:0>> created at line 686.
    Found 6-bit subtractor for signal <GND_1157_o_GND_1157_o_sub_61_OUT<5:0>> created at line 727.
    WARNING:Xst:2404 -  FFs/Latches <was_priority<0:0>> (without init value) have a constant value of 0 in block <bank_common>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <bank_common> synthesized.

Synthesizing Unit <arb_mux>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_mux.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "4"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 15
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nCNFG2WR = 2
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 55
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = "00001111"
        SLOT_1_CONFIG = "00000000"
    Summary:
	no macro.
Unit <arb_mux> synthesized.

Synthesizing Unit <arb_row_col>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_row_col.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        EARLY_WR_DATA_ADDR = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2WR = 2
WARNING:Xst:647 - Input <col_rdy_wr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_row_col.vhd" line 242: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_row_col.vhd" line 270: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_row_col.vhd" line 323: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <io_config_strobe_r>.
    Found 1-bit register for signal <force_io_config_rd_r1_lcl>.
    Found 1-bit register for signal <io_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_row_col> synthesized.

Synthesizing Unit <round_robin_arb_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/round_robin_arb.vhd".
        TCQ = 100
        WIDTH = 4
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_3> synthesized.

Synthesizing Unit <arb_select>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/arb_select.vhd".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "4"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 15
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 55
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = "00001111"
        SLOT_1_CONFIG = "00000000"
WARNING:Xst:647 - Input <grant_col_wr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_0_present<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'col_cmd_r', unconnected in block 'arb_select', is tied to its initial value (000000000000000000000).
WARNING:Xst:653 - Signal <col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'row_cmd_r', unconnected in block 'arb_select', is tied to its initial value (000000000000000000000).
    Found 1-bit register for signal <col_rmw_r>.
    Found 1-bit register for signal <col_size_r>.
    Found 4-bit register for signal <col_data_buf_addr_r>.
    Found 2-bit register for signal <io_config_r>.
    Found 1-bit register for signal <col_periodic_rd_r>.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_35_OUT<0>> created at line 526
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_36_OUT<0>> created at line 527
    Found 1-bit shifter logical left for signal <io_config_one_hot> created at line 242
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <arb_select> synthesized.

Synthesizing Unit <col_mach>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd".
        TCQ = 100
        BANK_WIDTH = 3
        BURST_MODE = "4"
        COL_WIDTH = 10
        CS_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        DELAY_WR_DATA_CNTRL = 0
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        MC_ERR_ADDR_WIDTH = 28
        nCK_PER_CLK = 2
        nPHY_WRLAT = 0
        nRD_EN2CNFG_WR = 7
        nWR_EN2CNFG_RD = 4
        nWR_EN2CNFG_WR = 4
        RANK_WIDTH = 1
        ROW_WIDTH = 14
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ra<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" line 560: Output port <DOD> of the instance <fifo_ram[0].RAM32M0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" line 560: Output port <DOA> of the instance <fifo_ram[1].RAM32M0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" line 560: Output port <DOB> of the instance <fifo_ram[1].RAM32M0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/controller/col_mach.vhd" line 560: Output port <DOD> of the instance <fifo_ram[1].RAM32M0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'offset_r<1>', unconnected in block 'col_mach', is tied to its initial value (0).
    Found 3-bit register for signal <cnfg_wr_wait_r>.
    Found 2-bit register for signal <cnfg_rd_wait_r>.
    Found 1-bit register for signal <inhbt_wr_config_r>.
    Found 1-bit register for signal <inhbt_rd_config_r>.
    Found 5-bit register for signal <head_r>.
    Found 5-bit register for signal <head_r1>.
    Found 5-bit register for signal <tail_r>.
    Found 7-bit register for signal <fifo_out_data_r<6:0>>.
    Found 1-bit register for signal <offset_r<0>>.
    Found 7-bit register for signal <fifo_in_data_r>.
    Found 5-bit adder for signal <head_r[4]_GND_1165_o_add_25_OUT> created at line 529.
    Found 5-bit adder for signal <tail_r[4]_GND_1165_o_add_30_OUT> created at line 547.
    Found 3-bit subtractor for signal <GND_1165_o_GND_1165_o_sub_5_OUT<2:0>> created at line 430.
    Found 2-bit subtractor for signal <GND_1165_o_GND_1165_o_sub_12_OUT<1:0>> created at line 455.
    WARNING:Xst:2404 -  FFs/Latches <fifo_in_data_r<11:7>> (without init value) have a constant value of 0 in block <col_mach>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <col_mach> synthesized.

Synthesizing Unit <phy_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.0
        DRAM_TYPE = "DDR3"
        SLOT_0_CONFIG = "00000001"
        SLOT_1_CONFIG = "00000000"
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DM_WIDTH = 8
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        ROW_WIDTH = 14
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = "0000000000000000"
        CALIB_COL_ADD = "000000000000"
        CALIB_BA_ADD = "000"
        AL = "0"
        BURST_MODE = "4"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 160000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000"
        DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        USE_DM_PORT = 1
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dqs_tap_set<39:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dq_tap_set<39:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_tap_set_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1723: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1723: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1788: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1788: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1788: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1788: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_top.vhd" line 1891: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    WARNING:Xst:2404 -  FFs/Latches <calib_width<2:1>> (without init value) have a constant value of 0 in block <phy_top>.
    WARNING:Xst:2404 -  FFs/Latches <calib_width<1:1>> (without init value) have a constant value of 1 in block <phy_top>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <phy_top> synthesized.

Synthesizing Unit <phy_init>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_init.vhd".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        BANK_WIDTH = 3
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
        ROW_WIDTH = 14
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        CALIB_ROW_ADD = "0000000000000000"
        CALIB_COL_ADD = "000000000000"
        CALIB_BA_ADD = "000"
        AL = "0"
        BURST_MODE = "4"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 160000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <phy_cas_n0> equivalent to <phy_cas_n1> has been removed
    Register <phy_address1> equivalent to <phy_address0> has been removed
    Register <phy_cke1<0>> equivalent to <phy_cke0<0>> has been removed
    Register <phy_we_n0> equivalent to <phy_we_n1> has been removed
    Register <phy_ras_n0> equivalent to <phy_ras_n1> has been removed
    Register <phy_bank1> equivalent to <phy_bank0> has been removed
    Register <phy_odt1<0>> equivalent to <phy_odt0<0>> has been removed
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 2-bit register for signal <rdlvl_start_xhdl2>.
    Found 1-bit register for signal <rdlvl_clkdiv_start_xhdl4>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active_xhdl3>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en_xhdl1>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 256-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 3-bit register for signal <mr1_r<0>>.
    Found 1-bit register for signal <phy_odt0>.
    Found 3-bit register for signal <phy_bank0>.
    Found 14-bit register for signal <phy_address0>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_20> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 90                                             |
    | Inputs             | 30                                             |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_1174_o_add_43_OUT> created at line 1182.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_1174_o_add_47_OUT> created at line 1217.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_1174_o_add_51_OUT> created at line 1236.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_1174_o_add_57_OUT> created at line 1305.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_1174_o_add_68_OUT> created at line 1358.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_1174_o_add_78_OUT> created at line 1395.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_1174_o_add_91_OUT> created at line 1458.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_1174_o_add_98_OUT> created at line 1478.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_1174_o_add_181_OUT> created at line 2034.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_1174_o_add_190_OUT> created at line 2051.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_1174_o_add_222_OUT> created at line 2141.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_1174_o_add_228_OUT> created at line 2243.
    Found 5-bit subtractor for signal <GND_1174_o_GND_1174_o_sub_33_OUT<4:0>> created at line 1066.
    Found 3-bit subtractor for signal <GND_1174_o_GND_1174_o_sub_180_OUT<2:0>> created at line 2033.
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_1174_o_wide_mux_349_OUT>
    Found 2-bit comparator greater for signal <n0172> created at line 1618
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_1174_o_LessThan_120_o> created at line 1650
    Found 3-bit comparator not equal for signal <GND_1174_o_GND_1174_o_equal_181_o> created at line 2033
    Found 2-bit comparator greater for signal <chip_cnt_r[1]_GND_1174_o_LessThan_197_o> created at line 2079
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<0><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<1><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<2><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<3><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<1><13:11>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<2><2:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<0><2:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<0><1:1>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><1:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><2:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><2:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><2:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_cs1_r<0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    Summary:
	inferred   1 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 471 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_init> synthesized.

Synthesizing Unit <phy_control_io>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_control_io.vhd".
        TCQ = 100
        BANK_WIDTH = 3
        RANK_WIDTH = 1
        nCS_PER_RANK = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        ROW_WIDTH = 14
        WRLVL = "ON"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        REFCLK_FREQ = 200.0
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        DDR2_EARLY_CS = 0
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit tristate buffer for signal <u_out_ras_n_CLKPERF> created at line 597
    Found 1-bit tristate buffer for signal <u_out_ras_n_CLKPERFDELAY> created at line 598
    Found 1-bit tristate buffer for signal <u_out_ras_n_D5> created at line 603
    Found 1-bit tristate buffer for signal <u_out_ras_n_D6> created at line 604
    Found 1-bit tristate buffer for signal <u_out_ras_n_SHIFTIN1> created at line 607
    Found 1-bit tristate buffer for signal <u_out_ras_n_SHIFTIN2> created at line 608
    Found 1-bit tristate buffer for signal <u_out_cas_n_CLKPERF> created at line 695
    Found 1-bit tristate buffer for signal <u_out_cas_n_CLKPERFDELAY> created at line 696
    Found 1-bit tristate buffer for signal <u_out_cas_n_D5> created at line 701
    Found 1-bit tristate buffer for signal <u_out_cas_n_D6> created at line 702
    Found 1-bit tristate buffer for signal <u_out_cas_n_SHIFTIN1> created at line 705
    Found 1-bit tristate buffer for signal <u_out_cas_n_SHIFTIN2> created at line 706
    Found 1-bit tristate buffer for signal <u_out_we_n_CLKPERF> created at line 793
    Found 1-bit tristate buffer for signal <u_out_we_n_CLKPERFDELAY> created at line 794
    Found 1-bit tristate buffer for signal <u_out_we_n_D5> created at line 799
    Found 1-bit tristate buffer for signal <u_out_we_n_D6> created at line 800
    Found 1-bit tristate buffer for signal <u_out_we_n_SHIFTIN1> created at line 803
    Found 1-bit tristate buffer for signal <u_out_we_n_SHIFTIN2> created at line 804
    Found 1-bit tristate buffer for signal <gen_cke[0].u_out_cke_CLKPERF> created at line 889
    Found 1-bit tristate buffer for signal <gen_cke[0].u_out_cke_CLKPERFDELAY> created at line 890
    Found 1-bit tristate buffer for signal <gen_cke[0].u_out_cke_D5> created at line 895
    Found 1-bit tristate buffer for signal <gen_cke[0].u_out_cke_D6> created at line 896
    Found 1-bit tristate buffer for signal <gen_cs_n[0].u_out_cs_n_CLKPERF> created at line 992
    Found 1-bit tristate buffer for signal <gen_cs_n[0].u_out_cs_n_CLKPERFDELAY> created at line 993
    Found 1-bit tristate buffer for signal <gen_cs_n[0].u_out_cs_n_D5> created at line 998
    Found 1-bit tristate buffer for signal <gen_cs_n[0].u_out_cs_n_D6> created at line 999
    Found 1-bit tristate buffer for signal <gen_cs_n[0].u_out_cs_n_SHIFTIN1> created at line 1002
    Found 1-bit tristate buffer for signal <gen_cs_n[0].u_out_cs_n_SHIFTIN2> created at line 1003
    Found 1-bit tristate buffer for signal <gen_addr[0].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[0].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[0].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[0].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[0].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[0].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[1].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[1].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[1].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[1].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[1].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[1].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[2].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[2].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[2].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[2].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[2].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[2].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[3].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[3].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[3].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[3].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[3].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[3].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[4].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[4].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[4].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[4].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[4].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[4].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[5].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[5].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[5].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[5].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[5].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[5].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[6].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[6].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[6].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[6].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[6].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[6].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[7].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[7].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[7].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[7].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[7].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[7].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[8].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[8].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[8].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[8].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[8].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[8].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[9].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[9].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[9].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[9].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[9].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[9].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[10].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[10].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[10].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[10].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[10].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[10].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[11].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[11].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[11].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[11].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[11].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[11].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[12].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[12].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[12].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[12].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[12].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[12].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_addr[13].u_out_addr_CLKPERF> created at line 1090
    Found 1-bit tristate buffer for signal <gen_addr[13].u_out_addr_CLKPERFDELAY> created at line 1091
    Found 1-bit tristate buffer for signal <gen_addr[13].u_out_addr_D5> created at line 1096
    Found 1-bit tristate buffer for signal <gen_addr[13].u_out_addr_D6> created at line 1097
    Found 1-bit tristate buffer for signal <gen_addr[13].u_out_addr_SHIFTIN1> created at line 1100
    Found 1-bit tristate buffer for signal <gen_addr[13].u_out_addr_SHIFTIN2> created at line 1101
    Found 1-bit tristate buffer for signal <gen_ba[0].u_out_ba_CLKPERF> created at line 1188
    Found 1-bit tristate buffer for signal <gen_ba[0].u_out_ba_CLKPERFDELAY> created at line 1189
    Found 1-bit tristate buffer for signal <gen_ba[0].u_out_ba_D5> created at line 1194
    Found 1-bit tristate buffer for signal <gen_ba[0].u_out_ba_D6> created at line 1195
    Found 1-bit tristate buffer for signal <gen_ba[0].u_out_ba_SHIFTIN1> created at line 1198
    Found 1-bit tristate buffer for signal <gen_ba[0].u_out_ba_SHIFTIN2> created at line 1199
    Found 1-bit tristate buffer for signal <gen_ba[1].u_out_ba_CLKPERF> created at line 1188
    Found 1-bit tristate buffer for signal <gen_ba[1].u_out_ba_CLKPERFDELAY> created at line 1189
    Found 1-bit tristate buffer for signal <gen_ba[1].u_out_ba_D5> created at line 1194
    Found 1-bit tristate buffer for signal <gen_ba[1].u_out_ba_D6> created at line 1195
    Found 1-bit tristate buffer for signal <gen_ba[1].u_out_ba_SHIFTIN1> created at line 1198
    Found 1-bit tristate buffer for signal <gen_ba[1].u_out_ba_SHIFTIN2> created at line 1199
    Found 1-bit tristate buffer for signal <gen_ba[2].u_out_ba_CLKPERF> created at line 1188
    Found 1-bit tristate buffer for signal <gen_ba[2].u_out_ba_CLKPERFDELAY> created at line 1189
    Found 1-bit tristate buffer for signal <gen_ba[2].u_out_ba_D5> created at line 1194
    Found 1-bit tristate buffer for signal <gen_ba[2].u_out_ba_D6> created at line 1195
    Found 1-bit tristate buffer for signal <gen_ba[2].u_out_ba_SHIFTIN1> created at line 1198
    Found 1-bit tristate buffer for signal <gen_ba[2].u_out_ba_SHIFTIN2> created at line 1199
    Found 1-bit tristate buffer for signal <gen_odt[0].u_out_odt_CLKPERF> created at line 1286
    Found 1-bit tristate buffer for signal <gen_odt[0].u_out_odt_CLKPERFDELAY> created at line 1287
    Found 1-bit tristate buffer for signal <gen_odt[0].u_out_odt_D5> created at line 1292
    Found 1-bit tristate buffer for signal <gen_odt[0].u_out_odt_D6> created at line 1293
    Found 1-bit tristate buffer for signal <u_out_parity_CLKPERF> created at line 1390
    Found 1-bit tristate buffer for signal <u_out_parity_CLKPERFDELAY> created at line 1391
    Found 1-bit tristate buffer for signal <u_out_parity_D5> created at line 1396
    Found 1-bit tristate buffer for signal <u_out_parity_D6> created at line 1397
    Found 1-bit tristate buffer for signal <u_out_parity_SHIFTIN1> created at line 1400
    Found 1-bit tristate buffer for signal <u_out_parity_SHIFTIN2> created at line 1401
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred 140 Tristate(s).
Unit <phy_control_io> synthesized.

Synthesizing Unit <phy_clock_io>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_clock_io.vhd".
        TCQ = 100
        CK_WIDTH = 1
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.0
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_clock_io> synthesized.

Synthesizing Unit <phy_ck_iob>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_ck_iob.vhd".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.0
        IODELAY_GRP = "IODELAY_MIG"
    Found 1-bit tristate buffer for signal <u_oserdes_ck_p_CLKPERF> created at line 154
    Found 1-bit tristate buffer for signal <u_oserdes_ck_p_CLKPERFDELAY> created at line 155
    Found 1-bit tristate buffer for signal <u_oserdes_ck_p_D5> created at line 160
    Found 1-bit tristate buffer for signal <u_oserdes_ck_p_D6> created at line 161
    Summary:
	inferred   4 Tristate(s).
Unit <phy_ck_iob> synthesized.

Synthesizing Unit <phy_data_io>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        DRAM_WIDTH = 8
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        nCWL = 5
        WRLVL = "ON"
        REFCLK_FREQ = 200.0
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000"
        DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        USE_DM_PORT = 1
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<7>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<7>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<7>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<7>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<7>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<6>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<6>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<6>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<6>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<6>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<5>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<5>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<5>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<5>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<5>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<4>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<4>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<4>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<4>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<4>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<3>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<3>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<3>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<3>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<3>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<2>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<2>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<2>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<2>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<2>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<1>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<1>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<1>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<1>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<1>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dqs_r<0>>.
    Set property "shreg_extract = no" for signal <rst_dqs_r<0>>.
    Set property "equivalent_register_removal = no" for signal <rst_dqs_r<0>>.
    Set property "syn_maxfan = 1" for signal <rst_dqs_r<0>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dqs_r<0>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<7>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<7>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<7>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<7>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<7>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<6>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<6>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<6>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<6>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<6>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<5>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<5>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<5>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<5>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<5>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<4>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<4>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<4>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<4>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<4>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<3>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<3>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<3>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<3>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<3>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<2>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<2>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<2>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<2>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<2>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<1>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<1>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<1>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<1>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<1>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dm_r<0>>.
    Set property "shreg_extract = no" for signal <rst_dm_r<0>>.
    Set property "equivalent_register_removal = no" for signal <rst_dm_r<0>>.
    Set property "syn_maxfan = 1" for signal <rst_dm_r<0>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dm_r<0>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<63>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<63>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<63>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<63>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<63>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<62>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<62>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<62>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<62>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<62>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<61>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<61>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<61>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<61>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<61>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<60>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<60>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<60>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<60>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<60>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<59>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<59>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<59>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<59>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<59>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<58>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<58>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<58>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<58>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<58>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<57>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<57>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<57>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<57>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<57>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<56>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<56>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<56>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<56>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<56>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<55>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<55>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<55>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<55>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<55>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<54>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<54>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<54>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<54>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<54>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<53>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<53>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<53>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<53>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<53>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<52>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<52>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<52>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<52>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<52>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<51>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<51>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<51>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<51>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<51>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<50>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<50>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<50>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<50>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<50>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<49>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<49>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<49>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<49>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<49>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<48>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<48>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<48>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<48>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<48>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<47>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<47>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<47>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<47>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<47>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<46>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<46>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<46>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<46>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<46>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<45>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<45>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<45>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<45>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<45>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<44>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<44>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<44>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<44>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<44>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<43>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<43>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<43>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<43>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<43>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<42>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<42>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<42>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<42>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<42>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<41>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<41>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<41>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<41>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<41>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<40>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<40>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<40>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<40>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<40>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<39>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<39>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<39>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<39>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<39>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<38>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<38>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<38>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<38>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<38>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<37>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<37>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<37>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<37>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<37>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<36>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<36>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<36>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<36>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<36>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<35>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<35>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<35>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<35>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<35>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<34>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<34>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<34>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<34>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<34>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<33>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<33>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<33>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<33>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<33>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<32>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<32>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<32>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<32>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<32>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<31>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<31>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<31>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<31>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<31>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<30>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<30>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<30>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<30>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<30>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<29>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<29>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<29>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<29>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<29>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<28>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<28>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<28>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<28>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<28>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<27>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<27>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<27>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<27>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<27>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<26>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<26>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<26>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<26>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<26>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<25>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<25>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<25>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<25>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<25>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<24>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<24>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<24>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<24>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<24>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<23>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<23>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<23>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<23>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<23>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<22>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<22>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<22>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<22>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<22>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<21>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<21>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<21>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<21>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<21>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<20>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<20>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<20>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<20>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<20>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<19>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<19>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<19>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<19>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<19>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<18>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<18>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<18>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<18>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<18>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<17>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<17>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<17>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<17>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<17>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<16>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<16>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<16>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<16>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<16>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<15>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<15>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<15>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<15>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<15>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<14>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<14>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<14>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<14>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<14>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<13>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<13>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<13>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<13>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<13>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<12>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<12>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<12>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<12>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<12>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<11>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<11>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<11>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<11>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<11>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<10>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<10>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<10>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<10>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<10>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<9>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<9>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<9>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<9>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<9>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<8>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<8>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<8>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<8>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<8>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<7>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<7>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<7>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<7>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<7>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<6>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<6>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<6>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<6>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<6>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<5>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<5>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<5>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<5>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<5>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<4>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<4>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<4>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<4>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<4>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<3>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<3>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<3>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<3>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<3>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<2>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<2>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<2>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<2>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<2>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<1>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<1>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<1>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<1>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<1>>.
    Set property "MAX_FANOUT = 1" for signal <rst_dq_r<0>>.
    Set property "shreg_extract = no" for signal <rst_dq_r<0>>.
    Set property "equivalent_register_removal = no" for signal <rst_dq_r<0>>.
    Set property "syn_maxfan = 1" for signal <rst_dq_r<0>>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_preserve = true" for signal <rst_dq_r<0>>.
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[9].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[10].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[11].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[12].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[13].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[14].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[15].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[17].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[18].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[19].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[20].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[21].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[22].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[23].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[25].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[26].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[27].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[28].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[29].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[30].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[31].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[33].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[34].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[35].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[36].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[37].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[38].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[39].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[41].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[42].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[43].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[44].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[45].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[46].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[47].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[49].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[50].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[51].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[52].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[53].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[54].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[55].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[57].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[58].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[59].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[60].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[61].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[62].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_data_io.vhd" line 480: Output port <dq_tap_cnt> of the instance <gen_dq[63].u_iob_dq> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst_dqs_r<0>>.
    Found 1-bit register for signal <rst_dqs_r<1>>.
    Found 1-bit register for signal <rst_dqs_r<2>>.
    Found 1-bit register for signal <rst_dqs_r<3>>.
    Found 1-bit register for signal <rst_dqs_r<4>>.
    Found 1-bit register for signal <rst_dqs_r<5>>.
    Found 1-bit register for signal <rst_dqs_r<6>>.
    Found 1-bit register for signal <rst_dqs_r<7>>.
    Found 1-bit register for signal <rst_dm_r<0>>.
    Found 1-bit register for signal <rst_dm_r<1>>.
    Found 1-bit register for signal <rst_dm_r<2>>.
    Found 1-bit register for signal <rst_dm_r<3>>.
    Found 1-bit register for signal <rst_dm_r<4>>.
    Found 1-bit register for signal <rst_dm_r<5>>.
    Found 1-bit register for signal <rst_dm_r<6>>.
    Found 1-bit register for signal <rst_dm_r<7>>.
    Found 1-bit register for signal <rst_dq_r<0>>.
    Found 1-bit register for signal <rst_dq_r<1>>.
    Found 1-bit register for signal <rst_dq_r<2>>.
    Found 1-bit register for signal <rst_dq_r<3>>.
    Found 1-bit register for signal <rst_dq_r<4>>.
    Found 1-bit register for signal <rst_dq_r<5>>.
    Found 1-bit register for signal <rst_dq_r<6>>.
    Found 1-bit register for signal <rst_dq_r<7>>.
    Found 1-bit register for signal <rst_dq_r<8>>.
    Found 1-bit register for signal <rst_dq_r<9>>.
    Found 1-bit register for signal <rst_dq_r<10>>.
    Found 1-bit register for signal <rst_dq_r<11>>.
    Found 1-bit register for signal <rst_dq_r<12>>.
    Found 1-bit register for signal <rst_dq_r<13>>.
    Found 1-bit register for signal <rst_dq_r<14>>.
    Found 1-bit register for signal <rst_dq_r<15>>.
    Found 1-bit register for signal <rst_dq_r<16>>.
    Found 1-bit register for signal <rst_dq_r<17>>.
    Found 1-bit register for signal <rst_dq_r<18>>.
    Found 1-bit register for signal <rst_dq_r<19>>.
    Found 1-bit register for signal <rst_dq_r<20>>.
    Found 1-bit register for signal <rst_dq_r<21>>.
    Found 1-bit register for signal <rst_dq_r<22>>.
    Found 1-bit register for signal <rst_dq_r<23>>.
    Found 1-bit register for signal <rst_dq_r<24>>.
    Found 1-bit register for signal <rst_dq_r<25>>.
    Found 1-bit register for signal <rst_dq_r<26>>.
    Found 1-bit register for signal <rst_dq_r<27>>.
    Found 1-bit register for signal <rst_dq_r<28>>.
    Found 1-bit register for signal <rst_dq_r<29>>.
    Found 1-bit register for signal <rst_dq_r<30>>.
    Found 1-bit register for signal <rst_dq_r<31>>.
    Found 1-bit register for signal <rst_dq_r<32>>.
    Found 1-bit register for signal <rst_dq_r<33>>.
    Found 1-bit register for signal <rst_dq_r<34>>.
    Found 1-bit register for signal <rst_dq_r<35>>.
    Found 1-bit register for signal <rst_dq_r<36>>.
    Found 1-bit register for signal <rst_dq_r<37>>.
    Found 1-bit register for signal <rst_dq_r<38>>.
    Found 1-bit register for signal <rst_dq_r<39>>.
    Found 1-bit register for signal <rst_dq_r<40>>.
    Found 1-bit register for signal <rst_dq_r<41>>.
    Found 1-bit register for signal <rst_dq_r<42>>.
    Found 1-bit register for signal <rst_dq_r<43>>.
    Found 1-bit register for signal <rst_dq_r<44>>.
    Found 1-bit register for signal <rst_dq_r<45>>.
    Found 1-bit register for signal <rst_dq_r<46>>.
    Found 1-bit register for signal <rst_dq_r<47>>.
    Found 1-bit register for signal <rst_dq_r<48>>.
    Found 1-bit register for signal <rst_dq_r<49>>.
    Found 1-bit register for signal <rst_dq_r<50>>.
    Found 1-bit register for signal <rst_dq_r<51>>.
    Found 1-bit register for signal <rst_dq_r<52>>.
    Found 1-bit register for signal <rst_dq_r<53>>.
    Found 1-bit register for signal <rst_dq_r<54>>.
    Found 1-bit register for signal <rst_dq_r<55>>.
    Found 1-bit register for signal <rst_dq_r<56>>.
    Found 1-bit register for signal <rst_dq_r<57>>.
    Found 1-bit register for signal <rst_dq_r<58>>.
    Found 1-bit register for signal <rst_dq_r<59>>.
    Found 1-bit register for signal <rst_dq_r<60>>.
    Found 1-bit register for signal <rst_dq_r<61>>.
    Found 1-bit register for signal <rst_dq_r<62>>.
    Found 1-bit register for signal <rst_dq_r<63>>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <phy_data_io> synthesized.

Synthesizing Unit <phy_dqs_iob>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dqs_iob.vhd".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.0
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dqs_p_early>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 1-bit tristate buffer for signal <u_iodelay_dqs_p_early_CLKIN> created at line 232
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_p_CLKPERF> created at line 264
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_p_CLKPERFDELAY> created at line 265
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_p_D5> created at line 270
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_p_D6> created at line 271
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_p_SHIFTIN1> created at line 274
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_p_SHIFTIN2> created at line 275
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_n_CLKPERF> created at line 310
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_n_CLKPERFDELAY> created at line 311
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_n_D5> created at line 316
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_n_D6> created at line 317
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_n_SHIFTIN1> created at line 320
    Found 1-bit tristate buffer for signal <u_oserdes_dqs_n_SHIFTIN2> created at line 321
    Found 1-bit tristate buffer for signal <u_iserdes_dqs_p_D> created at line 376
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  14 Tristate(s).
Unit <phy_dqs_iob> synthesized.

Synthesizing Unit <rd_bitslip>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/rd_bitslip.vhd".
        TCQ = 100
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 121.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_4_OUT> created at line 153.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip> synthesized.

Synthesizing Unit <phy_dm_iob>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dm_iob.vhd".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200.0
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_odelay_dm>.
    Found 1-bit register for signal <mask_data_fall0_r1>.
    Found 1-bit register for signal <mask_data_rise1_r1>.
    Found 1-bit register for signal <mask_data_fall1_r1>.
    Found 1-bit register for signal <mask_data_rise0_r2>.
    Found 1-bit register for signal <mask_data_fall0_r2>.
    Found 1-bit register for signal <mask_data_rise1_r2>.
    Found 1-bit register for signal <mask_data_fall1_r2>.
    Found 1-bit register for signal <mask_data_rise1_r3>.
    Found 1-bit register for signal <mask_data_fall1_r3>.
    Found 1-bit register for signal <out_d1>.
    Found 1-bit register for signal <out_d2>.
    Found 1-bit register for signal <out_d3>.
    Found 1-bit register for signal <out_d4>.
    Found 1-bit register for signal <mask_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_mask_data_rise1_r3_Mux_1_o> created at line 219.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_mask_data_fall1_r3_Mux_2_o> created at line 219.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_mask_data_rise0_r2_Mux_3_o> created at line 219.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_mask_data_fall0_r2_Mux_4_o> created at line 219.
    Found 1-bit tristate buffer for signal <u_oserdes_dm_CLKPERF> created at line 451
    Found 1-bit tristate buffer for signal <u_oserdes_dm_CLKPERFDELAY> created at line 452
    Found 1-bit tristate buffer for signal <u_oserdes_dm_D5> created at line 457
    Found 1-bit tristate buffer for signal <u_oserdes_dm_D6> created at line 458
    Found 1-bit tristate buffer for signal <u_oserdes_dm_SHIFTIN1> created at line 461
    Found 1-bit tristate buffer for signal <u_oserdes_dm_SHIFTIN2> created at line 462
    Found 1-bit tristate buffer for signal <u_odelay_dm_DATAIN> created at line 490
    Found 1-bit tristate buffer for signal <u_odelay_dm_IDATAIN> created at line 491
    Found 1-bit tristate buffer for signal <u_odelay_dm_T> created at line 495
    Found 1-bit tristate buffer for signal <u_odelay_dm_CLKIN> created at line 498
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  10 Tristate(s).
Unit <phy_dm_iob> synthesized.

Synthesizing Unit <phy_dq_iob>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dq_iob.vhd".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200.0
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_wr_data_rise1_r3_Mux_1_o> created at line 324.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_wr_data_fall1_r3_Mux_2_o> created at line 324.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_wr_data_rise0_r2_Mux_3_o> created at line 324.
    Found 1-bit 8-to-1 multiplexer for signal <xhdl1[2]_wr_data_fall0_r2_Mux_4_o> created at line 324.
    Found 1-bit tristate buffer for signal <u_iodelay_dq_CLKIN> created at line 260
    Found 1-bit tristate buffer for signal <u_oserdes_dq_CLKPERF> created at line 562
    Found 1-bit tristate buffer for signal <u_oserdes_dq_CLKPERFDELAY> created at line 563
    Found 1-bit tristate buffer for signal <u_oserdes_dq_D5> created at line 568
    Found 1-bit tristate buffer for signal <u_oserdes_dq_D6> created at line 569
    Found 1-bit tristate buffer for signal <u_oserdes_dq_SHIFTIN1> created at line 572
    Found 1-bit tristate buffer for signal <u_oserdes_dq_SHIFTIN2> created at line 573
    Found 1-bit tristate buffer for signal <u_iserdes_dq_D> created at line 628
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <phy_dq_iob> synthesized.

Synthesizing Unit <phy_dly_ctrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_dly_ctrl.vhd".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        RANK_WIDTH = 1
        nCWL = 5
        REG_CTRL = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DRAM_TYPE = "DDR3"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000"
        DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <rd_wr_rsync_r<1>>.
    Found 8-bit register for signal <dlyce_cpt_mux>.
    Found 8-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<4>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<3>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<2>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<1>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<0>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<4>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<3>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<2>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<1>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<0>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<9>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<8>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<7>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<6>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<5>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<9>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<8>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<7>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<6>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<5>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<14>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<13>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<12>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<11>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<10>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<14>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<13>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<12>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<11>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<10>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<19>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<18>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<17>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<16>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<15>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<19>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<18>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<17>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<16>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<15>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<24>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<23>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<22>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<21>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<20>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<24>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<23>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<22>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<21>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<20>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<29>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<28>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<27>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<26>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<25>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<29>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<28>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<27>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<26>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<25>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<34>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<33>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<32>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<31>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<30>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<34>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<33>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<32>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<31>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<30>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<39>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<38>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<37>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<36>>.
    Found 1-bit register for signal <dlyval_dqs_xhdl8<35>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<39>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<38>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<37>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<36>>.
    Found 1-bit register for signal <dlyval_dq_xhdl9<35>>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred 124 Multiplexer(s).
Unit <phy_dly_ctrl> synthesized.

Synthesizing Unit <phy_write>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_write.vhd".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        nCWL = 5
        REG_CTRL = "OFF"
        RANK_WIDTH = 1
        CLKPERF_DLY_USED = "OFF"
WARNING:Xst:647 - Input <mc_ioconfig<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dm_ce_0<7>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<6>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<5>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<4>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<3>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<2>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<1>> equivalent to <dm_ce_0<0>> has been removed
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1<0>>.
    Found 1-bit register for signal <ocb_d2<0>>.
    Found 1-bit register for signal <ocb_d3<0>>.
    Found 1-bit register for signal <ocb_d4<0>>.
    Found 1-bit register for signal <ocb_dq1<0>>.
    Found 1-bit register for signal <ocb_dq2<0>>.
    Found 1-bit register for signal <ocb_dq3<0>>.
    Found 1-bit register for signal <ocb_dq4<0>>.
    Found 1-bit register for signal <dm_ce_0<0>>.
    Found 1-bit register for signal <ocb_d1<1>>.
    Found 1-bit register for signal <ocb_d2<1>>.
    Found 1-bit register for signal <ocb_d3<1>>.
    Found 1-bit register for signal <ocb_d4<1>>.
    Found 1-bit register for signal <ocb_dq1<1>>.
    Found 1-bit register for signal <ocb_dq2<1>>.
    Found 1-bit register for signal <ocb_dq3<1>>.
    Found 1-bit register for signal <ocb_dq4<1>>.
    Found 1-bit register for signal <ocb_d1<2>>.
    Found 1-bit register for signal <ocb_d2<2>>.
    Found 1-bit register for signal <ocb_d3<2>>.
    Found 1-bit register for signal <ocb_d4<2>>.
    Found 1-bit register for signal <ocb_dq1<2>>.
    Found 1-bit register for signal <ocb_dq2<2>>.
    Found 1-bit register for signal <ocb_dq3<2>>.
    Found 1-bit register for signal <ocb_dq4<2>>.
    Found 1-bit register for signal <ocb_d1<3>>.
    Found 1-bit register for signal <ocb_d2<3>>.
    Found 1-bit register for signal <ocb_d3<3>>.
    Found 1-bit register for signal <ocb_d4<3>>.
    Found 1-bit register for signal <ocb_dq1<3>>.
    Found 1-bit register for signal <ocb_dq2<3>>.
    Found 1-bit register for signal <ocb_dq3<3>>.
    Found 1-bit register for signal <ocb_dq4<3>>.
    Found 1-bit register for signal <ocb_d1<4>>.
    Found 1-bit register for signal <ocb_d2<4>>.
    Found 1-bit register for signal <ocb_d3<4>>.
    Found 1-bit register for signal <ocb_d4<4>>.
    Found 1-bit register for signal <ocb_dq1<4>>.
    Found 1-bit register for signal <ocb_dq2<4>>.
    Found 1-bit register for signal <ocb_dq3<4>>.
    Found 1-bit register for signal <ocb_dq4<4>>.
    Found 1-bit register for signal <ocb_d1<5>>.
    Found 1-bit register for signal <ocb_d2<5>>.
    Found 1-bit register for signal <ocb_d3<5>>.
    Found 1-bit register for signal <ocb_d4<5>>.
    Found 1-bit register for signal <ocb_dq1<5>>.
    Found 1-bit register for signal <ocb_dq2<5>>.
    Found 1-bit register for signal <ocb_dq3<5>>.
    Found 1-bit register for signal <ocb_dq4<5>>.
    Found 1-bit register for signal <ocb_d1<6>>.
    Found 1-bit register for signal <ocb_d2<6>>.
    Found 1-bit register for signal <ocb_d3<6>>.
    Found 1-bit register for signal <ocb_d4<6>>.
    Found 1-bit register for signal <ocb_dq1<6>>.
    Found 1-bit register for signal <ocb_dq2<6>>.
    Found 1-bit register for signal <ocb_dq3<6>>.
    Found 1-bit register for signal <ocb_dq4<6>>.
    Found 1-bit register for signal <ocb_d1<7>>.
    Found 1-bit register for signal <ocb_d2<7>>.
    Found 1-bit register for signal <ocb_d3<7>>.
    Found 1-bit register for signal <ocb_d4<7>>.
    Found 1-bit register for signal <ocb_dq1<7>>.
    Found 1-bit register for signal <ocb_dq2<7>>.
    Found 1-bit register for signal <ocb_dq3<7>>.
    Found 1-bit register for signal <ocb_dq4<7>>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 1-bit register for signal <dqs_rst<3>>.
    Found 1-bit register for signal <dqs_rst<2>>.
    Found 1-bit register for signal <dqs_rst<1>>.
    Found 1-bit register for signal <dqs_rst<0>>.
    Found 1-bit register for signal <dqs_rst<7>>.
    Found 1-bit register for signal <dqs_rst<6>>.
    Found 1-bit register for signal <dqs_rst<5>>.
    Found 1-bit register for signal <dqs_rst<4>>.
    Found 1-bit register for signal <dqs_rst<11>>.
    Found 1-bit register for signal <dqs_rst<10>>.
    Found 1-bit register for signal <dqs_rst<9>>.
    Found 1-bit register for signal <dqs_rst<8>>.
    Found 1-bit register for signal <dqs_rst<15>>.
    Found 1-bit register for signal <dqs_rst<14>>.
    Found 1-bit register for signal <dqs_rst<13>>.
    Found 1-bit register for signal <dqs_rst<12>>.
    Found 1-bit register for signal <dqs_rst<19>>.
    Found 1-bit register for signal <dqs_rst<18>>.
    Found 1-bit register for signal <dqs_rst<17>>.
    Found 1-bit register for signal <dqs_rst<16>>.
    Found 1-bit register for signal <dqs_rst<23>>.
    Found 1-bit register for signal <dqs_rst<22>>.
    Found 1-bit register for signal <dqs_rst<21>>.
    Found 1-bit register for signal <dqs_rst<20>>.
    Found 1-bit register for signal <dqs_rst<27>>.
    Found 1-bit register for signal <dqs_rst<26>>.
    Found 1-bit register for signal <dqs_rst<25>>.
    Found 1-bit register for signal <dqs_rst<24>>.
    Found 1-bit register for signal <dqs_rst<31>>.
    Found 1-bit register for signal <dqs_rst<30>>.
    Found 1-bit register for signal <dqs_rst<29>>.
    Found 1-bit register for signal <dqs_rst<28>>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_1558_o_add_75_OUT> created at line 1474.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred 178 Multiplexer(s).
Unit <phy_write> synthesized.

Synthesizing Unit <phy_wrlvl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_wrlvl.vhd".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQ_WIDTH = 64
        SHIFT_TBY4_TAP = 8
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        CS_WIDTH = 1
        CAL_WIDTH = "HALF"
        DQS_TAP_CNT_INDEX = 39
        SIM_CAL_OPTION = "NONE"
    Found 40-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 16-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<4>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<5>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<6>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<7>>.
    Found 8-bit register for signal <rd_data_previous_r>.
    Found 8-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 8-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 8-bit register for signal <rd_data_edge_detect_r>.
    Found 5-bit register for signal <dq_tap<0><0>>.
    Found 5-bit register for signal <dq_tap<0><1>>.
    Found 5-bit register for signal <dq_tap<0><2>>.
    Found 5-bit register for signal <dq_tap<0><3>>.
    Found 5-bit register for signal <dq_tap<0><4>>.
    Found 5-bit register for signal <dq_tap<0><5>>.
    Found 5-bit register for signal <dq_tap<0><6>>.
    Found 5-bit register for signal <dq_tap<0><7>>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 8-bit register for signal <inv_dqs_r<0>>.
    Found 40-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><4>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><3>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><2>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><1>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><9>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><8>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><7>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><6>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><5>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><14>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><13>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><12>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><11>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><10>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><19>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><18>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><17>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><16>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><15>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><24>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><23>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><22>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><21>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><20>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><29>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><28>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><27>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><26>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><25>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><34>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><33>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><32>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><31>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><30>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><39>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><38>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><37>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><36>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><35>>.
    Found 5-bit register for signal <dq_tap_wl<0>>.
    Found 5-bit register for signal <dq_tap_wl<1>>.
    Found 5-bit register for signal <dq_tap_wl<2>>.
    Found 5-bit register for signal <dq_tap_wl<3>>.
    Found 5-bit register for signal <dq_tap_wl<4>>.
    Found 5-bit register for signal <dq_tap_wl<5>>.
    Found 5-bit register for signal <dq_tap_wl<6>>.
    Found 5-bit register for signal <dq_tap_wl<7>>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 8-bit register for signal <inv_dqs_wl>.
    Found 4-bit register for signal <dqs_count_r>.
    Found 4-bit register for signal <dqs_count_rep1>.
    Found 4-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 3-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err_xhdl>.
    Found 16-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag<0>>.
    Found 1-bit register for signal <set_one_flag<1>>.
    Found 1-bit register for signal <set_one_flag<2>>.
    Found 1-bit register for signal <set_one_flag<3>>.
    Found 1-bit register for signal <set_one_flag<4>>.
    Found 1-bit register for signal <set_one_flag<5>>.
    Found 1-bit register for signal <set_one_flag<6>>.
    Found 1-bit register for signal <set_one_flag<7>>.
    Found 1-bit register for signal <set_two_flag<0>>.
    Found 1-bit register for signal <set_two_flag<1>>.
    Found 1-bit register for signal <set_two_flag<2>>.
    Found 1-bit register for signal <set_two_flag<3>>.
    Found 1-bit register for signal <set_two_flag<4>>.
    Found 1-bit register for signal <set_two_flag<5>>.
    Found 1-bit register for signal <set_two_flag<6>>.
    Found 1-bit register for signal <set_two_flag<7>>.
    Found 8-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_21> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <stable_cnt[1]_GND_1560_o_add_39_OUT> created at line 369.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_1560_o_add_54_OUT> created at line 386.
    Found 7-bit adder for signal <n1238> created at line 678.
    Found 7-bit adder for signal <n1241> created at line 678.
    Found 7-bit adder for signal <n1244> created at line 678.
    Found 7-bit adder for signal <n1247> created at line 678.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_1560_o_add_171_OUT> created at line 761.
    Found 4-bit adder for signal <dqs_count_r[3]_GND_1560_o_add_281_OUT> created at line 837.
    Found 4-bit adder for signal <dqs_count_rep1[3]_GND_1560_o_add_282_OUT> created at line 838.
    Found 4-bit adder for signal <dqs_count_rep2[3]_GND_1560_o_add_283_OUT> created at line 839.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_1560_o_add_289_OUT> created at line 856.
    Found 4-bit adder for signal <rdlvl_err_byte_r[2]_GND_1560_o_add_354_OUT> created at line 926.
    Found 5-bit subtractor for signal <GND_1560_o_GND_1560_o_sub_225_OUT<4:0>> created at line 808.
    Found 3-bit subtractor for signal <_n1460> created at line 851.
    Found 3x4-bit multiplier for signal <n1235> created at line 678.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep2[2]_inv_dqs_wl[7]_Mux_23_o> created at line 341.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_previous_r[7]_Mux_40_o> created at line 370.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_rise_wl_r[7]_Mux_41_o> created at line 370.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_inv_dqs_previous_r[7]_Mux_55_o> created at line 387.
    Found 5-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_77_OUT> created at line 444.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_edge_detect_r[7]_Mux_174_o> created at line 780.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_inv_edge_detect_r[7]_Mux_208_o> created at line 797.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_wr_calib_dly_r[15]_Mux_353_o> created at line 925.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_wr_calib_dly_r[15]_Mux_355_o> created at line 926.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_two_flag[7]_Mux_356_o> created at line 942.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_one_flag[7]_Mux_361_o> created at line 945.
    Found 2-bit comparator greater for signal <rank_cnt[1]_GND_1560_o_LessThan_6_o> created at line 222
    Found 5-bit comparator greater for signal <GND_1560_o_wl_tap_count_r[4]_LessThan_35_o> created at line 365
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_230_o_LessThan_39_o> created at line 368
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_230_o_LessThan_54_o> created at line 385
    Found 2-bit comparator greater for signal <rank_cnt_r[1]_GND_1560_o_LessThan_76_o> created at line 442
    Found 4-bit comparator greater for signal <dqs_count_r[3]_PWR_230_o_LessThan_77_o> created at line 442
    Found 5-bit comparator greater for signal <n0721> created at line 798
    Found 5-bit comparator greater for signal <PWR_230_o_wl_tap_count_r[4]_LessThan_243_o> created at line 811
    Found 4-bit comparator lessequal for signal <dqs_count_rep2[3]_PWR_230_o_LessThan_275_o> created at line 818
    Found 3-bit comparator equal for signal <GND_1560_o_GND_1560_o_equal_289_o> created at line 851
    Summary:
	inferred   1 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred 351 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred 323 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_wrlvl> synthesized.

Synthesizing Unit <phy_read>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_read.vhd".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.0
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000"
        DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <phy_read> synthesized.

Synthesizing Unit <phy_rdclk_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdclk_gen.vhd".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.0
        DQS_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[1].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[2].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[3].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[4].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[5].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[6].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[7].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col1.u_odelay_rsync>.
WARNING:Xst:647 - Input <dlyce_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 8-bit register for signal <en_clk_cpt_even_r>.
    Found 8-bit register for signal <en_clk_cpt_odd_r>.
    Found 2-bit register for signal <en_clk_rsync_even_r<1:0>>.
    Found 2-bit register for signal <en_clk_rsync_odd_r<1:0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 8-bit register for signal <dlyrst_cpt_r>.
    Found 2-bit register for signal <dlyrst_rsync_r<1:0>>.
    Found 8-bit register for signal <rst_oserdes_cpt_r>.
    Found 2-bit register for signal <rst_oserdes_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_rsync_xhdl2>.
    Found 8-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 2-bit register for signal <ocbextend_rsync_r>.
    Found finite state machine <FSM_22> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_idle                                     |
    | Power Up State     | reset_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_1563_o_add_3_OUT> created at line 345.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_1563_o_add_6_OUT> created at line 358.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_1563_o_add_9_OUT> created at line 365.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_1563_o_add_12_OUT> created at line 373.
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<0>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<0>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<0>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<0>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<0>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[0].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<1>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<1>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<1>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<1>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<1>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[1].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<2>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<2>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<2>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<2>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<2>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[2].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<3>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<3>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<3>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<3>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<3>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[3].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<4>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<4>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<4>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<4>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<4>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[4].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<5>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<5>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<5>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<5>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<5>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[5].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<6>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<6>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<6>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<6>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<6>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[6].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_oserdes_cpt_CLKPERFDELAY> created at line 500
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_oserdes_cpt_D5> created at line 505
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_oserdes_cpt_D6> created at line 506
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_oserdes_cpt_SHIFTIN1> created at line 509
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_oserdes_cpt_SHIFTIN2> created at line 510
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_odelay_cpt_DATAIN> created at line 536
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_odelay_cpt_IDATAIN> created at line 537
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_odelay_cpt_T> created at line 541
    Found 1-bit tristate buffer for signal <gen_ck_cpt<7>.u_odelay_cpt_CNTVALUEIN<4>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<7>.u_odelay_cpt_CNTVALUEIN<3>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<7>.u_odelay_cpt_CNTVALUEIN<2>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<7>.u_odelay_cpt_CNTVALUEIN<1>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt<7>.u_odelay_cpt_CNTVALUEIN<0>> created at line 542
    Found 1-bit tristate buffer for signal <gen_ck_cpt[7].u_odelay_cpt_CLKIN> created at line 544
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_oserdes_rsync_CLKPERFDELAY> created at line 592
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_oserdes_rsync_D5> created at line 597
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_oserdes_rsync_D6> created at line 598
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_oserdes_rsync_SHIFTIN1> created at line 601
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_oserdes_rsync_SHIFTIN2> created at line 602
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_DATAIN> created at line 629
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_IDATAIN> created at line 630
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_T> created at line 634
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_CNTVALUEIN<4>> created at line 635
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_CNTVALUEIN<3>> created at line 635
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_CNTVALUEIN<2>> created at line 635
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_CNTVALUEIN<1>> created at line 635
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_CNTVALUEIN<0>> created at line 635
    Found 1-bit tristate buffer for signal <gen_loop_col0.u_odelay_rsync_CLKIN> created at line 637
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_oserdes_rsync_CLKPERFDELAY> created at line 684
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_oserdes_rsync_D5> created at line 689
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_oserdes_rsync_D6> created at line 690
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_oserdes_rsync_SHIFTIN1> created at line 693
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_oserdes_rsync_SHIFTIN2> created at line 694
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_DATAIN> created at line 722
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_IDATAIN> created at line 723
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_T> created at line 727
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_CNTVALUEIN<4>> created at line 728
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_CNTVALUEIN<3>> created at line 728
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_CNTVALUEIN<2>> created at line 728
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_CNTVALUEIN<1>> created at line 728
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_CNTVALUEIN<0>> created at line 728
    Found 1-bit tristate buffer for signal <gen_loop_col1.u_odelay_rsync_CLKIN> created at line 730
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:2>> (without init value) have a constant value of 0 in block <phy_rdclk_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred 140 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <phy_rdclk_gen> synthesized.

Synthesizing Unit <phy_rdctrl_sync>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdctrl_sync.vhd".
        TCQ = 100
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_rdctrl_sync> synthesized.

Synthesizing Unit <phy_rddata_sync>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rddata_sync.vhd".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000"
        DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000110000001010000010000000011"
        DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dfi_rd_dqs>.
    Found 256-bit register for signal <dfi_rddata>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <phy_rddata_sync> synthesized.

Synthesizing Unit <circ_buffer_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/circ_buffer.vhd".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 108
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_1787_o_add_1_OUT> created at line 153.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_1787_o_add_7_OUT> created at line 183.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_1> synthesized.

Synthesizing Unit <circ_buffer_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/circ_buffer.vhd".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 180
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_2437_o_add_1_OUT> created at line 153.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_2437_o_add_7_OUT> created at line 183.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_2> synthesized.

Synthesizing Unit <phy_rdlvl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_rdlvl.vhd".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        DRAM_TYPE = "DDR3"
        PD_TAP_REQ = 0
        nCL = 6
        SIM_CAL_OPTION = "NONE"
        REG_CTRL = "OFF"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_sel_idel_cpt<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_rsync<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <rd_active_dly> equivalent to <dbg_rd_active_dly> has been removed
    Register <dlyval_dqs> equivalent to <dlyval_dq> has been removed
    Register <rd_clkdly_cnt> equivalent to <dbg_rd_clkdly_cnt> has been removed
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<0>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<1>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<1>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<2>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<2>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<3>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<3>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<4>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<4>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<5>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<5>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<6>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<6>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<7>>.
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<7>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 16-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<1>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<0>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<4>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<3>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<7>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<6>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<10>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<9>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<13>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<12>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<16>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<15>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<19>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<18>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<22>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<21>>.
    Found 3-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 8-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 40-bit register for signal <dlyval_dq_reg_r>.
    Found 40-bit register for signal <dlyval_dq>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 2-bit register for signal <sr_rise0_r<0>>.
    Found 2-bit register for signal <sr_fall0_r<0>>.
    Found 2-bit register for signal <sr_rise1_r<0>>.
    Found 2-bit register for signal <sr_fall1_r<0>>.
    Found 2-bit register for signal <sr_rise0_r<1>>.
    Found 2-bit register for signal <sr_fall0_r<1>>.
    Found 2-bit register for signal <sr_rise1_r<1>>.
    Found 2-bit register for signal <sr_fall1_r<1>>.
    Found 2-bit register for signal <sr_rise0_r<2>>.
    Found 2-bit register for signal <sr_fall0_r<2>>.
    Found 2-bit register for signal <sr_rise1_r<2>>.
    Found 2-bit register for signal <sr_fall1_r<2>>.
    Found 2-bit register for signal <sr_rise0_r<3>>.
    Found 2-bit register for signal <sr_fall0_r<3>>.
    Found 2-bit register for signal <sr_rise1_r<3>>.
    Found 2-bit register for signal <sr_fall1_r<3>>.
    Found 2-bit register for signal <sr_rise0_r<4>>.
    Found 2-bit register for signal <sr_fall0_r<4>>.
    Found 2-bit register for signal <sr_rise1_r<4>>.
    Found 2-bit register for signal <sr_fall1_r<4>>.
    Found 2-bit register for signal <sr_rise0_r<5>>.
    Found 2-bit register for signal <sr_fall0_r<5>>.
    Found 2-bit register for signal <sr_rise1_r<5>>.
    Found 2-bit register for signal <sr_fall1_r<5>>.
    Found 2-bit register for signal <sr_rise0_r<6>>.
    Found 2-bit register for signal <sr_fall0_r<6>>.
    Found 2-bit register for signal <sr_rise1_r<6>>.
    Found 2-bit register for signal <sr_fall1_r<6>>.
    Found 2-bit register for signal <sr_rise0_r<7>>.
    Found 2-bit register for signal <sr_fall0_r<7>>.
    Found 2-bit register for signal <sr_rise1_r<7>>.
    Found 2-bit register for signal <sr_fall1_r<7>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 2-bit register for signal <prev_sr_rise0_r<0>>.
    Found 2-bit register for signal <prev_sr_fall0_r<0>>.
    Found 2-bit register for signal <prev_sr_rise1_r<0>>.
    Found 2-bit register for signal <prev_sr_fall1_r<0>>.
    Found 2-bit register for signal <old_sr_rise0_r<0>>.
    Found 2-bit register for signal <old_sr_fall0_r<0>>.
    Found 2-bit register for signal <old_sr_rise1_r<0>>.
    Found 2-bit register for signal <old_sr_fall1_r<0>>.
    Found 2-bit register for signal <prev_sr_rise0_r<1>>.
    Found 2-bit register for signal <prev_sr_fall0_r<1>>.
    Found 2-bit register for signal <prev_sr_rise1_r<1>>.
    Found 2-bit register for signal <prev_sr_fall1_r<1>>.
    Found 2-bit register for signal <old_sr_rise0_r<1>>.
    Found 2-bit register for signal <old_sr_fall0_r<1>>.
    Found 2-bit register for signal <old_sr_rise1_r<1>>.
    Found 2-bit register for signal <old_sr_fall1_r<1>>.
    Found 2-bit register for signal <prev_sr_rise0_r<2>>.
    Found 2-bit register for signal <prev_sr_fall0_r<2>>.
    Found 2-bit register for signal <prev_sr_rise1_r<2>>.
    Found 2-bit register for signal <prev_sr_fall1_r<2>>.
    Found 2-bit register for signal <old_sr_rise0_r<2>>.
    Found 2-bit register for signal <old_sr_fall0_r<2>>.
    Found 2-bit register for signal <old_sr_rise1_r<2>>.
    Found 2-bit register for signal <old_sr_fall1_r<2>>.
    Found 2-bit register for signal <prev_sr_rise0_r<3>>.
    Found 2-bit register for signal <prev_sr_fall0_r<3>>.
    Found 2-bit register for signal <prev_sr_rise1_r<3>>.
    Found 2-bit register for signal <prev_sr_fall1_r<3>>.
    Found 2-bit register for signal <old_sr_rise0_r<3>>.
    Found 2-bit register for signal <old_sr_fall0_r<3>>.
    Found 2-bit register for signal <old_sr_rise1_r<3>>.
    Found 2-bit register for signal <old_sr_fall1_r<3>>.
    Found 2-bit register for signal <prev_sr_rise0_r<4>>.
    Found 2-bit register for signal <prev_sr_fall0_r<4>>.
    Found 2-bit register for signal <prev_sr_rise1_r<4>>.
    Found 2-bit register for signal <prev_sr_fall1_r<4>>.
    Found 2-bit register for signal <old_sr_rise0_r<4>>.
    Found 2-bit register for signal <old_sr_fall0_r<4>>.
    Found 2-bit register for signal <old_sr_rise1_r<4>>.
    Found 2-bit register for signal <old_sr_fall1_r<4>>.
    Found 2-bit register for signal <prev_sr_rise0_r<5>>.
    Found 2-bit register for signal <prev_sr_fall0_r<5>>.
    Found 2-bit register for signal <prev_sr_rise1_r<5>>.
    Found 2-bit register for signal <prev_sr_fall1_r<5>>.
    Found 2-bit register for signal <old_sr_rise0_r<5>>.
    Found 2-bit register for signal <old_sr_fall0_r<5>>.
    Found 2-bit register for signal <old_sr_rise1_r<5>>.
    Found 2-bit register for signal <old_sr_fall1_r<5>>.
    Found 2-bit register for signal <prev_sr_rise0_r<6>>.
    Found 2-bit register for signal <prev_sr_fall0_r<6>>.
    Found 2-bit register for signal <prev_sr_rise1_r<6>>.
    Found 2-bit register for signal <prev_sr_fall1_r<6>>.
    Found 2-bit register for signal <old_sr_rise0_r<6>>.
    Found 2-bit register for signal <old_sr_fall0_r<6>>.
    Found 2-bit register for signal <old_sr_rise1_r<6>>.
    Found 2-bit register for signal <old_sr_fall1_r<6>>.
    Found 2-bit register for signal <prev_sr_rise0_r<7>>.
    Found 2-bit register for signal <prev_sr_fall0_r<7>>.
    Found 2-bit register for signal <prev_sr_rise1_r<7>>.
    Found 2-bit register for signal <prev_sr_fall1_r<7>>.
    Found 2-bit register for signal <old_sr_rise0_r<7>>.
    Found 2-bit register for signal <old_sr_fall0_r<7>>.
    Found 2-bit register for signal <old_sr_rise1_r<7>>.
    Found 2-bit register for signal <old_sr_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 3-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done_1<0>>.
    Found 1-bit register for signal <rdlvl_err_2<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 16-bit register for signal <rd_bitslip_cnt>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 3-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 8-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done_1>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 3-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 16-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 40-bit register for signal <cal2_dly_cnt_r>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<0>>.
    Found 1-bit register for signal <cal2_deskew_err_r<0>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_deskew_err_r<1>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<2>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_deskew_err_r<2>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_deskew_err_r<3>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<4>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_deskew_err_r<4>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_deskew_err_r<5>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<6>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_deskew_err_r<6>>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_deskew_err_r<7>>.
    Found 1-bit register for signal <rdlvl_err_2<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done_1<1>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<0>>.
    Found finite state machine <FSM_23> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 42                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <n3034> created at line 186.
    Found 6-bit subtractor for signal <n3351> created at line 1528.
    Found 7-bit subtractor for signal <n3101> created at line 1773.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_151_OUT> created at line 655.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_159_OUT> created at line 655.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_167_OUT> created at line 655.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_175_OUT> created at line 655.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_183_OUT> created at line 655.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_191_OUT> created at line 655.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_3519_o_add_199_OUT> created at line 655.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_216_OUT> created at line 752.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_219_OUT> created at line 752.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_222_OUT> created at line 752.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_225_OUT> created at line 752.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_3519_o_add_233_OUT> created at line 807.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_3519_o_add_271_OUT> created at line 870.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_3519_o_add_467_OUT> created at line 1120.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_3519_o_add_473_OUT> created at line 1158.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_3519_o_add_484_OUT> created at line 1248.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_3519_o_add_492_OUT> created at line 1272.
    Found 7-bit adder for signal <n3035> created at line 186.
    Found 6-bit adder for signal <n3260> created at line 1522.
    Found 6-bit adder for signal <GND_3519_o_GND_3519_o_add_539_OUT> created at line 1528.
    Found 3-bit adder for signal <cal1_cnt_cpt_r[2]_GND_3519_o_add_547_OUT> created at line 1574.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_3519_o_add_571_OUT> created at line 1642.
    Found 6-bit adder for signal <GND_3519_o_tby4_r[5]_add_575_OUT> created at line 1707.
    Found 6-bit adder for signal <n3100[5:0]> created at line 1775.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_3519_o_add_687_OUT> created at line 1897.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_3519_o_add_710_OUT> created at line 2037.
    Found 3-bit adder for signal <cal_clkdiv_cnt_clkdiv_r[2]_GND_3519_o_add_725_OUT> created at line 2131.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_3519_o_add_756_OUT> created at line 2278.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_3519_o_add_759_OUT> created at line 2288.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_785_OUT> created at line 2332.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_788_OUT> created at line 2332.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_791_OUT> created at line 2332.
    Found 6-bit adder for signal <PWR_551_o_GND_3519_o_add_794_OUT> created at line 2332.
    Found 3-bit adder for signal <cal2_cnt_rden_r[2]_GND_3519_o_add_797_OUT> created at line 2349.
    Found 4-bit adder for signal <cal2_cnt_rden_r[2]_GND_3519_o_add_804_OUT> created at line 2369.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_494_OUT<4:0>> created at line 1275.
    Found 6-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_538_OUT<5:0>> created at line 1524.
    Found 6-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_558_OUT<5:0>> created at line 1602.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_564_OUT<4:0>> created at line 1623.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_575_OUT<4:0>> created at line 201.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_579_OUT<4:0>> created at line 201.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_585_OUT<4:0>> created at line 1724.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_588_OUT<4:0>> created at line 1751.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_714_OUT<4:0>> created at line 2061.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_838_OUT<4:0>> created at line 2420.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_841_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_844_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_847_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_850_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_853_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_856_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_859_OUT<4:0>> created at line 2431.
    Found 5-bit subtractor for signal <GND_3519_o_GND_3519_o_sub_862_OUT<4:0>> created at line 2431.
    Found 3x3-bit multiplier for signal <PWR_551_o_GND_3519_o_add_213_OUT> created at line 752.
    Found 3x3-bit multiplier for signal <PWR_551_o_GND_3519_o_add_782_OUT> created at line 2332.
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[0][4]_PWR_551_o_Mux_842_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[1][4]_PWR_551_o_Mux_845_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[2][4]_PWR_551_o_Mux_848_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[3][4]_PWR_551_o_Mux_851_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[4][4]_PWR_551_o_Mux_854_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[5][4]_PWR_551_o_Mux_857_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[6][4]_PWR_551_o_Mux_860_o>
    Found 8x1-bit Read Only RAM for signal <cal2_dly_cnt_delta_r[7][4]_PWR_551_o_Mux_863_o>
    Found 3-bit 3-to-1 multiplexer for signal <rd_mux_sel_r_index[1]_cal2_cnt_rden_r[2]_wide_mux_141_OUT> created at line 632.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_144_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_146_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_148_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_150_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_152_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_154_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_156_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_158_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_160_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_162_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_164_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_166_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_168_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_170_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_172_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_174_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_176_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_178_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_180_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_182_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_184_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_186_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_188_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_190_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_192_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_194_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_196_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_198_o> created at line 658.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_200_o> created at line 655.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_202_o> created at line 656.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_204_o> created at line 657.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_206_o> created at line 658.
    Found 1-bit 16-to-1 multiplexer for signal <cal2_cnt_rden_r[2]_cal2_rd_bitslip_cnt_r[15]_Mux_760_o> created at line 2298.
    Found 1-bit 16-to-1 multiplexer for signal <cal2_cnt_rden_r[2]_cal2_rd_bitslip_cnt_r[15]_Mux_764_o> created at line 2301.
    Found 5-bit comparator lessequal for signal <n1707> created at line 1521
    Found 6-bit comparator greater for signal <BUS_0045_GND_3519_o_LessThan_536_o> created at line 1522
    Found 3-bit comparator greater for signal <PWR_551_o_INV_2931_o> created at line 1568
    Found 6-bit comparator greater for signal <GND_3519_o_tby4_r[5]_LessThan_562_o> created at line 1611
    Found 6-bit comparator lessequal for signal <n1758> created at line 1705
    Found 6-bit comparator lessequal for signal <n1762> created at line 1707
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_701_o> created at line 2012
    Found 3-bit comparator greater for signal <PWR_551_o_INV_2951_o> created at line 2124
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_780_o> created at line 2322
    Found 3-bit comparator greater for signal <n2363> created at line 2340
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2><0:0>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<5><2:2>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<8><5:5>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<11><8:8>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<14><11:11>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<17><14:14>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<20><17:17>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<23><20:20>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    Summary:
	inferred   8 RAM(s).
	inferred   2 Multiplier(s).
	inferred  51 Adder/Subtractor(s).
	inferred 870 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred 591 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <phy_rdlvl> synthesized.

Synthesizing Unit <phy_pd_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd_top.vhd".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dlyval_rdlvl_dqs<39:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_msb_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_byte_sel<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_inc_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_dec_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN_0>.
    Found 1-bit register for signal <pd_PSINCDEC_0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <phy_pd_top> synthesized.

Synthesizing Unit <phy_pd>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/phy/phy_pd.vhd".
        TCQ = 100
        SIM_CAL_OPTION = "NONE"
        PD_LHC_WIDTH = 16
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls_1.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_26> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_3522_o_add_19_OUT> created at line 488.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_3522_o_add_38_OUT> created at line 597.
    Found 16-bit adder for signal <low_d> created at line 637.
    Found 16-bit adder for signal <high_d> created at line 659.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_3522_o_add_60_OUT> created at line 716.
    Found 5-bit subtractor for signal <GND_3522_o_GND_3522_o_sub_21_OUT<4:0>> created at line 490.
    Found 16x1-bit Read Only RAM for signal <pd_incdec_done_next>
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 243.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 248.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_pd> synthesized.

Synthesizing Unit <ui_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_top.vhd".
        TCQ = 100
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
        BANK_WIDTH = 3
        COL_WIDTH = 10
        CWL = 5
        ECC = "OFF"
        ECC_TEST = "OFF"
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        ROW_WIDTH = 14
        MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <app_addr<27:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_final>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ui_top> synthesized.

Synthesizing Unit <ui_cmd>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_cmd.vhd".
        TCQ = 100
        ADDR_WIDTH = 28
        BANK_WIDTH = 3
        COL_WIDTH = 10
        RANK_WIDTH = 1
        ROW_WIDTH = 14
        RANKS = 1
        MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
    Found 1-bit register for signal <app_rdy_inv_r>.
    Found 28-bit register for signal <app_addr_r1>.
    Found 28-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r1>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_cmd> synthesized.

Synthesizing Unit <ui_wr_data>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_wr_data.vhd".
        TCQ = 100
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
        ECC = "OFF"
        ECC_TEST = "OFF"
        CWL = 5
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy4>.
    Found 256-bit register for signal <app_wdf_data_r1>.
    Found 32-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <wb_wr_data_addr_r>.
    Found 1-bit register for signal <wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_cnt_r>.
    Found 5-bit register for signal <rd_addr_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_3560_o_add_8_OUT> created at line 400.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_3560_o_add_12_OUT> created at line 424.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_3560_o_add_16_OUT> created at line 443.
    Found 5-bit adder for signal <wr_req_cnt_r[4]_GND_3560_o_add_30_OUT> created at line 544.
    Found 5-bit subtractor for signal <GND_3560_o_GND_3560_o_sub_30_OUT<4:0>> created at line 542.
    Found 5-bit 4-to-1 multiplexer for signal <xhdl7[1]_wr_req_cnt_r[4]_wide_mux_31_OUT> created at line 540.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 339 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <ui_wr_data> synthesized.

Synthesizing Unit <ui_rd_data>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/pcie/ml605/ddr_v6/user_design/rtl/ui/ui_rd_data.vhd".
        TCQ = 100
        APP_DATA_WIDTH = 256
        ECC = "OFF"
        ORDERING = "NORM"
    Set property "equivalent_register_removal = no" for signal <rd_buf_indx_copy_r>.
    Set property "equivalent_register_removal = no" for signal <app_rd_data_valid_copy>.
WARNING:Xst:647 - Input <ecc_multiple<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'ui_rd_data', is tied to its initial value (0000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 5-bit register for signal <status_ram_wr_addr_r>.
    Found 1-bit register for signal <wr_status_r1>.
    Found 2-bit register for signal <status_ram_wr_data_r>.
    Found 1-bit register for signal <rd_buf_we_r1>.
    Found 5-bit register for signal <rd_buf_indx_copy_r>.
    Found 1-bit register for signal <app_rd_data_valid>.
    Found 1-bit register for signal <app_rd_data_end_int>.
    Found 256-bit register for signal <app_rd_data>.
    Found 1-bit register for signal <app_rd_data_valid_copy>.
    Found 5-bit register for signal <occ_cnt_r>.
    Found 4-bit register for signal <rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 6-bit adder for signal <n0228> created at line 273.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_3675_o_add_2_OUT> created at line 273.
    Found 5-bit adder for signal <occ_plus_one> created at line 546.
    Found 4-bit adder for signal <rd_data_buf_addr_r_lcl[3]_GND_3675_o_add_26_OUT> created at line 586.
    Found 5-bit subtractor for signal <occ_minus_one> created at line 237.
    Found 5-bit 4-to-1 multiplexer for signal <xhdl11[1]_occ_cnt_r[4]_wide_mux_22_OUT> created at line 555.
    Found 5-bit comparator equal for signal <rd_buf_wr_addr[4]_rd_buf_indx_r[4]_equal_17_o> created at line 491
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <ui_rd_data> synthesized.

Synthesizing Unit <xwb_rs232_syscon>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/xwb_rs232_syscon.vhd".
        g_ma_interface_mode = pipelined
        g_ma_address_granularity = byte
WARNING:Xst:647 - Input <wb_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwb_rs232_syscon> synthesized.

Synthesizing Unit <wb_rs232_syscon>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd".
        g_ma_interface_mode = pipelined
        g_ma_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_dat> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_adr> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_sel> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_dat> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <sl_rty_o> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <sl_stall_o> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <sl_int_o> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_ack> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_err> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_rty> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_stall> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_int> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_cyc> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_stb> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_we> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wb_rs232_syscon> synthesized.

Synthesizing Unit <wb_slave_adapter_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = false
        g_master_mode = pipelined
        g_master_granularity = byte
        g_slave_use_struct = false
        g_slave_mode = classic
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fsm_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_slave_adapter_1> synthesized.

Synthesizing Unit <rs232_syscon_top_1_0>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon_top.v".
WARNING:Xst:2898 - Port 'master_adr_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
WARNING:Xst:2898 - Port 'master_stb_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
WARNING:Xst:2898 - Port 'master_we_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
    Summary:
	no macro.
Unit <rs232_syscon_top_1_0> synthesized.

Synthesizing Unit <rs232_syscon>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v".
        ADR_DIGITS_PP = 8
        DAT_DIGITS_PP = 8
        QTY_DIGITS_PP = 2
        CMD_BUFFER_SIZE_PP = 64
        CMD_PTR_BITS_PP = 5
        WATCHDOG_TIMER_VALUE_PP = 65000
        WATCHDOG_TIMER_BITS_PP = 16
        RD_FIELDS_PP = 8
        RD_FIELD_COUNT_BITS_PP = 4
        RD_DIGIT_COUNT_BITS_PP = 4
        m1_initial_state = 5'b00000
        m1_send_ok = 5'b00001
        m1_send_prompt = 5'b00010
        m1_check_received_char = 5'b00011
        m1_send_crlf = 5'b00100
        m1_parse_error_indicator_crlf = 5'b00101
        m1_parse_error_indicator = 5'b00110
        m1_ack_error_indicator = 5'b00111
        m1_bg_error_indicator = 5'b01000
        m1_cmd_error_indicator = 5'b01001
        m1_adr_error_indicator = 5'b01010
        m1_dat_error_indicator = 5'b01011
        m1_qty_error_indicator = 5'b01100
        m1_scan_command = 5'b10000
        m1_scan_adr_whitespace = 5'b10001
        m1_get_adr_field = 5'b10010
        m1_scan_dat_whitespace = 5'b10011
        m1_get_dat_field = 5'b10100
        m1_scan_qty_whitespace = 5'b10101
        m1_get_qty_field = 5'b10110
        m1_start_execution = 5'b10111
        m1_request_bus = 5'b11000
        m1_bus_granted = 5'b11001
        m1_execute = 5'b11010
        m1_rd_send_adr_sr = 5'b11011
        m1_rd_send_separator = 5'b11100
        m1_rd_send_dat_sr = 5'b11101
        m1_rd_send_space = 5'b11110
        m1_rd_send_crlf = 5'b11111
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" line 371: Output port <auto_baud_locked_o> of the instance <clock_unit_2> is unconnected or connected to loadless signal.
WARNING:Xst:3015 - Contents of array <cmd_buffer> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 32x8-bit single-port RAM <Mram_cmd_buffer> for signal <cmd_buffer>.
    Found 5-bit register for signal <msg_offset>.
    Found 5-bit register for signal <m1_state>.
    Found 5-bit register for signal <cmd_ptr>.
    Found 2-bit register for signal <command>.
    Found 32-bit register for signal <rd_adr_sr>.
    Found 32-bit register for signal <adr_sr>.
    Found 32-bit register for signal <dat_sr>.
    Found 8-bit register for signal <qty_sr>.
    Found 4-bit register for signal <rd_digit_count>.
    Found 4-bit register for signal <rd_field_count>.
    Found 16-bit register for signal <watchdog_timer_count>.
    Found 8-bit register for signal <adr_offset>.
INFO:Xst:1799 - State 00101 is never reached in FSM <m1_state>.
    Found finite state machine <FSM_27> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 90                                             |
    | Inputs             | 24                                             |
    | Outputs            | 21                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <adr_offset[7]_GND_4104_o_add_4_OUT> created at line 472.
    Found 32-bit adder for signal <adr_ptr> created at line 475.
    Found 5-bit adder for signal <msg_offset[4]_GND_4104_o_add_11_OUT> created at line 524.
    Found 5-bit adder for signal <msg_pointer> created at line 526.
    Found 5-bit adder for signal <cmd_ptr[4]_GND_4104_o_add_129_OUT> created at line 1067.
    Found 5-bit adder for signal <n0413[4:0]> created at line 1096.
    Found 4-bit adder for signal <rd_digit_count[3]_GND_4104_o_add_177_OUT> created at line 1168.
    Found 4-bit adder for signal <rd_field_count[3]_GND_4104_o_add_182_OUT> created at line 1176.
    Found 16-bit adder for signal <watchdog_timer_count[15]_GND_4104_o_add_187_OUT> created at line 1186.
    Found 5-bit subtractor for signal <GND_4104_o_GND_4104_o_sub_129_OUT<4:0>> created at line 1066.
    Found 32x8-bit Read Only RAM for signal <msg_char>
    Found 4x2-bit Read Only RAM for signal <_n0638>
    Found 1-bit tristate buffer for signal <data_out<31>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<30>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<29>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<28>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<27>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<26>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<25>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<24>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<23>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<22>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<21>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<20>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<19>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<18>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<17>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<16>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 458
    Found 8-bit comparator equal for signal <n0119> created at line 939
    Found 8-bit comparator lessequal for signal <n0209> created at line 1089
    Found 8-bit comparator lessequal for signal <n0211> created at line 1089
    Found 8-bit comparator lessequal for signal <n0214> created at line 1090
    Found 8-bit comparator lessequal for signal <n0216> created at line 1090
    Summary:
	inferred   3 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  93 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <rs232_syscon> synthesized.

Synthesizing Unit <auto_baud>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v".
        CLOCK_FACTOR_PP = 8
        LOG2_MAX_COUNT_PP = 16
        m1_idle = 4'b0000
        m1_measure_0 = 4'b0001
        m1_measure_1 = 4'b0010
        m1_measure_2 = 4'b0011
        m1_measure_3 = 4'b0100
        m1_measure_4 = 4'b0101
        m1_verify_0 = 4'b1000
        m1_verify_1 = 4'b1001
        m1_run = 4'b0110
        m1_verify_failed = 4'b0111
    Found 16-bit register for signal <main_count>.
    Found 4-bit register for signal <m1_state>.
    Found 4-bit register for signal <clock_count>.
    Found 9-bit register for signal <target_bits>.
    Found 1-bit register for signal <character_miscompare>.
    Found 16-bit register for signal <measurement>.
    Found finite state machine <FSM_28> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clock_count[3]_GND_4105_o_add_0_OUT> created at line 322.
    Found 16-bit adder for signal <main_count[15]_GND_4105_o_add_8_OUT> created at line 363.
    Found 16-bit comparator equal for signal <main_count_rollover> created at line 423
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <auto_baud> synthesized.

Synthesizing Unit <rs232tx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v".
        START_BITS_PP = 1
        DATA_BITS_PP = 8
        STOP_BITS_PP = 1
        CLOCK_FACTOR_PP = 8
        TX_BIT_COUNT_BITS_PP = 4
        m1_idle = 0
        m1_waiting = 1
        m1_sending = 3
        m1_sending_last_bit = 2
    Found 4-bit register for signal <tx_bit_count_l>.
    Found 2-bit register for signal <m1_state>.
    Found 10-bit register for signal <q>.
    Found 4-bit register for signal <prescaler_count_l>.
    Found finite state machine <FSM_29> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <prescaler_count_l[3]_GND_4107_o_add_3_OUT> created at line 656.
    Found 4-bit adder for signal <tx_bit_count_l[3]_GND_4107_o_add_11_OUT> created at line 668.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232tx> synthesized.

Synthesizing Unit <rs232rx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v".
        START_BITS_PP = 1
        DATA_BITS_PP = 8
        STOP_BITS_PP = 1
        CLOCK_FACTOR_PP = 8
        m1_idle = 0
        m1_start = 1
        m1_shift = 3
        m1_over_run = 2
        m1_under_run = 4
        m1_all_low = 5
        m1_extra_1 = 6
        m1_extra_2 = 7
        m2_data_ready_flag = 1
        m2_data_ready_ack = 0
    Found 1-bit register for signal <m2_state>.
    Found 4-bit register for signal <intrabit_count_l>.
    Found 10-bit register for signal <q>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <m1_state>.
    Found finite state machine <FSM_30> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <intrabit_count_l[3]_GND_4108_o_add_21_OUT> created at line 539.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232rx> synthesized.

Synthesizing Unit <xwb_dma>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd".
        logRingLen = 4
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_master_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <read_result_offset>.
    Found 5-bit register for signal <write_issue_offset>.
    Found 5-bit register for signal <write_result_offset>.
    Found 32-bit register for signal <read_issue_address>.
    Found 32-bit register for signal <write_issue_address>.
    Found 32-bit register for signal <read_stride>.
    Found 32-bit register for signal <write_stride>.
    Found 32-bit register for signal <transfer_count>.
    Found 1-bit register for signal <r_master_o_CYC>.
    Found 1-bit register for signal <w_master_o_CYC>.
    Found 1-bit register for signal <r_master_o_STB>.
    Found 1-bit register for signal <w_master_o_STB>.
    Found 1-bit register for signal <slave_o_ACK>.
    Found 32-bit register for signal <slave_o_DAT>.
    Found 1-bit register for signal <interrupt_o>.
    Found 5-bit register for signal <read_issue_offset>.
    Found 5-bit adder for signal <read_issue_offset[4]_GND_4141_o_add_6_OUT> created at line 1241.
    Found 5-bit adder for signal <read_result_offset[4]_GND_4141_o_add_8_OUT> created at line 1241.
    Found 5-bit adder for signal <write_issue_offset[4]_GND_4141_o_add_10_OUT> created at line 1241.
    Found 5-bit adder for signal <write_result_offset[4]_GND_4141_o_add_12_OUT> created at line 1241.
    Found 32-bit adder for signal <read_issue_address[31]_read_stride[31]_add_19_OUT> created at line 224.
    Found 32-bit adder for signal <write_issue_address[31]_write_stride[31]_add_21_OUT> created at line 228.
    Found 32-bit subtractor for signal <GND_4141_o_GND_4141_o_sub_15_OUT<31:0>> created at line 1308.
    Found 32-bit 7-to-1 multiplexer for signal <slave_i_adr[4]_GND_4141_o_wide_mux_18_OUT> created at line 214.
    Found 4-bit comparator equal for signal <ring_boundary> created at line 165
    Found 5-bit comparator not equal for signal <n0050> created at line 233
    Found 5-bit comparator not equal for signal <n0053> created at line 234
    Found 5-bit comparator not equal for signal <n0055> created at line 235
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 218 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 174 Multiplexer(s).
Unit <xwb_dma> synthesized.

Synthesizing Unit <generic_simple_dpram>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd".
        g_data_width = 32
        g_size = 16
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" line 76: Output port <qa_o> of the instance <true_dp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_simple_dpram> synthesized.

Synthesizing Unit <generic_dpram_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 16
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_1> synthesized.

Synthesizing Unit <generic_dpram_sameclock_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 16
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <generic_dpram_sameclock_1> synthesized.

Synthesizing Unit <xwb_dpram_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd".
        g_size = 22528
        g_init_file = "../../../../embedded-sw/rampdata.ram"
        g_must_have_init_file = true
        g_slave1_interface_mode = classic
        g_slave2_interface_mode = classic
        g_slave1_granularity = word
        g_slave2_granularity = word
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_adr_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_sel_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_err_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_rty_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_ack_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_stall_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_int_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_cyc_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_stb_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_we_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_adr_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_sel_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_err_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_rty_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_ack_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_stall_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_int_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_cyc_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_stb_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_we_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <slave1_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave2_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <slave2_out_ack>.
    Found 1-bit register for signal <slave1_out_ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xwb_dpram_1> synthesized.

Synthesizing Unit <wb_slave_adapter_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = classic
        g_slave_granularity = word
WARNING:Xst:647 - Input <sl_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_2> synthesized.

Synthesizing Unit <generic_dpram_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 22528
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "../../../../embedded-sw/rampdata.ram"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_2> synthesized.

Synthesizing Unit <generic_dpram_sameclock_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 22528
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "../../../../embedded-sw/rampdata.ram"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 22528x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <generic_dpram_sameclock_2> synthesized.

Synthesizing Unit <xwb_dpram_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd".
        g_size = 16384
        g_init_file = ""
        g_must_have_init_file = false
        g_slave1_interface_mode = classic
        g_slave2_interface_mode = classic
        g_slave1_granularity = byte
        g_slave2_granularity = word
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_adr_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_sel_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_err_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_rty_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_ack_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_stall_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_int_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_cyc_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_stb_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_we_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_adr_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_sel_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_err_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_rty_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_ack_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_stall_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_int_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_cyc_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_stb_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_we_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <slave1_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave2_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <slave2_out_ack>.
    Found 1-bit register for signal <slave1_out_ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xwb_dpram_2> synthesized.

Synthesizing Unit <wb_slave_adapter_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = classic
        g_slave_granularity = byte
WARNING:Xst:647 - Input <sl_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_3> synthesized.

Synthesizing Unit <generic_dpram_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 16384
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = ""
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_3> synthesized.

Synthesizing Unit <generic_dpram_sameclock_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 16384
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = ""
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16384x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <generic_dpram_sameclock_3> synthesized.

Synthesizing Unit <xwb_ethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/xwb_ethmac.vhd".
        g_ma_interface_mode = classic
        g_ma_address_granularity = byte
        g_sl_interface_mode = pipelined
        g_sl_address_granularity = byte
WARNING:Xst:647 - Input <wb_slave_in_adr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_master_in_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wb_slave_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_ethmac> synthesized.

Synthesizing Unit <wb_ethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd".
        g_ma_interface_mode = classic
        g_ma_address_granularity = byte
        g_sl_interface_mode = pipelined
        g_sl_address_granularity = byte
WARNING:Xst:647 - Input <m_wb_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_wb_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_dat> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_adr_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_dat_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_sel_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <sl_int_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_ack> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_err> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_rty> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_stall> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_int> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_cyc_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_stb_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_we_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 239: Output port <m_wb_cti_o> of the instance <cmp_wrapper_ethmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 239: Output port <m_wb_bte_o> of the instance <cmp_wrapper_ethmac> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wb_ethmac> synthesized.

Synthesizing Unit <wb_slave_adapter_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = byte
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_4> synthesized.

Synthesizing Unit <ethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v".
WARNING:Xst:647 - Input <wb_adr_i<2:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" line 370: Output port <r_Iam> of the instance <ethreg1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" line 370: Output port <r_NoPre> of the instance <ethreg1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <temp_wb_dat_o_reg>.
    Found 1-bit register for signal <temp_wb_err_o_reg>.
    Found 1-bit register for signal <CarrierSense_Tx1>.
    Found 1-bit register for signal <CarrierSense_Tx2>.
    Found 1-bit register for signal <Collision_Tx1>.
    Found 1-bit register for signal <Collision_Tx2>.
    Found 1-bit register for signal <RxEnSync>.
    Found 1-bit register for signal <WillSendControlFrame_sync1>.
    Found 1-bit register for signal <WillSendControlFrame_sync2>.
    Found 1-bit register for signal <WillSendControlFrame_sync3>.
    Found 1-bit register for signal <RstTxPauseRq>.
    Found 1-bit register for signal <TxPauseRq_sync1>.
    Found 1-bit register for signal <TxPauseRq_sync2>.
    Found 1-bit register for signal <TxPauseRq_sync3>.
    Found 1-bit register for signal <TPauseRq>.
    Found 1-bit register for signal <RxAbort_latch>.
    Found 1-bit register for signal <RxAbort_sync1>.
    Found 1-bit register for signal <RxAbort_wb>.
    Found 1-bit register for signal <RxAbortRst_sync1>.
    Found 1-bit register for signal <RxAbortRst>.
    Found 1-bit register for signal <temp_wb_ack_o_reg>.
    Found 1-bit register for signal <WillTransmit_q>.
    Found 1-bit register for signal <WillTransmit_q2>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ethmac> synthesized.

Synthesizing Unit <eth_miim>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_miim.v".
        Tp = 1
    Found 1-bit register for signal <EndBusy>.
    Found 1-bit register for signal <UpdateMIIRX_DATAReg>.
    Found 1-bit register for signal <WCtrlData_q1>.
    Found 1-bit register for signal <WCtrlData_q2>.
    Found 1-bit register for signal <WCtrlData_q3>.
    Found 1-bit register for signal <RStat_q1>.
    Found 1-bit register for signal <RStat_q2>.
    Found 1-bit register for signal <RStat_q3>.
    Found 1-bit register for signal <ScanStat_q1>.
    Found 1-bit register for signal <ScanStat_q2>.
    Found 1-bit register for signal <SyncStatMdcEn>.
    Found 1-bit register for signal <WCtrlDataStart>.
    Found 1-bit register for signal <WCtrlDataStart_q>.
    Found 1-bit register for signal <RStatStart>.
    Found 1-bit register for signal <Nvalid>.
    Found 1-bit register for signal <WCtrlDataStart_q1>.
    Found 1-bit register for signal <WCtrlDataStart_q2>.
    Found 1-bit register for signal <RStatStart_q1>.
    Found 1-bit register for signal <RStatStart_q2>.
    Found 1-bit register for signal <InProgress_q1>.
    Found 1-bit register for signal <InProgress_q2>.
    Found 1-bit register for signal <InProgress_q3>.
    Found 1-bit register for signal <LatchByte0_d>.
    Found 1-bit register for signal <LatchByte1_d>.
    Found 1-bit register for signal <InProgress>.
    Found 1-bit register for signal <WriteOp>.
    Found 1-bit register for signal <EndBusy_d>.
    Found 2-bit register for signal <LatchByte>.
    Found 7-bit register for signal <BitCounter>.
    Found 7-bit adder for signal <BitCounter[6]_GND_4234_o_add_3_OUT> created at line 409.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_miim> synthesized.

Synthesizing Unit <eth_clockgen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_clockgen.v".
        Tp = 1
    Found 1-bit register for signal <Mdc>.
    Found 8-bit register for signal <Counter>.
    Found 8-bit subtractor for signal <CounterPreset> created at line 92.
    Found 8-bit subtractor for signal <Counter[7]_GND_4235_o_sub_4_OUT> created at line 107.
    Found 8-bit comparator greater for signal <Divider[7]_GND_4235_o_LessThan_1_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <eth_clockgen> synthesized.

Synthesizing Unit <eth_shiftreg>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_shiftreg.v".
        Tp = 1
    Found 1-bit register for signal <LinkFail>.
    Found 16-bit register for signal <Prsd>.
    Found 8-bit register for signal <ShiftReg>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <eth_shiftreg> synthesized.

Synthesizing Unit <eth_outputcontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_outputcontrol.v".
        Tp = 1
    Found 1-bit register for signal <MdoEn_d>.
    Found 1-bit register for signal <MdoEn>.
    Found 1-bit register for signal <Mdo_2d>.
    Found 1-bit register for signal <Mdo_d>.
    Found 1-bit register for signal <Mdo>.
    Found 1-bit register for signal <MdoEn_2d>.
    Found 7-bit comparator greater for signal <GND_4238_o_BitCounter[6]_LessThan_1_o> created at line 100
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_4238_o_LessThan_4_o> created at line 101
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_4238_o_LessThan_7_o> created at line 138
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <eth_outputcontrol> synthesized.

Synthesizing Unit <eth_registers>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v".
        Tp = 1
    Found 1-bit register for signal <SetTxCIrq_sync1>.
    Found 1-bit register for signal <SetTxCIrq_sync2>.
    Found 1-bit register for signal <SetTxCIrq_sync3>.
    Found 1-bit register for signal <SetTxCIrq>.
    Found 1-bit register for signal <ResetTxCIrq_sync2>.
    Found 1-bit register for signal <SetRxCIrq_rxclk>.
    Found 1-bit register for signal <SetRxCIrq_sync1>.
    Found 1-bit register for signal <SetRxCIrq_sync2>.
    Found 1-bit register for signal <SetRxCIrq_sync3>.
    Found 1-bit register for signal <SetRxCIrq>.
    Found 1-bit register for signal <ResetRxCIrq_sync1>.
    Found 1-bit register for signal <ResetRxCIrq_sync2>.
    Found 1-bit register for signal <ResetRxCIrq_sync3>.
    Found 1-bit register for signal <irq_txb>.
    Found 1-bit register for signal <irq_txe>.
    Found 1-bit register for signal <irq_rxb>.
    Found 1-bit register for signal <irq_rxe>.
    Found 1-bit register for signal <irq_busy>.
    Found 1-bit register for signal <irq_txc>.
    Found 1-bit register for signal <irq_rxc>.
    Found 1-bit register for signal <SetTxCIrq_txclk>.
    Found 32-bit 25-to-1 multiplexer for signal <_n0358> created at line 861.
    Found 32-bit comparator lessequal for signal <n0045> created at line 388
    Found 32-bit comparator greater for signal <GND_4239_o_TX_BD_NUMOut[31]_LessThan_67_o> created at line 907
    Found 32-bit comparator greater for signal <TX_BD_NUMOut[31]_GND_4239_o_LessThan_68_o> created at line 908
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_registers> synthesized.

Synthesizing Unit <eth_register_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b00000000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_1> synthesized.

Synthesizing Unit <eth_register_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b10100000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_2> synthesized.

Synthesizing Unit <eth_register_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 1
        RESET_VALUE = 1'b0
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_3> synthesized.

Synthesizing Unit <eth_register_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0000000
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <eth_register_4> synthesized.

Synthesizing Unit <eth_register_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0010010
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_5> synthesized.

Synthesizing Unit <eth_register_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0001100
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <eth_register_6> synthesized.

Synthesizing Unit <eth_register_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b00000110
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_7> synthesized.

Synthesizing Unit <eth_register_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b01000000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_8> synthesized.

Synthesizing Unit <eth_register_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 6
        RESET_VALUE = 6'b111111
    Found 6-bit register for signal <DataOut>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <eth_register_9> synthesized.

Synthesizing Unit <eth_register_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 4
        RESET_VALUE = 4'b1111
    Found 4-bit register for signal <DataOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <eth_register_10> synthesized.

Synthesizing Unit <eth_register_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 3
        RESET_VALUE = 3'b000
    Found 3-bit register for signal <DataOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <eth_register_11> synthesized.

Synthesizing Unit <eth_register_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b01100100
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_12> synthesized.

Synthesizing Unit <eth_register_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 1
        RESET_VALUE = 0
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_13> synthesized.

Synthesizing Unit <eth_register_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 5
        RESET_VALUE = 5'b00000
    Found 5-bit register for signal <DataOut>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_14> synthesized.

Synthesizing Unit <eth_register_15>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 16
        RESET_VALUE = 16'b0000000000000000
    Found 16-bit register for signal <DataOut>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <eth_register_15> synthesized.

Synthesizing Unit <eth_maccontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_maccontrol.v".
        Tp = 1
    Found 1-bit register for signal <TxAbortInLatched>.
    Found 1-bit register for signal <TxDoneInLatched>.
    Found 1-bit register for signal <MuxedAbort>.
    Found 1-bit register for signal <MuxedDone>.
    Found 1-bit register for signal <TxUsedDataOutDetected>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <eth_maccontrol> synthesized.

Synthesizing Unit <eth_receivecontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_receivecontrol.v".
        Tp = 1
    Found 1-bit register for signal <DetectionWindow>.
    Found 1-bit register for signal <PauseTimerEq0_sync1>.
    Found 1-bit register for signal <PauseTimerEq0_sync2>.
    Found 1-bit register for signal <TypeLengthOK>.
    Found 1-bit register for signal <OpCodeOK>.
    Found 1-bit register for signal <ReceivedPauseFrmWAddr>.
    Found 1-bit register for signal <AssembledTimerValue<15>>.
    Found 1-bit register for signal <AssembledTimerValue<14>>.
    Found 1-bit register for signal <AssembledTimerValue<13>>.
    Found 1-bit register for signal <AssembledTimerValue<12>>.
    Found 1-bit register for signal <AssembledTimerValue<11>>.
    Found 1-bit register for signal <AssembledTimerValue<10>>.
    Found 1-bit register for signal <AssembledTimerValue<9>>.
    Found 1-bit register for signal <AssembledTimerValue<8>>.
    Found 1-bit register for signal <AssembledTimerValue<7>>.
    Found 1-bit register for signal <AssembledTimerValue<6>>.
    Found 1-bit register for signal <AssembledTimerValue<5>>.
    Found 1-bit register for signal <AssembledTimerValue<4>>.
    Found 1-bit register for signal <AssembledTimerValue<3>>.
    Found 1-bit register for signal <AssembledTimerValue<2>>.
    Found 1-bit register for signal <AssembledTimerValue<1>>.
    Found 1-bit register for signal <AssembledTimerValue<0>>.
    Found 1-bit register for signal <Divider2>.
    Found 1-bit register for signal <ReceivedPauseFrm>.
    Found 1-bit register for signal <AddressOK>.
    Found 1-bit register for signal <Pause>.
    Found 16-bit register for signal <LatchedTimerValue>.
    Found 16-bit register for signal <PauseTimer>.
    Found 3-bit register for signal <DlyCrcCnt>.
    Found 5-bit register for signal <ByteCnt>.
    Found 6-bit register for signal <SlotTimer>.
    Found 16-bit subtractor for signal <PauseTimer[15]_GND_4264_o_sub_45_OUT> created at line 356.
    Found 3-bit adder for signal <DlyCrcCnt[2]_GND_4264_o_add_22_OUT> created at line 304.
    Found 5-bit adder for signal <ByteCnt[4]_GND_4264_o_add_26_OUT> created at line 323.
    Found 6-bit adder for signal <SlotTimer[5]_GND_4264_o_add_50_OUT> created at line 417.
    Found 8-bit comparator equal for signal <RxData[7]_MAC[47]_equal_4_o> created at line 171
    Found 8-bit comparator equal for signal <RxData[7]_MAC[39]_equal_6_o> created at line 174
    Found 8-bit comparator equal for signal <RxData[7]_MAC[31]_equal_8_o> created at line 177
    Found 8-bit comparator equal for signal <RxData[7]_MAC[23]_equal_10_o> created at line 180
    Found 8-bit comparator equal for signal <RxData[7]_MAC[15]_equal_12_o> created at line 183
    Found 8-bit comparator equal for signal <RxData[7]_MAC[7]_equal_14_o> created at line 186
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <eth_receivecontrol> synthesized.

Synthesizing Unit <eth_transmitcontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_transmitcontrol.v".
        Tp = 1
    Found 1-bit register for signal <TxCtrlStartFrm>.
    Found 1-bit register for signal <TxCtrlEndFrm>.
    Found 1-bit register for signal <CtrlMux>.
    Found 1-bit register for signal <SendingCtrlFrm>.
    Found 1-bit register for signal <TxUsedDataIn_q>.
    Found 1-bit register for signal <BlockTxDone>.
    Found 1-bit register for signal <WillSendControlFrame>.
    Found 4-bit register for signal <DlyCrcCnt>.
    Found 6-bit register for signal <ByteCnt>.
    Found 8-bit register for signal <ControlData>.
    Found 1-bit register for signal <ControlEnd_q>.
    Found 1-bit register for signal <TxCtrlStartFrm_q>.
    Found 4-bit adder for signal <DlyCrcCnt[3]_GND_4266_o_add_1_OUT> created at line 255.
    Found 6-bit adder for signal <ByteCnt[5]_GND_4266_o_add_6_OUT> created at line 274.
    Found 6-bit adder for signal <ByteCnt[5]_GND_4266_o_add_7_OUT> created at line 277.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <eth_transmitcontrol> synthesized.

Synthesizing Unit <eth_txethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v".
        Tp = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" line 480: Output port <CrcError> of the instance <txcrc> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ColWindow>.
    Found 1-bit register for signal <StatusLatch>.
    Found 1-bit register for signal <TxUsedData>.
    Found 1-bit register for signal <TxDone>.
    Found 1-bit register for signal <TxRetry>.
    Found 1-bit register for signal <TxAbort>.
    Found 1-bit register for signal <MTxEn>.
    Found 1-bit register for signal <MTxErr>.
    Found 1-bit register for signal <WillTransmit>.
    Found 1-bit register for signal <PacketFinished>.
    Found 1-bit register for signal <PacketFinished_q>.
    Found 1-bit register for signal <StopExcessiveDeferOccured>.
    Found 4-bit register for signal <RetryCnt>.
    Found 4-bit register for signal <MTxD>.
    Found 4-bit adder for signal <RetryCnt[3]_GND_4267_o_add_3_OUT> created at line 344.
    Found 6-bit comparator equal for signal <ByteCnt[5]_CollValid[5]_equal_2_o> created at line 249
    Found 4-bit comparator equal for signal <RetryMax> created at line 349
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <eth_txethmac> synthesized.

Synthesizing Unit <eth_txcounters>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txcounters.v".
        Tp = 1
    Found 16-bit register for signal <ByteCnt>.
    Found 16-bit register for signal <NibCnt>.
    Found 3-bit register for signal <DlyCrcCnt>.
    Found 17-bit subtractor for signal <GND_4268_o_GND_4268_o_sub_8_OUT> created at line 170.
    Found 32-bit subtractor for signal <GND_4268_o_GND_4268_o_sub_9_OUT> created at line 170.
    Found 16-bit adder for signal <NibCnt[15]_GND_4268_o_add_1_OUT> created at line 162.
    Found 16-bit adder for signal <ByteCnt[15]_GND_4268_o_add_13_OUT> created at line 194.
    Found 3-bit adder for signal <DlyCrcCnt[2]_GND_4268_o_add_21_OUT> created at line 215.
    Found 32-bit comparator lessequal for signal <n0031> created at line 170
    Found 16-bit comparator equal for signal <ByteCnt[15]_MaxFL[15]_equal_18_o> created at line 199
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_txcounters> synthesized.

Synthesizing Unit <eth_txstatem>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txstatem.v".
        Tp = 1
    Found 1-bit register for signal <StateDefer>.
    Found 1-bit register for signal <StateIdle>.
    Found 1-bit register for signal <StatePreamble>.
    Found 1-bit register for signal <StatePAD>.
    Found 1-bit register for signal <StateFCS>.
    Found 1-bit register for signal <StateJam>.
    Found 1-bit register for signal <StateJam_q>.
    Found 1-bit register for signal <StateBackOff>.
    Found 1-bit register for signal <Rule1>.
    Found 1-bit register for signal <StateIPG>.
    Found 2-bit register for signal <StateData>.
    Found 7-bit comparator lessequal for signal <n0003> created at line 170
    Found 7-bit comparator lessequal for signal <n0007> created at line 170
    Found 7-bit comparator lessequal for signal <n0056> created at line 187
    Found 7-bit comparator not equal for signal <n0059> created at line 187
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <eth_txstatem> synthesized.

Synthesizing Unit <eth_crc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_crc> synthesized.

Synthesizing Unit <eth_random>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_random.v".
        Tp = 1
WARNING:Xst:647 - Input <NibCnt<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <RandomLatched>.
    Found 10-bit register for signal <x>.
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_2_o> created at line 114
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_3_o> created at line 115
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_4_o> created at line 116
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_5_o> created at line 117
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_6_o> created at line 118
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_7_o> created at line 119
    Found 4-bit comparator greater for signal <GND_4273_o_RetryCnt[3]_LessThan_8_o> created at line 120
    Found 4-bit comparator greater for signal <PWR_623_o_RetryCnt[3]_LessThan_9_o> created at line 121
    Found 4-bit comparator greater for signal <PWR_623_o_RetryCnt[3]_LessThan_10_o> created at line 122
    Found 10-bit comparator equal for signal <ByteCnt[9]_RandomLatched[9]_equal_14_o> created at line 139
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <eth_random> synthesized.

Synthesizing Unit <eth_rxethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxethmac.v".
    Found 1-bit register for signal <DelayData>.
    Found 1-bit register for signal <Broadcast>.
    Found 1-bit register for signal <Multicast>.
    Found 1-bit register for signal <RxValid_d>.
    Found 1-bit register for signal <RxValid>.
    Found 1-bit register for signal <RxStartFrm_d>.
    Found 1-bit register for signal <RxStartFrm>.
    Found 1-bit register for signal <RxEndFrm_d>.
    Found 1-bit register for signal <RxEndFrm>.
    Found 8-bit register for signal <RxData_d>.
    Found 8-bit register for signal <LatchedByte>.
    Found 8-bit register for signal <RxData>.
    Found 6-bit register for signal <CrcHash>.
    Found 1-bit register for signal <CrcHashGood>.
    Found 4-bit comparator greater for signal <DlyCrcCnt[3]_PWR_624_o_LessThan_5_o> created at line 213
    Found 4-bit comparator lessequal for signal <n0046> created at line 314
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <eth_rxethmac> synthesized.

Synthesizing Unit <eth_rxstatem>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxstatem.v".
        Tp = 1
WARNING:Xst:647 - Input <ByteCntEq0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ByteCntGreat2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <StateDrop>.
    Found 1-bit register for signal <StatePreamble>.
    Found 1-bit register for signal <StateSFD>.
    Found 1-bit register for signal <StateData0>.
    Found 1-bit register for signal <StateData1>.
    Found 1-bit register for signal <StateIdle>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <eth_rxstatem> synthesized.

Synthesizing Unit <eth_rxcounters>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxcounters.v".
    Found 5-bit register for signal <IFGCounter>.
    Found 4-bit register for signal <DlyCrcCnt>.
    Found 16-bit register for signal <ByteCnt>.
    Found 16-bit adder for signal <ByteCnt[15]_GND_4278_o_add_1_OUT> created at line 116.
    Found 16-bit adder for signal <ByteCntDelayed> created at line 120.
    Found 5-bit adder for signal <IFGCounter[4]_GND_4278_o_add_19_OUT> created at line 151.
    Found 4-bit adder for signal <DlyCrcCnt[3]_GND_4278_o_add_26_OUT> created at line 173.
    Found 16-bit comparator greater for signal <ByteCntGreat2> created at line 131
    Found 16-bit comparator greater for signal <ByteCntSmall7> created at line 132
    Found 16-bit comparator equal for signal <ByteCnt[15]_MaxFL[15]_equal_19_o> created at line 134
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <eth_rxcounters> synthesized.

Synthesizing Unit <eth_rxaddrcheck>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxaddrcheck.v".
        Tp = 1
    Found 1-bit register for signal <AddressMiss>.
    Found 1-bit register for signal <MulticastOK>.
    Found 1-bit register for signal <UnicastOK>.
    Found 1-bit register for signal <RxAbort>.
    Found 1-bit 8-to-1 multiplexer for signal <HashBit> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<7>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<6>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<5>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<4>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<3>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<2>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<1>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<0>> created at line 204.
    Found 8-bit comparator equal for signal <RxData[7]_MAC[47]_equal_2_o> created at line 171
    Found 8-bit comparator equal for signal <RxData[7]_MAC[39]_equal_3_o> created at line 174
    Found 8-bit comparator equal for signal <RxData[7]_MAC[31]_equal_4_o> created at line 177
    Found 8-bit comparator equal for signal <RxData[7]_MAC[23]_equal_5_o> created at line 180
    Found 8-bit comparator equal for signal <RxData[7]_MAC[15]_equal_6_o> created at line 183
    Found 8-bit comparator equal for signal <RxData[7]_MAC[7]_equal_7_o> created at line 186
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <eth_rxaddrcheck> synthesized.

Synthesizing Unit <eth_wishbone>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v".
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:647 - Input <r_TxBDNum<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2355: Output port <almost_full> of the instance <rx_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2355: Output port <almost_empty> of the instance <rx_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2377: Output port <almost_full> of the instance <rx_fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2377: Output port <almost_empty> of the instance <rx_fifo1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <TxBDRead>.
    Found 1-bit register for signal <tx_burst_en>.
    Found 1-bit register for signal <WbEn>.
    Found 1-bit register for signal <TxEn_needed>.
    Found 1-bit register for signal <RxEn>.
    Found 1-bit register for signal <TxEn>.
    Found 1-bit register for signal <BDRead>.
    Found 1-bit register for signal <WbEn_q>.
    Found 1-bit register for signal <RxEn_q>.
    Found 1-bit register for signal <TxEn_q>.
    Found 1-bit register for signal <r_TxEn_q>.
    Found 1-bit register for signal <r_RxEn_q>.
    Found 1-bit register for signal <Flop>.
    Found 1-bit register for signal <TxBDReady>.
    Found 1-bit register for signal <TxPointerRead>.
    Found 1-bit register for signal <BlockingTxStatusWrite>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync1>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync2>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync3>.
    Found 1-bit register for signal <BlockingTxBDRead>.
    Found 1-bit register for signal <WriteRxDataToMemory_r>.
    Found 1-bit register for signal <BlockingIncrementTxPointer>.
    Found 1-bit register for signal <ReadTxDataFromMemory>.
    Found 1-bit register for signal <BlockReadTxDataFromMemory>.
    Found 1-bit register for signal <MasterWbTX>.
    Found 1-bit register for signal <MasterWbRX>.
    Found 1-bit register for signal <m_wb_cyc_o>.
    Found 1-bit register for signal <m_wb_we_o>.
    Found 1-bit register for signal <cyc_cleared>.
    Found 1-bit register for signal <IncrTxPointer>.
    Found 1-bit register for signal <rx_burst_en>.
    Found 1-bit register for signal <TxStartFrm_wb>.
    Found 1-bit register for signal <StartOccured>.
    Found 1-bit register for signal <TxStartFrm_sync1>.
    Found 1-bit register for signal <TxStartFrm_sync2>.
    Found 1-bit register for signal <TxStartFrm_syncb1>.
    Found 1-bit register for signal <TxStartFrm_syncb2>.
    Found 1-bit register for signal <TxStartFrm>.
    Found 1-bit register for signal <TxEndFrm_wb>.
    Found 1-bit register for signal <LatchValidBytes>.
    Found 1-bit register for signal <LatchValidBytes_q>.
    Found 1-bit register for signal <TxAbort_q>.
    Found 1-bit register for signal <TxRetry_q>.
    Found 1-bit register for signal <TxUsedData_q>.
    Found 1-bit register for signal <TxDone_wb_q>.
    Found 1-bit register for signal <TxAbort_wb_q>.
    Found 1-bit register for signal <TxRetry_wb_q>.
    Found 1-bit register for signal <TxAbortPacket>.
    Found 1-bit register for signal <TxAbortPacket_NotCleared>.
    Found 1-bit register for signal <TxAbortPacketBlocked>.
    Found 1-bit register for signal <TxRetryPacket>.
    Found 1-bit register for signal <TxRetryPacket_NotCleared>.
    Found 1-bit register for signal <TxRetryPacketBlocked>.
    Found 1-bit register for signal <TxDonePacket>.
    Found 1-bit register for signal <TxDonePacket_NotCleared>.
    Found 1-bit register for signal <TxDonePacketBlocked>.
    Found 1-bit register for signal <LastWord>.
    Found 1-bit register for signal <TxEndFrm>.
    Found 1-bit register for signal <TxUnderRun_wb>.
    Found 1-bit register for signal <TxUnderRun_sync1>.
    Found 1-bit register for signal <TxUnderRun>.
    Found 1-bit register for signal <ReadTxDataFromFifo_tck>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync1>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync2>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb1>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb2>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb3>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync3>.
    Found 1-bit register for signal <TxRetrySync1>.
    Found 1-bit register for signal <TxRetry_wb>.
    Found 1-bit register for signal <TxDoneSync1>.
    Found 1-bit register for signal <TxDone_wb>.
    Found 1-bit register for signal <TxAbortSync1>.
    Found 1-bit register for signal <TxAbort_wb>.
    Found 1-bit register for signal <RxBDRead>.
    Found 1-bit register for signal <RxBDReady>.
    Found 1-bit register for signal <rx_just_read_bd>.
    Found 1-bit register for signal <rx_waiting_for_bd_to_become_free>.
    Found 1-bit register for signal <RxBDOK>.
    Found 1-bit register for signal <RxPointerRead>.
    Found 1-bit register for signal <RxEn_needed>.
    Found 1-bit register for signal <LastByteIn>.
    Found 1-bit register for signal <ShiftWillEnd>.
    Found 1-bit register for signal <WriteRxDataToFifo>.
    Found 1-bit register for signal <WriteRxDataToFifoSync1>.
    Found 1-bit register for signal <WriteRxDataToFifoSync2>.
    Found 1-bit register for signal <WriteRxDataToFifoSync3>.
    Found 1-bit register for signal <rx_ethside_fifo_sel>.
    Found 1-bit register for signal <rx_wbside_fifo_sel>.
    Found 1-bit register for signal <LatchedRxStartFrm>.
    Found 1-bit register for signal <SyncRxStartFrm>.
    Found 1-bit register for signal <SyncRxStartFrm_q>.
    Found 1-bit register for signal <SyncRxStartFrm_q2>.
    Found 1-bit register for signal <ShiftEnded_rck>.
    Found 1-bit register for signal <ShiftEndedSync1>.
    Found 1-bit register for signal <ShiftEndedSync2>.
    Found 1-bit register for signal <rx_wb_last_writes>.
    Found 1-bit register for signal <rx_wb_writeback_finished>.
    Found 1-bit register for signal <ShiftEndedSync_c1>.
    Found 1-bit register for signal <ShiftEndedSync_c2>.
    Found 1-bit register for signal <RxEnableWindow>.
    Found 1-bit register for signal <RxAbortSync1>.
    Found 1-bit register for signal <RxAbortSync2>.
    Found 1-bit register for signal <RxAbortSync3>.
    Found 1-bit register for signal <RxAbortSync4>.
    Found 1-bit register for signal <RxAbortSyncb1>.
    Found 1-bit register for signal <RxAbortSyncb2>.
    Found 1-bit register for signal <RxAbortLatched>.
    Found 1-bit register for signal <RxOverrun>.
    Found 1-bit register for signal <RxStatusWriteLatched>.
    Found 1-bit register for signal <RxStatusWriteLatched_sync1>.
    Found 1-bit register for signal <RxStatusWriteLatched_sync2>.
    Found 1-bit register for signal <RxStatusWriteLatched_syncb1>.
    Found 1-bit register for signal <RxStatusWriteLatched_syncb2>.
    Found 1-bit register for signal <TxB_IRQ>.
    Found 1-bit register for signal <TxE_IRQ>.
    Found 1-bit register for signal <RxB_IRQ>.
    Found 1-bit register for signal <RxE_IRQ>.
    Found 1-bit register for signal <busy_wb>.
    Found 8-bit register for signal <ram_addr>.
    Found 8-bit register for signal <TxData>.
    Found 32-bit register for signal <ram_di>.
    Found 32-bit register for signal <TxDataLatched>.
    Found 32-bit register for signal <RxDataLatched2>.
    Found 4-bit register for signal <BDWrite>.
    Found 4-bit register for signal <TxStatus>.
    Found 4-bit register for signal <m_wb_sel_o>.
    Found 16-bit register for signal <TxLength>.
    Found 16-bit register for signal <LatchedTxLength>.
    Found 16-bit register for signal <LatchedRxLength>.
    Found 30-bit register for signal <TxPointerMSB>.
    Found 30-bit register for signal <m_wb_adr_o>.
    Found 30-bit register for signal <RxPointerMSB>.
    Found 2-bit register for signal <TxPointerLSB>.
    Found 2-bit register for signal <TxPointerLSB_rst>.
    Found 2-bit register for signal <m_wb_bte_o>.
    Found 2-bit register for signal <TxValidBytesLatched>.
    Found 2-bit register for signal <TxByteCnt>.
    Found 2-bit register for signal <RxStatus>.
    Found 2-bit register for signal <RxPointerLSB_rst>.
    Found 2-bit register for signal <RxByteCnt>.
    Found 3-bit register for signal <tx_burst_cnt>.
    Found 3-bit register for signal <rx_burst_cnt>.
    Found 3-bit register for signal <m_wb_cti_o>.
    Found 7-bit register for signal <TxBDAddress>.
    Found 7-bit register for signal <RxBDAddress>.
    Found 2-bit register for signal <RxValidBytes>.
    Found 24-bit register for signal <RxDataLatched1>.
    Found 9-bit register for signal <RxStatusInLatched>.
    Found 4-bit register for signal <rx_shift_ended_wb_shr>.
    Found 1-bit register for signal <rxstartfrm_occurred>.
    Found 1-bit register for signal <WB_ACK_O>.
    Found 16-bit subtractor for signal <TxLength[15]_GND_4280_o_sub_47_OUT> created at line 773.
    Found 16-bit subtractor for signal <TxLength[15]_GND_4280_o_sub_49_OUT> created at line 777.
    Found 16-bit subtractor for signal <TxLength[15]_GND_4280_o_sub_51_OUT> created at line 781.
    Found 16-bit subtractor for signal <TxLength[15]_GND_4280_o_sub_53_OUT> created at line 785.
    Found 30-bit adder for signal <TxPointerMSB[31]_GND_4280_o_add_65_OUT> created at line 821.
    Found 3-bit adder for signal <tx_burst_cnt[2]_GND_4280_o_add_76_OUT> created at line 960.
    Found 30-bit adder for signal <m_wb_adr_o[29]_GND_4280_o_add_78_OUT> created at line 964.
    Found 3-bit adder for signal <rx_burst_cnt[2]_GND_4280_o_add_83_OUT> created at line 996.
    Found 8-bit adder for signal <n1113[7:0]> created at line 1395.
    Found 8-bit adder for signal <n1115[7:0]> created at line 1398.
    Found 2-bit adder for signal <TxByteCnt[1]_GND_4280_o_add_214_OUT> created at line 1745.
    Found 30-bit adder for signal <RxPointerMSB[31]_GND_4280_o_add_223_OUT> created at line 2001.
    Found 2-bit adder for signal <RxByteCnt[1]_GND_4280_o_add_235_OUT> created at line 2098.
    Found 2-bit adder for signal <RxValidBytes[1]_GND_4280_o_add_241_OUT> created at line 2117.
    Found 4x2-bit Read Only RAM for signal <TxPointerLSB[1]_GND_4280_o_wide_mux_213_OUT>
    Found 4x6-bit Read Only RAM for signal <_n1545>
    Found 1-bit 4-to-1 multiplexer for signal <TxValidBytesLatched[1]_TxByteCnt[1]_Mux_201_o> created at line 1630.
    Found 8-bit 4-to-1 multiplexer for signal <TxPointerLSB[1]_TxData_wb[7]_wide_mux_202_OUT> created at line 1648.
    Found 8-bit 4-to-1 multiplexer for signal <TxByteCnt[1]_TxDataLatched[7]_wide_mux_204_OUT> created at line 1660.
    Found 16-bit 4-to-1 multiplexer for signal <TxLength[15]_TxLength[15]_mux_56_OUT> created at line 776.
    Found 16-bit comparator greater for signal <GND_4280_o_ram_do[31]_LessThan_43_o> created at line 627
    Found 16-bit comparator greater for signal <TxLengthLt4> created at line 803
    Found 16-bit comparator lessequal for signal <n0175> created at line 898
    Found 8-bit comparator greater for signal <txfifo_cnt[7]_PWR_628_o_LessThan_96_o> created at line 1062
    Found 16-bit comparator greater for signal <GND_4280_o_TxLength[15]_LessThan_97_o> created at line 1062
    Found 8-bit comparator lessequal for signal <n0705> created at line 2417
    Found 1-bit comparator equal for signal <rx_wbside_fifo_sel_rx_ethside_fifo_sel_equal_288_o> created at line 2422
    Found 8-bit comparator greater for signal <GND_4280_o_rxfifo_cnt[7]_LessThan_289_o> created at line 2423
    Summary:
	inferred   2 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 461 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 104 Multiplexer(s).
Unit <eth_wishbone> synthesized.

Synthesizing Unit <eth_spram_256x32>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_spram_256x32.v".
        we_width = 1
    Found 256x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <raddr>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_spram_256x32> synthesized.

Synthesizing Unit <eth_fifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v".
        DATA_WIDTH = 32
        DEPTH = 256
        CNT_WIDTH = 8
    Set property "syn_ramstyle = no_rw_check" for signal <fifo>.
    Found 256x32-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <fallthrough_read>.
    Found 8-bit register for signal <fallthrough_read_addr>.
    Found 8-bit register for signal <waddr>.
    Found 8-bit register for signal <raddr>.
    Found 1-bit register for signal <clear_reg>.
    Found 8-bit register for signal <raddr_reg>.
    Found 8-bit adder for signal <cnt[7]_GND_4282_o_add_1_OUT> created at line 83.
    Found 8-bit adder for signal <waddr[7]_GND_4282_o_add_11_OUT> created at line 114.
    Found 8-bit adder for signal <raddr[7]_GND_4282_o_add_16_OUT> created at line 122.
    Found 8-bit subtractor for signal <GND_4282_o_GND_4282_o_sub_1_OUT<7:0>> created at line 81.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_fifo> synthesized.

Synthesizing Unit <eth_macstatus>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_macstatus.v".
        Tp = 1
WARNING:Xst:647 - Input <RxByteCntGreat2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxUsedData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RxColWindow>.
    Found 1-bit register for signal <LatchedMRxErr>.
    Found 1-bit register for signal <LoadRxStatus>.
    Found 1-bit register for signal <ReceiveEnd>.
    Found 1-bit register for signal <InvalidSymbol>.
    Found 1-bit register for signal <RxLateCollision>.
    Found 1-bit register for signal <ShortFrame>.
    Found 1-bit register for signal <DribbleNibble>.
    Found 1-bit register for signal <ReceivedPacketTooBig>.
    Found 1-bit register for signal <RetryLimit>.
    Found 1-bit register for signal <LateCollLatched>.
    Found 1-bit register for signal <DeferLatched>.
    Found 1-bit register for signal <CarrierSenseLost>.
    Found 1-bit register for signal <LatchedCrcError>.
    Found 4-bit register for signal <RetryCntLatched>.
    Found 16-bit comparator greater for signal <n0013> created at line 236
    Found 16-bit comparator greater for signal <n0015> created at line 236
    Found 6-bit comparator equal for signal <RxByteCnt[5]_CollValid[5]_equal_6_o> created at line 310
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_macstatus> synthesized.

Synthesizing Unit <xwb_ethmac_adapter>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd".
WARNING:Xst:647 - Input <wb_slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_ram_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_ram_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_ram_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <A_DAT_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <B_ADR_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <B_SEL_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <B_WE_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_DAT_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_ACK_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_ERR_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_RTY_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <base_adr_tx>.
    Found 32-bit register for signal <base_adr_rx>.
    Found 32-bit register for signal <length_rx>.
    Found 1-bit register for signal <wb_slave_o_ack>.
    Found 1-bit register for signal <wb_slave_o_err>.
    Found 1-bit register for signal <wb_slave_o_rty>.
    Found 1-bit register for signal <wb_slave_o_stall>.
    Found 1-bit register for signal <wb_slave_o_int>.
    Found 32-bit register for signal <wb_slave_o_dat>.
    Found 1-bit register for signal <tx_eb32_o_err>.
    Found 1-bit register for signal <tx_eb32_o_rty>.
    Found 1-bit register for signal <irq_tx_done>.
    Found 32-bit register for signal <tx_counter>.
    Found 3-bit register for signal <state_tx>.
    Found 3-bit register for signal <state_rx>.
    Found 1-bit register for signal <irq_rx_done>.
    Found 16-bit register for signal <rx_counter>.
    Found 1-bit register for signal <rx_ram_o_cyc>.
    Found 1-bit register for signal <rx_ram_o_we>.
    Found 32-bit register for signal <rx_ram_o_dat>.
    Found 1-bit register for signal <rx_eb32_o_cyc>.
    Found 32-bit register for signal <rx_eb32_o_adr>.
    Found 1-bit register for signal <eb_stall>.
    Found 1-bit register for signal <ctrl<0>>.
INFO:Xst:1799 - State waiting is never reached in FSM <state_tx>.
    Found finite state machine <FSM_31> for signal <state_tx>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rstn_i_INV_3462_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State waiting is never reached in FSM <state_rx>.
    Found finite state machine <FSM_32> for signal <state_rx>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rstn_i_INV_3462_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <length_rx[31]_base_adr_tx[31]_add_38_OUT> created at line 299.
    Found 32-bit adder for signal <tx_counter[31]_GND_4287_o_add_40_OUT> created at line 1241.
    Found 16-bit adder for signal <length_rx[15]_base_adr_rx[15]_add_53_OUT> created at line 320.
    Found 16-bit adder for signal <rx_counter[15]_GND_4287_o_add_59_OUT> created at line 1241.
    Found 32-bit 7-to-1 multiplexer for signal <_n0442> created at line 206.
    Found 32-bit comparator greater for signal <tx_counter[31]_length_rx[31]_LessThan_40_o> created at line 299
    Found 16-bit comparator greater for signal <rx_counter[15]_length_rx[15]_LessThan_55_o> created at line 320
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <xwb_ethmac_adapter> synthesized.

Synthesizing Unit <WB_bus_adapter_streaming_sg_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd".
        g_adr_width_A = 2
        g_adr_width_B = 32
        g_dat_width_A = 16
        g_dat_width_B = 32
        g_pipeline = 3
WARNING:Xst:647 - Input <A_ADR_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A_SEL_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_DAT_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_ACK_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" line 163: Output port <empty_o> of the instance <PIPELINED.A_LESSER_B.gather> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <B_ADR_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <B_SEL_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sipo_clr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ALLRDY_STROBED>.
    Found 1-bit register for signal <A_ACK_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <WB_bus_adapter_streaming_sg_1> synthesized.

Synthesizing Unit <sipo_flag_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/sipo_flag.vhd".
        g_width_IN = 16
        g_width_OUT = 32
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 2-bit register for signal <cnt>.
    Found 32-bit register for signal <sh_reg>.
    Found 2-bit adder for signal <cnt[1]_GND_4290_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sipo_flag_1> synthesized.

Synthesizing Unit <WB_bus_adapter_streaming_sg_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd".
        g_adr_width_A = 32
        g_adr_width_B = 2
        g_dat_width_A = 32
        g_dat_width_B = 16
        g_pipeline = 3
WARNING:Xst:647 - Input <A_ADR_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A_SEL_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_DAT_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_ACK_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" line 239: Output port <full_o> of the instance <PIPELINED.A_GREATER_B.scatter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <B_ADR_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <B_SEL_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <A_ACK_o>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <WB_bus_adapter_streaming_sg_2> synthesized.

Synthesizing Unit <piso_flag_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd".
        g_width_IN = 32
        g_width_OUT = 16
        g_protected = 1
    Found 9-bit register for signal <sh_cnt>.
    Found 32-bit register for signal <sh_reg>.
    Found 1-bit register for signal <full>.
    Found 9-bit subtractor for signal <GND_4324_o_GND_4324_o_sub_3_OUT<8:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <piso_flag_1> synthesized.

Synthesizing Unit <eb_slave_core>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd".
        g_sdb_address = "0000000000000000000000000000000000110000000000000000000000000000"
WARNING:Xst:647 - Input <master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" line 372: Output port <local_slave_o_rty> of the instance <cfg_space> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" line 372: Output port <local_slave_o_int> of the instance <cfg_space> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cfg_slave_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WB_master_i_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WB_master_i_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <eb_slave_core> synthesized.

Synthesizing Unit <EB_TX_CTRL>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd".
WARNING:Xst:647 - Input <my_vlan_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 267: Output port <full_o> of the instance <shift_hdr_chk_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 267: Output port <almost_empty_o> of the instance <shift_hdr_chk_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 292: Output port <full_o> of the instance <Shift_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 292: Output port <almost_empty_o> of the instance <Shift_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 292: Output port <empty_o> of the instance <Shift_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <A_DAT_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <B_ADR_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <B_SEL_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <A_RTY_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <B_WE_o> of the instance <uut> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 15-bit register for signal <s_timeout_cnt>.
    Found 48-bit register for signal <ETH_TX_DST>.
    Found 48-bit register for signal <ETH_TX_SRC>.
    Found 16-bit register for signal <ETH_TX_TYP>.
    Found 4-bit register for signal <IPV4_TX_VER>.
    Found 4-bit register for signal <IPV4_TX_IHL>.
    Found 8-bit register for signal <IPV4_TX_TOS>.
    Found 16-bit register for signal <IPV4_TX_TOL>.
    Found 16-bit register for signal <IPV4_TX_ID>.
    Found 3-bit register for signal <IPV4_TX_FLG>.
    Found 13-bit register for signal <IPV4_TX_FRO>.
    Found 8-bit register for signal <IPV4_TX_TTL>.
    Found 8-bit register for signal <IPV4_TX_PRO>.
    Found 16-bit register for signal <IPV4_TX_SUM>.
    Found 32-bit register for signal <IPV4_TX_SRC>.
    Found 32-bit register for signal <IPV4_TX_DST>.
    Found 16-bit register for signal <UDP_TX_SRC_PORT>.
    Found 16-bit register for signal <UDP_TX_DST_PORT>.
    Found 16-bit register for signal <UDP_TX_MLEN>.
    Found 16-bit register for signal <UDP_TX_SUM>.
    Found 2-bit register for signal <state_mux>.
    Found 1-bit register for signal <ld_hdr>.
    Found 1-bit register for signal <ld_p_chk_vals>.
    Found 1-bit register for signal <sh_chk_en>.
    Found 1-bit register for signal <calc_chk_en>.
    Found 16-bit register for signal <s_src_padding_o_dat>.
    Found 1-bit register for signal <s_src_padding_o_stb>.
    Found 1-bit register for signal <s_src_hdr_o_stb>.
    Found 160-bit register for signal <TX_HDR_slv>.
    Found 5-bit register for signal <s_ETH_end>.
    Found 1-bit register for signal <conv_reset>.
    Found 4-bit register for signal <state>.
    Found 11-bit register for signal <byte_count>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 41                                             |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | _n0498 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <byte_count[10]_GND_4343_o_add_1_OUT> created at line 222.
    Found 6-bit adder for signal <n0466[5:0]> created at line 464.
    Found 7-bit adder for signal <n0468[6:0]> created at line 472.
    Found 16-bit adder for signal <IPV4_TX_TOL[15]_GND_4343_o_add_66_OUT> created at line 1241.
    Found 15-bit subtractor for signal <GND_4343_o_GND_4343_o_sub_21_OUT<14:0>> created at line 1308.
    Found 16-bit 3-to-1 multiplexer for signal <s_src_o_dat> created at line 242.
    Found 1-bit 3-to-1 multiplexer for signal <s_src_o_stb> created at line 242.
    Found 11-bit comparator equal for signal <GND_4343_o_byte_count[10]_equal_56_o> created at line 456
    Found 11-bit comparator equal for signal <GND_4343_o_byte_count[10]_equal_60_o> created at line 464
    Found 11-bit comparator equal for signal <GND_4343_o_byte_count[10]_equal_64_o> created at line 472
    Found 11-bit comparator greater for signal <byte_count[10]_GND_4343_o_LessThan_66_o> created at line 482
    Found 16-bit comparator equal for signal <n0149> created at line 485
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 499 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  86 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EB_TX_CTRL> synthesized.

Synthesizing Unit <piso_flag_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd".
        g_width_IN = 96
        g_width_OUT = 16
        g_protected = 1
    Found 9-bit register for signal <sh_cnt>.
    Found 96-bit register for signal <sh_reg>.
    Found 1-bit register for signal <full>.
    Found 9-bit subtractor for signal <GND_4344_o_GND_4344_o_sub_3_OUT<8:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <piso_flag_2> synthesized.

Synthesizing Unit <EB_checksum>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd".
    Found 28-bit register for signal <sum>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <data>.
    Found 16-bit register for signal <sum_o>.
    Found 1-bit register for signal <done_o>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_3478_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <sum[27]_GND_4345_o_add_2_OUT> created at line 91.
    Found 28-bit adder for signal <GND_4345_o_GND_4345_o_add_5_OUT> created at line 102.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EB_checksum> synthesized.

Synthesizing Unit <piso_flag_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd".
        g_width_IN = 160
        g_width_OUT = 16
        g_protected = 0
    Found 9-bit register for signal <sh_cnt>.
    Found 160-bit register for signal <sh_reg>.
    Found 1-bit register for signal <full>.
    Found 9-bit subtractor for signal <GND_4346_o_GND_4346_o_sub_3_OUT<8:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <piso_flag_3> synthesized.

Synthesizing Unit <EB_RX_CTRL>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd".
WARNING:Xst:647 - Input <my_mac_i<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <my_vlan_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <my_ip_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" line 193: Output port <A_DAT_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" line 258: Output port <full_o> of the instance <Shift_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" line 258: Output port <empty_o> of the instance <Shift_in> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <snk_hdr_fsm_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sipo_clr>.
    Found 11-bit register for signal <byte_count>.
    Found 1-bit register for signal <snk_hdr_fsm_ACK>.
    Found 16-bit register for signal <snk_buffer>.
    Found 15-bit register for signal <s_timeout_cnt>.
    Found 1-bit register for signal <parser_wait>.
    Found 1-bit register for signal <get_last_element>.
    Found 4-bit register for signal <parse>.
    Found 1-bit register for signal <valid_o>.
    Found 11-bit register for signal <counter_comp>.
    Found 48-bit register for signal <ETH_RX_SRC>.
    Found 16-bit register for signal <ETH_RX_TYP>.
    Found 4-bit register for signal <IPV4_RX_IHL>.
    Found 16-bit register for signal <IPV4_RX_TOL>.
    Found 8-bit register for signal <IPV4_RX_PRO>.
    Found 32-bit register for signal <IPV4_RX_SRC>.
    Found 16-bit register for signal <UDP_RX_SRC_PORT>.
    Found 16-bit register for signal <UDP_RX_DST_PORT>.
    Found 16-bit register for signal <UDP_RX_MLEN>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <snk_hdr_fsm_stall_0001>.
    Found 1-bit register for signal <parser_reset>.
    Found 11-bit register for signal <eop>.
    Found 1-bit register for signal <snk_buffer_empty>.
    Found finite state machine <FSM_36> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 29                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_3523_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State ipv4_chksum is never reached in FSM <parse>.
    Found finite state machine <FSM_35> for signal <parse>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 34                                             |
    | Inputs             | 13                                             |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_parser_reset_OR_15543_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | eth                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <GND_4379_o_GND_4379_o_sub_65_OUT> created at line 426.
    Found 11-bit adder for signal <byte_count[10]_GND_4379_o_add_13_OUT> created at line 291.
    Found 12-bit adder for signal <n0296> created at line 405.
    Found 12-bit adder for signal <n0298> created at line 426.
    Found 13-bit adder for signal <n0314[12:0]> created at line 426.
    Found 17-bit adder for signal <n0317> created at line 504.
    Found 15-bit subtractor for signal <GND_4379_o_GND_4379_o_sub_24_OUT<14:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_4379_o_GND_4379_o_sub_154_OUT<10:0>> created at line 504.
    Found 11-bit comparator equal for signal <counter_comp[10]_byte_count[10]_equal_29_o> created at line 347
    Found 12-bit comparator equal for signal <BUS_0003_GND_4379_o_equal_45_o> created at line 405
    Found 12-bit comparator greater for signal <n0074> created at line 420
    Found 14-bit comparator equal for signal <GND_4379_o_GND_4379_o_equal_66_o> created at line 426
    Found 16-bit comparator equal for signal <my_port_i[15]_UDP_RX_DST_PORT[15]_equal_69_o> created at line 447
    Found 11-bit comparator greater for signal <byte_count[10]_GND_4379_o_LessThan_162_o> created at line 520
    Found 11-bit comparator equal for signal <eop[10]_byte_count[10]_equal_166_o> created at line 529
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 244 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <EB_RX_CTRL> synthesized.

Synthesizing Unit <sipo_flag_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/sipo_flag.vhd".
        g_width_IN = 16
        g_width_OUT = 160
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <cnt>.
    Found 160-bit register for signal <sh_reg>.
    Found 4-bit adder for signal <cnt[3]_GND_4380_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 166 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sipo_flag_2> synthesized.

Synthesizing Unit <eb_main_fsm>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd".
WARNING:Xst:647 - Input <EB_RX_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_RX_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_RX_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <config_master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <config_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 265: Output port <count_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 265: Output port <almost_empty_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 315: Output port <full_o> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 315: Output port <almost_empty_o> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <EB_RX_o_dat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EB_RX_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EB_RX_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit register for signal <s_WB_wr_ack_cnt>.
    Found 9-bit register for signal <s_WB_rd_ack_cnt>.
    Found 15-bit register for signal <s_timeout_cnt>.
    Found 4-bit register for signal <s_EB_probe_wait_cnt>.
    Found 1-bit register for signal <s_EB_RX_byte_cnt_idle_rst>.
    Found 4-bit register for signal <s_state_TX>.
    Found 5-bit register for signal <s_state_RX>.
    Found 1-bit register for signal <rx_stall>.
    Found 16-bit register for signal <s_EB_TX_HDR_EB_MAGIC>.
    Found 4-bit register for signal <s_EB_TX_HDR_VER>.
    Found 1-bit register for signal <s_EB_TX_HDR_RESERVED1>.
    Found 1-bit register for signal <s_EB_TX_HDR_PROBE_RES>.
    Found 1-bit register for signal <s_EB_TX_HDR_PROBE>.
    Found 4-bit register for signal <s_EB_TX_HDR_ADDR_SIZE>.
    Found 4-bit register for signal <s_EB_TX_HDR_PORT_SIZE>.
    Found 32-bit register for signal <PROBE_ID>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_BCA_CFG>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RCA_CFG>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RD_FIFO>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RESERVED1>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_WCA_CFG>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_WR_FIFO>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RESERVED2>.
    Found 4-bit register for signal <s_EB_TX_CUR_CYCLE_UNUSED>.
    Found 4-bit register for signal <s_EB_TX_CUR_CYCLE_SEL>.
    Found 8-bit register for signal <s_EB_TX_CUR_CYCLE_WR_CNT>.
    Found 8-bit register for signal <s_EB_TX_CUR_CYCLE_RD_CNT>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_BCA_CFG>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_RCA_CFG>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_RD_FIFO>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_DROP_CYC>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_WCA_CFG>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_WR_FIFO>.
    Found 4-bit register for signal <s_EB_RX_CUR_CYCLE_SEL>.
    Found 8-bit register for signal <s_EB_RX_CUR_CYCLE_WR_CNT>.
    Found 8-bit register for signal <s_EB_RX_CUR_CYCLE_RD_CNT>.
    Found 32-bit register for signal <s_EB_TX_base_wr_adr>.
    Found 1-bit register for signal <s_WB_CYC>.
    Found 1-bit register for signal <s_EB_RX_ACK>.
    Found 1-bit register for signal <EB_TX_o_cyc>.
    Found 32-bit register for signal <EB_TX_o_adr>.
    Found 1-bit register for signal <TX_silent_o>.
    Found 16-bit register for signal <s_EB_packet_length>.
    Found 1-bit register for signal <s_ADR_CONFIG>.
    Found 1-bit register for signal <s_WB_STB>.
    Found 1-bit register for signal <s_WB_WE>.
    Found 4-bit register for signal <s_WB_SEL>.
    Found 32-bit register for signal <s_WB_ADR>.
    Found 8-bit register for signal <s_EB_TX_zeropad_cnt>.
    Found 1-bit register for signal <s_fifo_rx_pop>.
    Found 1-bit register for signal <s_EB_TX_STB>.
    Found 16-bit register for signal <s_EB_RX_HDR_EB_MAGIC>.
    Found 4-bit register for signal <s_EB_RX_HDR_VER>.
    Found 1-bit register for signal <s_EB_RX_HDR_NO_RESPONSE>.
    Found 1-bit register for signal <s_EB_RX_HDR_PROBE>.
    Found 4-bit register for signal <s_EB_RX_HDR_ADDR_SIZE>.
    Found 4-bit register for signal <s_EB_RX_HDR_PORT_SIZE>.
    Found 32-bit register for signal <s_fifo_tx_data>.
    Found 16-bit register for signal <s_EB_RX_byte_cnt>.
INFO:Xst:1799 - State zero_pad_wait is never reached in FSM <s_state_TX>.
INFO:Xst:1799 - State error is never reached in FSM <s_state_TX>.
    Found finite state machine <FSM_37> for signal <s_state_TX>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 716                                            |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_3585_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_38> for signal <s_state_RX>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 145                                            |
    | Inputs             | 19                                             |
    | Outputs            | 16                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_3585_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <s_EB_RX_byte_cnt[15]_GND_4397_o_add_17_OUT> created at line 1241.
    Found 4-bit adder for signal <s_EB_probe_wait_cnt[3]_GND_4397_o_add_43_OUT> created at line 1241.
    Found 8-bit adder for signal <s_EB_RX_CUR_CYCLE_WR_CNT[7]_GND_4397_o_add_158_OUT> created at line 1241.
    Found 8-bit adder for signal <s_EB_RX_CUR_CYCLE_WR_CNT[7]_GND_4397_o_add_159_OUT> created at line 1241.
    Found 32-bit adder for signal <s_WB_ADR[31]_GND_4397_o_add_166_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_30_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_34_OUT<8:0>> created at line 1308.
    Found 15-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_48_OUT<14:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_155_OUT<15:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_172_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_185_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_225_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_4397_o_GND_4397_o_sub_228_OUT<7:0>> created at line 1308.
    Found 4-bit comparator greater for signal <s_fifo_rx_am_empty_INV_3590_o> created at line 363
    Found 16-bit comparator greater for signal <s_EB_RX_byte_cnt[15]_s_EB_packet_length[15]_LessThan_65_o> created at line 504
    Found 8-bit comparator greater for signal <GND_4397_o_s_EB_RX_CUR_CYCLE_WR_CNT[7]_LessThan_94_o> created at line 584
    Found 8-bit comparator greater for signal <GND_4397_o_s_EB_RX_CUR_CYCLE_RD_CNT[7]_LessThan_106_o> created at line 619
    Found 16-bit comparator equal for signal <s_EB_RX_byte_cnt[15]_s_EB_packet_length[15]_equal_123_o> created at line 659
    Found 4-bit comparator greater for signal <GND_4397_o_s_EB_probe_wait_cnt[3]_LessThan_138_o> created at line 716
    Found 8-bit comparator greater for signal <GND_4397_o_s_EB_TX_zeropad_cnt[7]_LessThan_227_o> created at line 986
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 359 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <eb_main_fsm> synthesized.

Synthesizing Unit <generic_sync_fifo_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd".
        g_data_width = 32
        g_size = 16
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = true
        g_with_almost_full = true
        g_with_count = true
        g_almost_empty_threshold = 1
        g_almost_full_threshold = 11
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_sync_fifo_1> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 1
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 32
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 32
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 1
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 0
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_PROG_FULL_TYPE = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_1> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 1
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_1> synthesized.

Synthesizing Unit <reset_blk_ramfifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd".
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_WR_RST_MAXFAN = 2
        C_RD_RST_MAXFAN = 3
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ngwrdrst.grst.wr_rst_reg>.
    Set property "equivalent_register_removal = no" for signal <ngwrdrst.grst.rd_rst_reg>.
    Set property "ASYNC_REG = TRUE" for signal <wr_rst_asreg>.
    Set property "MSGON = TRUE" for signal <wr_rst_asreg>.
    Set property "ASYNC_REG = TRUE" for signal <rd_rst_asreg>.
    Set property "MSGON = TRUE" for signal <rd_rst_asreg>.
    Set property "ASYNC_REG = TRUE" for signal <wr_rst_asreg_d1>.
    Set property "MSGON = TRUE" for signal <wr_rst_asreg_d1>.
    Set property "ASYNC_REG = TRUE" for signal <rd_rst_asreg_d1>.
    Set property "MSGON = TRUE" for signal <rd_rst_asreg_d1>.
    Set property "ASYNC_REG = TRUE" for signal <wr_rst_asreg_d2>.
    Set property "MSGON = TRUE" for signal <wr_rst_asreg_d2>.
    Set property "ASYNC_REG = TRUE" for signal <rd_rst_asreg_d2>.
    Set property "MSGON = TRUE" for signal <rd_rst_asreg_d2>.
    Set property "ASYNC_REG = TRUE" for signal <grstd1.grst_full.rst_d1>.
    Set property "MSGON = TRUE" for signal <grstd1.grst_full.rst_d1>.
    Set property "ASYNC_REG = TRUE" for signal <grstd1.grst_full.rst_d2>.
    Set property "MSGON = TRUE" for signal <grstd1.grst_full.rst_d2>.
    Set property "ASYNC_REG = TRUE" for signal <grstd1.grst_full.rst_d3>.
    Set property "MSGON = TRUE" for signal <grstd1.grst_full.rst_d3>.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RST_FULL_GEN>.
    Found 1-bit register for signal <rd_rst_asreg>.
    Found 1-bit register for signal <grstd1.grst_full.rst_d1>.
    Found 1-bit register for signal <grstd1.grst_full.rst_d2>.
    Found 1-bit register for signal <grstd1.grst_full.rst_d3>.
    Found 1-bit register for signal <wr_rst_asreg>.
    Found 1-bit register for signal <wr_rst_asreg_d1>.
    Found 1-bit register for signal <wr_rst_asreg_d2>.
    Found 2-bit register for signal <ngwrdrst.grst.wr_rst_reg>.
    Found 1-bit register for signal <rd_rst_asreg_d1>.
    Found 1-bit register for signal <rd_rst_asreg_d2>.
    Found 3-bit register for signal <ngwrdrst.grst.rd_rst_reg>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <reset_blk_ramfifo> synthesized.

Synthesizing Unit <input_blk_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 1
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_1> synthesized.

Synthesizing Unit <memory_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 32
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_1> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 32
        C_READ_WIDTH_A = 32
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 32
        C_READ_WIDTH_B = 32
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_1> synthesized.

Synthesizing Unit <blk_mem_gen_top_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 32
        C_READ_WIDTH_A = 32
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 32
        C_READ_WIDTH_B = 32
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_1> synthesized.

Synthesizing Unit <blk_mem_input_block_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 4
        C_WRITE_WIDTH_A = 32
        C_WRITE_WIDTH_A_CORE = 32
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 4
        C_WRITE_WIDTH_B = 32
        C_WRITE_WIDTH_B_CORE = 32
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_1> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 32
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 1
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 4
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 32
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 32
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 4
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 32
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 32
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_1> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 32
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 32
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "00000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<26>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<17>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<35>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<26>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<17>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_1> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 32
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 32
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_1', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_1> synthesized.

Synthesizing Unit <blk_mem_output_block_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 32
        C_READ_WIDTH_A = 32
        C_READ_WIDTH_B = 32
        C_READ_WIDTH_A_CORE = 32
        C_READ_WIDTH_B_CORE = 32
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_1> synthesized.

Synthesizing Unit <rd_logic_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_RD_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_HAS_DATA_COUNT = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_PROG_EMPTY_TYPE = 1
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_USE_EMBEDDED_REG = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY> of the instance <grss.rsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY_FB> of the instance <grss.rsts> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'RD_DATA_COUNT', unconnected in block 'rd_logic_1', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'RAM_REGOUT_EN', unconnected in block 'rd_logic_1', is tied to its initial value (0).
    Summary:
	no macro.
Unit <rd_logic_1> synthesized.

Synthesizing Unit <rd_bin_cntr>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd".
        C_HAS_ALMOST_EMPTY = 0
        C_PNTR_WIDTH = 4
    Found 4-bit register for signal <gc0.count_d1>.
    Found 4-bit register for signal <gc0.count>.
    Found 4-bit adder for signal <gc0.count[3]_GND_4507_o_add_0_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bin_cntr> synthesized.

Synthesizing Unit <rd_status_flags_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_ALMOST_EMPTY = 0
    Set property "equivalent_register_removal = no" for signal <ram_empty_i>.
    Set property "equivalent_register_removal = no" for signal <ram_empty_fb_i>.
WARNING:Xst:647 - Input <RD_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'RAM_ALMOST_EMPTY_FB', unconnected in block 'rd_status_flags_ss', is tied to its initial value (0).
    Found 1-bit register for signal <ram_empty_fb_i>.
    Found 1-bit register for signal <ram_empty_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <rd_status_flags_ss> synthesized.

Synthesizing Unit <compare>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd".
        C_WIDTH = 4
    Summary:
Unit <compare> synthesized.

Synthesizing Unit <rd_pe_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd".
        C_PROG_EMPTY_TYPE = 1
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prog_empty_i>.
    Found 1-bit register for signal <ram_rd_en_i>.
    Found 1-bit register for signal <ram_wr_en_i>.
    Found 4-bit register for signal <diff_pntr_pad<4:1>>.
    Found 5-bit adder for signal <wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_2_OUT> created at line 210.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <rd_pe_ss> synthesized.

Synthesizing Unit <dc_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd".
        C_RD_PNTR_WIDTH = 4
    Summary:
Unit <dc_ss> synthesized.

Synthesizing Unit <updn_cntr>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd".
        C_COUNTER_RESET_VAL = 0
        C_PNTR_WIDTH = 4
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_one[3]_add_1_OUT> created at line 126.
    Found 4-bit subtractor for signal <GND_4515_o_GND_4515_o_sub_3_OUT<3:0>> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <updn_cntr> synthesized.

Synthesizing Unit <wr_logic_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_FULL = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_FULL_FLAGS_RST_VAL = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 214: Output port <PNTR_PLUS3> of the instance <wpntr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 381: Output port <RAM_ALMOST_FULL> of the instance <gwss.wsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 476: Output port <WR_ACK> of the instance <gwhf.whf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_logic_1> synthesized.

Synthesizing Unit <wr_bin_cntr_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd".
        C_HAS_ALMOST_FULL = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_PNTR_WIDTH = 4
        C_COMMON_CLOCK = 1
    Found 4-bit register for signal <gcc0.gc0.count_d1>.
    Found 4-bit register for signal <gcc0.gc0.count>.
    Found 4-bit adder for signal <gcc0.gc0.count[3]_GND_4517_o_add_0_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wr_bin_cntr_1> synthesized.

Synthesizing Unit <wr_status_flags_ss_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_RST = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 1
        C_PROG_EMPTY_TYPE = 1
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ram_full_i>.
    Set property "equivalent_register_removal = no" for signal <ram_full_fb_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_fb>.
WARNING:Xst:647 - Input <WR_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ram_afull_i', unconnected in block 'wr_status_flags_ss_1', is tied to its initial value (1).
WARNING:Xst:2935 - Signal 'ram_afull_fb', unconnected in block 'wr_status_flags_ss_1', is tied to its initial value (1).
    Found 1-bit register for signal <ram_full_fb_i>.
    Found 1-bit register for signal <ram_full_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wr_status_flags_ss_1> synthesized.

Synthesizing Unit <wr_pf_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd".
        C_HAS_RST = 1
        C_PROG_FULL_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_FULL_FLAGS_RST_VAL = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAM_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prog_full_i>.
    Found 1-bit register for signal <ram_wr_en_i>.
    Found 1-bit register for signal <ram_rd_en_i>.
    Found 4-bit register for signal <diff_pntr_pad<4:1>>.
    Found 5-bit adder for signal <wr_pntr_plus1_pad[4]_rd_pntr_wr_inv_pad[4]_add_2_OUT> created at line 243.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <wr_pf_ss> synthesized.

Synthesizing Unit <wr_handshaking_flags>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd".
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <WR_ACK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <OVERFLOW>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <wr_handshaking_flags> synthesized.

Synthesizing Unit <output_blk_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 1
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 1
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_1> synthesized.

Synthesizing Unit <eb_config>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_config.vhd".
        g_sdb_address = "0000000000000000000000000000000000110000000000000000000000000000"
WARNING:Xst:647 - Input <local_slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <local_slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <local_slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eb_slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eb_slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eb_slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <local_slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <eb_slave_o_err>.
    Found 1-bit register for signal <eb_slave_o_rty>.
    Found 1-bit register for signal <eb_slave_o_stall>.
    Found 1-bit register for signal <eb_slave_o_int>.
    Found 32-bit register for signal <eb_slave_o_dat>.
    Found 1-bit register for signal <local_slave_o_ack>.
    Found 1-bit register for signal <local_slave_o_err>.
    Found 1-bit register for signal <local_slave_o_rty>.
    Found 32-bit register for signal <local_slave_o_dat>.
    Found 32-bit register for signal <my_ip>.
    Found 48-bit register for signal <my_mac>.
    Found 16-bit register for signal <my_port>.
    Found 64-bit register for signal <p_auto_cfg>.
    Found 32-bit register for signal <local_write_reg>.
    Found 64-bit register for signal <status_reg>.
    Found 1-bit register for signal <eb_slave_o_ack>.
    Found 32-bit 8-to-1 multiplexer for signal <_n0255> created at line 168.
    Found 32-bit 8-to-1 multiplexer for signal <_n0273> created at line 137.
    Summary:
	inferred 328 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <eb_config> synthesized.

Synthesizing Unit <xwb_fmc130m_4ch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/xwb_fmc130m_4ch.vhd".
        g_fpga_device = "VIRTEX6"
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_adc_clk_period_values = (8.88,8.88,8.88,8.88)
        g_use_clk_chains = "1111"
        g_with_bufio_clk_chains = "0000"
        g_with_bufr_clk_chains = "1111"
        g_use_data_chains = "1111"
        g_map_clk_data_chains = (-1,-1,-1,-1)
        g_ref_clk = 1
        g_packet_size = 32
        g_sim = 0
WARNING:Xst:653 - Signal <wb_slv_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_fmc130m_4ch> synthesized.

Synthesizing Unit <wb_fmc130m_4ch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd".
        g_fpga_device = "VIRTEX6"
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_adc_clk_period_values = (8.88,8.88,8.88,8.88)
        g_use_clk_chains = "1111"
        g_with_bufio_clk_chains = "0000"
        g_with_bufr_clk_chains = "1111"
        g_use_data_chains = "1111"
        g_map_clk_data_chains = (-1,-1,-1,-1)
        g_ref_clk = 1
        g_packet_size = 32
        g_sim = 0
WARNING:Xst:647 - Input <wbs_err_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc0_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc1_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc2_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc3_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_fpga_clk_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_fpga_clk_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 537: Output port <slave_o[0]_int> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_dat> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_adr_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_dat_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_sel_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_ack> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_err> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_rty> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_stall> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_int> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_cyc_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_stb_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_we_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_fpga_ctrl_fmc_idelay_rst_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_fpga_ctrl_fmc_fifo_rst_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_dcm_adc_en_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_dcm_adc_phase_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_dcm_adc_reset_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1012: Output port <desc_o> of the instance <cmp_vcxo_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1049: Output port <desc_o> of the instance <cmp_ad9510_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1049: Output port <pad_mosi_en_o> of the instance <cmp_ad9510_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1084: Output port <desc_o> of the instance <cmp_eeprom_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1120: Output port <desc_o> of the instance <cmp_lm75_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <wbs_test_data<1>>.
    Found 16-bit register for signal <wbs_test_data<2>>.
    Found 16-bit register for signal <wbs_test_data<3>>.
    Found 16-bit register for signal <wbs_test_data<0>>.
    Found 16-bit adder for signal <wbs_test_data[0][15]_GND_4585_o_add_66_OUT> created at line 1241.
    Found 16-bit adder for signal <wbs_test_data[1][15]_GND_4585_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <wbs_test_data[2][15]_GND_4585_o_add_74_OUT> created at line 1241.
    Found 16-bit adder for signal <wbs_test_data[3][15]_GND_4585_o_add_78_OUT> created at line 1241.
    Found 1-bit tristate buffer for signal <si571_scl_pad_b> created at line 1033
    Found 1-bit tristate buffer for signal <si571_sda_pad_b> created at line 1036
    Found 1-bit tristate buffer for signal <eeprom_scl_pad_b> created at line 1105
    Found 1-bit tristate buffer for signal <eeprom_sda_pad_b> created at line 1108
    Found 1-bit tristate buffer for signal <lm75_scl_pad_b> created at line 1141
    Found 1-bit tristate buffer for signal <lm75_sda_pad_b> created at line 1144
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <wb_fmc130m_4ch> synthesized.

Synthesizing Unit <reset_synch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_common/reset_synch/reset_synch.vhd".
    Found 1-bit register for signal <rst_n_o>.
    Found 1-bit register for signal <s_ff>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_synch> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 5
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001111111100010000000000000000000000000000010011100010110000000101111001011001011110110110001100100011110100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101001001001100100100001101011111010011010100000101010011010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111100010000000000000000000000000000010011100010110000000101111001010100000000101000011001000001011100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101010011010100000100100100100000001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100
00000000001","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100010000000000000000000000000000000000000000000000010010000101010111000010000101111011110001010100000000000000000000000000000001001000000001001100100000000010000100110001001110010011000101001101011111010001100100110101000011001100010011001100110000010011010101111101010010010001010100011101010011001000000010000000000001")
        g_sdb_addr = "00000000000000000000100000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_2> synthesized.

Synthesizing Unit <sdb_rom_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001111111100010000000000000000000000000000010011100010110000000101111001011001011110110110001100100011110100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101001001001100100100001101011111010011010100000101010011010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111100010000000000000000000000000000010011100010110000000101111001010100000000101000011001000001011100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101010011010100000100100100100000001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100
00000000001","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100010000000000000000000000000000000000000000000000010010000101010111000010000101111011110001010100000000000000000000000000000001001000000001001100100000000010000100110001001110010011000101001101011111010001100100110101000011001100010011001100110000010011010101111101010010010001010100011101010011001000000010000000000001")
        g_bus_end = "0000000000000000000000000000000000000000000000000000111111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_2', is tied to its initial value.
    Found 128x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 7-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sdb_rom_2> synthesized.

Synthesizing Unit <xwb_crossbar_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 6
        g_registered = true
        g_address = ("00000000000000000000100000000000","00000000000000000000010000000000","00000000000000000000001100000000","00000000000000000000001000000000","00000000000000000000000100000000","00000000000000000000000000000000")
        g_mask = ("00000000000000000000111000000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000")
WARNING:Xst:647 - Input <master_i[5]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <xwb_crossbar_2> synthesized.

Synthesizing Unit <wb_slave_adapter_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_5> synthesized.

Synthesizing Unit <wb_fmc_130m_4ch_csr>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd".
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_int>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_int>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_int>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay0_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay1_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay2_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay3_cal_line_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_trigger_dir_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_trigger_term_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_trigger_trig_val_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_rand_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_dith_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_shdn_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_pga_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_clk_distrib_si571_oe_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_clk_distrib_pll_function_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_clk_distrib_clk_sel_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_monitor_led1_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_monitor_led2_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_monitor_led3_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_fpga_ctrl_fmc_idelay_rst_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_fpga_ctrl_fmc_fifo_rst_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_fpga_ctrl_test_data_en_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay0_cal_update_int>.
    Found 1-bit register for signal <regs_o_idelay0_cal_val_load_o>.
    Found 1-bit register for signal <regs_o_idelay1_cal_val_load_o>.
    Found 1-bit register for signal <regs_o_idelay2_cal_val_load_o>.
    Found 1-bit register for signal <regs_o_idelay3_cal_val_load_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay1_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay2_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay3_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_dcm_adc_en_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_dcm_adc_phase_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_dcm_adc_reset_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay0_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay0_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay1_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay1_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay2_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay2_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay3_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay3_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_s2>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_s2>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_s2>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_s2>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <wb_fmc_130m_4ch_csr>.
    Summary:
	inferred 297 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <wb_fmc_130m_4ch_csr> synthesized.

Synthesizing Unit <fmc_adc_dly_iface>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_dly_iface.vhd".
        g_with_var_loadable = true
        g_with_variable = false
        g_with_fn_dly_select = true
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_clk_chain_var_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_clk_chain_var_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_data_chain_var_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_data_chain_var_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <adc_fn_dly_o_clk_chain_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_o_data_chain_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <adc_fn_dly_o_data_chain_idelay_val>.
    Found 1-bit register for signal <adc_fn_dly_o_clk_chain_idelay_pulse>.
    Found 1-bit register for signal <adc_fn_dly_o_data_chain_idelay_pulse>.
    Found 5-bit register for signal <adc_fn_dly_o_clk_chain_idelay_val>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <fmc_adc_dly_iface> synthesized.

Synthesizing Unit <fmc_adc_buf>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_buf.vhd".
        g_with_clk_single_ended = true
        g_with_data_single_ended = true
        g_with_data_sdr = true
WARNING:Xst:647 - Input <adc_data_ch0_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch0_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch1_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch1_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch2_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch2_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch3_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch3_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk0_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk0_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk1_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk1_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk2_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk2_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk3_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk3_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fmc_adc_buf> synthesized.

Synthesizing Unit <fmc_adc_iface>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd".
        g_fpga_device = "VIRTEX6"
        g_delay_type = "VAR_LOADABLE"
        g_adc_clk_period_values = (8.88,8.88,8.88,8.88)
        g_use_clk_chains = "1111"
        g_clk_default_dly = (5,5,5,5)
        g_use_data_chains = "1111"
        g_map_clk_data_chains = (-1,-1,-1,-1)
        g_data_default_dly = (9,9,9,9)
        g_ref_clk = 1
        g_mmcm_param = (1,8.0,8.88,8.0,4)
        g_with_bufio_clk_chains = "0000"
        g_with_bufr_clk_chains = "1111"
        g_with_data_sdr = true
        g_with_fn_dly_select = true
        g_sim = 0
WARNING:Xst:647 - Input <adc_in_i[3]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[2]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[1]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[0]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[3]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[3]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[2]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[2]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[1]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[1]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[0]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[0]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk_bufg> of the instance <gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk2x_bufg> of the instance <gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk_bufg> of the instance <gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk2x_bufg> of the instance <gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk_bufg> of the instance <gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk2x_bufg> of the instance <gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fmc_adc_iface> synthesized.

Synthesizing Unit <fmc_adc_clk_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd".
        g_fpga_device = "VIRTEX6"
        g_delay_type = "VAR_LOADABLE"
        g_adc_clock_period = 8.88
        g_default_adc_clk_delay = 5
        g_with_ref_clk = false
        g_mmcm_param = (1,8.0,8.88,8.0,4)
        g_with_fn_dly_select = true
        g_with_bufio = false
        g_with_bufr = true
        g_sim = 0
WARNING:Xst:647 - Input <sys_clk_200Mhz_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_fn_dly_i_idelay_incdec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_sel_which> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_chain_glob_o_adc_clk_bufg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_chain_glob_o_adc_clk2x_bufg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fmc_adc_clk_1> synthesized.

Synthesizing Unit <fmc_adc_clk_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd".
        g_fpga_device = "VIRTEX6"
        g_delay_type = "VAR_LOADABLE"
        g_adc_clock_period = 8.88
        g_default_adc_clk_delay = 5
        g_with_ref_clk = true
        g_mmcm_param = (1,8.0,8.88,8.0,4)
        g_with_fn_dly_select = true
        g_with_bufio = false
        g_with_bufr = true
        g_sim = 0
WARNING:Xst:647 - Input <sys_clk_200Mhz_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_fn_dly_i_idelay_incdec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_sel_which> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fmc_adc_clk_2> synthesized.

Synthesizing Unit <fmc_adc_data>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd".
        g_delay_type = "VAR_LOADABLE"
        g_default_adc_data_delay = 9
        g_with_data_sdr = true
        g_with_fn_dly_select = true
        g_sim = 0
WARNING:Xst:647 - Input <sys_clk_200Mhz_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_chain_priv_i_adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_chain_glob_i_mmcm_adc_locked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_fn_dly_i_idelay_incdec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_cs_dly_i_adc_data_fe_d1_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_cs_dly_i_adc_data_fe_d2_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_count_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_count_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_empty_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_almost_empty_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_almost_full_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_full_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_almost_empty_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_almost_full_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <adc_data_fn_dly_o_sel_which> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_data_fn_dly_o_idelay_pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_data_fn_dly_o_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <adc_data_rg_d2>.
    Found 16-bit register for signal <adc_data_ff>.
    Found 16-bit register for signal <adc_data_ff_d1>.
    Found 16-bit register for signal <adc_data_ff_d2>.
    Found 1-bit register for signal <adc_data_valid_out>.
    Found 16-bit register for signal <adc_data_rg_d1>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <fmc_adc_data> synthesized.

Synthesizing Unit <generic_async_fifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd".
        g_data_width = 16
        g_size = 16
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = false
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_async_fifo> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 0
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 16
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 16
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 2
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_2> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_2> synthesized.

Synthesizing Unit <input_blk_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_2> synthesized.

Synthesizing Unit <memory_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_HAS_SRST = 0
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_2> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 16
        C_READ_WIDTH_A = 16
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 16
        C_READ_WIDTH_B = 16
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_2> synthesized.

Synthesizing Unit <blk_mem_gen_top_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 16
        C_READ_WIDTH_A = 16
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 16
        C_READ_WIDTH_B = 16
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_2> synthesized.

Synthesizing Unit <blk_mem_input_block_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 2
        C_WRITE_WIDTH_A = 16
        C_WRITE_WIDTH_A_CORE = 16
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 2
        C_WRITE_WIDTH_B = 16
        C_WRITE_WIDTH_B_CORE = 16
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_2> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 16
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 1
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 2
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 16
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 16
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 2
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 16
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 16
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_2> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 16
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 18
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 16
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<17>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<17>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_2> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 16
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 18
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 16
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 18
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 18
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 18
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 18
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_2', is tied to its initial value (000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_2> synthesized.

Synthesizing Unit <blk_mem_output_block_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 16
        C_READ_WIDTH_A = 16
        C_READ_WIDTH_B = 16
        C_READ_WIDTH_A_CORE = 16
        C_READ_WIDTH_B_CORE = 16
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_2> synthesized.

Synthesizing Unit <clk_x_pntrs>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_MSGON_VAL = 1
    Set property "ASYNC_REG = TRUE" for signal <wr_pntr_gc_asreg>.
    Set property "MSGON = TRUE" for signal <wr_pntr_gc_asreg>.
    Set property "ASYNC_REG = TRUE" for signal <rd_pntr_gc_asreg>.
    Set property "MSGON = TRUE" for signal <rd_pntr_gc_asreg>.
    Found 4-bit register for signal <wr_pntr_gc_asreg>.
    Found 4-bit register for signal <wr_pntr_gc_asreg_d1>.
    Found 4-bit register for signal <wr_pntr_bin>.
    Found 4-bit register for signal <rd_pntr_gc>.
    Found 4-bit register for signal <rd_pntr_gc_asreg>.
    Found 4-bit register for signal <rd_pntr_gc_asreg_d1>.
    Found 4-bit register for signal <rd_pntr_bin>.
    Found 4-bit register for signal <wr_pntr_gc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <clk_x_pntrs> synthesized.

Synthesizing Unit <rd_logic_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd".
        C_COMMON_CLOCK = 0
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_RD_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_USE_EMBEDDED_REG = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAM_WR_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 241: Output port <RAM_ALMOST_EMPTY> of the instance <gras.rsts> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'DATA_COUNT', unconnected in block 'rd_logic_2', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'RAM_REGOUT_EN', unconnected in block 'rd_logic_2', is tied to its initial value (0).
    Summary:
	no macro.
Unit <rd_logic_2> synthesized.

Synthesizing Unit <rd_status_flags_as>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_ALMOST_EMPTY = 0
    Set property "equivalent_register_removal = no" for signal <ram_empty_i>.
    Set property "equivalent_register_removal = no" for signal <ram_empty_fb_i>.
WARNING:Xst:647 - Input <RD_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'RAM_ALMOST_EMPTY', unconnected in block 'rd_status_flags_as', is tied to its initial value (0).
    Found 1-bit register for signal <ram_empty_fb_i>.
    Found 1-bit register for signal <ram_empty_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rd_status_flags_as> synthesized.

Synthesizing Unit <wr_logic_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd".
        C_COMMON_CLOCK = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_FULL_FLAGS_RST_VAL = 1
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST_FULL_FF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAM_RD_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 243: Output port <RAM_ALMOST_FULL> of the instance <gwas.wsts> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_logic_2> synthesized.

Synthesizing Unit <wr_bin_cntr_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd".
        C_HAS_ALMOST_FULL = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PNTR_WIDTH = 4
        C_COMMON_CLOCK = 0
    Found 4-bit register for signal <gic0.gc0.count_d2>.
    Found 4-bit register for signal <gic0.gc0.count_d1>.
    Found 4-bit register for signal <gic0.gc0.count>.
    Found 4-bit adder for signal <gic0.gc0.count[3]_GND_4945_o_add_0_OUT> created at line 270.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <wr_bin_cntr_2> synthesized.

Synthesizing Unit <wr_status_flags_as>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_RST = 1
        C_HAS_ALMOST_FULL = 0
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ram_full_i>.
    Set property "equivalent_register_removal = no" for signal <ram_full_fb_i>.
WARNING:Xst:647 - Input <WR_PNTR_PLUS3<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ram_almost_full_i', unconnected in block 'wr_status_flags_as', is tied to its initial value (1).
    Found 1-bit register for signal <ram_full_fb_i>.
    Found 1-bit register for signal <ram_full_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wr_status_flags_as> synthesized.

Synthesizing Unit <output_blk_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 0
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OVERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_2> synthesized.

Synthesizing Unit <fmc_adc_sync_chains>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd".
WARNING:Xst:647 - Input <sys_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[3]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[3]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[3]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[2]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[2]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[2]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[1]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[1]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[1]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[0]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[0]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[0]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_refclk_i_mmcm_adc_locked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <count_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <full_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <almost_empty_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <almost_full_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <adc_data_valid_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fmc_adc_sync_chains> synthesized.

Synthesizing Unit <generic_sync_fifo_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd".
        g_data_width = 64
        g_size = 16
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_sync_fifo_2> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 1
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 64
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 64
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 0
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_3> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_3> synthesized.

Synthesizing Unit <input_blk_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 1
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_3> synthesized.

Synthesizing Unit <memory_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 64
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_3> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 64
        C_READ_WIDTH_A = 64
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 64
        C_READ_WIDTH_B = 64
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_3> synthesized.

Synthesizing Unit <blk_mem_gen_top_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 64
        C_READ_WIDTH_A = 64
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 64
        C_READ_WIDTH_B = 64
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_3> synthesized.

Synthesizing Unit <blk_mem_input_block_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 8
        C_WRITE_WIDTH_A = 64
        C_WRITE_WIDTH_A_CORE = 64
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 8
        C_WRITE_WIDTH_B = 64
        C_WRITE_WIDTH_B_CORE = 64
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_3> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 2
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(36,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(36,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 8
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 64
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 64
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 8
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 64
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 64
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_3', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 28
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35:34>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<26:25>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<17:16>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<8:7>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<35:34>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<26:25>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<17:16>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<8:7>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_4> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 28
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_4', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_4> synthesized.

Synthesizing Unit <blk_mem_output_block_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 64
        C_READ_WIDTH_A = 64
        C_READ_WIDTH_B = 64
        C_READ_WIDTH_A_CORE = 64
        C_READ_WIDTH_B_CORE = 64
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_3> synthesized.

Synthesizing Unit <rd_logic_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_RD_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_USE_EMBEDDED_REG = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY> of the instance <grss.rsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY_FB> of the instance <grss.rsts> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'RD_DATA_COUNT', unconnected in block 'rd_logic_3', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'RAM_REGOUT_EN', unconnected in block 'rd_logic_3', is tied to its initial value (0).
    Summary:
	no macro.
Unit <rd_logic_3> synthesized.

Synthesizing Unit <wr_logic_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_FULL = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_FULL_FLAGS_RST_VAL = 1
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 214: Output port <PNTR_PLUS3> of the instance <wpntr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 381: Output port <RAM_ALMOST_FULL> of the instance <gwss.wsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 476: Output port <WR_ACK> of the instance <gwhf.whf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_logic_3> synthesized.

Synthesizing Unit <wr_bin_cntr_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd".
        C_HAS_ALMOST_FULL = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PNTR_WIDTH = 4
        C_COMMON_CLOCK = 1
    Found 4-bit register for signal <gcc0.gc0.count_d1>.
    Found 4-bit register for signal <gcc0.gc0.count>.
    Found 4-bit adder for signal <gcc0.gc0.count[3]_GND_5143_o_add_0_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wr_bin_cntr_3> synthesized.

Synthesizing Unit <wr_status_flags_ss_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_RST = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_EMPTY_TYPE = 0
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ram_full_i>.
    Set property "equivalent_register_removal = no" for signal <ram_full_fb_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_fb>.
WARNING:Xst:647 - Input <WR_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ram_afull_i', unconnected in block 'wr_status_flags_ss_2', is tied to its initial value (1).
WARNING:Xst:2935 - Signal 'ram_afull_fb', unconnected in block 'wr_status_flags_ss_2', is tied to its initial value (1).
    Found 1-bit register for signal <ram_full_fb_i>.
    Found 1-bit register for signal <ram_full_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wr_status_flags_ss_2> synthesized.

Synthesizing Unit <output_blk_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 1
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_3> synthesized.

Synthesizing Unit <xwb_i2c_master>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_o_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_i2c_master> synthesized.

Synthesizing Unit <wb_i2c_master>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <master_o_sel> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_i2c_master> synthesized.

Synthesizing Unit <wb_slave_adapter_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_6> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd".
        ARST_LVL = '0'
WARNING:Xst:647 - Input <arst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <prer>.
    Found 8-bit register for signal <ctr>.
    Found 8-bit register for signal <txr>.
    Found 8-bit register for signal <cr>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <irq_flag>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <iack_o>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_adr_i[2]_GND_5207_o_wide_mux_0_OUT> created at line 191.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd".
    Found 3-bit register for signal <dcnt>.
    Found 3-bit register for signal <c_state>.
    Found 4-bit register for signal <core_cmd>.
    Found 8-bit register for signal <sr>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <host_ack>.
    Found 1-bit register for signal <ack_out>.
    Found finite state machine <FSM_39> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_5208_o_GND_5208_o_sub_6_OUT<2:0>> created at line 1308.
    Found 4-bit 6-to-1 multiplexer for signal <c_state[2]_X_1189_o_wide_mux_38_OUT> created at line 264.
    Found 1-bit 3-to-1 multiplexer for signal <c_state[1]_GND_5208_o_Mux_40_o> created at line 264.
    Found 1-bit 3-to-1 multiplexer for signal <c_state[2]_core_ack_Mux_42_o> created at line 264.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd".
    Found 3-bit register for signal <bus_status_ctrl.fSCL>.
    Found 3-bit register for signal <bus_status_ctrl.fSDA>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <bus_status_ctrl.cSCL>.
    Found 2-bit register for signal <bus_status_ctrl.cSDA>.
    Found 14-bit register for signal <bus_status_ctrl.filter_cnt>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <bus_status_ctrl.sta_condition>.
    Found 1-bit register for signal <bus_status_ctrl.sto_condition>.
    Found 1-bit register for signal <bus_status_ctrl.ibusy>.
    Found 1-bit register for signal <bus_status_ctrl.cmd_stop>.
    Found 1-bit register for signal <ial>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <iscl_oen>.
    Found 1-bit register for signal <isda_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_40> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 64                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_5209_o_GND_5209_o_sub_2_OUT<15:0>> created at line 1308.
    Found 14-bit subtractor for signal <GND_5209_o_GND_5209_o_sub_11_OUT<13:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <xwb_spi_bidir>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/xwb_spi_bidir.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_spi_bidir> synthesized.

Synthesizing Unit <wb_spi_bidir>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_spi_bidir> synthesized.

Synthesizing Unit <spi_bidir_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_top.v".
        Tp = 1
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <divider>.
    Found 8-bit register for signal <bidir_config>.
    Found 8-bit register for signal <ss>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <wb_int_o>.
    Found 1-bit register for signal <ctrl<13>>.
    Found 1-bit register for signal <ctrl<12>>.
    Found 1-bit register for signal <ctrl<11>>.
    Found 1-bit register for signal <ctrl<10>>.
    Found 1-bit register for signal <ctrl<9>>.
    Found 1-bit register for signal <ctrl<8>>.
    Found 1-bit register for signal <ctrl<7>>.
    Found 1-bit register for signal <ctrl<6>>.
    Found 1-bit register for signal <ctrl<5>>.
    Found 1-bit register for signal <ctrl<4>>.
    Found 1-bit register for signal <ctrl<3>>.
    Found 1-bit register for signal <ctrl<2>>.
    Found 1-bit register for signal <ctrl<1>>.
    Found 1-bit register for signal <ctrl<0>>.
    Found 32-bit 12-to-1 multiplexer for signal <wb_dat> created at line 126.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <spi_bidir_top> synthesized.

Synthesizing Unit <spi_bidir_clgen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_clgen.v".
        Tp = 1
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <pos_edge>.
    Found 1-bit register for signal <neg_edge>.
    Found 16-bit subtractor for signal <cnt[15]_GND_5223_o_sub_3_OUT> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <spi_bidir_clgen> synthesized.

Synthesizing Unit <spi_bidir_shift>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_shift.v".
        Tp = 1
    Found 12-bit register for signal <send_bit_cnt>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <mosi_out_en>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <s_out>.
    Found 1-bit register for signal <data<127>>.
    Found 1-bit register for signal <data<126>>.
    Found 1-bit register for signal <data<125>>.
    Found 1-bit register for signal <data<124>>.
    Found 1-bit register for signal <data<123>>.
    Found 1-bit register for signal <data<122>>.
    Found 1-bit register for signal <data<121>>.
    Found 1-bit register for signal <data<120>>.
    Found 1-bit register for signal <data<119>>.
    Found 1-bit register for signal <data<118>>.
    Found 1-bit register for signal <data<117>>.
    Found 1-bit register for signal <data<116>>.
    Found 1-bit register for signal <data<115>>.
    Found 1-bit register for signal <data<114>>.
    Found 1-bit register for signal <data<113>>.
    Found 1-bit register for signal <data<112>>.
    Found 1-bit register for signal <data<111>>.
    Found 1-bit register for signal <data<110>>.
    Found 1-bit register for signal <data<109>>.
    Found 1-bit register for signal <data<108>>.
    Found 1-bit register for signal <data<107>>.
    Found 1-bit register for signal <data<106>>.
    Found 1-bit register for signal <data<105>>.
    Found 1-bit register for signal <data<104>>.
    Found 1-bit register for signal <data<103>>.
    Found 1-bit register for signal <data<102>>.
    Found 1-bit register for signal <data<101>>.
    Found 1-bit register for signal <data<100>>.
    Found 1-bit register for signal <data<99>>.
    Found 1-bit register for signal <data<98>>.
    Found 1-bit register for signal <data<97>>.
    Found 1-bit register for signal <data<96>>.
    Found 1-bit register for signal <data<95>>.
    Found 1-bit register for signal <data<94>>.
    Found 1-bit register for signal <data<93>>.
    Found 1-bit register for signal <data<92>>.
    Found 1-bit register for signal <data<91>>.
    Found 1-bit register for signal <data<90>>.
    Found 1-bit register for signal <data<89>>.
    Found 1-bit register for signal <data<88>>.
    Found 1-bit register for signal <data<87>>.
    Found 1-bit register for signal <data<86>>.
    Found 1-bit register for signal <data<85>>.
    Found 1-bit register for signal <data<84>>.
    Found 1-bit register for signal <data<83>>.
    Found 1-bit register for signal <data<82>>.
    Found 1-bit register for signal <data<81>>.
    Found 1-bit register for signal <data<80>>.
    Found 1-bit register for signal <data<79>>.
    Found 1-bit register for signal <data<78>>.
    Found 1-bit register for signal <data<77>>.
    Found 1-bit register for signal <data<76>>.
    Found 1-bit register for signal <data<75>>.
    Found 1-bit register for signal <data<74>>.
    Found 1-bit register for signal <data<73>>.
    Found 1-bit register for signal <data<72>>.
    Found 1-bit register for signal <data<71>>.
    Found 1-bit register for signal <data<70>>.
    Found 1-bit register for signal <data<69>>.
    Found 1-bit register for signal <data<68>>.
    Found 1-bit register for signal <data<67>>.
    Found 1-bit register for signal <data<66>>.
    Found 1-bit register for signal <data<65>>.
    Found 1-bit register for signal <data<64>>.
    Found 1-bit register for signal <data<63>>.
    Found 1-bit register for signal <data<62>>.
    Found 1-bit register for signal <data<61>>.
    Found 1-bit register for signal <data<60>>.
    Found 1-bit register for signal <data<59>>.
    Found 1-bit register for signal <data<58>>.
    Found 1-bit register for signal <data<57>>.
    Found 1-bit register for signal <data<56>>.
    Found 1-bit register for signal <data<55>>.
    Found 1-bit register for signal <data<54>>.
    Found 1-bit register for signal <data<53>>.
    Found 1-bit register for signal <data<52>>.
    Found 1-bit register for signal <data<51>>.
    Found 1-bit register for signal <data<50>>.
    Found 1-bit register for signal <data<49>>.
    Found 1-bit register for signal <data<48>>.
    Found 1-bit register for signal <data<47>>.
    Found 1-bit register for signal <data<46>>.
    Found 1-bit register for signal <data<45>>.
    Found 1-bit register for signal <data<44>>.
    Found 1-bit register for signal <data<43>>.
    Found 1-bit register for signal <data<42>>.
    Found 1-bit register for signal <data<41>>.
    Found 1-bit register for signal <data<40>>.
    Found 1-bit register for signal <data<39>>.
    Found 1-bit register for signal <data<38>>.
    Found 1-bit register for signal <data<37>>.
    Found 1-bit register for signal <data<36>>.
    Found 1-bit register for signal <data<35>>.
    Found 1-bit register for signal <data<34>>.
    Found 1-bit register for signal <data<33>>.
    Found 1-bit register for signal <data<32>>.
    Found 1-bit register for signal <data<31>>.
    Found 1-bit register for signal <data<30>>.
    Found 1-bit register for signal <data<29>>.
    Found 1-bit register for signal <data<28>>.
    Found 1-bit register for signal <data<27>>.
    Found 1-bit register for signal <data<26>>.
    Found 1-bit register for signal <data<25>>.
    Found 1-bit register for signal <data<24>>.
    Found 1-bit register for signal <data<23>>.
    Found 1-bit register for signal <data<22>>.
    Found 1-bit register for signal <data<21>>.
    Found 1-bit register for signal <data<20>>.
    Found 1-bit register for signal <data<19>>.
    Found 1-bit register for signal <data<18>>.
    Found 1-bit register for signal <data<17>>.
    Found 1-bit register for signal <data<16>>.
    Found 1-bit register for signal <data<15>>.
    Found 1-bit register for signal <data<14>>.
    Found 1-bit register for signal <data<13>>.
    Found 1-bit register for signal <data<12>>.
    Found 1-bit register for signal <data<11>>.
    Found 1-bit register for signal <data<10>>.
    Found 1-bit register for signal <data<9>>.
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 1-bit register for signal <data_miso<127>>.
    Found 1-bit register for signal <data_miso<126>>.
    Found 1-bit register for signal <data_miso<125>>.
    Found 1-bit register for signal <data_miso<124>>.
    Found 1-bit register for signal <data_miso<123>>.
    Found 1-bit register for signal <data_miso<122>>.
    Found 1-bit register for signal <data_miso<121>>.
    Found 1-bit register for signal <data_miso<120>>.
    Found 1-bit register for signal <data_miso<119>>.
    Found 1-bit register for signal <data_miso<118>>.
    Found 1-bit register for signal <data_miso<117>>.
    Found 1-bit register for signal <data_miso<116>>.
    Found 1-bit register for signal <data_miso<115>>.
    Found 1-bit register for signal <data_miso<114>>.
    Found 1-bit register for signal <data_miso<113>>.
    Found 1-bit register for signal <data_miso<112>>.
    Found 1-bit register for signal <data_miso<111>>.
    Found 1-bit register for signal <data_miso<110>>.
    Found 1-bit register for signal <data_miso<109>>.
    Found 1-bit register for signal <data_miso<108>>.
    Found 1-bit register for signal <data_miso<107>>.
    Found 1-bit register for signal <data_miso<106>>.
    Found 1-bit register for signal <data_miso<105>>.
    Found 1-bit register for signal <data_miso<104>>.
    Found 1-bit register for signal <data_miso<103>>.
    Found 1-bit register for signal <data_miso<102>>.
    Found 1-bit register for signal <data_miso<101>>.
    Found 1-bit register for signal <data_miso<100>>.
    Found 1-bit register for signal <data_miso<99>>.
    Found 1-bit register for signal <data_miso<98>>.
    Found 1-bit register for signal <data_miso<97>>.
    Found 1-bit register for signal <data_miso<96>>.
    Found 1-bit register for signal <data_miso<95>>.
    Found 1-bit register for signal <data_miso<94>>.
    Found 1-bit register for signal <data_miso<93>>.
    Found 1-bit register for signal <data_miso<92>>.
    Found 1-bit register for signal <data_miso<91>>.
    Found 1-bit register for signal <data_miso<90>>.
    Found 1-bit register for signal <data_miso<89>>.
    Found 1-bit register for signal <data_miso<88>>.
    Found 1-bit register for signal <data_miso<87>>.
    Found 1-bit register for signal <data_miso<86>>.
    Found 1-bit register for signal <data_miso<85>>.
    Found 1-bit register for signal <data_miso<84>>.
    Found 1-bit register for signal <data_miso<83>>.
    Found 1-bit register for signal <data_miso<82>>.
    Found 1-bit register for signal <data_miso<81>>.
    Found 1-bit register for signal <data_miso<80>>.
    Found 1-bit register for signal <data_miso<79>>.
    Found 1-bit register for signal <data_miso<78>>.
    Found 1-bit register for signal <data_miso<77>>.
    Found 1-bit register for signal <data_miso<76>>.
    Found 1-bit register for signal <data_miso<75>>.
    Found 1-bit register for signal <data_miso<74>>.
    Found 1-bit register for signal <data_miso<73>>.
    Found 1-bit register for signal <data_miso<72>>.
    Found 1-bit register for signal <data_miso<71>>.
    Found 1-bit register for signal <data_miso<70>>.
    Found 1-bit register for signal <data_miso<69>>.
    Found 1-bit register for signal <data_miso<68>>.
    Found 1-bit register for signal <data_miso<67>>.
    Found 1-bit register for signal <data_miso<66>>.
    Found 1-bit register for signal <data_miso<65>>.
    Found 1-bit register for signal <data_miso<64>>.
    Found 1-bit register for signal <data_miso<63>>.
    Found 1-bit register for signal <data_miso<62>>.
    Found 1-bit register for signal <data_miso<61>>.
    Found 1-bit register for signal <data_miso<60>>.
    Found 1-bit register for signal <data_miso<59>>.
    Found 1-bit register for signal <data_miso<58>>.
    Found 1-bit register for signal <data_miso<57>>.
    Found 1-bit register for signal <data_miso<56>>.
    Found 1-bit register for signal <data_miso<55>>.
    Found 1-bit register for signal <data_miso<54>>.
    Found 1-bit register for signal <data_miso<53>>.
    Found 1-bit register for signal <data_miso<52>>.
    Found 1-bit register for signal <data_miso<51>>.
    Found 1-bit register for signal <data_miso<50>>.
    Found 1-bit register for signal <data_miso<49>>.
    Found 1-bit register for signal <data_miso<48>>.
    Found 1-bit register for signal <data_miso<47>>.
    Found 1-bit register for signal <data_miso<46>>.
    Found 1-bit register for signal <data_miso<45>>.
    Found 1-bit register for signal <data_miso<44>>.
    Found 1-bit register for signal <data_miso<43>>.
    Found 1-bit register for signal <data_miso<42>>.
    Found 1-bit register for signal <data_miso<41>>.
    Found 1-bit register for signal <data_miso<40>>.
    Found 1-bit register for signal <data_miso<39>>.
    Found 1-bit register for signal <data_miso<38>>.
    Found 1-bit register for signal <data_miso<37>>.
    Found 1-bit register for signal <data_miso<36>>.
    Found 1-bit register for signal <data_miso<35>>.
    Found 1-bit register for signal <data_miso<34>>.
    Found 1-bit register for signal <data_miso<33>>.
    Found 1-bit register for signal <data_miso<32>>.
    Found 1-bit register for signal <data_miso<31>>.
    Found 1-bit register for signal <data_miso<30>>.
    Found 1-bit register for signal <data_miso<29>>.
    Found 1-bit register for signal <data_miso<28>>.
    Found 1-bit register for signal <data_miso<27>>.
    Found 1-bit register for signal <data_miso<26>>.
    Found 1-bit register for signal <data_miso<25>>.
    Found 1-bit register for signal <data_miso<24>>.
    Found 1-bit register for signal <data_miso<23>>.
    Found 1-bit register for signal <data_miso<22>>.
    Found 1-bit register for signal <data_miso<21>>.
    Found 1-bit register for signal <data_miso<20>>.
    Found 1-bit register for signal <data_miso<19>>.
    Found 1-bit register for signal <data_miso<18>>.
    Found 1-bit register for signal <data_miso<17>>.
    Found 1-bit register for signal <data_miso<16>>.
    Found 1-bit register for signal <data_miso<15>>.
    Found 1-bit register for signal <data_miso<14>>.
    Found 1-bit register for signal <data_miso<13>>.
    Found 1-bit register for signal <data_miso<12>>.
    Found 1-bit register for signal <data_miso<11>>.
    Found 1-bit register for signal <data_miso<10>>.
    Found 1-bit register for signal <data_miso<9>>.
    Found 1-bit register for signal <data_miso<8>>.
    Found 1-bit register for signal <data_miso<7>>.
    Found 1-bit register for signal <data_miso<6>>.
    Found 1-bit register for signal <data_miso<5>>.
    Found 1-bit register for signal <data_miso<4>>.
    Found 1-bit register for signal <data_miso<3>>.
    Found 1-bit register for signal <data_miso<2>>.
    Found 1-bit register for signal <data_miso<1>>.
    Found 1-bit register for signal <data_miso<0>>.
    Found 1-bit register for signal <data_mosi<127>>.
    Found 1-bit register for signal <data_mosi<126>>.
    Found 1-bit register for signal <data_mosi<125>>.
    Found 1-bit register for signal <data_mosi<124>>.
    Found 1-bit register for signal <data_mosi<123>>.
    Found 1-bit register for signal <data_mosi<122>>.
    Found 1-bit register for signal <data_mosi<121>>.
    Found 1-bit register for signal <data_mosi<120>>.
    Found 1-bit register for signal <data_mosi<119>>.
    Found 1-bit register for signal <data_mosi<118>>.
    Found 1-bit register for signal <data_mosi<117>>.
    Found 1-bit register for signal <data_mosi<116>>.
    Found 1-bit register for signal <data_mosi<115>>.
    Found 1-bit register for signal <data_mosi<114>>.
    Found 1-bit register for signal <data_mosi<113>>.
    Found 1-bit register for signal <data_mosi<112>>.
    Found 1-bit register for signal <data_mosi<111>>.
    Found 1-bit register for signal <data_mosi<110>>.
    Found 1-bit register for signal <data_mosi<109>>.
    Found 1-bit register for signal <data_mosi<108>>.
    Found 1-bit register for signal <data_mosi<107>>.
    Found 1-bit register for signal <data_mosi<106>>.
    Found 1-bit register for signal <data_mosi<105>>.
    Found 1-bit register for signal <data_mosi<104>>.
    Found 1-bit register for signal <data_mosi<103>>.
    Found 1-bit register for signal <data_mosi<102>>.
    Found 1-bit register for signal <data_mosi<101>>.
    Found 1-bit register for signal <data_mosi<100>>.
    Found 1-bit register for signal <data_mosi<99>>.
    Found 1-bit register for signal <data_mosi<98>>.
    Found 1-bit register for signal <data_mosi<97>>.
    Found 1-bit register for signal <data_mosi<96>>.
    Found 1-bit register for signal <data_mosi<95>>.
    Found 1-bit register for signal <data_mosi<94>>.
    Found 1-bit register for signal <data_mosi<93>>.
    Found 1-bit register for signal <data_mosi<92>>.
    Found 1-bit register for signal <data_mosi<91>>.
    Found 1-bit register for signal <data_mosi<90>>.
    Found 1-bit register for signal <data_mosi<89>>.
    Found 1-bit register for signal <data_mosi<88>>.
    Found 1-bit register for signal <data_mosi<87>>.
    Found 1-bit register for signal <data_mosi<86>>.
    Found 1-bit register for signal <data_mosi<85>>.
    Found 1-bit register for signal <data_mosi<84>>.
    Found 1-bit register for signal <data_mosi<83>>.
    Found 1-bit register for signal <data_mosi<82>>.
    Found 1-bit register for signal <data_mosi<81>>.
    Found 1-bit register for signal <data_mosi<80>>.
    Found 1-bit register for signal <data_mosi<79>>.
    Found 1-bit register for signal <data_mosi<78>>.
    Found 1-bit register for signal <data_mosi<77>>.
    Found 1-bit register for signal <data_mosi<76>>.
    Found 1-bit register for signal <data_mosi<75>>.
    Found 1-bit register for signal <data_mosi<74>>.
    Found 1-bit register for signal <data_mosi<73>>.
    Found 1-bit register for signal <data_mosi<72>>.
    Found 1-bit register for signal <data_mosi<71>>.
    Found 1-bit register for signal <data_mosi<70>>.
    Found 1-bit register for signal <data_mosi<69>>.
    Found 1-bit register for signal <data_mosi<68>>.
    Found 1-bit register for signal <data_mosi<67>>.
    Found 1-bit register for signal <data_mosi<66>>.
    Found 1-bit register for signal <data_mosi<65>>.
    Found 1-bit register for signal <data_mosi<64>>.
    Found 1-bit register for signal <data_mosi<63>>.
    Found 1-bit register for signal <data_mosi<62>>.
    Found 1-bit register for signal <data_mosi<61>>.
    Found 1-bit register for signal <data_mosi<60>>.
    Found 1-bit register for signal <data_mosi<59>>.
    Found 1-bit register for signal <data_mosi<58>>.
    Found 1-bit register for signal <data_mosi<57>>.
    Found 1-bit register for signal <data_mosi<56>>.
    Found 1-bit register for signal <data_mosi<55>>.
    Found 1-bit register for signal <data_mosi<54>>.
    Found 1-bit register for signal <data_mosi<53>>.
    Found 1-bit register for signal <data_mosi<52>>.
    Found 1-bit register for signal <data_mosi<51>>.
    Found 1-bit register for signal <data_mosi<50>>.
    Found 1-bit register for signal <data_mosi<49>>.
    Found 1-bit register for signal <data_mosi<48>>.
    Found 1-bit register for signal <data_mosi<47>>.
    Found 1-bit register for signal <data_mosi<46>>.
    Found 1-bit register for signal <data_mosi<45>>.
    Found 1-bit register for signal <data_mosi<44>>.
    Found 1-bit register for signal <data_mosi<43>>.
    Found 1-bit register for signal <data_mosi<42>>.
    Found 1-bit register for signal <data_mosi<41>>.
    Found 1-bit register for signal <data_mosi<40>>.
    Found 1-bit register for signal <data_mosi<39>>.
    Found 1-bit register for signal <data_mosi<38>>.
    Found 1-bit register for signal <data_mosi<37>>.
    Found 1-bit register for signal <data_mosi<36>>.
    Found 1-bit register for signal <data_mosi<35>>.
    Found 1-bit register for signal <data_mosi<34>>.
    Found 1-bit register for signal <data_mosi<33>>.
    Found 1-bit register for signal <data_mosi<32>>.
    Found 1-bit register for signal <data_mosi<31>>.
    Found 1-bit register for signal <data_mosi<30>>.
    Found 1-bit register for signal <data_mosi<29>>.
    Found 1-bit register for signal <data_mosi<28>>.
    Found 1-bit register for signal <data_mosi<27>>.
    Found 1-bit register for signal <data_mosi<26>>.
    Found 1-bit register for signal <data_mosi<25>>.
    Found 1-bit register for signal <data_mosi<24>>.
    Found 1-bit register for signal <data_mosi<23>>.
    Found 1-bit register for signal <data_mosi<22>>.
    Found 1-bit register for signal <data_mosi<21>>.
    Found 1-bit register for signal <data_mosi<20>>.
    Found 1-bit register for signal <data_mosi<19>>.
    Found 1-bit register for signal <data_mosi<18>>.
    Found 1-bit register for signal <data_mosi<17>>.
    Found 1-bit register for signal <data_mosi<16>>.
    Found 1-bit register for signal <data_mosi<15>>.
    Found 1-bit register for signal <data_mosi<14>>.
    Found 1-bit register for signal <data_mosi<13>>.
    Found 1-bit register for signal <data_mosi<12>>.
    Found 1-bit register for signal <data_mosi<11>>.
    Found 1-bit register for signal <data_mosi<10>>.
    Found 1-bit register for signal <data_mosi<9>>.
    Found 1-bit register for signal <data_mosi<8>>.
    Found 1-bit register for signal <data_mosi<7>>.
    Found 1-bit register for signal <data_mosi<6>>.
    Found 1-bit register for signal <data_mosi<5>>.
    Found 1-bit register for signal <data_mosi<4>>.
    Found 1-bit register for signal <data_mosi<3>>.
    Found 1-bit register for signal <data_mosi<2>>.
    Found 1-bit register for signal <data_mosi<1>>.
    Found 1-bit register for signal <data_mosi<0>>.
    Found 8-bit subtractor for signal <len[6]_cnt[7]_sub_4_OUT> created at line 91.
    Found 8-bit subtractor for signal <cnt[7]_GND_5225_o_sub_5_OUT> created at line 91.
    Found 8-bit subtractor for signal <len[6]_cnt[7]_sub_10_OUT> created at line 92.
    Found 8-bit adder for signal <cnt[7]_GND_5225_o_add_7_OUT> created at line 92.
    Found 12-bit adder for signal <send_bit_cnt[11]_GND_5225_o_add_16_OUT> created at line 116.
    Found 1-bit 128-to-1 multiplexer for signal <tx_bit_pos[6]_data[127]_Mux_26_o> created at line 164.
    Found 1-bit 128-to-1 multiplexer for signal <rx_bit_pos[6]_data_miso[127]_Mux_31_o> created at line 293.
    Found 1-bit 128-to-1 multiplexer for signal <rx_bit_pos[6]_data_mosi[127]_Mux_33_o> created at line 294.
    Found 12-bit comparator lessequal for signal <n0027> created at line 137
    Found 12-bit comparator greater for signal <GND_5225_o_send_bit_cnt[11]_LessThan_26_o> created at line 139
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 407 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 146 Multiplexer(s).
Unit <spi_bidir_shift> synthesized.

Synthesizing Unit <wb_stream_source_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_source_gen.vhd".
        g_wbs_interface_width = narrow2
WARNING:Xst:647 - Input <adr32_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dat32_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel32_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr64_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dat64_i<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel64_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr128_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dat128_i<127:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel128_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_source_gen.vhd" line 182: Output port <full_o> of the instance <cmp_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <src_adr32_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_dat32_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_sel32_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_adr64_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_dat64_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_sel64_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_adr128_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_dat128_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_sel128_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <cyc_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wb_stream_source_gen> synthesized.

Synthesizing Unit <generic_shiftreg_fifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd".
        g_data_width = 25
        g_size = 32
    Found 25-bit register for signal <fifo_store<30>>.
    Found 25-bit register for signal <fifo_store<29>>.
    Found 25-bit register for signal <fifo_store<28>>.
    Found 25-bit register for signal <fifo_store<27>>.
    Found 25-bit register for signal <fifo_store<26>>.
    Found 25-bit register for signal <fifo_store<25>>.
    Found 25-bit register for signal <fifo_store<24>>.
    Found 25-bit register for signal <fifo_store<23>>.
    Found 25-bit register for signal <fifo_store<22>>.
    Found 25-bit register for signal <fifo_store<21>>.
    Found 25-bit register for signal <fifo_store<20>>.
    Found 25-bit register for signal <fifo_store<19>>.
    Found 25-bit register for signal <fifo_store<18>>.
    Found 25-bit register for signal <fifo_store<17>>.
    Found 25-bit register for signal <fifo_store<16>>.
    Found 25-bit register for signal <fifo_store<15>>.
    Found 25-bit register for signal <fifo_store<14>>.
    Found 25-bit register for signal <fifo_store<13>>.
    Found 25-bit register for signal <fifo_store<12>>.
    Found 25-bit register for signal <fifo_store<11>>.
    Found 25-bit register for signal <fifo_store<10>>.
    Found 25-bit register for signal <fifo_store<9>>.
    Found 25-bit register for signal <fifo_store<8>>.
    Found 25-bit register for signal <fifo_store<7>>.
    Found 25-bit register for signal <fifo_store<6>>.
    Found 25-bit register for signal <fifo_store<5>>.
    Found 25-bit register for signal <fifo_store<4>>.
    Found 25-bit register for signal <fifo_store<3>>.
    Found 25-bit register for signal <fifo_store<2>>.
    Found 25-bit register for signal <fifo_store<1>>.
    Found 25-bit register for signal <fifo_store<0>>.
    Found 1-bit register for signal <empty>.
    Found 5-bit register for signal <pointer>.
    Found 25-bit register for signal <fifo_store<31>>.
    Found 5-bit adder for signal <pointer[4]_GND_5232_o_add_65_OUT> created at line 142.
    Found 5-bit subtractor for signal <GND_5232_o_GND_5232_o_sub_67_OUT<4:0>> created at line 144.
INFO:Xst:3019 - HDL ADVISOR - 800 flip-flops were inferred for signal <fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 25-bit 32-to-1 multiplexer for signal <q_o> created at line 109.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 806 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_shiftreg_fifo> synthesized.

Synthesizing Unit <gc_ext_pulse_sync>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_ext_pulse_sync.vhd".
        g_min_pulse_width = 1
        g_clk_frequency = 130
        g_output_polarity = '0'
        g_output_retrig = false
        g_output_length = 1
    Found 2-bit register for signal <s_pulse_length_cnt>.
    Found 2-bit register for signal <s_monostable_cnt>.
    Found 2-bit register for signal <s_pulse_sync_reg>.
    Found 1-bit register for signal <s_sync_pulse<0>>.
    Found 1-bit register for signal <s_sync_pulse<1>>.
    Found 1-bit register for signal <s_output_pulse>.
    Found 2-bit adder for signal <s_pulse_length_cnt[1]_GND_6297_o_add_2_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_6297_o_GND_6297_o_sub_9_OUT<1:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <gc_ext_pulse_sync> synthesized.

Synthesizing Unit <gc_extend_pulse_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 20000000
    Found 32-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 32-bit subtractor for signal <GND_6298_o_GND_6298_o_sub_2_OUT<31:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_2> synthesized.

Synthesizing Unit <xwb_dbe_periph>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/xwb_dbe_periph.vhd".
        g_interface_mode = classic
        g_address_granularity = word
        g_cntr_period = 100000
        g_num_leds = 8
        g_num_buttons = 8
WARNING:Xst:653 - Signal <slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_dbe_periph> synthesized.

Synthesizing Unit <wb_dbe_periph>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd".
        g_interface_mode = classic
        g_address_granularity = word
        g_cntr_period = 100000
        g_num_leds = 8
        g_num_buttons = 8
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 84: Output port <slave_o[0]_int> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 119: Output port <desc_o> of the instance <cmp_uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 134: Output port <desc_o> of the instance <cmp_leds> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 158: Output port <desc_o> of the instance <cmp_buttons> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 182: Output port <desc_o> of the instance <cmp_xwb_tics> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wb_dbe_periph> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 4
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000111100000000000000000000000000000000000000000000000011001110010000101111110110101111101110011101110100000000000000000000000000000001001000000001001100000010001001010100001101000101010100100100111001011111010101000100100101000011010100110101111101000011010011110101010101001110010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000000001100101000100110101101010100110101110010101000000000000000000000000000000010010000000010010000000110000010101000111010100110100100101011111010001110101000001001001010011110101111100110011001100100010000000100000001000000010000000100000001000000010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000110010100010011010110101010011010111001010100000000000000000000000000000001001000000001001000000011000001010100011101010011010010010101111101000111010100000100100101001111010111110011001100110010001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001010001010010101110001100110101110000000000000000000000000000000010010000000010010000100000001000101000011010001010101001001001110010111110101001101001001010011010101000001001100010001010101111101010101010000010101001001010100001000000010000000100
00000000001")
        g_sdb_addr = "00000000000000000000010000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_3> synthesized.

Synthesizing Unit <sdb_rom_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000111100000000000000000000000000000000000000000000000011001110010000101111110110101111101110011101110100000000000000000000000000000001001000000001001100000010001001010100001101000101010100100100111001011111010101000100100101000011010100110101111101000011010011110101010101001110010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000000001100101000100110101101010100110101110010101000000000000000000000000000000010010000000010010000000110000010101000111010100110100100101011111010001110101000001001001010011110101111100110011001100100010000000100000001000000010000000100000001000000010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000110010100010011010110101010011010111001010100000000000000000000000000000001001000000001001000000011000001010100011101010011010010010101111101000111010100000100100101001111010111110011001100110010001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001010001010010101110001100110101110000000000000000000000000000000010010000000010010000100000001000101000011010001010101001001001110010111110101001101001001010011010101000001001100010001010101111101010101010000010101001001010100001000000010000000100
00000000001")
        g_bus_end = "0000000000000000000000000000000000000000000000000000011111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_3', is tied to its initial value.
    Found 128x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 7-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sdb_rom_3> synthesized.

Synthesizing Unit <xwb_crossbar_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 5
        g_registered = true
        g_address = ("00000000000000000000010000000000","00000000000000000000001100000000","00000000000000000000001000000000","00000000000000000000000100000000","00000000000000000000000000000000")
        g_mask = ("00000000000000000000011000000000","00000000000000000000011111110000","00000000000000000000011100000000","00000000000000000000011100000000","00000000000000000000011100000000")
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <xwb_crossbar_3> synthesized.

Synthesizing Unit <xwb_simple_uart>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd".
        g_with_virtual_uart = false
        g_with_physical_uart = true
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_simple_uart> synthesized.

Synthesizing Unit <wb_simple_uart>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd".
        g_with_virtual_uart = false
        g_with_physical_uart = true
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 177: Output port <regs_o_host_tdr_data_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 177: Output port <host_rack_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 229: Output port <rx_error_o> of the instance <gen_phys_uart.U_RX> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <regs_in_host_rdr_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_in_host_rdr_count_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_in_host_tdr_rdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_in_host_rdr_rdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <regs_in_sr_rx_rdy_i>.
    Found 8-bit register for signal <regs_in_rdr_rx_data_i>.
    Found 32-bit register for signal <uart_bcr>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <wb_simple_uart> synthesized.

Synthesizing Unit <simple_uart_wb>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <regs_o_bcr_wr_o>.
    Found 1-bit register for signal <regs_o_tdr_tx_data_wr_o>.
    Found 1-bit register for signal <regs_o_host_tdr_data_wr_o>.
    Found 1-bit register for signal <rdr_rack_o>.
    Found 1-bit register for signal <host_rack_o>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:8>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<7:7>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
    Summary:
	inferred  45 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <simple_uart_wb> synthesized.

Synthesizing Unit <uart_baud_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd".
        g_baud_acc_width = 16
    Found 8-bit register for signal <Baud_sreg>.
    Found 17-bit register for signal <Baud8GeneratorAcc>.
    Found 17-bit adder for signal <GND_6315_o_Baud8GeneratorInc[16]_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_baud_gen> synthesized.

Synthesizing Unit <uart_async_tx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd".
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <TxD>.
    Found 8-bit register for signal <TxD_dataReg>.
    Found finite state machine <FSM_41> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_3899_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <muxbit> created at line 130.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_tx> synthesized.

Synthesizing Unit <uart_async_rx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd".
    Found 1-bit register for signal <RxD_bit_inv>.
    Found 2-bit register for signal <RxD_cnt_inv>.
    Found 4-bit register for signal <bit_spacing>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_error>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 2-bit register for signal <RxD_sync_inv>.
    Found finite state machine <FSM_42> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_3909_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_43> for signal <RxD_sync_inv>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_3909_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <RxD_cnt_inv[1]_GND_6317_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6317_o_GND_6317_o_add_16_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_6317_o_GND_6317_o_sub_7_OUT<1:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <uart_async_rx> synthesized.

Synthesizing Unit <xwb_gpio_port>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_num_pins = 8
        g_with_builtin_tristates = false
WARNING:Xst:647 - Input <slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_gpio_port> synthesized.

Synthesizing Unit <wb_gpio_port>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_num_pins = 8
        g_with_builtin_tristates = false
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[0].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[0].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[1].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[1].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[2].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[2].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[3].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[3].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[4].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[4].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[5].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[5].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[6].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[6].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[7].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[7].INPUT_SYNC> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <gpio_b> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <gpio_in_synced<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <out_reg>.
    Found 32-bit register for signal <wb_out_dat>.
    Found 1-bit register for signal <ack_int>.
    Found 32-bit register for signal <dir_reg>.
    Found 8x1-bit Read Only RAM for signal <write_mask<0>>
    Found 8-bit tristate buffer for signal <gpio_b> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  97 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <wb_gpio_port> synthesized.

Synthesizing Unit <xwb_tics>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd".
        g_interface_mode = pipelined
        g_address_granularity = word
        g_period = 100000
WARNING:Xst:647 - Input <slave_i_adr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_tics> synthesized.

Synthesizing Unit <wb_tics>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd".
        g_interface_mode = pipelined
        g_address_granularity = word
        g_period = 100000
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <master_o_sel> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <master_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <cntr_overflow>.
    Found 32-bit register for signal <cntr_tics>.
    Found 1-bit register for signal <wb_out_ack>.
    Found 32-bit register for signal <wb_out_dat>.
    Found 24-bit register for signal <cntr_div>.
    Found 24-bit adder for signal <cntr_div[23]_GND_6327_o_add_3_OUT> created at line 1241.
    Found 32-bit adder for signal <cntr_tics[31]_GND_6327_o_add_7_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <wb_tics> synthesized.

Synthesizing Unit <wb_slave_adapter_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = word
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 29
 128x32-bit single-port Read Only RAM                  : 2
 16384x32-bit dual-port RAM                            : 1
 16x1-bit single-port Read Only RAM                    : 1
 16x32-bit dual-port RAM                               : 1
 22528x32-bit dual-port RAM                            : 1
 256x32-bit dual-port RAM                              : 4
 256x32-bit single-port Read Only RAM                  : 1
 32x8-bit single-port RAM                              : 1
 32x8-bit single-port Read Only RAM                    : 1
 4x2-bit single-port Read Only RAM                     : 2
 4x3-bit single-port Read Only RAM                     : 1
 4x6-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 10
 8x18-bit single-port Read Only RAM                    : 2
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 459
 1-bit adder                                           : 10
 10-bit adder                                          : 6
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 8
 12-bit subtractor                                     : 1
 13-bit adder                                          : 3
 13-bit subtractor                                     : 2
 14-bit subtractor                                     : 4
 15-bit subtractor                                     : 3
 16-bit adder                                          : 22
 16-bit subtractor                                     : 7
 17-bit adder                                          : 10
 17-bit subtractor                                     : 1
 18-bit subtractor                                     : 2
 2-bit adder                                           : 42
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 40
 20-bit adder                                          : 2
 20-bit subtractor                                     : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 2
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 19
 3-bit subtractor                                      : 14
 30-bit adder                                          : 5
 30-bit subtractor                                     : 2
 32-bit adder                                          : 11
 32-bit subtractor                                     : 4
 4-bit adder                                           : 56
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
 48-bit adder                                          : 12
 48-bit subtractor                                     : 2
 5-bit adder                                           : 23
 5-bit addsub                                          : 11
 5-bit subtractor                                      : 15
 57-bit adder                                          : 2
 6-bit adder                                           : 25
 6-bit addsub                                          : 2
 6-bit subtractor                                      : 7
 64-bit subtractor                                     : 2
 7-bit adder                                           : 8
 7-bit subtractor                                      : 2
 8-bit adder                                           : 32
 8-bit addsub                                          : 3
 8-bit subtractor                                      : 8
 9-bit adder                                           : 3
 9-bit subtractor                                      : 9
# Registers                                            : 5927
 1-bit register                                        : 4161
 10-bit register                                       : 20
 11-bit register                                       : 13
 12-bit register                                       : 10
 128-bit register                                      : 11
 13-bit register                                       : 12
 14-bit register                                       : 10
 15-bit register                                       : 4
 16-bit register                                       : 84
 160-bit register                                      : 3
 17-bit register                                       : 13
 2-bit register                                        : 190
 20-bit register                                       : 4
 22-bit register                                       : 1
 24-bit register                                       : 2
 25-bit register                                       : 128
 256-bit register                                      : 8
 28-bit register                                       : 3
 29-bit register                                       : 1
 3-bit register                                        : 83
 30-bit register                                       : 7
 31-bit register                                       : 2
 32-bit register                                       : 103
 33-bit register                                       : 4
 36-bit register                                       : 71
 4-bit register                                        : 454
 40-bit register                                       : 6
 44-bit register                                       : 1
 48-bit register                                       : 8
 5-bit register                                        : 95
 51-bit register                                       : 2
 55-bit register                                       : 1
 6-bit register                                        : 170
 64-bit register                                       : 67
 66-bit register                                       : 2
 7-bit register                                        : 17
 72-bit register                                       : 5
 8-bit register                                        : 136
 9-bit register                                        : 14
 96-bit register                                       : 1
# Comparators                                          : 167
 1-bit comparator equal                                : 5
 10-bit comparator equal                               : 2
 11-bit comparator equal                               : 5
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 5
 16-bit comparator equal                               : 7
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 4
 2-bit comparator greater                              : 7
 3-bit comparator equal                                : 5
 3-bit comparator greater                              : 3
 3-bit comparator lessequal                            : 5
 3-bit comparator not equal                            : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 10
 4-bit comparator greater                              : 13
 4-bit comparator lessequal                            : 7
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 7
 5-bit comparator lessequal                            : 4
 5-bit comparator not equal                            : 3
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 5
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 18
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 5
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 7629
 1-bit 128-to-1 multiplexer                            : 3
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 5675
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 298
 10-bit 2-to-1 multiplexer                             : 40
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 7
 128-bit 2-to-1 multiplexer                            : 10
 13-bit 2-to-1 multiplexer                             : 3
 14-bit 2-to-1 multiplexer                             : 18
 15-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 58
 16-bit 3-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 129
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 12
 22-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 6
 25-bit 32-to-1 multiplexer                            : 4
 28-bit 2-to-1 multiplexer                             : 5
 29-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 105
 3-bit 3-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 7
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 184
 32-bit 25-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 6
 36-bit 2-to-1 multiplexer                             : 133
 4-bit 2-to-1 multiplexer                              : 138
 4-bit 4-to-1 multiplexer                              : 144
 4-bit 6-to-1 multiplexer                              : 3
 40-bit 2-to-1 multiplexer                             : 7
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 53
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 91
 64-bit 2-to-1 multiplexer                             : 118
 7-bit 2-to-1 multiplexer                              : 7
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 252
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 14
 96-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 1-bit shifter logical left                            : 7
# Tristates                                            : 1029
 1-bit tristate buffer                                 : 1027
 8-bit tristate buffer                                 : 2
# FSMs                                                 : 63
# Xors                                                 : 355
 1-bit xor2                                            : 236
 1-bit xor3                                            : 18
 1-bit xor4                                            : 10
 32-bit xor2                                           : 91

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../platform/virtex6/chipscope/ila/chipscope_ila.ngc>.
Reading core <../../../platform/virtex6/chipscope/icon_4_port/chipscope_icon_4_port.ngc>.
Reading core <../../../ip_cores/pcie/ml605/prime_FIFO_plain.ngc>.
Reading core <../../../ip_cores/pcie/ml605/mbuf_128x72.ngc>.
Reading core <../../../ip_cores/pcie/ml605/sfifo_15x128.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <cmp_chipscope_ila_2_ethmac_tx>.
Loading core <chipscope_icon_4_port> for timing and area information for instance <cmp_chipscope_icon_0>.
Loading core <chipscope_ila> for timing and area information for instance <cmp_chipscope_ila_3_fmc130m_4ch_periph>.
Loading core <chipscope_ila> for timing and area information for instance <cmp_chipscope_ila_0_fmc130m_4ch_clk0>.
Loading core <chipscope_ila> for timing and area information for instance <cmp_chipscope_ila_1_fmc130m_4ch_clk1>.
Loading core <prime_FIFO_plain> for timing and area information for instance <wpipe_fifo>.
Loading core <prime_FIFO_plain> for timing and area information for instance <rpipec_fifo>.
Loading core <prime_FIFO_plain> for timing and area information for instance <rpiped_fifo>.
Loading core <mBuf_128x72> for timing and area information for instance <ABB_Tx_MBuffer>.
Loading core <sfifo_15x128> for timing and area information for instance <pioCplD_Buffer>.
Loading core <sfifo_15x128> for timing and area information for instance <DMA_DSP_Buffer>.
Loading core <sfifo_15x128> for timing and area information for instance <US_TLP_Buffer>.
Loading core <prime_FIFO_plain> for timing and area information for instance <DDR_pipe_write_fifo>.
Loading core <prime_FIFO_plain> for timing and area information for instance <DDR_pipe_read_C_fifo>.
Loading core <prime_FIFO_plain> for timing and area information for instance <DDR_pipe_read_D_fifo>.
Loading core <sfifo_15x128> for timing and area information for instance <DDR_pipe_write_f2m_fifo>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1290 - Hierarchical block <gwhf.whf> is unconnected in block <gl0.wr>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <grss.gpe.rdpe> is unconnected in block <gl0.rd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gwhf.whf> is unconnected in block <gl0.wr>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <grss.gpe.rdpe> is unconnected in block <gl0.rd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <grss.gdc.dc> is unconnected in block <gl0.rd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gwhf.whf> is unconnected in block <gl0.wr>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rst_r> in Unit <u_phy_control_io> is equivalent to the following FF/Latch, which will be removed : <rst_delayed_0> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <u_phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_xhdl2_0> in Unit <u_phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_xhdl2_1> <rst_rsync_xhdl2_2> <rst_rsync_xhdl2_3> 
INFO:Xst:2261 - The FF/Latch <rst_oserdes_cpt_r_0> in Unit <u_phy_rdclk_gen> is equivalent to the following 9 FFs/Latches, which will be removed : <rst_oserdes_cpt_r_1> <rst_oserdes_cpt_r_2> <rst_oserdes_cpt_r_3> <rst_oserdes_cpt_r_4> <rst_oserdes_cpt_r_5> <rst_oserdes_cpt_r_6> <rst_oserdes_cpt_r_7> <rst_oserdes_rsync_r_0> <rst_oserdes_rsync_r_1> 
INFO:Xst:2261 - The FF/Latch <dlyrst_cpt_r_0> in Unit <u_phy_rdclk_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <dlyrst_cpt_r_1> <dlyrst_cpt_r_2> <dlyrst_cpt_r_3> <dlyrst_cpt_r_4> <dlyrst_cpt_r_5> <dlyrst_cpt_r_6> <dlyrst_cpt_r_7> 
INFO:Xst:2261 - The FF/Latch <dlyrst_rsync_r_0> in Unit <u_phy_rdclk_gen> is equivalent to the following FF/Latch, which will be removed : <dlyrst_rsync_r_1> 
INFO:Xst:2261 - The FF/Latch <mr1_r_0_1> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <mr1_r_0_2> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <u_phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <gen_pd[0].gen_pd_inst.u_phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_4> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_5> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_27> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_28> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_36> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_37> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_45> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_46> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_11> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_12> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_20> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_21> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_39> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_40> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_48> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_49> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_5> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_6> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_14> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_15> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_18> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_19> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_37> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_38> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_46> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_47> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_3> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_4> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_12> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_13> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_31> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_32> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_21> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_22> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_40> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_41> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_49> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_50> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_6> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_7> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_15> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_16> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_24> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_25> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_43> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_44> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_47> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_48> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_9> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_10> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_28> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_29> 
INFO:Xst:2261 - The FF/Latch <Sys_IRQ_i_13> in Unit <Memory_Space> is equivalent to the following 11 FFs/Latches, which will be removed : <Sys_IRQ_i_14> <Sys_IRQ_i_10> <Sys_IRQ_i_12> <Sys_IRQ_i_11> <Sys_IRQ_i_7> <Sys_IRQ_i_9> <Sys_IRQ_i_8> <Sys_IRQ_i_6> <Sys_IRQ_i_3> <Sys_IRQ_i_2> <Sys_IRQ_i_15> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_13> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_14> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_32> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_33> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_22> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_23> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_41> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_42> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_35> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_36> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_44> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_45> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_10> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_11> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_19> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_20> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_38> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_39> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_23> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_24> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_42> in Unit <Memory_Space> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_43> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_42> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_10> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_32> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_0> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_43> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_11> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_33> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_1> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_44> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_12> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_34> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_2> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_45> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_13> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_35> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_3> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_46> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_14> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_36> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_4> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_47> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_15> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_52> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_20> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_37> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_5> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_48> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_16> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_53> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_21> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_38> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_6> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_49> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_17> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_54> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_22> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_39> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_7> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_50> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_18> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_55> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_23> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_40> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_8> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_51> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_19> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_56> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_24> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_41> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_9> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_57> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_25> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_62> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_30> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_58> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_26> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_63> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_31> 
INFO:Xst:2261 - The FF/Latch <DDR_rdc_din_i_32> in Unit <ABB_Tx_MReader> is equivalent to the following 21 FFs/Latches, which will be removed : <DDR_rdc_din_i_33> <DDR_rdc_din_i_44> <DDR_rdc_din_i_45> <DDR_rdc_din_i_46> <DDR_rdc_din_i_47> <DDR_rdc_din_i_48> <DDR_rdc_din_i_49> <DDR_rdc_din_i_50> <DDR_rdc_din_i_51> <DDR_rdc_din_i_52> <DDR_rdc_din_i_53> <DDR_rdc_din_i_54> <DDR_rdc_din_i_55> <DDR_rdc_din_i_56> <DDR_rdc_din_i_57> <DDR_rdc_din_i_58> <DDR_rdc_din_i_59> <DDR_rdc_din_i_60> <DDR_rdc_din_i_61> <DDR_rdc_din_i_62> <DDR_rdc_din_i_63> 
INFO:Xst:2261 - The FF/Latch <wb_rdc_din_i_32> in Unit <ABB_Tx_MReader> is equivalent to the following 21 FFs/Latches, which will be removed : <wb_rdc_din_i_33> <wb_rdc_din_i_44> <wb_rdc_din_i_45> <wb_rdc_din_i_46> <wb_rdc_din_i_47> <wb_rdc_din_i_48> <wb_rdc_din_i_49> <wb_rdc_din_i_50> <wb_rdc_din_i_51> <wb_rdc_din_i_52> <wb_rdc_din_i_53> <wb_rdc_din_i_54> <wb_rdc_din_i_55> <wb_rdc_din_i_56> <wb_rdc_din_i_57> <wb_rdc_din_i_58> <wb_rdc_din_i_59> <wb_rdc_din_i_60> <wb_rdc_din_i_61> <wb_rdc_din_i_62> <wb_rdc_din_i_63> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_59> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_27> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_60> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_28> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_61> in Unit <ABB_Tx_MReader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_29> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_8> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_9> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_13> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_14> 
INFO:Xst:2261 - The FF/Latch <us_DMA_Bytes_i_0> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <us_DMA_Bytes_i_1> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_7> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_8> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_12> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_13> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_6> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_7> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_5> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_6> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_4> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_5> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_3> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_4> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_2> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_3> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_0> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_0> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_1> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_2> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_1> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_1> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_0> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_1> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_2> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_2> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_3> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_3> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_4> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_4> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_5> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_5> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_6> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_6> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_7> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_7> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_8> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_8> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_9> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <RdNumber_9> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_29> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_30> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_28> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_29> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_27> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_28> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_21> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_22> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_26> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_27> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_20> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_21> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_25> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_26> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_19> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_20> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_24> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_25> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_18> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_19> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_23> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_24> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_17> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_18> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_22> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_23> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_11> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_12> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_16> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_17> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_10> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_11> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_15> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_16> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_9> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_10> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_14> in Unit <tx_Itf> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_15> 
INFO:Xst:2261 - The FF/Latch <DMA_Status_i_2> in Unit <Downstream_DMA_Engine> is equivalent to the following 2 FFs/Latches, which will be removed : <DMA_Status_i_5> <DMA_Status_i_6> 
INFO:Xst:2261 - The FF/Latch <DMA_Status_i_2> in Unit <Upstream_DMA_Engine> is equivalent to the following 2 FFs/Latches, which will be removed : <DMA_Status_i_5> <DMA_Status_i_6> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_0> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_0> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_1> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_1> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_2> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_2> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_3> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_3> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_4> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_4> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_5> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_5> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_6> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_6> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_7> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_7> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_8> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_8> 
INFO:Xst:2261 - The FF/Latch <usTlp_MWr_Leng_9> in Unit <Upstream_DMA_Engine> is equivalent to the following FF/Latch, which will be removed : <usTlp_Qout_reg_9> 
INFO:Xst:2261 - The FF/Latch <CplD_Leng_in_Bytes_r1_0> in Unit <CplD_Channel> is equivalent to the following FF/Latch, which will be removed : <CplD_Leng_in_Bytes_r1_1> 
INFO:Xst:2261 - The FF/Latch <counter_comp_0> in Unit <RXCTRL> is equivalent to the following 6 FFs/Latches, which will be removed : <counter_comp_5> <counter_comp_6> <counter_comp_7> <counter_comp_8> <counter_comp_9> <counter_comp_10> 
INFO:Xst:2261 - The FF/Latch <s_EB_TX_HDR_EB_MAGIC_0> in Unit <EB> is equivalent to the following 12 FFs/Latches, which will be removed : <s_EB_TX_HDR_EB_MAGIC_1> <s_EB_TX_HDR_EB_MAGIC_2> <s_EB_TX_HDR_EB_MAGIC_3> <s_EB_TX_HDR_EB_MAGIC_5> <s_EB_TX_HDR_EB_MAGIC_6> <s_EB_TX_HDR_EB_MAGIC_9> <s_EB_TX_HDR_EB_MAGIC_10> <s_EB_TX_HDR_EB_MAGIC_11> <s_EB_TX_HDR_EB_MAGIC_14> <s_EB_TX_HDR_VER_0> <s_EB_TX_HDR_ADDR_SIZE_2> <s_EB_TX_HDR_PORT_SIZE_2> 
INFO:Xst:2261 - The FF/Latch <s_EB_TX_HDR_EB_MAGIC_4> in Unit <EB> is equivalent to the following 14 FFs/Latches, which will be removed : <s_EB_TX_HDR_EB_MAGIC_7> <s_EB_TX_HDR_EB_MAGIC_8> <s_EB_TX_HDR_EB_MAGIC_12> <s_EB_TX_HDR_EB_MAGIC_13> <s_EB_TX_HDR_EB_MAGIC_15> <s_EB_TX_HDR_VER_1> <s_EB_TX_HDR_VER_2> <s_EB_TX_HDR_VER_3> <s_EB_TX_HDR_ADDR_SIZE_0> <s_EB_TX_HDR_ADDR_SIZE_1> <s_EB_TX_HDR_ADDR_SIZE_3> <s_EB_TX_HDR_PORT_SIZE_0> <s_EB_TX_HDR_PORT_SIZE_1> <s_EB_TX_HDR_PORT_SIZE_3> 
INFO:Xst:2261 - The FF/Latch <s_ETH_end_2> in Unit <TXCTRL> is equivalent to the following FF/Latch, which will be removed : <s_ETH_end_3> 
INFO:Xst:2261 - The FF/Latch <s_src_padding_o_dat_1> in Unit <TXCTRL> is equivalent to the following 7 FFs/Latches, which will be removed : <s_src_padding_o_dat_2> <s_src_padding_o_dat_3> <s_src_padding_o_dat_5> <s_src_padding_o_dat_8> <s_src_padding_o_dat_10> <s_src_padding_o_dat_13> <s_src_padding_o_dat_14> 
INFO:Xst:2261 - The FF/Latch <s_src_padding_o_dat_0> in Unit <TXCTRL> is equivalent to the following 7 FFs/Latches, which will be removed : <s_src_padding_o_dat_4> <s_src_padding_o_dat_6> <s_src_padding_o_dat_7> <s_src_padding_o_dat_9> <s_src_padding_o_dat_11> <s_src_padding_o_dat_12> <s_src_padding_o_dat_15> 
INFO:Xst:2261 - The FF/Latch <s_ETH_end_0> in Unit <TXCTRL> is equivalent to the following 2 FFs/Latches, which will be removed : <s_ETH_end_1> <s_ETH_end_4> 
INFO:Xst:2261 - The FF/Latch <ETH_TX_TYP_0> in Unit <TXCTRL> is equivalent to the following 34 FFs/Latches, which will be removed : <ETH_TX_TYP_1> <ETH_TX_TYP_2> <ETH_TX_TYP_3> <ETH_TX_TYP_4> <ETH_TX_TYP_5> <ETH_TX_TYP_6> <ETH_TX_TYP_7> <ETH_TX_TYP_8> <ETH_TX_TYP_9> <ETH_TX_TYP_10> <ETH_TX_TYP_12> <ETH_TX_TYP_13> <ETH_TX_TYP_14> <ETH_TX_TYP_15> <IPV4_TX_VER_0> <IPV4_TX_VER_1> <IPV4_TX_VER_3> <IPV4_TX_IHL_1> <IPV4_TX_IHL_3> <IPV4_TX_FLG_0> <IPV4_TX_FLG_2> <IPV4_TX_TTL_0> <IPV4_TX_TTL_1> <IPV4_TX_TTL_2> <IPV4_TX_TTL_3> <IPV4_TX_TTL_4> <IPV4_TX_TTL_5> <IPV4_TX_TTL_7> <IPV4_TX_PRO_1> <IPV4_TX_PRO_2> <IPV4_TX_PRO_3> <IPV4_TX_PRO_5> <IPV4_TX_PRO_6> <IPV4_TX_PRO_7> 
INFO:Xst:2261 - The FF/Latch <sh_chk_en> in Unit <TXCTRL> is equivalent to the following FF/Latch, which will be removed : <calc_chk_en> 
INFO:Xst:2261 - The FF/Latch <ETH_TX_TYP_11> in Unit <TXCTRL> is equivalent to the following 7 FFs/Latches, which will be removed : <IPV4_TX_VER_2> <IPV4_TX_IHL_0> <IPV4_TX_IHL_2> <IPV4_TX_FLG_1> <IPV4_TX_TTL_6> <IPV4_TX_PRO_0> <IPV4_TX_PRO_4> 
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg07_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg04_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg06_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg05_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r1_1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_32> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_33> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_35> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_36> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_34> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_38> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_39> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_37> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_41> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_42> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_40> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_43> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_44> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_45> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_46> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_48> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_49> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_47> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_2> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_1> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mr1_r_0_1> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dfi_odt_wr1_0> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dfi_odt_wr0_0> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r1_2> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_57> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_56> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_55> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_54> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_53> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_52> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_51> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_50> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_49> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_48> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_47> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_46> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_45> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_44> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_33> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_32> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_3> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_2> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_1> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_51> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_52> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_50> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_54> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_55> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_53> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_56> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_57> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_58> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_59> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_61> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_62> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_60> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_63> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_63> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_62> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_61> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_60> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_59> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpipec_din_58> has a constant value of 0 in block <Wishbone_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg03_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg02_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <H2B_FIFO_Status_r1_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_20> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_19> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_18> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_17> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_16> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_15> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_14> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_13> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_12> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_11> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_10> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_9> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_8> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_7> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_6> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_5> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_4> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_3> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_2> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[7].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[6].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[5].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[4].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[3].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[2].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[1].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[0].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_31> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_30> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_29> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_28> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_27> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_26> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_25> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_24> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_23> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_22> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_21> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_RCA_CFG> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_BCA_CFG> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <local_slave_o_err> (without init value) has a constant value of 0 in block <cfg_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_slave_o_stall> (without init value) has a constant value of 0 in block <cfg_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_slave_o_err> (without init value) has a constant value of 0 in block <cfg_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_comp_0> has a constant value of 0 in block <RXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snk_hdr_fsm_stall_0001> (without init value) has a constant value of 0 in block <RXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sipo_clr> (without init value) has a constant value of 0 in block <RXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hazard_content_35> (without init value) has a constant value of 1 in block <CplD_Channel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CplD_Leng_in_Bytes_r1_0> (without init value) has a constant value of 0 in block <CplD_Channel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dina_r1_35> (without init value) has a constant value of 1 in block <dspTag_BRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_Status_i_3> (without init value) has a constant value of 0 in block <Upstream_DMA_Engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_Status_i_2> (without init value) has a constant value of 0 in block <Upstream_DMA_Engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_Status_i_3> (without init value) has a constant value of 0 in block <Downstream_DMA_Engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_Status_i_2> (without init value) has a constant value of 0 in block <Downstream_DMA_Engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <us_DMA_Bytes_i_0> (without init value) has a constant value of 0 in block <tx_Itf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_rdc_din_i_32> (without init value) has a constant value of 0 in block <ABB_Tx_MReader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_rdc_din_i_32> (without init value) has a constant value of 0 in block <ABB_Tx_MReader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <B2H_FIFO_Status_r1_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_1> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_0> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_we> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_o_stall> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_o_rty> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_o_err> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_ETH_end_2> has a constant value of 1 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_ETH_end_0> has a constant value of 0 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_src_padding_o_dat_1> (without init value) has a constant value of 0 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_src_padding_o_dat_0> (without init value) has a constant value of 1 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TX_TYP_11> (without init value) has a constant value of 1 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TX_TYP_0> (without init value) has a constant value of 0 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_HDR_EB_MAGIC_4> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_HDR_EB_MAGIC_0> (without init value) has a constant value of 1 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_3> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_2> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_1> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_0> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED2> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED1> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg08_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg09_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_FIFO_Status_r1_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <General_Status_i_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <General_Status_i_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_FIFO_OverWritten> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <General_Status_i_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sys_IRQ_i_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_18> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_17> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_16> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_15> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_14> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_13> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_12> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_11> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_10> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_9> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_8> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_7> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg10_rd_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_6> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_5> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_4> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_3> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_2> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_1> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_0> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_31> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_30> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_29> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_28> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_27> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_26> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_25> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_24> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_23> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_22> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_21> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctl_td_r_19> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_4> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_1> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_0> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_3> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_2> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_1> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_0> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_2> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_3> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_4> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_2> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_3> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_4> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_store_0_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_0> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_1> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_2> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_3> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_4> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_69> (without init value) has a constant value of 0 in block <pcie_brams_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_70> (without init value) has a constant value of 0 in block <pcie_brams_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_71> (without init value) has a constant value of 0 in block <pcie_brams_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_68> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_69> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_70> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_71> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_1> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pointer_0> has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[4].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[3].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[5].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[6].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[0].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_Error_i_20> (without init value) has a constant value of 0 in block <Memory_Space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[7].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[1].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[2].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_1_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[2].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[1].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[3].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[4].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[5].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[6].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[7].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[0].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_2_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_3_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_4_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_5_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_6_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_7_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_8_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_9_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_10_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_11_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_12_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_13_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_14_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_15_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_16_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_17_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_18_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_19_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_20_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_21_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_22_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_23_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_24_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_25_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_26_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_27_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_28_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_29_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_30_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_21> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_22> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_23> (without init value) has a constant value of 0 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_store_31_24> (without init value) has a constant value of 1 in block <cmp_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_11> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_12> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_11> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_12> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_11> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_12> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_11> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_12> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_68> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <reg_tuser_0> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_0> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_1> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_9> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_10> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_11> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_12> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_13> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_14> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_15> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_16> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_17> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_18> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_19> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_20> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_1> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_2> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_5> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_6> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_7> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <wb_dat_o_32> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_33> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_34> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_35> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_36> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_37> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_38> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_39> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_40> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_41> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_42> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_43> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_44> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_45> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_46> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_47> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_48> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_49> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_50> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_51> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_52> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_53> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_54> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_55> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_56> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_57> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_58> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_59> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_60> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_61> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_62> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <wb_dat_o_63> of sequential type is unconnected in block <Wishbone_intf>.
WARNING:Xst:2677 - Node <app_addr_r1_27> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <app_addr_r2_27> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_1> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_2> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_3> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_1> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_2> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_3> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_2> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_3> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_1> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_2> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_3> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_4> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_5> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_6> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_7> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_8> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_9> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_10> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_11> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_12> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_13> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_14> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_15> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_17> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_18> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_19> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_20> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_21> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_22> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_23> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_24> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_25> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_26> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_27> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_28> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_29> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_30> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_31> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_1_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_1_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_1_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_0_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_0_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_0_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_2_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_2_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_2_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_3_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_3_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_3_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_4_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_4_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_4_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_5_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_5_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_5_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_6_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_6_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_6_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_7_2> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_7_3> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <cal2_dly_cnt_delta_r_7_4> of sequential type is unconnected in block <u_phy_rdlvl>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_8> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_17> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_26> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_30> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_34> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_8> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_17> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_26> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_30> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_34> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_22> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_23> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_24> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_25> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_26> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_27> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_29> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_30> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_31> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_32> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_33> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_34> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_35> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_36> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_37> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_38> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_39> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_40> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_41> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_42> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_43> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_32> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_33> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_34> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_35> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_36> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_37> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_38> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_39> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_40> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_41> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_42> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_43> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_44> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_45> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_46> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_47> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_48> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_49> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_50> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_51> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_52> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_53> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_54> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_55> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_56> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_57> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_58> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_59> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_60> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_61> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_62> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_63> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_32> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_33> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_34> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_35> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_36> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_37> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_38> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_39> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_40> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_41> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_42> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_43> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_44> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_45> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_46> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_47> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_48> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_49> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_50> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_51> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_52> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_53> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_54> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_55> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_56> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_57> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_58> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_59> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_60> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_61> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_62> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_63> of sequential type is unconnected in block <Memory_Space>.
WARNING:Xst:2677 - Node <Address_var_10> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_11> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_12> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_13> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_14> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_15> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_16> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_17> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_18> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_19> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_20> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_21> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_22> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_23> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_24> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_25> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_26> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_27> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_28> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_29> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_30> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_31> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_32> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_33> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_34> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_35> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_36> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_37> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_38> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_39> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_40> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_41> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_42> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_43> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_44> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_45> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_46> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_47> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_48> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_49> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_50> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_51> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_52> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_53> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_54> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_55> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_56> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_57> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_58> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_59> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_60> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_61> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_62> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <Address_var_63> of sequential type is unconnected in block <ABB_Tx_MReader>.
WARNING:Xst:2677 - Node <StartAddr_32> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_33> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_34> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_35> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_36> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_37> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_38> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_39> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_40> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_41> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_42> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_43> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_44> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_45> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_46> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_47> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_48> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_49> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_50> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_51> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_52> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_53> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_54> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_55> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_56> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_57> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_58> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_59> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_60> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_61> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_62> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <StartAddr_63> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_0> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_1> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_2> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_3> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_4> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_5> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <s_axis_tx_tkeep_i_6> of sequential type is unconnected in block <tx_Itf>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_1> of sequential type is unconnected in block <Rx_Input_Delays>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_2> of sequential type is unconnected in block <Rx_Input_Delays>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_5> of sequential type is unconnected in block <Rx_Input_Delays>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_6> of sequential type is unconnected in block <Rx_Input_Delays>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_7> of sequential type is unconnected in block <Rx_Input_Delays>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_12> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_13> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_68> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_69> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_70> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_71> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_72> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_73> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_74> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_75> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_76> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_77> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_78> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_79> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_80> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_81> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_82> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_83> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_84> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_85> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_86> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_87> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_88> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_89> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_90> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_91> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_92> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_93> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_reg_95> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_12> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_13> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_68> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_69> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_70> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_71> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_72> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_73> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_74> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_75> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_76> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_77> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_78> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_79> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_80> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_81> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_82> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_83> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_84> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_85> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_86> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_87> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_88> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_89> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_90> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_91> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_92> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_93> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <pioCplD_Qout_i_95> of sequential type is unconnected in block <MRd_Channel>.
WARNING:Xst:2677 - Node <raw_Tail_Length_0> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <raw_Tail_Length_1> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Tail_Length_i_0> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Tail_Length_i_1> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Snout_Length_i_0> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Snout_Length_i_1> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Snout_Length_i_12> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_31> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_32> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_33> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_34> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_35> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_36> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_37> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_38> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_39> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_40> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_41> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_42> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_43> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_44> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_45> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_46> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_47> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_48> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_49> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_50> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_51> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_52> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_53> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_54> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_55> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_56> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_57> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_58> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_59> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_60> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_61> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_62> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_63> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_0> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_1> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_2> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_3> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_4> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_5> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_6> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_7> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_8> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_9> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_10> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_11> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_12> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_13> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_14> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_15> of sequential type is unconnected in block <ds_DMA_Calculation>.
WARNING:Xst:2677 - Node <raw_Tail_Length_0> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <raw_Tail_Length_1> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Tail_Length_i_0> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Tail_Length_i_1> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Snout_Length_i_0> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Snout_Length_i_1> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_Snout_Length_i_12> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_31> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_32> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_33> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_34> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_35> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_36> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_37> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_38> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_39> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_40> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_41> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_42> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_43> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_44> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_45> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_46> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_47> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_48> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_49> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_50> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_51> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_52> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_53> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_54> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_55> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_56> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_57> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_58> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_59> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_60> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_61> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_62> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Loaded_i_63> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_0> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_1> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_2> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_3> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_4> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_5> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_6> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_7> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_8> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_9> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_10> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_11> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_12> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_13> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_14> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_15> of sequential type is unconnected in block <us_DMA_Calculation>.
WARNING:Xst:2677 - Node <usTlp_Qout_reg_12> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_reg_13> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_reg_95> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_reg_96> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_i_12> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_i_13> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_i_95> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <usTlp_Qout_i_96> of sequential type is unconnected in block <Upstream_DMA_Engine>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_1> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_2> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_5> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_6> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_7> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_1> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_2> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_5> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_6> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_7> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_1> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_2> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_5> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_6> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_7> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_32> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_33> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_34> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_35> of sequential type is unconnected in block <CplD_Channel>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_0> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_1> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_2> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_3> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_4> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_5> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_6> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_7> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_8> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_9> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_10> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_11> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_12> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_13> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_14> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_15> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_16> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_17> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_18> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_19> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_20> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_21> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_22> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_23> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_24> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_25> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_26> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_27> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_28> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_29> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_30> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_31> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_32> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_33> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_34> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_35> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_36> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_37> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_38> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_39> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_40> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_41> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_42> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_43> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_44> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_45> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_46> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_47> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_48> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_49> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_50> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_51> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_52> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_53> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_54> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_55> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_56> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_57> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_58> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_59> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_60> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_61> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_62> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_63> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_64> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_65> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_66> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_67> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_68> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_69> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_70> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_71> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_72> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_73> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_74> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_75> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_76> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_77> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_78> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_79> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_80> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_81> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_82> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_83> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_84> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_85> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_86> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_87> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_88> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_89> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_90> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_91> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_92> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_93> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_94> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_95> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_96> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_97> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_98> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_99> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_100> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_101> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_102> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_103> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_104> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_105> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_106> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_107> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_108> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_109> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_110> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_111> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_112> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_113> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_114> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_115> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_116> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_117> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_118> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_119> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_120> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_121> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_122> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_123> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_124> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_125> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_126> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_127> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_128> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_129> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_130> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_131> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_132> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_133> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_134> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_135> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_136> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_137> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_138> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_139> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_140> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_141> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_142> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_143> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_144> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_145> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_146> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_147> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_148> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_149> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_150> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_151> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_152> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_153> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_154> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_155> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_156> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_157> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_158> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_159> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_160> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_161> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_162> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_163> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_164> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_165> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_166> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_167> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_168> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_169> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_170> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_171> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_172> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_173> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_174> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_175> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_176> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_177> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_178> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_179> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_180> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_181> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_182> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_183> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_184> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_185> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_186> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_187> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_188> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_189> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_190> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_191> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_192> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_193> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_194> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_195> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_196> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_197> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_198> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_199> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_200> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_201> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_202> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_203> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_204> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_205> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_206> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_207> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_208> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_209> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_210> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_211> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_212> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_213> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_214> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_215> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_216> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_217> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_218> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_219> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_220> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_221> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_222> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_223> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_0> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_1> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_2> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_3> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_4> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_5> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_6> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_7> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_8> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_9> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_10> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_11> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_12> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_13> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_14> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_15> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_16> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_17> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_18> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_19> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_20> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_21> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_22> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_23> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_24> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_25> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_26> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_27> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_28> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_29> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_30> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_31> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_32> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_33> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_34> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_35> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_36> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_37> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_38> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_39> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_40> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_41> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_42> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_43> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_44> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_45> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_46> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_47> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_48> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_49> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_50> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_51> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_52> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_53> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_54> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_55> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_56> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_57> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_58> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_59> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_60> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_61> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_62> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_63> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_64> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_65> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_66> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_67> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_68> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_69> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_70> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_71> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_72> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_73> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_74> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_75> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_76> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_77> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_78> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_79> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_80> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_81> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_82> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_83> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_84> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_85> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_86> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_87> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_88> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_89> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_90> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_91> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_92> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_93> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_94> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_95> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_96> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_97> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_98> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_99> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_100> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_101> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_102> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_103> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_104> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_105> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_106> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_107> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_108> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_109> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_110> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_111> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_112> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_113> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_114> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_115> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_116> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_117> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_118> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_119> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_120> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_121> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_122> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_123> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_124> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_125> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_126> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_127> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_128> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_129> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_130> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_131> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_132> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_133> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_134> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_135> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_136> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_137> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_138> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_139> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_140> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_141> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_142> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_143> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_144> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_145> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_146> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_147> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_148> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_149> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_150> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_151> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_152> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_153> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_154> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_155> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_156> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_157> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_158> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_159> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_160> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_161> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_162> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_163> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_164> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_165> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_166> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_167> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_168> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_169> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_170> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_171> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_172> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_173> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_174> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_175> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_176> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_177> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_178> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_179> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_180> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_181> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_182> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_183> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_184> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_185> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_186> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_187> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_188> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_189> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_190> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_191> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_192> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_193> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_194> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_195> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_196> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_197> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_198> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_199> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_200> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_201> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_202> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_203> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_204> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_205> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_206> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_207> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_208> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_209> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_210> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_211> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_212> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_213> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_214> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_215> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_216> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_217> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_218> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_219> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_220> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_221> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_222> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_223> of sequential type is unconnected in block <u_ddr_control>.
WARNING:Xst:2677 - Node <sh_reg_144> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_145> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_146> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_147> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_148> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_149> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_150> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_151> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_156> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_157> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_158> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_159> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_0> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_1> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_3> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_0> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_1> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_3> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <uart_bcr_17> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_18> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_19> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_20> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_21> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_22> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_23> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_24> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_25> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_26> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_27> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_28> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_29> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_30> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_31> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:1710 - FF/Latch <app_cmd_r2_1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r2_2> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <LoopBack_Off_UserLogic.pcie_userlogic_00_x0> is unconnected in block <cmp_bpm_pcie_ml605>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:6>> (without init value) have a constant value of 0 in block <wb_fmc_130m_4ch_csr>.
WARNING:Xst:2404 -  FFs/Latches <mr1_r_0<2:1>> (without init value) have a constant value of 0 in block <phy_init>.
WARNING:Xst:2404 -  FFs/Latches <DDR_rdc_din_i<63:44>> (without init value) have a constant value of 0 in block <tx_Mem_Reader>.
WARNING:Xst:2404 -  FFs/Latches <wb_rdc_din_i<63:44>> (without init value) have a constant value of 0 in block <tx_Mem_Reader>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_EB_MAGIC<15:15>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_ADDR_SIZE<3:3>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_VER<3:1>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_PORT_SIZE<3:3>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <ETH_TX_TYP<15:12>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_VER<3:3>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_IHL<3:3>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_FLG<2:2>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_TTL<7:7>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_PRO<7:5>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<6:1>> (without init value) have a constant value of 0 in block <simple_uart_wb>.

Synthesizing (advanced) Unit <DDRs_Control>.
The following registers are absorbed into counter <rpiped_rdconv_cnt>: 1 register on signal <rpiped_rdconv_cnt>.
Unit <DDRs_Control> synthesized (advanced).

Synthesizing (advanced) Unit <DMA_Calculate>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0634> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 18-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Param_Max_Cfg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DMA_Calculate> synthesized (advanced).

Synthesizing (advanced) Unit <EB_RX_CTRL>.
The following registers are absorbed into counter <s_timeout_cnt>: 1 register on signal <s_timeout_cnt>.
The following registers are absorbed into accumulator <byte_count>: 1 register on signal <byte_count>.
Unit <EB_RX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <EB_TX_CTRL>.
The following registers are absorbed into counter <s_timeout_cnt>: 1 register on signal <s_timeout_cnt>.
The following registers are absorbed into accumulator <byte_count>: 1 register on signal <byte_count>.
Unit <EB_TX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
The following registers are absorbed into counter <awake_com_count_q>: 1 register on signal <awake_com_count_q>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <Interrupts>.
The following registers are absorbed into counter <Msg_Tag_Lo>: 1 register on signal <Msg_Tag_Lo>.
Unit <Interrupts> synthesized (advanced).

Synthesizing (advanced) Unit <Regs_Group>.
The following registers are absorbed into counter <DG_Rst_Counter>: 1 register on signal <DG_Rst_Counter>.
Unit <Regs_Group> synthesized (advanced).

Synthesizing (advanced) Unit <axi_basic_tx_thrtl_ctl>.
The following registers are absorbed into counter <tcfg_req_cnt>: 1 register on signal <tcfg_req_cnt>.
The following registers are absorbed into counter <tbuf_gap_cnt>: 1 register on signal <tbuf_gap_cnt>.
Unit <axi_basic_tx_thrtl_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <bank_common>.
The following registers are absorbed into counter <rfc_zq_timer_r>: 1 register on signal <rfc_zq_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_present_count_tmp_Madd1> :
 	<Madd_n0259_Madd> in block <bank_common>, 	<Madd_n0265_Madd> in block <bank_common>, 	<Madd_present_count_tmp_Madd> in block <bank_common>.
Unit <bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_1>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_2>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_3>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_4>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_1>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_2>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <col_mach>.
The following registers are absorbed into counter <head_r>: 1 register on signal <head_r>.
Unit <col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <dsDMA_Transact>.
The following registers are absorbed into counter <FC_counter>: 1 register on signal <FC_counter>.
Unit <dsDMA_Transact> synthesized (advanced).

Synthesizing (advanced) Unit <eb_main_fsm>.
The following registers are absorbed into counter <s_timeout_cnt>: 1 register on signal <s_timeout_cnt>.
The following registers are absorbed into counter <s_EB_probe_wait_cnt>: 1 register on signal <s_EB_probe_wait_cnt>.
The following registers are absorbed into counter <s_EB_TX_CUR_CYCLE_WR_CNT>: 1 register on signal <s_EB_TX_CUR_CYCLE_WR_CNT>.
The following registers are absorbed into counter <s_EB_RX_CUR_CYCLE_WR_CNT>: 1 register on signal <s_EB_RX_CUR_CYCLE_WR_CNT>.
The following registers are absorbed into counter <s_EB_RX_CUR_CYCLE_RD_CNT>: 1 register on signal <s_EB_RX_CUR_CYCLE_RD_CNT>.
Unit <eb_main_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <eth_fifo>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <eth_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <eth_receivecontrol>.
The following registers are absorbed into counter <PauseTimer>: 1 register on signal <PauseTimer>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <SlotTimer>: 1 register on signal <SlotTimer>.
Unit <eth_receivecontrol> synthesized (advanced).

Synthesizing (advanced) Unit <eth_rxcounters>.
The following registers are absorbed into counter <IFGCounter>: 1 register on signal <IFGCounter>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
Unit <eth_rxcounters> synthesized (advanced).

Synthesizing (advanced) Unit <eth_spram_256x32>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <raddr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <eth_spram_256x32> synthesized (advanced).

Synthesizing (advanced) Unit <eth_transmitcontrol>.
The following registers are absorbed into accumulator <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
Unit <eth_transmitcontrol> synthesized (advanced).

Synthesizing (advanced) Unit <eth_txcounters>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <NibCnt>: 1 register on signal <NibCnt>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
Unit <eth_txcounters> synthesized (advanced).

Synthesizing (advanced) Unit <eth_txethmac>.
The following registers are absorbed into counter <RetryCnt>: 1 register on signal <RetryCnt>.
Unit <eth_txethmac> synthesized (advanced).

Synthesizing (advanced) Unit <eth_wishbone>.
The following registers are absorbed into counter <RxValidBytes>: 1 register on signal <RxValidBytes>.
The following registers are absorbed into counter <TxPointerMSB>: 1 register on signal <TxPointerMSB>.
The following registers are absorbed into counter <RxPointerMSB>: 1 register on signal <RxPointerMSB>.
INFO:Xst:3226 - The RAM <rx_fifo1/Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_fifo1/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WB_CLK_I>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_fifo1/waddr> |          |
    |     diA            | connected to signal <RxDataLatched2> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <WB_CLK_I>      | rise     |
    |     addrB          | connected to signal <rx_fifo1/raddr_reg[7]_raddr[7]_mux_26_OUT> |          |
    |     doB            | connected to signal <rx_fifo1_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <rx_fifo0/Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_fifo0/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WB_CLK_I>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_fifo0/waddr> |          |
    |     diA            | connected to signal <RxDataLatched2> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <WB_CLK_I>      | rise     |
    |     addrB          | connected to signal <rx_fifo0/raddr_reg[7]_raddr[7]_mux_26_OUT> |          |
    |     doB            | connected to signal <rx_fifo0_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <tx_fifo/Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <tx_fifo/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WB_CLK_I>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tx_fifo/waddr> |          |
    |     diA            | connected to signal <m_wb_dat_i>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <WB_CLK_I>      | rise     |
    |     addrB          | connected to signal <tx_fifo/raddr_reg[7]_raddr[7]_mux_26_OUT> |          |
    |     doB            | connected to signal <TxData_wb>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TxPointerLSB[1]_GND_4280_o_wide_mux_213_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TxPointerLSB>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1545> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RxPointerLSB_rst> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <eth_wishbone> synthesized (advanced).

Synthesizing (advanced) Unit <gc_ext_pulse_sync>.
The following registers are absorbed into counter <s_pulse_length_cnt>: 1 register on signal <s_pulse_length_cnt>.
The following registers are absorbed into counter <s_monostable_cnt>: 1 register on signal <s_monostable_cnt>.
Unit <gc_ext_pulse_sync> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_1>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_1> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_2>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_2> synthesized (advanced).

Synthesizing (advanced) Unit <gc_reset>.
The following registers are absorbed into counter <locked_count>: 1 register on signal <locked_count>.
Unit <gc_reset> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_1>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_1> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_2>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 22528-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA<3>         | connected to signal <s_we_a<3>>     | high     |
    |     weA<2>         | connected to signal <s_we_a<2>>     | high     |
    |     weA<1>         | connected to signal <s_we_a<1>>     | high     |
    |     weA<0>         | connected to signal <s_we_a<0>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 22528-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB<3>         | connected to signal <s_we_b<3>>     | high     |
    |     weB<2>         | connected to signal <s_we_b<2>>     | high     |
    |     weB<1>         | connected to signal <s_we_b<1>>     | high     |
    |     weB<0>         | connected to signal <s_we_b<0>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_2> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_3>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA<3>         | connected to signal <s_we_a<3>>     | high     |
    |     weA<2>         | connected to signal <s_we_a<2>>     | high     |
    |     weA<1>         | connected to signal <s_we_a<1>>     | high     |
    |     weA<0>         | connected to signal <s_we_a<0>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB<3>         | connected to signal <s_we_b<3>>     | high     |
    |     weB<2>         | connected to signal <s_we_b<2>>     | high     |
    |     weB<1>         | connected to signal <s_we_b<1>>     | high     |
    |     weB<0>         | connected to signal <s_we_b<0>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_3> synthesized (advanced).

Synthesizing (advanced) Unit <generic_shiftreg_fifo>.
The following registers are absorbed into counter <pointer>: 1 register on signal <pointer>.
Unit <generic_shiftreg_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).

Synthesizing (advanced) Unit <phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_1174_o_wide_mux_349_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <phy_pd>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
INFO:Xst:3231 - The small RAM <Mram_pd_incdec_done_next> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pd_done_state_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pd_incdec_done_next> |          |
    -----------------------------------------------------------------------
Unit <phy_pd> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdclk_gen>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
Unit <phy_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
The following registers are absorbed into counter <cal1_cnt_cpt_r>: 1 register on signal <cal1_cnt_cpt_r>.
The following registers are absorbed into counter <cal_clkdiv_cnt_clkdiv_r>: 1 register on signal <cal_clkdiv_cnt_clkdiv_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <cal2_cnt_rden_r>: 1 register on signal <cal2_cnt_rden_r>.
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[0][4]_PWR_551_o_Mux_842_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<0><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[1][4]_PWR_551_o_Mux_845_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<1><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[2][4]_PWR_551_o_Mux_848_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<2><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[3][4]_PWR_551_o_Mux_851_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<3><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[4][4]_PWR_551_o_Mux_854_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<4><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[5][4]_PWR_551_o_Mux_857_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<5><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[6][4]_PWR_551_o_Mux_860_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<6><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cal2_dly_cnt_delta_r[7][4]_PWR_551_o_Mux_863_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<7><4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <phy_write> synthesized (advanced).

Synthesizing (advanced) Unit <phy_wrlvl>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep1>: 1 register on signal <dqs_count_rep1>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
Unit <phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <piso_flag_1>.
The following registers are absorbed into counter <sh_cnt>: 1 register on signal <sh_cnt>.
Unit <piso_flag_1> synthesized (advanced).

Synthesizing (advanced) Unit <piso_flag_2>.
The following registers are absorbed into counter <sh_cnt>: 1 register on signal <sh_cnt>.
Unit <piso_flag_2> synthesized (advanced).

Synthesizing (advanced) Unit <piso_flag_3>.
The following registers are absorbed into counter <sh_cnt>: 1 register on signal <sh_cnt>.
Unit <piso_flag_3> synthesized (advanced).

Synthesizing (advanced) Unit <rank_cntrl>.
The following registers are absorbed into counter <refresh_bank_r_0>: 1 register on signal <refresh_bank_r_0>.
The following registers are absorbed into counter <periodic_rd_timer_r>: 1 register on signal <periodic_rd_timer_r>.
Unit <rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_common>.
The following registers are absorbed into counter <refresh_timer_r>: 1 register on signal <refresh_timer_r>.
The following registers are absorbed into counter <zq_timer_r>: 1 register on signal <zq_timer_r>.
The following registers are absorbed into counter <maint_prescaler_r>: 1 register on signal <maint_prescaler_r>.
Unit <rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_syscon>.
The following registers are absorbed into counter <cmd_ptr>: 1 register on signal <cmd_ptr>.
The following registers are absorbed into counter <msg_offset>: 1 register on signal <msg_offset>.
The following registers are absorbed into counter <rd_digit_count>: 1 register on signal <rd_digit_count>.
The following registers are absorbed into counter <rd_field_count>: 1 register on signal <rd_field_count>.
The following registers are absorbed into counter <watchdog_timer_count>: 1 register on signal <watchdog_timer_count>.
The following registers are absorbed into counter <adr_offset>: 1 register on signal <adr_offset>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cmd_buffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <cmd_ptr>       |          |
    |     diA            | connected to signal <rs232_rx_char> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0638> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <command>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_msg_char> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <msg_pointer>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <msg_char>      |          |
    -----------------------------------------------------------------------
Unit <rs232_syscon> synthesized (advanced).

Synthesizing (advanced) Unit <rs232rx>.
The following registers are absorbed into counter <intrabit_count_l>: 1 register on signal <intrabit_count_l>.
Unit <rs232rx> synthesized (advanced).

Synthesizing (advanced) Unit <rs232tx>.
The following registers are absorbed into counter <prescaler_count_l>: 1 register on signal <prescaler_count_l>.
The following registers are absorbed into counter <tx_bit_count_l>: 1 register on signal <tx_bit_count_l>.
Unit <rs232tx> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_1>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_1> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_2>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_2> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_3>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_3> synthesized (advanced).

Synthesizing (advanced) Unit <sipo_flag_2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <sipo_flag_2> synthesized (advanced).

Synthesizing (advanced) Unit <spi_bidir_clgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <spi_bidir_clgen> synthesized (advanced).

Synthesizing (advanced) Unit <spi_bidir_shift>.
The following registers are absorbed into counter <send_bit_cnt>: 1 register on signal <send_bit_cnt>.
Unit <spi_bidir_shift> synthesized (advanced).

Synthesizing (advanced) Unit <tlpControl>.
The following registers are absorbed into counter <trn_Blinker_cnt>: 1 register on signal <trn_Blinker_cnt>.
The following registers are absorbed into counter <cnt_us_Busy>: 1 register on signal <cnt_us_Busy>.
The following registers are absorbed into counter <cnt_ds_Busy>: 1 register on signal <cnt_ds_Busy>.
Unit <tlpControl> synthesized (advanced).

Synthesizing (advanced) Unit <uart_async_rx>.
The following registers are absorbed into counter <RxD_cnt_inv>: 1 register on signal <RxD_cnt_inv>.
Unit <uart_async_rx> synthesized (advanced).

Synthesizing (advanced) Unit <ui_rd_data>.
The following registers are absorbed into accumulator <occ_cnt_r>: 1 register on signal <occ_cnt_r>.
The following registers are absorbed into counter <rd_data_buf_addr_r_lcl>: 1 register on signal <rd_data_buf_addr_r_lcl>.
Unit <ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <ui_top>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal rst_final may hinder XST clustering optimizations.
Unit <ui_top> synthesized (advanced).

Synthesizing (advanced) Unit <ui_wr_data>.
The following registers are absorbed into accumulator <wr_req_cnt_r>: 1 register on signal <wr_req_cnt_r>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
Unit <ui_wr_data> synthesized (advanced).

Synthesizing (advanced) Unit <updn_cntr>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <updn_cntr> synthesized (advanced).

Synthesizing (advanced) Unit <wb_fmc130m_4ch>.
The following registers are absorbed into counter <wbs_test_data_3>: 1 register on signal <wbs_test_data_3>.
The following registers are absorbed into counter <wbs_test_data_2>: 1 register on signal <wbs_test_data_2>.
The following registers are absorbed into counter <wbs_test_data_1>: 1 register on signal <wbs_test_data_1>.
The following registers are absorbed into counter <wbs_test_data_0>: 1 register on signal <wbs_test_data_0>.
Unit <wb_fmc130m_4ch> synthesized (advanced).

Synthesizing (advanced) Unit <wb_gpio_port>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_write_mask<0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wb_in_adr<5:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <write_mask>    |          |
    -----------------------------------------------------------------------
Unit <wb_gpio_port> synthesized (advanced).

Synthesizing (advanced) Unit <wb_tics>.
The following registers are absorbed into counter <cntr_tics>: 1 register on signal <cntr_tics>.
The following registers are absorbed into counter <cntr_div>: 1 register on signal <cntr_div>.
Unit <wb_tics> synthesized (advanced).

Synthesizing (advanced) Unit <wb_transact>.
The following registers are absorbed into counter <wb_addr>: 1 register on signal <wb_addr>.
The following registers are absorbed into counter <wb_rd_cnt>: 1 register on signal <wb_rd_cnt>.
Unit <wb_transact> synthesized (advanced).

Synthesizing (advanced) Unit <xwb_dma>.
The following registers are absorbed into counter <write_issue_offset>: 1 register on signal <write_issue_offset>.
The following registers are absorbed into counter <read_result_offset>: 1 register on signal <read_result_offset>.
The following registers are absorbed into counter <write_result_offset>: 1 register on signal <write_result_offset>.
The following registers are absorbed into counter <read_issue_offset>: 1 register on signal <read_issue_offset>.
Unit <xwb_dma> synthesized (advanced).

Synthesizing (advanced) Unit <generic_shiftreg_fifo>.
	Found 32-bit dynamic shift register for signal <q_o<0>>.
	Found 32-bit dynamic shift register for signal <q_o<1>>.
	Found 32-bit dynamic shift register for signal <q_o<2>>.
	Found 32-bit dynamic shift register for signal <q_o<3>>.
	Found 32-bit dynamic shift register for signal <q_o<4>>.
	Found 32-bit dynamic shift register for signal <q_o<5>>.
	Found 32-bit dynamic shift register for signal <q_o<6>>.
	Found 32-bit dynamic shift register for signal <q_o<7>>.
	Found 32-bit dynamic shift register for signal <q_o<8>>.
	Found 32-bit dynamic shift register for signal <q_o<9>>.
	Found 32-bit dynamic shift register for signal <q_o<10>>.
	Found 32-bit dynamic shift register for signal <q_o<11>>.
	Found 32-bit dynamic shift register for signal <q_o<12>>.
	Found 32-bit dynamic shift register for signal <q_o<13>>.
	Found 32-bit dynamic shift register for signal <q_o<14>>.
	Found 32-bit dynamic shift register for signal <q_o<15>>.
	Found 32-bit dynamic shift register for signal <q_o<16>>.
	Found 32-bit dynamic shift register for signal <q_o<17>>.
	Found 32-bit dynamic shift register for signal <q_o<18>>.
	Found 32-bit dynamic shift register for signal <q_o<19>>.
	Found 32-bit dynamic shift register for signal <q_o<20>>.
	Found 32-bit dynamic shift register for signal <q_o<21>>.
	Found 32-bit dynamic shift register for signal <q_o<22>>.
	Found 32-bit dynamic shift register for signal <q_o<23>>.
	Found 32-bit dynamic shift register for signal <q_o<24>>.
Unit <generic_shiftreg_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <app_addr_r1_27> of sequential type is unconnected in block <ui_cmd>.
WARNING:Xst:2677 - Node <app_addr_r2_27> of sequential type is unconnected in block <ui_cmd>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_8> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_17> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_26> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_30> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_34> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_8> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_17> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_26> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_30> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_34> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_22> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_WrMuxer_Hi_23> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_32> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_33> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_34> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_35> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_36> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_37> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_38> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_39> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_40> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_41> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_42> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_43> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_44> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_45> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_46> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_47> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_48> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_49> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_50> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_51> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_52> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_53> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_54> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_55> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_56> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_57> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_58> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_59> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_60> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_61> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_62> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_us_Transf_Bytes_i_63> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_32> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_33> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_34> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_35> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_36> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_37> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_38> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_39> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_40> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_41> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_42> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_43> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_44> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_45> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_46> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_47> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_48> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_49> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_50> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_51> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_52> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_53> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_54> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_55> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_56> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_57> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_58> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_59> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_60> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_61> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_62> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <DMA_ds_Transf_Bytes_i_63> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Address_var_10> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_11> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_12> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_13> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_14> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_15> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_16> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_17> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_18> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_19> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_20> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_21> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_22> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_23> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_24> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_25> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_26> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_27> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_28> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_29> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_30> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_31> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_32> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_33> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_34> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_35> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_36> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_37> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_38> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_39> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_40> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_41> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_42> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_43> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_44> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_45> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_46> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_47> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_48> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_49> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_50> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_51> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_52> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_53> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_54> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_55> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_56> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_57> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_58> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_59> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_60> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_61> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_62> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <Address_var_63> of sequential type is unconnected in block <tx_Mem_Reader>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_0> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_1> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_2> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_3> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_4> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_5> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_6> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_7> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_8> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_9> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_10> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_11> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_12> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_13> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_14> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_PA_Snout_Carry_15> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_1> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_2> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_5> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_6> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r1_7> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_1> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_2> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_5> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_6> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r2_7> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_1> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_2> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_5> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_6> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <m_axis_rx_tkeep_r3_7> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <tRAM_DoutA_r1_35> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_32> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_33> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_34> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <tRAM_DoutA_latch_35> of sequential type is unconnected in block <rx_CplD_Transact>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_0> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_1> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_2> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_3> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_4> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_5> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_6> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_7> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_8> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_9> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_10> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_11> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_12> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_13> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_14> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_15> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_16> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_17> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_18> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_19> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_20> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_21> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_22> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_23> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_24> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_25> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_26> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_27> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_28> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_29> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_30> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_31> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_32> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_33> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_34> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_35> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_36> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_37> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_38> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_39> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_40> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_41> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_42> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_43> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_44> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_45> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_46> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_47> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_48> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_49> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_50> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_51> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_52> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_53> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_54> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_55> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_56> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_57> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_58> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_59> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_60> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_61> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_62> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_63> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_64> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_65> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_66> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_67> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_68> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_69> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_70> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_71> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_72> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_73> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_74> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_75> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_76> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_77> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_78> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_79> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_80> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_81> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_82> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_83> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_84> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_85> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_86> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_87> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_88> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_89> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_90> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_91> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_92> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_93> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_94> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_95> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_96> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_97> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_98> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_99> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_100> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_101> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_102> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_103> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_104> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_105> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_106> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_107> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_108> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_109> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_110> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_111> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_112> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_113> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_114> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_115> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_116> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_117> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_118> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_119> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_120> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_121> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_122> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_123> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_124> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_125> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_126> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_127> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_128> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_129> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_130> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_131> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_132> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_133> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_134> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_135> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_136> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_137> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_138> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_139> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_140> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_141> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_142> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_143> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_144> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_145> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_146> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_147> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_148> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_149> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_150> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_151> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_152> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_153> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_154> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_155> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_156> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_157> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_158> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_159> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_160> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_161> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_162> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_163> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_164> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_165> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_166> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_167> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_168> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_169> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_170> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_171> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_172> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_173> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_174> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_175> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_176> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_177> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_178> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_179> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_180> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_181> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_182> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_183> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_184> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_185> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_186> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_187> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_188> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_189> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_190> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_191> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_192> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_193> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_194> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_195> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_196> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_197> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_198> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_199> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_200> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_201> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_202> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_203> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_204> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_205> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_206> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_207> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_208> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_209> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_210> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_211> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_212> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_213> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_214> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_215> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_216> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_217> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_218> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_219> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_220> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_221> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_222> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r2_223> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_0> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_1> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_2> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_3> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_4> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_5> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_6> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_7> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_8> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_9> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_10> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_11> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_12> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_13> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_14> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_15> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_16> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_17> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_18> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_19> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_20> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_21> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_22> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_23> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_24> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_25> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_26> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_27> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_28> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_29> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_30> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_31> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_32> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_33> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_34> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_35> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_36> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_37> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_38> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_39> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_40> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_41> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_42> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_43> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_44> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_45> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_46> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_47> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_48> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_49> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_50> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_51> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_52> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_53> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_54> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_55> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_56> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_57> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_58> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_59> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_60> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_61> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_62> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_63> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_64> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_65> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_66> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_67> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_68> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_69> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_70> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_71> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_72> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_73> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_74> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_75> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_76> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_77> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_78> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_79> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_80> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_81> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_82> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_83> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_84> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_85> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_86> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_87> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_88> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_89> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_90> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_91> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_92> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_93> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_94> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_95> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_96> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_97> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_98> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_99> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_100> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_101> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_102> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_103> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_104> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_105> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_106> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_107> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_108> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_109> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_110> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_111> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_112> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_113> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_114> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_115> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_116> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_117> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_118> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_119> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_120> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_121> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_122> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_123> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_124> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_125> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_126> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_127> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_128> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_129> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_130> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_131> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_132> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_133> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_134> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_135> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_136> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_137> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_138> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_139> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_140> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_141> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_142> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_143> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_144> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_145> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_146> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_147> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_148> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_149> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_150> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_151> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_152> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_153> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_154> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_155> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_156> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_157> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_158> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_159> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_160> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_161> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_162> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_163> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_164> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_165> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_166> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_167> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_168> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_169> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_170> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_171> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_172> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_173> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_174> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_175> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_176> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_177> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_178> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_179> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_180> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_181> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_182> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_183> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_184> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_185> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_186> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_187> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_188> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_189> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_190> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_191> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_192> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_193> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_194> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_195> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_196> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_197> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_198> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_199> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_200> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_201> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_202> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_203> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_204> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_205> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_206> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_207> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_208> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_209> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_210> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_211> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_212> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_213> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_214> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_215> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_216> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_217> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_218> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_219> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_220> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_221> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_222> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <memc_rd_data_r3_223> of sequential type is unconnected in block <DDRs_Control>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_3> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_3> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <uart_bcr_17> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_18> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_19> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_20> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_21> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_22> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_23> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_24> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_25> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_26> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_27> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_28> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_29> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_30> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_31> of sequential type is unconnected in block <wb_simple_uart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 29
 128x32-bit single-port block Read Only RAM            : 2
 16384x32-bit dual-port block RAM                      : 1
 16x1-bit single-port distributed Read Only RAM        : 1
 16x32-bit dual-port block RAM                         : 1
 22528x32-bit dual-port block RAM                      : 1
 256x32-bit dual-port block RAM                        : 3
 256x32-bit single-port block RAM                      : 1
 256x32-bit single-port block Read Only RAM            : 1
 32x8-bit single-port distributed RAM                  : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 4x2-bit single-port distributed Read Only RAM         : 2
 4x3-bit single-port distributed Read Only RAM         : 1
 4x6-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 10
 8x18-bit single-port distributed Read Only RAM        : 2
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 279
 1-bit adder                                           : 9
 1-bit subtractor                                      : 5
 10-bit adder                                          : 4
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 5
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 13-bit subtractor                                     : 2
 14-bit adder                                          : 1
 14-bit subtractor                                     : 3
 16-bit adder                                          : 12
 16-bit subtractor                                     : 2
 17-bit adder                                          : 9
 17-bit subtractor                                     : 3
 2-bit adder                                           : 19
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 25
 22-bit adder                                          : 1
 26-bit adder                                          : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 12
 30-bit adder                                          : 3
 30-bit subtractor                                     : 2
 32-bit adder                                          : 9
 32-bit subtractor                                     : 2
 4-bit adder                                           : 24
 48-bit adder                                          : 12
 48-bit subtractor                                     : 2
 5-bit adder                                           : 11
 5-bit addsub                                          : 3
 5-bit subtractor                                      : 13
 57-bit adder                                          : 2
 6-bit adder                                           : 25
 6-bit adder carry in                                  : 1
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 5
 64-bit subtractor                                     : 2
 7-bit adder                                           : 4
 7-bit subtractor                                      : 3
 8-bit adder                                           : 17
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
 9-bit subtractor                                      : 4
# Adder Trees                                          : 1
 2-bit / 4-inputs adder tree                           : 1
# Counters                                             : 169
 1-bit down counter                                    : 4
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 12-bit up counter                                     : 3
 15-bit down counter                                   : 3
 16-bit down counter                                   : 5
 16-bit up counter                                     : 8
 2-bit down counter                                    : 6
 2-bit up counter                                      : 15
 2-bit updown counter                                  : 1
 20-bit down counter                                   : 1
 20-bit up counter                                     : 2
 24-bit up counter                                     : 1
 29-bit up counter                                     : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 16
 30-bit up counter                                     : 2
 32-bit down counter                                   : 2
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 32
 4-bit updown counter                                  : 2
 5-bit down counter                                    : 2
 5-bit up counter                                      : 16
 5-bit updown counter                                  : 8
 6-bit down counter                                    : 3
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 3
 8-bit up counter                                      : 13
 8-bit updown counter                                  : 3
 9-bit down counter                                    : 5
 9-bit up counter                                      : 1
# Accumulators                                         : 8
 11-bit up accumulator                                 : 2
 16-bit up accumulator                                 : 2
 5-bit updown loadable accumulator                     : 2
 6-bit up accumulator                                  : 1
 6-bit up loadable accumulator                         : 1
# Registers                                            : 25736
 Flip-Flops                                            : 25736
# Shift Registers                                      : 100
 32-bit dynamic shift register                         : 100
# Comparators                                          : 167
 1-bit comparator equal                                : 5
 10-bit comparator equal                               : 2
 11-bit comparator equal                               : 5
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 5
 16-bit comparator equal                               : 7
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 4
 2-bit comparator greater                              : 7
 3-bit comparator equal                                : 5
 3-bit comparator greater                              : 3
 3-bit comparator lessequal                            : 5
 3-bit comparator not equal                            : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 10
 4-bit comparator greater                              : 13
 4-bit comparator lessequal                            : 7
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 7
 5-bit comparator lessequal                            : 4
 5-bit comparator not equal                            : 3
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 5
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 18
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 5
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 8232
 1-bit 12-to-1 multiplexer                             : 32
 1-bit 128-to-1 multiplexer                            : 3
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 6154
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 297
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 322
 10-bit 2-to-1 multiplexer                             : 37
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 10
 13-bit 2-to-1 multiplexer                             : 3
 14-bit 2-to-1 multiplexer                             : 18
 16-bit 2-to-1 multiplexer                             : 45
 16-bit 3-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 112
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 12
 22-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 5
 28-bit 2-to-1 multiplexer                             : 5
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 96
 3-bit 3-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 5
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 181
 32-bit 25-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 6
 36-bit 2-to-1 multiplexer                             : 132
 4-bit 2-to-1 multiplexer                              : 117
 4-bit 4-to-1 multiplexer                              : 72
 4-bit 6-to-1 multiplexer                              : 3
 40-bit 2-to-1 multiplexer                             : 7
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 43
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 85
 64-bit 2-to-1 multiplexer                             : 113
 7-bit 2-to-1 multiplexer                              : 6
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 217
 8-bit 4-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 9
 96-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 1-bit shifter logical left                            : 7
# FSMs                                                 : 63
# Xors                                                 : 355
 1-bit xor2                                            : 236
 1-bit xor3                                            : 18
 1-bit xor4                                            : 10
 32-bit xor2                                           : 91

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdlvl_err_2_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlm_rd_r_22> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_21> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_20> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_19> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_18> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_17> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_16> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_15> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_14> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_13> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_12> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_11> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_10> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_9> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_8> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_5> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_15> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_FIFO_OverWritten> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_9> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_11> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_12> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_10> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_13> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_14> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_31> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_30> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_29> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_28> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_27> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_26> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_25> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_24> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_23> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_17> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_16> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_15> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_14> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_13> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_12> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_11> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_10> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_9> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_8> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_5> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_4> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_1> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_4> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_1> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlm_rd_r_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_31> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_30> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_29> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_28> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_27> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_26> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_25> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_24> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_23> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_22> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_21> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_20> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_19> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctl_td_r_18> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_Error_i_20> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <us_DMA_Bytes_i_0> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <us_DMA_Bytes_i_1> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_rdc_din_i_32> (without init value) has a constant value of 0 in block <tx_Mem_Reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_rdc_din_i_33> (without init value) has a constant value of 0 in block <tx_Mem_Reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_rdc_din_i_32> (without init value) has a constant value of 0 in block <tx_Mem_Reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_rdc_din_i_33> (without init value) has a constant value of 0 in block <tx_Mem_Reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_Status_i_2> (without init value) has a constant value of 0 in block <dsDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Status_i_5> (without init value) has a constant value of 0 in block <dsDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Status_i_6> (without init value) has a constant value of 0 in block <dsDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_Status_i_2> (without init value) has a constant value of 0 in block <usDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Status_i_5> (without init value) has a constant value of 0 in block <usDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Status_i_6> (without init value) has a constant value of 0 in block <usDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CplD_Leng_in_Bytes_r1_0> (without init value) has a constant value of 0 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CplD_Leng_in_Bytes_r1_1> (without init value) has a constant value of 0 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hazard_content_35> (without init value) has a constant value of 1 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ext_arb_gnt> (without init value) has a constant value of 0 in block <DDR_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sipo_clr> (without init value) has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snk_hdr_fsm_stall_0001> (without init value) has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_0> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_5> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_6> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_7> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_8> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_9> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_10> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_slave_o_stall> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_slave_o_err> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_slave_o_rty> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_slave_o_int> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <local_slave_o_err> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <local_slave_o_rty> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EB_TX_o_adr_23> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_24> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_25> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_26> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_27> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_28> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_29> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_30> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_31> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_0> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_1> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_2> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_3> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_4> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_5> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_6> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_7> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_8> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_9> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_10> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_11> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_12> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_13> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_14> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_ADDR_SIZE_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_ADDR_SIZE_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_ADDR_SIZE_2> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_VER> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_PORT_SIZE_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_PORT_SIZE_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_PORT_SIZE_2> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_BCA_CFG> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_RCA_CFG> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED2> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_2> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_3> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_2> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_3> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_4> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_5> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_6> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_7> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_8> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_9> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_10> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_11> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_12> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_13> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_14> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_15> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_16> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_17> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_18> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_19> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_20> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_21> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_22> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TX_TYP_6> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_7> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_8> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_9> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_10> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_11> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_VER_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_VER_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_VER_2> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_IHL_0> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_IHL_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_IHL_2> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_FLG_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_FLG_1> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_4> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_5> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_6> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_0> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_4> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_0> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_4> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_5> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_6> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_7> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_8> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_9> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_10> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_11> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_12> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_13> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_14> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_15> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_0> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_1> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_2> has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_3> has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_4> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_4> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_5> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_eb32_o_adr_13> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_12> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_11> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_10> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_9> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_8> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_7> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_6> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_5> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_4> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_3> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_2> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_1> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_0> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_31> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_30> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_29> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_31> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_30> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_29> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_28> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_27> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_26> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_25> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_24> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_23> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_22> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_21> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_20> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_19> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_18> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_17> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_16> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_15> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_14> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_10> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_9> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_8> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_7> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_6> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_5> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_4> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_3> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_2> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_1> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_0> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_we> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_eb32_o_err> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_eb32_o_rty> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_int> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_stall> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_err> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_rty> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_28> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_27> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_26> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_25> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_24> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_23> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_22> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_21> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_20> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_19> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_18> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_17> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_16> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_15> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_14> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_13> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_12> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_11> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_1> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_2> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_3> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_4> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rst_r> in Unit <phy_control_io> is equivalent to the following FF/Latch, which will be removed : <rst_delayed_0> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_xhdl2_0> in Unit <phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_xhdl2_1> <rst_rsync_xhdl2_2> <rst_rsync_xhdl2_3> 
INFO:Xst:2261 - The FF/Latch <rst_oserdes_cpt_r_0> in Unit <phy_rdclk_gen> is equivalent to the following 9 FFs/Latches, which will be removed : <rst_oserdes_cpt_r_1> <rst_oserdes_cpt_r_2> <rst_oserdes_cpt_r_3> <rst_oserdes_cpt_r_4> <rst_oserdes_cpt_r_5> <rst_oserdes_cpt_r_6> <rst_oserdes_cpt_r_7> <rst_oserdes_rsync_r_0> <rst_oserdes_rsync_r_1> 
INFO:Xst:2261 - The FF/Latch <dlyrst_cpt_r_0> in Unit <phy_rdclk_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <dlyrst_cpt_r_1> <dlyrst_cpt_r_2> <dlyrst_cpt_r_3> <dlyrst_cpt_r_4> <dlyrst_cpt_r_5> <dlyrst_cpt_r_6> <dlyrst_cpt_r_7> 
INFO:Xst:2261 - The FF/Latch <dlyrst_rsync_r_0> in Unit <phy_rdclk_gen> is equivalent to the following FF/Latch, which will be removed : <dlyrst_rsync_r_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_6> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_7> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_9> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_10> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_12> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_13> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_9> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_15> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_10> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_16> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_11> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_18> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_12> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_19> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_13> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_21> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_14> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_22> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_15> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_4> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_5> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_27> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_28> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_36> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_37> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_45> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_46> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_11> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_12> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_20> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_21> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_39> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_40> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_48> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_49> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_5> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_6> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_14> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_15> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_18> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_19> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_37> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_38> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_46> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_47> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_3> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_4> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_12> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_13> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_31> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_32> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_21> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_22> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_40> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_41> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_49> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_50> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_6> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_7> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_15> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_16> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_24> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_25> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_43> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_44> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_47> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_48> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_9> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_10> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_28> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_29> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_13> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_14> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_32> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_33> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_22> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_23> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_41> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_42> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_35> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_36> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_44> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_45> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_10> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_11> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_19> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_20> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_38> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_39> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_23> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_24> 
INFO:Xst:2261 - The FF/Latch <Reg_RdMuxer_Hi_42> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <Reg_RdMuxer_Lo_43> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_8> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_9> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_13> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_14> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_7> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_8> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_12> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_13> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_6> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_7> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_5> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_6> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_4> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_5> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_3> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_4> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_2> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_3> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_0> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_0> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_1> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_2> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_1> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_1> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_0> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_1> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_2> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_2> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_3> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_3> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_4> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_4> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_5> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_5> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_6> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_6> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_7> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_7> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_8> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_8> 
INFO:Xst:2261 - The FF/Latch <Trn_Qout_reg_9> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <RdNumber_9> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_29> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_30> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_28> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_29> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_27> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_28> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_21> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_22> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_26> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_27> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_20> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_21> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_25> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_26> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_19> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_20> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_24> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_25> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_18> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_19> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_23> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_24> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_17> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_18> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_22> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_23> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_11> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_12> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_16> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_17> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_10> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_11> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_15> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_16> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_9> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_10> 
INFO:Xst:2261 - The FF/Latch <DDRAddr_usTlp_14> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <WBAddr_usTlp_15> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_42> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_10> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_32> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_0> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_43> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_11> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_33> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_1> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_44> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_12> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_34> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_2> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_45> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_13> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_35> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_3> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_46> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_14> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_36> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_4> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_47> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_15> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_52> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_20> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_37> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_5> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_48> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_16> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_53> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_21> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_38> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_6> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_49> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_17> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_54> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_22> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_39> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_7> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_50> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_18> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_55> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_23> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_40> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_8> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_51> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_19> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_56> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_24> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_41> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_9> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_57> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_25> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_62> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_30> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_58> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_26> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_63> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_31> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_59> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_27> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_60> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_28> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_qout_r1_61> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_FIFO_qout_shift_29> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_0> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_0> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_1> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_1> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_2> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_2> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_3> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_3> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_4> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_4> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_5> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_5> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_6> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_6> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_7> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_7> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_8> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_8> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_reg_9> in Unit <usDMA_Transact> is equivalent to the following FF/Latch, which will be removed : <usTlp_MWr_Leng_9> 
INFO:Xst:2261 - The FF/Latch <sh_chk_en> in Unit <EB_TX_CTRL> is equivalent to the following FF/Latch, which will be removed : <calc_chk_en> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data1_val_int_17> <wb_fmc_130m_4ch_csr_data1_val_int_18> <wb_fmc_130m_4ch_csr_data1_val_int_19> <wb_fmc_130m_4ch_csr_data1_val_int_20> <wb_fmc_130m_4ch_csr_data1_val_int_21> <wb_fmc_130m_4ch_csr_data1_val_int_22> <wb_fmc_130m_4ch_csr_data1_val_int_23> <wb_fmc_130m_4ch_csr_data1_val_int_24> <wb_fmc_130m_4ch_csr_data1_val_int_25> <wb_fmc_130m_4ch_csr_data1_val_int_26> <wb_fmc_130m_4ch_csr_data1_val_int_27> <wb_fmc_130m_4ch_csr_data1_val_int_28> <wb_fmc_130m_4ch_csr_data1_val_int_29> <wb_fmc_130m_4ch_csr_data1_val_int_30> <wb_fmc_130m_4ch_csr_data1_val_int_31> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data3_val_int_17> <wb_fmc_130m_4ch_csr_data3_val_int_18> <wb_fmc_130m_4ch_csr_data3_val_int_19> <wb_fmc_130m_4ch_csr_data3_val_int_20> <wb_fmc_130m_4ch_csr_data3_val_int_21> <wb_fmc_130m_4ch_csr_data3_val_int_22> <wb_fmc_130m_4ch_csr_data3_val_int_23> <wb_fmc_130m_4ch_csr_data3_val_int_24> <wb_fmc_130m_4ch_csr_data3_val_int_25> <wb_fmc_130m_4ch_csr_data3_val_int_26> <wb_fmc_130m_4ch_csr_data3_val_int_27> <wb_fmc_130m_4ch_csr_data3_val_int_28> <wb_fmc_130m_4ch_csr_data3_val_int_29> <wb_fmc_130m_4ch_csr_data3_val_int_30> <wb_fmc_130m_4ch_csr_data3_val_int_31> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data2_val_int_17> <wb_fmc_130m_4ch_csr_data2_val_int_18> <wb_fmc_130m_4ch_csr_data2_val_int_19> <wb_fmc_130m_4ch_csr_data2_val_int_20> <wb_fmc_130m_4ch_csr_data2_val_int_21> <wb_fmc_130m_4ch_csr_data2_val_int_22> <wb_fmc_130m_4ch_csr_data2_val_int_23> <wb_fmc_130m_4ch_csr_data2_val_int_24> <wb_fmc_130m_4ch_csr_data2_val_int_25> <wb_fmc_130m_4ch_csr_data2_val_int_26> <wb_fmc_130m_4ch_csr_data2_val_int_27> <wb_fmc_130m_4ch_csr_data2_val_int_28> <wb_fmc_130m_4ch_csr_data2_val_int_29> <wb_fmc_130m_4ch_csr_data2_val_int_30> <wb_fmc_130m_4ch_csr_data2_val_int_31> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data0_val_int_17> <wb_fmc_130m_4ch_csr_data0_val_int_18> <wb_fmc_130m_4ch_csr_data0_val_int_19> <wb_fmc_130m_4ch_csr_data0_val_int_20> <wb_fmc_130m_4ch_csr_data0_val_int_21> <wb_fmc_130m_4ch_csr_data0_val_int_22> <wb_fmc_130m_4ch_csr_data0_val_int_23> <wb_fmc_130m_4ch_csr_data0_val_int_24> <wb_fmc_130m_4ch_csr_data0_val_int_25> <wb_fmc_130m_4ch_csr_data0_val_int_26> <wb_fmc_130m_4ch_csr_data0_val_int_27> <wb_fmc_130m_4ch_csr_data0_val_int_28> <wb_fmc_130m_4ch_csr_data0_val_int_29> <wb_fmc_130m_4ch_csr_data0_val_int_30> <wb_fmc_130m_4ch_csr_data0_val_int_31> 
INFO:Xst:2261 - The FF/Latch <reg_tuser_0> in Unit <axi_basic_tx_pipeline> is equivalent to the following FF/Latch, which will be removed : <reg_tuser_2> 
INFO:Xst:2261 - The FF/Latch <rpiped_din_62> in Unit <wb_transact> is equivalent to the following 31 FFs/Latches, which will be removed : <rpiped_din_63> <rpiped_din_59> <rpiped_din_61> <rpiped_din_60> <rpiped_din_58> <rpiped_din_57> <rpiped_din_56> <rpiped_din_55> <rpiped_din_52> <rpiped_din_54> <rpiped_din_53> <rpiped_din_49> <rpiped_din_51> <rpiped_din_50> <rpiped_din_46> <rpiped_din_48> <rpiped_din_47> <rpiped_din_45> <rpiped_din_44> <rpiped_din_43> <rpiped_din_42> <rpiped_din_39> <rpiped_din_41> <rpiped_din_40> <rpiped_din_36> <rpiped_din_38> <rpiped_din_37> <rpiped_din_33> <rpiped_din_35> <rpiped_din_34> <rpiped_din_32> 
INFO:Xst:2261 - The FF/Latch <reg01_rd_r_0> in Unit <Regs_Group> is equivalent to the following 319 FFs/Latches, which will be removed : <reg01_rd_r_1> <reg01_rd_r_2> <reg01_rd_r_3> <reg01_rd_r_4> <reg01_rd_r_5> <reg01_rd_r_6> <reg01_rd_r_7> <reg01_rd_r_8> <reg01_rd_r_9> <reg01_rd_r_10> <reg01_rd_r_11> <reg01_rd_r_12> <reg01_rd_r_13> <reg01_rd_r_14> <reg01_rd_r_15> <reg01_rd_r_16> <reg01_rd_r_17> <reg01_rd_r_18> <reg01_rd_r_19> <reg01_rd_r_20> <reg01_rd_r_21> <reg01_rd_r_22> <reg01_rd_r_23> <reg01_rd_r_24> <reg01_rd_r_25> <reg01_rd_r_26> <reg01_rd_r_27> <reg01_rd_r_28> <reg01_rd_r_29> <reg01_rd_r_30> <reg01_rd_r_31> <reg02_rd_r_0> <reg02_rd_r_1> <reg02_rd_r_2> <reg02_rd_r_3> <reg02_rd_r_4> <reg02_rd_r_5> <reg02_rd_r_6> <reg02_rd_r_7> <reg02_rd_r_8> <reg02_rd_r_9> <reg02_rd_r_10> <reg02_rd_r_11> <reg02_rd_r_12> <reg02_rd_r_13> <reg02_rd_r_14> <reg02_rd_r_15> <reg02_rd_r_16> <reg02_rd_r_17> <reg02_rd_r_18> <reg02_rd_r_19> <reg02_rd_r_20> <reg02_rd_r_21> <reg02_rd_r_22> <reg02_rd_r_23> <reg02_rd_r_24>
   <reg02_rd_r_25> <reg02_rd_r_26> <reg02_rd_r_27> <reg02_rd_r_28> <reg02_rd_r_29> <reg02_rd_r_30> <reg02_rd_r_31> <reg03_rd_r_0> <reg03_rd_r_1> <reg03_rd_r_2> <reg03_rd_r_3> <reg03_rd_r_4> <reg03_rd_r_5> <reg03_rd_r_6> <reg03_rd_r_7> <reg03_rd_r_8> <reg03_rd_r_9> <reg03_rd_r_10> <reg03_rd_r_11> <reg03_rd_r_12> <reg03_rd_r_13> <reg03_rd_r_14> <reg03_rd_r_15> <reg03_rd_r_16> <reg03_rd_r_17> <reg03_rd_r_18> <reg03_rd_r_19> <reg03_rd_r_20> <reg03_rd_r_21> <reg03_rd_r_22> <reg03_rd_r_23> <reg03_rd_r_24> <reg03_rd_r_25> <reg03_rd_r_26> <reg03_rd_r_27> <reg03_rd_r_28> <reg03_rd_r_29> <reg03_rd_r_30> <reg03_rd_r_31> <reg04_rd_r_0> <reg04_rd_r_1> <reg04_rd_r_2> <reg04_rd_r_3> <reg04_rd_r_4> <reg04_rd_r_5> <reg04_rd_r_6> <reg04_rd_r_7> <reg04_rd_r_8> <reg04_rd_r_9> <reg04_rd_r_10> <reg04_rd_r_11> <reg04_rd_r_12> <reg04_rd_r_13> <reg04_rd_r_14> <reg04_rd_r_15> <reg04_rd_r_16> <reg04_rd_r_17> <reg04_rd_r_18> <reg04_rd_r_19> <reg04_rd_r_20> <reg04_rd_r_21> <reg04_rd_r_22> <reg04_rd_r_23> <reg04_rd_r_24> <reg04_rd_r_25>
   <reg04_rd_r_26> <reg04_rd_r_27> <reg04_rd_r_28> <reg04_rd_r_29> <reg04_rd_r_30> <reg04_rd_r_31> <reg05_rd_r_0> <reg05_rd_r_1> <reg05_rd_r_2> <reg05_rd_r_3> <reg05_rd_r_4> <reg05_rd_r_5> <reg05_rd_r_6> <reg05_rd_r_7> <reg05_rd_r_8> <reg05_rd_r_9> <reg05_rd_r_10> <reg05_rd_r_11> <reg05_rd_r_12> <reg05_rd_r_13> <reg05_rd_r_14> <reg05_rd_r_15> <reg05_rd_r_16> <reg05_rd_r_17> <reg05_rd_r_18> <reg05_rd_r_19> <reg05_rd_r_20> <reg05_rd_r_21> <reg05_rd_r_22> <reg05_rd_r_23> <reg05_rd_r_24> <reg05_rd_r_25> <reg05_rd_r_26> <reg05_rd_r_27> <reg05_rd_r_28> <reg05_rd_r_29> <reg05_rd_r_30> <reg05_rd_r_31> <reg06_rd_r_0> <reg06_rd_r_1> <reg06_rd_r_2> <reg06_rd_r_3> <reg06_rd_r_4> <reg06_rd_r_5> <reg06_rd_r_6> <reg06_rd_r_7> <reg06_rd_r_8> <reg06_rd_r_9> <reg06_rd_r_10> <reg06_rd_r_11> <reg06_rd_r_12> <reg06_rd_r_13> <reg06_rd_r_14> <reg06_rd_r_15> <reg06_rd_r_16> <reg06_rd_r_17> <reg06_rd_r_18> <reg06_rd_r_19> <reg06_rd_r_20> <reg06_rd_r_21> <reg06_rd_r_22> <reg06_rd_r_23> <reg06_rd_r_24> <reg06_rd_r_25> <reg06_rd_r_26>
   <reg06_rd_r_27> <reg06_rd_r_28> <reg06_rd_r_29> <reg06_rd_r_30> <reg06_rd_r_31> <reg07_rd_r_0> <reg07_rd_r_1> <reg07_rd_r_2> <reg07_rd_r_3> <reg07_rd_r_4> <reg07_rd_r_5> <reg07_rd_r_6> <reg07_rd_r_7> <reg07_rd_r_8> <reg07_rd_r_9> <reg07_rd_r_10> <reg07_rd_r_11> <reg07_rd_r_12> <reg07_rd_r_13> <reg07_rd_r_14> <reg07_rd_r_15> <reg07_rd_r_16> <reg07_rd_r_17> <reg07_rd_r_18> <reg07_rd_r_19> <reg07_rd_r_20> <reg07_rd_r_21> <reg07_rd_r_22> <reg07_rd_r_23> <reg07_rd_r_24> <reg07_rd_r_25> <reg07_rd_r_26> <reg07_rd_r_27> <reg07_rd_r_28> <reg07_rd_r_29> <reg07_rd_r_30> <reg07_rd_r_31> <reg08_rd_r_0> <reg08_rd_r_1> <reg08_rd_r_2> <reg08_rd_r_3> <reg08_rd_r_4> <reg08_rd_r_5> <reg08_rd_r_6> <reg08_rd_r_7> <reg08_rd_r_8> <reg08_rd_r_9> <reg08_rd_r_10> <reg08_rd_r_11> <reg08_rd_r_12> <reg08_rd_r_13> <reg08_rd_r_14> <reg08_rd_r_15> <reg08_rd_r_16> <reg08_rd_r_17> <reg08_rd_r_18> <reg08_rd_r_19> <reg08_rd_r_20> <reg08_rd_r_21> <reg08_rd_r_22> <reg08_rd_r_23> <reg08_rd_r_24> <reg08_rd_r_25> <reg08_rd_r_26> <reg08_rd_r_27>
   <reg08_rd_r_28> <reg08_rd_r_29> <reg08_rd_r_30> <reg08_rd_r_31> <reg09_rd_r_0> <reg09_rd_r_1> <reg09_rd_r_2> <reg09_rd_r_3> <reg09_rd_r_4> <reg09_rd_r_5> <reg09_rd_r_6> <reg09_rd_r_7> <reg09_rd_r_8> <reg09_rd_r_9> <reg09_rd_r_10> <reg09_rd_r_11> <reg09_rd_r_12> <reg09_rd_r_13> <reg09_rd_r_14> <reg09_rd_r_15> <reg09_rd_r_16> <reg09_rd_r_17> <reg09_rd_r_18> <reg09_rd_r_19> <reg09_rd_r_20> <reg09_rd_r_21> <reg09_rd_r_22> <reg09_rd_r_23> <reg09_rd_r_24> <reg09_rd_r_25> <reg09_rd_r_26> <reg09_rd_r_27> <reg09_rd_r_28> <reg09_rd_r_29> <reg09_rd_r_30> <reg09_rd_r_31> <reg10_rd_r_0> <reg10_rd_r_1> <reg10_rd_r_2> <reg10_rd_r_3> <reg10_rd_r_4> <reg10_rd_r_5> <reg10_rd_r_6> <reg10_rd_r_7> <reg10_rd_r_8> <reg10_rd_r_9> <reg10_rd_r_10> <reg10_rd_r_11> <reg10_rd_r_12> <reg10_rd_r_13> <reg10_rd_r_14> <reg10_rd_r_15> <reg10_rd_r_16> <reg10_rd_r_17> <reg10_rd_r_18> <reg10_rd_r_19> <reg10_rd_r_20> <reg10_rd_r_21> <reg10_rd_r_22> <reg10_rd_r_23> <reg10_rd_r_24> <reg10_rd_r_25> <reg10_rd_r_26> <reg10_rd_r_27> <reg10_rd_r_28>
   <reg10_rd_r_29> <reg10_rd_r_30> <reg10_rd_r_31>
INFO:Xst:2261 - The FF/Latch <wb_FIFO_Status_r1_0> in Unit <Regs_Group> is equivalent to the following FF/Latch, which will be removed : <B2H_FIFO_Status_r1_0> 
INFO:Xst:2261 - The FF/Latch <wb_FIFO_Status_r1_2> in Unit <Regs_Group> is equivalent to the following 88 FFs/Latches, which will be removed : <wb_FIFO_Status_r1_3> <wb_FIFO_Status_r1_4> <wb_FIFO_Status_r1_5> <wb_FIFO_Status_r1_6> <wb_FIFO_Status_r1_7> <wb_FIFO_Status_r1_8> <wb_FIFO_Status_r1_9> <wb_FIFO_Status_r1_10> <wb_FIFO_Status_r1_11> <wb_FIFO_Status_r1_12> <wb_FIFO_Status_r1_13> <wb_FIFO_Status_r1_14> <wb_FIFO_Status_r1_15> <wb_FIFO_Status_r1_16> <wb_FIFO_Status_r1_17> <wb_FIFO_Status_r1_18> <wb_FIFO_Status_r1_19> <wb_FIFO_Status_r1_20> <wb_FIFO_Status_r1_21> <wb_FIFO_Status_r1_22> <wb_FIFO_Status_r1_23> <wb_FIFO_Status_r1_24> <wb_FIFO_Status_r1_25> <wb_FIFO_Status_r1_26> <wb_FIFO_Status_r1_27> <wb_FIFO_Status_r1_28> <wb_FIFO_Status_r1_29> <wb_FIFO_Status_r1_30> <wb_FIFO_Status_r1_31> <H2B_FIFO_Status_r1_2> <H2B_FIFO_Status_r1_3> <H2B_FIFO_Status_r1_4> <H2B_FIFO_Status_r1_5> <H2B_FIFO_Status_r1_6> <H2B_FIFO_Status_r1_7> <H2B_FIFO_Status_r1_8> <H2B_FIFO_Status_r1_9> <H2B_FIFO_Status_r1_10>
   <H2B_FIFO_Status_r1_11> <H2B_FIFO_Status_r1_12> <H2B_FIFO_Status_r1_13> <H2B_FIFO_Status_r1_14> <H2B_FIFO_Status_r1_15> <H2B_FIFO_Status_r1_16> <H2B_FIFO_Status_r1_17> <H2B_FIFO_Status_r1_18> <H2B_FIFO_Status_r1_19> <H2B_FIFO_Status_r1_20> <H2B_FIFO_Status_r1_21> <H2B_FIFO_Status_r1_22> <H2B_FIFO_Status_r1_23> <H2B_FIFO_Status_r1_24> <H2B_FIFO_Status_r1_25> <H2B_FIFO_Status_r1_26> <H2B_FIFO_Status_r1_27> <H2B_FIFO_Status_r1_28> <H2B_FIFO_Status_r1_29> <H2B_FIFO_Status_r1_30> <H2B_FIFO_Status_r1_31> <B2H_FIFO_Status_r1_3> <B2H_FIFO_Status_r1_4> <B2H_FIFO_Status_r1_5> <B2H_FIFO_Status_r1_6> <B2H_FIFO_Status_r1_7> <B2H_FIFO_Status_r1_8> <B2H_FIFO_Status_r1_9> <B2H_FIFO_Status_r1_10> <B2H_FIFO_Status_r1_11> <B2H_FIFO_Status_r1_12> <B2H_FIFO_Status_r1_13> <B2H_FIFO_Status_r1_14> <B2H_FIFO_Status_r1_15> <B2H_FIFO_Status_r1_16> <B2H_FIFO_Status_r1_17> <B2H_FIFO_Status_r1_18> <B2H_FIFO_Status_r1_19> <B2H_FIFO_Status_r1_20> <B2H_FIFO_Status_r1_21> <B2H_FIFO_Status_r1_22> <B2H_FIFO_Status_r1_23>
   <B2H_FIFO_Status_r1_24> <B2H_FIFO_Status_r1_25> <B2H_FIFO_Status_r1_26> <B2H_FIFO_Status_r1_27> <B2H_FIFO_Status_r1_28> <B2H_FIFO_Status_r1_29> <B2H_FIFO_Status_r1_30> <B2H_FIFO_Status_r1_31> 
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> 
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <fmc_adc_iface>.
WARNING:Xst:2677 - Node <cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <fmc_adc_iface>.
WARNING:Xst:2677 - Node <cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/gwhf.whf/OVERFLOW> of sequential type is unconnected in block <fmc_adc_iface>.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_11> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_12> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_11> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_12> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:1710 - FF/Latch <reg_tuser_0> (without init value) has a constant value of 0 in block <axi_basic_tx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_din_62> has a constant value of 0 in block <wb_transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r1> (without init value) has a constant value of 0 in block <ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r2> (without init value) has a constant value of 0 in block <ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/req_priority_r_xhdl1> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <rank_common>.
INFO:Xst:2261 - The FF/Latch <phy_wrdata_192> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_196> <phy_wrdata_200> <phy_wrdata_204> <phy_wrdata_208> <phy_wrdata_212> <phy_wrdata_216> <phy_wrdata_220> <phy_wrdata_224> <phy_wrdata_228> <phy_wrdata_232> <phy_wrdata_236> <phy_wrdata_240> <phy_wrdata_244> <phy_wrdata_248> <phy_wrdata_252> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_65> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_67> <phy_wrdata_69> <phy_wrdata_71> <phy_wrdata_73> <phy_wrdata_75> <phy_wrdata_77> <phy_wrdata_79> <phy_wrdata_81> <phy_wrdata_83> <phy_wrdata_85> <phy_wrdata_87> <phy_wrdata_89> <phy_wrdata_91> <phy_wrdata_93> <phy_wrdata_95> <phy_wrdata_97> <phy_wrdata_99> <phy_wrdata_101> <phy_wrdata_103> <phy_wrdata_105> <phy_wrdata_107> <phy_wrdata_109> <phy_wrdata_111> <phy_wrdata_113> <phy_wrdata_115> <phy_wrdata_117> <phy_wrdata_119> <phy_wrdata_121> <phy_wrdata_123> <phy_wrdata_125> <phy_wrdata_127> <phy_wrdata_193> <phy_wrdata_197> <phy_wrdata_201> <phy_wrdata_205> <phy_wrdata_209> <phy_wrdata_213> <phy_wrdata_217> <phy_wrdata_221> <phy_wrdata_225> <phy_wrdata_229> <phy_wrdata_233> <phy_wrdata_237> <phy_wrdata_241> <phy_wrdata_245> <phy_wrdata_249> <phy_wrdata_253> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_194> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_198> <phy_wrdata_202> <phy_wrdata_206> <phy_wrdata_210> <phy_wrdata_214> <phy_wrdata_218> <phy_wrdata_222> <phy_wrdata_226> <phy_wrdata_230> <phy_wrdata_234> <phy_wrdata_238> <phy_wrdata_242> <phy_wrdata_246> <phy_wrdata_250> <phy_wrdata_254> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_66> <phy_wrdata_68> <phy_wrdata_70> <phy_wrdata_72> <phy_wrdata_74> <phy_wrdata_76> <phy_wrdata_78> <phy_wrdata_80> <phy_wrdata_82> <phy_wrdata_84> <phy_wrdata_86> <phy_wrdata_88> <phy_wrdata_90> <phy_wrdata_92> <phy_wrdata_94> <phy_wrdata_96> <phy_wrdata_98> <phy_wrdata_100> <phy_wrdata_102> <phy_wrdata_104> <phy_wrdata_106> <phy_wrdata_108> <phy_wrdata_110> <phy_wrdata_112> <phy_wrdata_114> <phy_wrdata_116> <phy_wrdata_118> <phy_wrdata_120> <phy_wrdata_122> <phy_wrdata_124> <phy_wrdata_126> <phy_wrdata_195> <phy_wrdata_199> <phy_wrdata_203> <phy_wrdata_207> <phy_wrdata_211> <phy_wrdata_215> <phy_wrdata_219> <phy_wrdata_223> <phy_wrdata_227> <phy_wrdata_231> <phy_wrdata_235> <phy_wrdata_239> <phy_wrdata_243> <phy_wrdata_247> <phy_wrdata_251> <phy_wrdata_255> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_3> <phy_wrdata_5> <phy_wrdata_7> <phy_wrdata_9> <phy_wrdata_11> <phy_wrdata_13> <phy_wrdata_15> <phy_wrdata_17> <phy_wrdata_19> <phy_wrdata_21> <phy_wrdata_23> <phy_wrdata_25> <phy_wrdata_27> <phy_wrdata_29> <phy_wrdata_31> <phy_wrdata_33> <phy_wrdata_35> <phy_wrdata_37> <phy_wrdata_39> <phy_wrdata_41> <phy_wrdata_43> <phy_wrdata_45> <phy_wrdata_47> <phy_wrdata_49> <phy_wrdata_51> <phy_wrdata_53> <phy_wrdata_55> <phy_wrdata_57> <phy_wrdata_59> <phy_wrdata_61> <phy_wrdata_63> <phy_wrdata_129> <phy_wrdata_133> <phy_wrdata_137> <phy_wrdata_141> <phy_wrdata_145> <phy_wrdata_149> <phy_wrdata_153> <phy_wrdata_157> <phy_wrdata_161> <phy_wrdata_165> <phy_wrdata_169> <phy_wrdata_173> <phy_wrdata_177> <phy_wrdata_181> <phy_wrdata_185> <phy_wrdata_189> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_130> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_134> <phy_wrdata_138> <phy_wrdata_142> <phy_wrdata_146> <phy_wrdata_150> <phy_wrdata_154> <phy_wrdata_158> <phy_wrdata_162> <phy_wrdata_166> <phy_wrdata_170> <phy_wrdata_174> <phy_wrdata_178> <phy_wrdata_182> <phy_wrdata_186> <phy_wrdata_190> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_2> <phy_wrdata_4> <phy_wrdata_6> <phy_wrdata_8> <phy_wrdata_10> <phy_wrdata_12> <phy_wrdata_14> <phy_wrdata_16> <phy_wrdata_18> <phy_wrdata_20> <phy_wrdata_22> <phy_wrdata_24> <phy_wrdata_26> <phy_wrdata_28> <phy_wrdata_30> <phy_wrdata_32> <phy_wrdata_34> <phy_wrdata_36> <phy_wrdata_38> <phy_wrdata_40> <phy_wrdata_42> <phy_wrdata_44> <phy_wrdata_46> <phy_wrdata_48> <phy_wrdata_50> <phy_wrdata_52> <phy_wrdata_54> <phy_wrdata_56> <phy_wrdata_58> <phy_wrdata_60> <phy_wrdata_62> <phy_wrdata_131> <phy_wrdata_135> <phy_wrdata_139> <phy_wrdata_143> <phy_wrdata_147> <phy_wrdata_151> <phy_wrdata_155> <phy_wrdata_159> <phy_wrdata_163> <phy_wrdata_167> <phy_wrdata_171> <phy_wrdata_175> <phy_wrdata_179> <phy_wrdata_183> <phy_wrdata_187> <phy_wrdata_191> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_128> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_132> <phy_wrdata_136> <phy_wrdata_140> <phy_wrdata_144> <phy_wrdata_148> <phy_wrdata_152> <phy_wrdata_156> <phy_wrdata_160> <phy_wrdata_164> <phy_wrdata_168> <phy_wrdata_172> <phy_wrdata_176> <phy_wrdata_180> <phy_wrdata_184> <phy_wrdata_188> 
WARNING:Xst:1710 - FF/Latch <reg01_rd_r_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_8> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sys_IRQ_i_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_FIFO_Status_r1_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dina_r1_35> (without init value) has a constant value of 1 in block <FF_TagRam64x36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <TX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <RX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <RX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2973 - All outputs of instance <RX_FIFO/wrapped_gen/grf.rf/gl0.rd/grss.gpe.rdpe> of block <rd_pe_ss> are unconnected in block <eb_main_fsm>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <TX_FIFO/wrapped_gen/grf.rf/gl0.rd/grss.gpe.rdpe> of block <rd_pe_ss> are unconnected in block <eb_main_fsm>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <RX_FIFO/wrapped_gen/grf.rf/gl0.wr/gwhf.whf/OVERFLOW> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <TX_FIFO/wrapped_gen/grf.rf/gl0.wr/gwhf.whf/OVERFLOW> of sequential type is unconnected in block <eb_main_fsm>.
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> 
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_vcxo_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/FSM_39> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_eeprom_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/FSM_39> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_lm75_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/FSM_39> on signal <c_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 st_idle  | 000
 st_start | 001
 st_read  | 010
 st_write | 011
 st_ack   | 100
 st_stop  | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_vcxo_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/FSM_40> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_eeprom_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/FSM_40> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_lm75_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/FSM_40> on signal <c_state[1:5]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00000
 start_a | 00001
 start_b | 00010
 start_c | 00011
 start_d | 00100
 start_e | 00101
 stop_a  | 00110
 stop_b  | 00111
 stop_c  | 01000
 stop_d  | 01001
 rd_a    | 01010
 rd_b    | 01011
 rd_c    | 01100
 rd_d    | 01101
 wr_a    | 01110
 wr_b    | 01111
 wr_c    | 10000
 wr_d    | 10001
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/FSM_1> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/FSM_1> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/FSM_1> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/FSM_1> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_0> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/FSM_0> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/FSM_0> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/FSM_0> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/FSM_3> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/FSM_3> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/FSM_3> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/FSM_3> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/Wishbone_intf/FSM_19> on signal <wb_state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 st_reset   | 000
 st_idle    | 001
 st_la      | 010
 st_wr_load | 011
 st_wr_send | 100
 st_rd      | 101
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/FSM_22> on signal <reset_state_r[1:7]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 reset_idle         | 0000001
 reset_pulse_wc     | 0000010
 reset_enable_clk   | 0000100
 reset_disable_clk  | 0001000
 reset_deassert_rst | 0010000
 reset_pulse_clk    | 0100000
 reset_done         | 1000000
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/FSM_20> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
INFO:Xst:2146 - In block <phy_wrlvl>, Counter <dqs_count_rep2> <dqs_count_r> <dqs_count_rep1> are equivalent, XST will keep only <dqs_count_rep2>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/FSM_21> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_25> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_23> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_24> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_26> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/tx_Itf/FSM_14> on signal <TxTrn_State[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 st_txidle         | 0000
 st_d_cmdreq       | 0001
 st_d_cmdack       | 0010
 st_d_header0      | 0011
 st_d_header2      | 0100
 st_d_1st_data     | 0101
 st_d_payload      | 0110
 st_d_payload_used | 0111
 st_d_tail         | 1000
 st_d_tail_chk     | 1001
 st_nd_prepare     | 1010
 st_nd_header2     | 1011
 st_nd_headerlast  | 1100
 st_nd_arbitration | 1101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/tx_Itf/ABB_Tx_MReader/FSM_15> on signal <TxMReader_State[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 st_mr_idle     | 000
 st_mr_cmdlatch | 001
 st_mr_transfer | 010
 st_mr_wb_a     | 011
 st_mr_ddr_a    | 100
 st_mr_ddr_c    | 101
 st_mr_last     | 110
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/tx_Itf/O_Arbitration/FSM_16> on signal <Arb_FSM[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ast_reset   | 00
 ast_idle    | 01
 ast_readone | 10
 ast_ready   | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Rx_Input_Delays/FSM_4> on signal <FSM_TLP_Cnt[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 tk_rst        | 000
 tk_idle       | 001
 tk_mwr_3hdr_c | 010
 tk_mwr_4hdr_c | 011
 tk_cpld_hdr_c | 100
 tk_body       | 101
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/MRd_Channel/FSM_5> on signal <RxMRdTrn_State[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 st_mrd_reset | 00
 st_mrd_idle  | 01
 st_mrd_head2 | 11
 st_mrd_tail  | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/MRd_Channel/FSM_6> on signal <FSM_REQ_pio[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 reqst_idle      | 00
 reqst_1read     | 01
 reqst_decision  | 10
 reqst_nfifo_req | 11
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/MWr_Channel/FSM_7> on signal <RxMWrTrn_State[1:4]> with user encoding.
--------------------------------------
 State                    | Encoding
--------------------------------------
 st_mwr_reset             | 0000
 st_mwr_idle              | 0001
 st_mwr3_head2            | 0010
 st_mwr4_head2            | 0011
 st_mwr4_1st_data         | 0100
 st_mwr_1st_data          | 0101
 st_mwr_1st_data_throttle | 0110
 st_mwr_data              | 0111
 st_mwr_data_throttle     | 1000
--------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Intrpt_Handle/FSM_13> on signal <edge_Intrpt_State[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 intst_rst         | 000
 intst_idle        | 001
 intst_asserting   | 010
 intst_asserted    | 011
 intst_deasserting | 100
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/FSM_12> on signal <DMA_TimeOut_State[1:2]> with user encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/FSM_12> on signal <DMA_TimeOut_State[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 toutst_idle    | 00
 toutst_countup | 01
 toutst_pause   | 10
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/FSM_10> on signal <DMA_State[1:3]> with user encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/FSM_10> on signal <DMA_State[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 dmast_init       | 000
 dmast_load_param | 001
 dmast_snout      | 010
 dmast_stomp      | 011
 dmast_body       | 100
 dmast_tail       | 101
 dmast_nextdex    | 110
 dmast_await_dex  | 111
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/FSM_11> on signal <BusyDone_State[1:3]> with user encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/FSM_11> on signal <BusyDone_State[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 fsm_idle  | 000
 fsm_busy1 | 001
 fsm_busy2 | 010
 fsm_busy3 | 011
 fsm_busy4 | 100
 fsm_busy5 | 101
 fsm_done  | 110
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/FSM_9> on signal <FSM_REQ_us[1:2]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 reqst_idle      | 00
 reqst_1read     | 01
 reqst_decision  | 10
 reqst_nfifo_req | 11
 reqst_quantity  | unreached
 reqst_fifo_req  | unreached
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/CplD_Channel/FSM_8> on signal <RxCplDTrn_State[1:4]> with user encoding.
-----------------------------------------
 State                       | Encoding
-----------------------------------------
 st_cpld_reset               | 0000
 st_cpld_idle                | 0001
 st_cpl_head2                | 0010
 st_cpld_head2               | 0011
 st_cpld_afetch_special      | 0100
 st_cpld_afetch_special_tail | 0101
 st_cpld_afetch              | 0110
 st_cpld_afetch_throttle     | 0111
 st_cpld_only_1dw            | 1000
 st_cpld_1st_data            | 1001
 st_cpld_1st_data_throttle   | 1010
 st_cpld_data                | 1011
 st_cpld_data_throttle       | 1100
 st_cpld_last_data           | 1101
-----------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/FSM_17> on signal <DDR_rd_state[1:4]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 rdst_reset   | 0000
 rdst_idle    | 0001
 rdst_acc_req | 0010
 rdst_b4_la   | 0011
 rdst_la      | 0100
 rdst_cmd     | 0101
 rdst_data    | 0110
 rdst_wait    | 0111
 rdst_last_qw | 1000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_bpm_pcie_ml605/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/FSM_18> on signal <DDR_wr_state[1:3]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wrst_bram_reset   | 000
 wrst_idle         | 001
 wrst_acc_req      | 011
 wrst_address      | 010
 wrst_1st_data     | 110
 wrst_1st_data_b2b | unreached
 wrst_more_data    | 111
 wrst_last_dw      | 101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/FSM_27> on signal <m1_state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00010 | 00001
 00001 | 00011
 00011 | 00010
 00100 | 00110
 10000 | 00111
 00101 | unreached
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 10111 | 01011
 10001 | 01001
 10010 | 01000
 10011 | 11000
 10100 | 11001
 10101 | 11011
 10110 | 11010
 11000 | 11110
 11001 | 11111
 11010 | 11101
 11101 | 11100
 11011 | 10100
 11100 | 10101
 11110 | 10111
 11111 | 10110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/clock_unit_2/FSM_28> on signal <m1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1000  | 1000
 0110  | 0110
 1001  | 1001
 0111  | 0111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rs232_tx_block/FSM_29> on signal <m1_state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 11    | 010
 10    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rs232_rx_block/FSM_30> on signal <m1_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 011   | 011
 010   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/RXCTRL/FSM_35> on signal <parse[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 eth           | 0001
 eth_capture   | 0010
 eth_chk       | 0011
 ipv4          | 0100
 ipv4_capture  | 0101
 ipv4_chksum   | unreached
 ipv4_opt      | 0111
 udp           | 1000
 udp_fetch_buf | 1001
 udp_capture   | 1010
 chk           | 1011
 done          | 1100
 errors        | 1101
 waits         | 1110
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/RXCTRL/FSM_36> on signal <state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 000
 header  | 001
 payload | 010
 padding | 011
 done    | 100
 errors  | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/EB/FSM_38> on signal <s_state_RX[1:5]> with user encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 idle                  | 00000
 eb_hdr_rec            | 00001
 eb_hdr_proc           | 00010
 eb_hdr_probe_id       | 00011
 eb_hdr_probe_rdy      | 00100
 cyc_hdr_rec           | 00101
 cyc_hdr_read_proc     | 00110
 cyc_hdr_read_get_adr  | 00111
 wb_read_rdy           | 01000
 wb_read               | 01001
 cyc_hdr_write_proc    | 01010
 cyc_hdr_write_get_adr | 01011
 wb_write_rdy          | 01100
 wb_write              | 01101
 wb_write_done         | 01110
 cyc_done              | 01111
 eb_done               | 10000
 error                 | 10001
 error_wait            | 10010
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/EB/FSM_37> on signal <s_state_TX[1:12]> with one-hot encoding.
-------------------------------------
 State               | Encoding
-------------------------------------
 idle                | 000000000001
 eb_hdr_init         | 000000000100
 eb_hdr_probe_id     | 001000000000
 eb_hdr_probe_wait   | 000010000000
 packet_hdr_send     | 000001000000
 eb_hdr_send         | 000100000000
 rdy                 | 000000000010
 cyc_hdr_init        | 000000001000
 cyc_hdr_send        | 010000000000
 base_write_adr_send | 000000010000
 data_send           | 100000000000
 zero_pad_write      | 000000100000
 zero_pad_wait       | unreached
 error               | unreached
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/TXCTRL/FSM_33> on signal <state[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 calc_chksum   | 0001
 wait_send_req | 0010
 prep_eth      | 0011
 eth           | 0100
 ipv4          | 0101
 udp           | 0110
 hdr_send      | 0111
 payload_send  | 1000
 padding       | 1001
 wait_ifgap    | 1010
 error         | 1011
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/TXCTRL/chksum_generator/FSM_34> on signal <state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 addup    | 001
 carries  | 010
 finalise | 011
 output   | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_ethmac_adapter/FSM_31> on signal <state_tx[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 init     | 01
 transfer | 11
 waiting  | unreached
 done     | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_ethmac_adapter/FSM_32> on signal <state_rx[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 init     | 001
 transfer | 010
 waiting  | unreached
 done     | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/FSM_41> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/FSM_42> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1000  | 0001
 1001  | 0010
 1010  | 0011
 1011  | 0100
 1100  | 0101
 1101  | 0110
 1110  | 0111
 1111  | 1000
 0001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/FSM_43> on signal <RxD_sync_inv[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:1710 - FF/Latch <mxsz_left_7> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mxsz_right_12> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch counter_comp_1 hinder the constant cleaning in the block EB_RX_CTRL.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <DlyCrcCnt_3> of sequential type is unconnected in block <eth_transmitcontrol>.
WARNING:Xst:1710 - FF/Latch <rddata_reg_25> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_26> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_28> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_29> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_30> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_31> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_axis_rx_tuser_9> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_10> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_11> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_12> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_13> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_15> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_16> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_count_23_16_5> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_6> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_7> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <col_size_r> (without init value) has a constant value of 0 in block <arb_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tby4_r_5> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_27> of sequential type is unconnected in block <tlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_28> of sequential type is unconnected in block <tlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_29> of sequential type is unconnected in block <tlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_30> of sequential type is unconnected in block <tlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_31> of sequential type is unconnected in block <tlpControl>.
WARNING:Xst:1710 - FF/Latch <Last_Ctrl_Word_ds_60> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_61> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_62> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_63> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_1> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_4> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_5> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_us_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_1> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_4> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_5> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_40> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_41> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_42> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_43> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_44> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_45> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_46> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_47> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_48> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_49> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_50> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_51> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_52> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_53> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_54> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_55> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_56> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_57> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_58> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_59> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_52> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_53> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_54> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_55> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_56> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_57> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_58> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_59> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_60> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_61> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_62> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_63> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_5> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_4> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_1> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Control_i_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_32> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_33> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_34> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_35> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_36> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_37> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_38> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_39> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_40> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_41> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_42> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_43> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_44> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_45> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_46> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_47> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_48> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_49> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_50> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Control_i_51> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_52> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_53> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_54> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_55> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_56> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_57> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_58> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_59> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_60> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_61> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_62> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_63> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_32> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_33> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_34> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_35> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_36> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_37> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_38> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_39> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_32> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_33> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_34> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_35> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_36> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_37> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_38> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_39> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_40> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_41> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_42> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_43> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_44> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_45> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_46> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_47> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_48> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_49> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_50> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_us_Length_i_51> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_60> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_61> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_62> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_63> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_0> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_1> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_2> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_3> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_4> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_5> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_6> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_7> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_32> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_33> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_34> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_35> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_36> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_37> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_38> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Last_Ctrl_Word_ds_39> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_40> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_41> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_42> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_43> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_44> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_45> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_46> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_47> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_48> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_49> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_50> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_51> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_52> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_53> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_54> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_55> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_56> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_57> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_58> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_ds_Length_i_59> (without init value) has a constant value of 0 in block <Regs_Group>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_35> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_36> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_37> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_38> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_39> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_40> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_41> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_42> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_43> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_47> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_48> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_49> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Hi_50> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Reg_RdMuxer_Lo_35> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_32> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_33> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_34> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_35> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_36> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_37> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_38> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_39> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_40> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_41> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_42> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_43> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_44> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_45> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_46> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_47> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_48> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_49> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_50> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_51> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_52> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_53> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_54> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_55> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_56> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_57> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_58> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_59> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_60> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_61> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_62> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:2677 - Node <Last_Ctrl_Word_us_63> of sequential type is unconnected in block <Regs_Group>.
WARNING:Xst:1710 - FF/Latch <pioCplD_Qout_to_TLP_97> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_98> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_99> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_100> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_101> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_102> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_103> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_104> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_105> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_106> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_107> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_108> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_109> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_110> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_111> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_112> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_113> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_114> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_115> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_116> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_123> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_124> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_125> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_126> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_127> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_10> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_11> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_14> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_15> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_16> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_17> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_18> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_19> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_23> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_24> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_26> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_28> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_31> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_44> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_71> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_96> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_25> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_26> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_27> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_28> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_31> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_10> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_11> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_14> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_15> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_16> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_17> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_18> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_19> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_23> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_24> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_25> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_26> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_27> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_28> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <usTlp_Qout_to_TLP_31> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_117> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_118> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_119> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_120> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_121> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_122> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_123> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_124> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_125> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_126> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pioCplD_Qout_to_TLP_127> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_10> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_11> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_14> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_15> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_16> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_17> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_18> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_19> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_23> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsMRd_Qout_to_TLP_24> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_27> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_31> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_64> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_65> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_66> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_67> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_68> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_69> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_70> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_71> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_72> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_73> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_74> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_75> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_76> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_77> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_78> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_79> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_80> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_81> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_10> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_11> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_14> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_15> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_16> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_17> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_18> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_19> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_23> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trn_Qout_reg_31> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_10> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_11> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_12> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_13> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_14> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_15> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_16> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_17> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_18> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_19> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_23> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_103> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_104> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_105> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_106> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_107> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_108> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_109> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_110> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_111> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_112> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_113> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_114> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_115> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_116> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_117> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_118> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_119> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_120> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_121> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_122> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_82> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_83> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_84> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_85> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_86> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_87> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_88> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_89> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_90> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_91> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_92> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_93> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_94> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_95> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_96> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_97> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_98> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_99> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_100> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_101> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Irpt_Qout_to_TLP_102> (without init value) has a constant value of 0 in block <tx_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ChPriority_0_0> (without init value) has a constant value of 1 in block <Tx_Output_Arbitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChPriority_1_0> (without init value) has a constant value of 1 in block <Tx_Output_Arbitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChPriority_2_0> (without init value) has a constant value of 1 in block <Tx_Output_Arbitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChPriority_3_0> (without init value) has a constant value of 1 in block <Tx_Output_Arbitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Regs_WrMask_i_1> (without init value) has a constant value of 0 in block <rx_MWr_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tRAM_dinB_i_0> (without init value) has a constant value of 0 in block <dsDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tRAM_dinB_i_1> (without init value) has a constant value of 0 in block <dsDMA_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_PA_current_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_PA_current_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_PA_next_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_PA_next_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_HA_Var_i_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_HA_Var_i_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Snout_Length_i_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Snout_Length_i_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_gap_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_gap_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ALc_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ALc_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Carry_PAx_plus_Leng_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Carry_PAx_plus_Leng_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Carry_PA_plus_Leng_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Carry_PA_plus_Leng_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <raw_Tail_Length_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <raw_Tail_Length_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Tail_Length_i_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_Tail_Length_i_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_PA_Loaded_i_0> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_PA_Loaded_i_1> (without init value) has a constant value of 0 in block <DMA_Calculate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_0> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_1> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_2> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_3> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_4> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_5> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_Byte_Counter_6> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_0> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_1> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_2> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_3> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_4> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_5> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_6> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_7> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_8> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_9> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_10> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_11> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_12> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_13> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_14> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_15> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_16> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_17> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_18> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_19> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_20> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_21> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_22> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_23> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_24> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_25> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_26> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_27> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_28> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_29> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_30> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <DMA_HA_Carry32_31> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_0> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_1> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_2> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_3> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_4> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_5> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:2677 - Node <Length_minus_6> of sequential type is unconnected in block <DMA_Calculate>.
WARNING:Xst:1710 - FF/Latch <ChBuf_WrDin_i_12> (without init value) has a constant value of 0 in block <DMA_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChBuf_WrDin_i_13> (without init value) has a constant value of 0 in block <DMA_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChBuf_WrDin_i_96> (without init value) has a constant value of 0 in block <DMA_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Reg_WrAddr_if_last_us_7> (without init value) has a constant value of 0 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg_WrAddr_if_last_ds_7> (without init value) has a constant value of 0 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ds_DMA_Bytes_i_0> (without init value) has a constant value of 0 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ds_DMA_Bytes_i_1> (without init value) has a constant value of 0 in block <rx_CplD_Transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rpiped_rd_shift_start_2> has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpiped_rd_shift_start_3> has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpiped_rd_shift_start_4> has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpiped_rd_shift_start_5> has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_64> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_65> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_67> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_68> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_69> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_70> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpiped_Din_71> (without init value) has a constant value of 0 in block <DDRs_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_bits_8> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <rs232tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matrix_old_0_2> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_3> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_4> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_5> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_6> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_7> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_8> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_0_9> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_count_0> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_RX_byte_cnt_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_RX_byte_cnt_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_count_0> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <out_reg_8> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_9> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_10> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_11> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_12> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_13> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_14> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_15> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_16> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_17> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_18> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_19> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_20> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_21> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_22> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_23> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_24> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_25> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_26> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_27> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_28> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_29> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_30> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_31> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:1710 - FF/Latch <rddata_reg_31> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_30> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_29> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_28> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_27> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_26> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_25> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_24> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_23> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_22> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_21> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_20> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_19> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_18> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_17> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_16> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_15> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_14> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_13> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_12> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_11> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_10> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_9> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_8> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slave2_out_ack> (without init value) has a constant value of 0 in block <xwb_dpram_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_LPM_FF1_3> (without init value) has a constant value of 0 in block <generic_dpram_sameclock_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_LPM_FF1_2> (without init value) has a constant value of 0 in block <generic_dpram_sameclock_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_LPM_FF1_1> (without init value) has a constant value of 0 in block <generic_dpram_sameclock_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_LPM_FF1_0> (without init value) has a constant value of 0 in block <generic_dpram_sameclock_3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance num_brams.brams[3].ram/use_ramb36.ramb36 in unit num_brams.brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance num_brams.brams[2].ram/use_ramb36.ramb36 in unit num_brams.brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance num_brams.brams[1].ram/use_ramb36.ramb36 in unit num_brams.brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance num_brams.brams[0].ram/use_ramb36.ramb36 in unit num_brams.brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[1].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[2].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[3].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[4].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[5].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[6].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[7].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:2261 - The FF/Latch <rddata_reg_23> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 2 FFs/Latches, which will be removed : <rddata_reg_24> <rddata_reg_27> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_19> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_17> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_23> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_21> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_31> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_29> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_15> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_13> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_3> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_1> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_11> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_9> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_7> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_5> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_27> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_25> 
INFO:Xst:2261 - The FF/Latch <dlyinc_cpt_mux_1> in Unit <phy_dly_ctrl> is equivalent to the following 6 FFs/Latches, which will be removed : <dlyinc_cpt_mux_2> <dlyinc_cpt_mux_3> <dlyinc_cpt_mux_4> <dlyinc_cpt_mux_5> <dlyinc_cpt_mux_6> <dlyinc_cpt_mux_7> 
INFO:Xst:2261 - The FF/Latch <en_clk_rsync_odd_r_0> in Unit <phy_rdclk_gen> is equivalent to the following 9 FFs/Latches, which will be removed : <en_clk_rsync_odd_r_1> <en_clk_cpt_odd_r_0> <en_clk_cpt_odd_r_1> <en_clk_cpt_odd_r_2> <en_clk_cpt_odd_r_3> <en_clk_cpt_odd_r_4> <en_clk_cpt_odd_r_5> <en_clk_cpt_odd_r_6> <en_clk_cpt_odd_r_7> 
INFO:Xst:2261 - The FF/Latch <phy_address0_0> in Unit <phy_init> is equivalent to the following 5 FFs/Latches, which will be removed : <phy_address0_4> <phy_address0_6> <phy_address0_9> <phy_address0_11> <phy_address0_13> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_6> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_27> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_5> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_26> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_0> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_21> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_8> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_29> 
INFO:Xst:2261 - The FF/Latch <s_axis_tx_tkeep_i_0> in Unit <tx_Transact> is equivalent to the following 3 FFs/Latches, which will be removed : <s_axis_tx_tkeep_i_1> <s_axis_tx_tkeep_i_2> <s_axis_tx_tkeep_i_3> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_7> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_28> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_2> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_23> 
INFO:Xst:2261 - The FF/Latch <usTlp_Qout_to_TLP_32> in Unit <tx_Transact> is equivalent to the following 7 FFs/Latches, which will be removed : <usTlp_Qout_to_TLP_33> <usTlp_Qout_to_TLP_34> <usTlp_Qout_to_TLP_35> <usTlp_Qout_to_TLP_36> <usTlp_Qout_to_TLP_37> <usTlp_Qout_to_TLP_38> <usTlp_Qout_to_TLP_39> 
INFO:Xst:2261 - The FF/Latch <dsMRd_Qout_to_TLP_32> in Unit <tx_Transact> is equivalent to the following 7 FFs/Latches, which will be removed : <dsMRd_Qout_to_TLP_33> <dsMRd_Qout_to_TLP_34> <dsMRd_Qout_to_TLP_35> <dsMRd_Qout_to_TLP_36> <dsMRd_Qout_to_TLP_37> <dsMRd_Qout_to_TLP_38> <dsMRd_Qout_to_TLP_39> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_1> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_22> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_9> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_30> 
INFO:Xst:2261 - The FF/Latch <pioCplD_Qout_to_TLP_25> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <pioCplD_Qout_to_TLP_27> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_4> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_25> 
INFO:Xst:2261 - The FF/Latch <StartAddr_31> in Unit <tx_Transact> is equivalent to the following 32 FFs/Latches, which will be removed : <StartAddr_32> <StartAddr_33> <StartAddr_34> <StartAddr_35> <StartAddr_36> <StartAddr_37> <StartAddr_38> <StartAddr_39> <StartAddr_40> <StartAddr_41> <StartAddr_42> <StartAddr_43> <StartAddr_44> <StartAddr_45> <StartAddr_46> <StartAddr_47> <StartAddr_48> <StartAddr_49> <StartAddr_50> <StartAddr_51> <StartAddr_52> <StartAddr_53> <StartAddr_54> <StartAddr_55> <StartAddr_56> <StartAddr_57> <StartAddr_58> <StartAddr_59> <StartAddr_60> <StartAddr_61> <StartAddr_62> <StartAddr_63> 
INFO:Xst:2261 - The FF/Latch <Regs_Addr_pioCplD_3> in Unit <tx_Transact> is equivalent to the following FF/Latch, which will be removed : <wbaddr_piocpld_24> 
INFO:Xst:2261 - The FF/Latch <s_axis_tx_tkeep_i_4> in Unit <tx_Transact> is equivalent to the following 3 FFs/Latches, which will be removed : <s_axis_tx_tkeep_i_5> <s_axis_tx_tkeep_i_6> <s_axis_tx_tkeep_i_7> 
INFO:Xst:2261 - The FF/Latch <wb_rdc_sof_i> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <wb_rdc_v_i> 
INFO:Xst:2261 - The FF/Latch <DDR_rdc_sof_i> in Unit <tx_Mem_Reader> is equivalent to the following FF/Latch, which will be removed : <DDR_rdc_v_i> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_2> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_34> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_10> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_42> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_11> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_43> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_20> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_52> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_21> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_53> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_22> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_54> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_18> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_50> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_23> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_55> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_19> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_51> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_24> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_56> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_25> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_57> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_30> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_62> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_26> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_58> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_31> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_63> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_27> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_59> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_28> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_60> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_29> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_61> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_3> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_35> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_8> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_40> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_4> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_36> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_9> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_41> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_5> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_37> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_6> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_38> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_7> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_39> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_12> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_44> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_13> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_45> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_14> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_46> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_15> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_47> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_16> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_48> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_17> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_49> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_0> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_32> 
INFO:Xst:2261 - The FF/Latch <tab_wd_i_1> in Unit <rx_MWr_Transact> is equivalent to the following FF/Latch, which will be removed : <tab_wd_i_33> 
INFO:Xst:2261 - The FF/Latch <mxsz_mid_7> in Unit <DMA_Calculate> is equivalent to the following FF/Latch, which will be removed : <mxsz_left_8> 
INFO:Xst:2261 - The FF/Latch <mxsz_mid_12> in Unit <DMA_Calculate> is equivalent to the following FF/Latch, which will be removed : <mxsz_right_11> 
INFO:Xst:2261 - The FF/Latch <RegAddr_ds_Dex_0> in Unit <rx_CplD_Transact> is equivalent to the following 4 FFs/Latches, which will be removed : <RegAddr_ds_Dex_1> <RegAddr_ds_Dex_7> <RegAddr_ds_Dex_8> <RegAddr_ds_Dex_9> 
INFO:Xst:2261 - The FF/Latch <CplD_Length_0> in Unit <rx_CplD_Transact> is equivalent to the following FF/Latch, which will be removed : <Reg_WrAddr_if_last_us_2> 
INFO:Xst:2261 - The FF/Latch <RegAddr_us_Dex_0> in Unit <rx_CplD_Transact> is equivalent to the following 4 FFs/Latches, which will be removed : <RegAddr_us_Dex_1> <RegAddr_us_Dex_7> <RegAddr_us_Dex_8> <RegAddr_us_Dex_9> 
INFO:Xst:2261 - The FF/Latch <CplD_Length_2> in Unit <rx_CplD_Transact> is equivalent to the following FF/Latch, which will be removed : <Reg_WrAddr_if_last_ds_4> 
INFO:Xst:2261 - The FF/Latch <wpipe_wr_mask_0> in Unit <DDRs_Control> is equivalent to the following 3 FFs/Latches, which will be removed : <wpipe_wr_mask_1> <wpipe_wr_mask_2> <wpipe_wr_mask_3> 
INFO:Xst:2261 - The FF/Latch <wpipe_wr_mask_4> in Unit <DDRs_Control> is equivalent to the following 3 FFs/Latches, which will be removed : <wpipe_wr_mask_5> <wpipe_wr_mask_6> <wpipe_wr_mask_7> 
INFO:Xst:2261 - The FF/Latch <counter_comp_2> in Unit <EB_RX_CTRL> is equivalent to the following FF/Latch, which will be removed : <counter_comp_3> 
WARNING:Xst:2042 - Unit rs232_syscon: 32 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<16>, data_out<17>, data_out<18>, data_out<19>, data_out<1>, data_out<20>, data_out<21>, data_out<22>, data_out<23>, data_out<24>, data_out<25>, data_out<26>, data_out<27>, data_out<28>, data_out<29>, data_out<2>, data_out<30>, data_out<31>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>.
WARNING:Xst:2042 - Unit wb_gpio_port: 8 internal tristates are replaced by logic (pull-up yes): gpio_b<0>, gpio_b<1>, gpio_b<2>, gpio_b<3>, gpio_b<4>, gpio_b<5>, gpio_b<6>, gpio_b<7>.

Optimizing unit <eth_register_15> ...

Optimizing unit <eth_register_2> ...

Optimizing unit <eth_register_7> ...

Optimizing unit <eth_register_12> ...

Optimizing unit <fmc_adc_buf> ...

Optimizing unit <pcie_brams_v6> ...

Optimizing unit <ui_top> ...

Optimizing unit <phy_data_io> ...

Optimizing unit <phy_rddata_sync> ...

Optimizing unit <iodelay_ctrl> ...

Optimizing unit <infrastructure> ...

Optimizing unit <dbe_bpm_fmc130m_4ch_pcie> ...

Optimizing unit <ethmac> ...

Optimizing unit <eth_registers> ...

Optimizing unit <eth_register_1> ...

Optimizing unit <eth_register_8> ...

Optimizing unit <eth_register_14> ...

Optimizing unit <eth_wishbone> ...
WARNING:Xst:1710 - FF/Latch <m_wb_bte_o_1> (without init value) has a constant value of 0 in block <eth_wishbone>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eth_miim> ...

Optimizing unit <eth_clockgen> ...
WARNING:Xst:1710 - FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eth_shiftreg> ...

Optimizing unit <eth_outputcontrol> ...

Optimizing unit <eth_maccontrol> ...

Optimizing unit <eth_receivecontrol> ...

Optimizing unit <eth_transmitcontrol> ...

Optimizing unit <eth_txethmac> ...

Optimizing unit <eth_txcounters> ...

Optimizing unit <eth_txstatem> ...

Optimizing unit <eth_crc> ...

Optimizing unit <eth_random> ...

Optimizing unit <eth_rxethmac> ...

Optimizing unit <eth_rxcounters> ...

Optimizing unit <eth_rxaddrcheck> ...

Optimizing unit <eth_rxstatem> ...

Optimizing unit <eth_macstatus> ...

Optimizing unit <xwb_crossbar_2> ...

Optimizing unit <wb_fmc_130m_4ch_csr> ...

Optimizing unit <fmc_adc_dly_iface> ...

Optimizing unit <fmc_adc_iface> ...

Optimizing unit <fmc_adc_data> ...

Optimizing unit <wr_bin_cntr_2> ...

Optimizing unit <clk_x_pntrs> ...

Optimizing unit <wr_status_flags_ss_2> ...

Optimizing unit <wr_bin_cntr_3> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <spi_bidir_top> ...

Optimizing unit <spi_bidir_shift> ...

Optimizing unit <spi_bidir_clgen> ...

Optimizing unit <gc_extend_pulse_2> ...

Optimizing unit <wb_stream_source_gen> ...

Optimizing unit <generic_shiftreg_fifo> ...

Optimizing unit <gc_ext_pulse_sync> ...

Optimizing unit <bpm_pcie_ml605> ...

Optimizing unit <pcie_core> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...
INFO:Xst:2261 - The FF/Latch <reg_eios_detected> in Unit <GTX_RX_VALID_FILTER_V6> is equivalent to the following FF/Latch, which will be removed : <reg_state_eios_det_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <reg_eios_detected> in Unit <GTX_RX_VALID_FILTER_V6> is equivalent to the following FF/Latch, which will be removed : <reg_state_eios_det_FSM_FFd3> 

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <axi_basic_tx_pipeline> ...

Optimizing unit <axi_basic_tx_thrtl_ctl> ...

Optimizing unit <axi_basic_rx_pipeline> ...

Optimizing unit <axi_basic_rx_null_gen> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <wb_transact> ...

Optimizing unit <ui_wr_data> ...

Optimizing unit <ui_rd_data> ...

Optimizing unit <ui_cmd> ...

Optimizing unit <mc> ...

Optimizing unit <rank_cntrl> ...

Optimizing unit <rank_common> ...

Optimizing unit <round_robin_arb_1> ...

Optimizing unit <bank_state_1> ...

Optimizing unit <bank_queue_1> ...

Optimizing unit <bank_state_2> ...

Optimizing unit <bank_queue_2> ...

Optimizing unit <bank_state_3> ...

Optimizing unit <bank_queue_3> ...

Optimizing unit <bank_state_4> ...

Optimizing unit <bank_queue_4> ...

Optimizing unit <bank_common> ...
WARNING:Xst:1710 - FF/Latch <send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_select> ...
WARNING:Xst:1710 - FF/Latch <io_config_r_0> (without init value) has a constant value of 0 in block <arb_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_config_r_0> (without init value) has a constant value of 0 in block <arb_select>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_row_col> ...

Optimizing unit <round_robin_arb_3> ...

Optimizing unit <col_mach> ...

Optimizing unit <phy_top> ...

Optimizing unit <phy_control_io> ...

Optimizing unit <phy_write> ...

Optimizing unit <phy_dly_ctrl> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <phy_dm_iob> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <phy_rdclk_gen> ...

Optimizing unit <phy_rdctrl_sync> ...

Optimizing unit <circ_buffer_1> ...

Optimizing unit <circ_buffer_2> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_wrlvl> ...

Optimizing unit <phy_rdlvl> ...

Optimizing unit <phy_pd> ...

Optimizing unit <tlpControl> ...

Optimizing unit <Regs_Group> ...

Optimizing unit <tx_Transact> ...

Optimizing unit <tx_Mem_Reader> ...

Optimizing unit <Tx_Output_Arbitor> ...

Optimizing unit <rx_Transact> ...

Optimizing unit <RxIn_Delay> ...

Optimizing unit <rx_MRd_Transact> ...

Optimizing unit <rx_MWr_Transact> ...

Optimizing unit <Interrupts> ...

Optimizing unit <dsDMA_Transact> ...

Optimizing unit <DMA_Calculate> ...

Optimizing unit <DMA_FSM> ...

Optimizing unit <usDMA_Transact> ...

Optimizing unit <rx_CplD_Transact> ...

Optimizing unit <FF_TagRam64x36> ...

Optimizing unit <DDRs_Control> ...

Optimizing unit <gc_sync_ffs> ...

Optimizing unit <rs232_syscon> ...

Optimizing unit <auto_baud> ...
WARNING:Xst:1710 - FF/Latch <clock_count_3> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clock_count_3> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rs232tx> ...
WARNING:Xst:1710 - FF/Latch <prescaler_count_l_3> (without init value) has a constant value of 0 in block <rs232tx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rs232rx> ...
WARNING:Xst:1710 - FF/Latch <intrabit_count_l_3> (without init value) has a constant value of 0 in block <rs232rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <xwb_crossbar_1> ...

Optimizing unit <EB_RX_CTRL> ...

Optimizing unit <WB_bus_adapter_streaming_sg_1> ...

Optimizing unit <sipo_flag_1> ...
WARNING:Xst:1710 - FF/Latch <cnt_1> (without init value) has a constant value of 0 in block <sipo_flag_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sipo_flag_2> ...

Optimizing unit <eb_config> ...

Optimizing unit <eb_main_fsm> ...

Optimizing unit <rd_pe_ss> ...

Optimizing unit <wr_status_flags_ss_1> ...

Optimizing unit <wr_pf_ss> ...

Optimizing unit <wr_bin_cntr_1> ...

Optimizing unit <EB_TX_CTRL> ...

Optimizing unit <WB_bus_adapter_streaming_sg_2> ...

Optimizing unit <piso_flag_1> ...

Optimizing unit <piso_flag_2> ...

Optimizing unit <EB_checksum> ...

Optimizing unit <piso_flag_3> ...

Optimizing unit <xwb_ethmac_adapter> ...

Optimizing unit <xwb_dma> ...

Optimizing unit <wb_gpio_port> ...

Optimizing unit <xwb_crossbar_3> ...

Optimizing unit <wb_simple_uart> ...

Optimizing unit <simple_uart_wb> ...

Optimizing unit <uart_baud_gen> ...

Optimizing unit <uart_async_tx> ...

Optimizing unit <uart_async_rx> ...

Optimizing unit <wb_tics> ...

Optimizing unit <xwb_dpram_2> ...

Optimizing unit <generic_dpram_sameclock_3> ...

Optimizing unit <xwb_dpram_1> ...

Optimizing unit <generic_dpram_sameclock_2> ...
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_15> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_16> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_18> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_95> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/DMA_Status_i_3> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_0> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_3> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_2> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_3> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_4> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_5> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_6> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_7> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_8> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_9> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_20> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_21> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_22> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_30> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_32> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_33> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_35> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_36> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_3> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_4> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_5> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_6> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_7> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_8> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_9> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_6_10> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/dinb_r1_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/dinb_r1_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/CplD_Channel/Regs_WrMask_i_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/DMA_Status_i_3> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_10> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_11> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_14> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_47> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_48> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_49> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_50> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_51> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_0> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_0> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_0> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_0> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_52> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_53> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_54> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_55> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_56> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_57> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_58> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_59> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_60> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_61> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_62> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_63> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_0> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuser_3> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_3> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuser_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_38> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/Irpt_Qout_to_TLP_39> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/Sys_IRQ_i_2> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/General_Status_i_31> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/General_Status_i_15> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/General_Status_i_14> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_6> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_cas_n1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_11> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_12> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_13> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_0> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_1> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_2> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_32> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_33> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_44> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_45> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Wishbone_intf/rpipec_din_46> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tkeep_r1_0> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r1_0> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r1_3> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r2_3> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r2_0> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r3_0> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r3_3> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r4_0> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r4_1> (without init value) has a constant value of 1 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/RxPointerMSB_31> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/RxPointerMSB_30> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/TxPointerMSB_31> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/TxPointerMSB_30> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_cti_o_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_cti_o_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_cti_o_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_bte_o_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_adr_o_29> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_adr_o_28> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/gwss.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_lm75_i2c/U_Wrapped_I2C/Wrapped_I2C/wb_inta_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_eeprom_i2c/U_Wrapped_I2C/Wrapped_I2C/wb_inta_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_vcxo_i2c/U_Wrapped_I2C/Wrapped_I2C/wb_inta_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_15_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_14_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_13_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_11_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_10_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_12_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_8_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_7_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_9_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_5_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_4_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_6_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_3_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_0_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_15_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_14_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_13_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_11_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_10_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_12_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_8_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_7_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_9_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_5_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_4_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_6_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_3_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_0_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_15_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_14_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_13_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_11_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_10_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_12_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_8_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_7_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_9_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_5_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_4_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_6_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_3_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_0_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_15_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_14_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_13_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_11_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_10_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_12_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_8_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_7_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_9_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_5_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_4_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_6_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_3_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/Mshreg_q_o_0_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_68> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_7> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_6> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_5> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_20> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_19> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_18> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_17> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_14> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_recrc_err_prev> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rerrfwd_prev> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <pcie_core_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsof_prev> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_63> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_62> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_61> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_60> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_59> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_58> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_57> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_56> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_55> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_54> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_53> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_52> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_51> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_50> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_49> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_48> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_47> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_46> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_45> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_44> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_43> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_42> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_41> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_40> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_39> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_38> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_37> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_36> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_35> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_34> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_33> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <Wishbone_intf/wb_dat_o_32> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_7> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_6> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_5> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_7> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_6> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_5> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_arb0/last_master_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_arb0/grant_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_rmw_r> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_31> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_30> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_29> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_28> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_27> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_26> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_25> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_24> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_23> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_22> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_21> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_20> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_19> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_18> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_17> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_15> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_14> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_13> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_12> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_11> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_10> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_9> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_8> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_7> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_6> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_5> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrcal_err_xhdl> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_7_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_7_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_7_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_7_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_7_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_6_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_6_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_6_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_6_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_6_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_5_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_5_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_5_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_5_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_5_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_4_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_4_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_4_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_4_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_4_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_3_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_3_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_3_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_3_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_3_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_2_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_2_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_2_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_2_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_2_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_1_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_1_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_1_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_1_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_1_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_7_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_7_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_7_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_6_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_6_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_6_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_5_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_5_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_5_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_4_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_4_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_4_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_3_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_3_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_3_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_2_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_2_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_2_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_1_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_1_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_1_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_0_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_0_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r_0_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_dq_edge_r> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_7_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_7_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_7_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_7_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_7_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_6_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_6_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_6_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_6_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_6_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_5_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_5_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_5_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_5_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_5_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_4_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_4_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_4_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_4_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_4_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_3_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_3_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_3_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_3_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_3_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_2_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_2_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_2_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_2_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_2_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_1_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_1_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_1_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_1_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_1_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_39> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_38> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_37> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_34> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_32> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_29> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_28> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_24> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_22> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_19> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_18> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_17> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_14> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_13> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_12> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_9> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_8> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_err_2_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_7> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_6> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_5> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_4> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_3> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_2> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_1> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_tp> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <DDR_wr_FA_A_r1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_sof_A_r1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DMA_us_Busy_led_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DMA_ds_Busy_led_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_sof_A_r2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_FA_A_r2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_sof_A_r3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_FA_A_r3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_FA_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <DDR_wr_sof_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <trn_Blinker_cnt_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_us_Busy_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <cnt_ds_Busy_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_ds_PA_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/DMA_us_PA_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/wb_FIFO_Rst_b5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rd_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_td_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/wb_FIFO_Rst_b4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_reset_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/wb_FIFO_Rst_b3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_t_read_Lo_r1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_t_read_Hi_r1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/dlm_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg14_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg13_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg12_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg11_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg10_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg09_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg08_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg07_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg05_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg04_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg06_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg03_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg02_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/reg01_tv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_rv_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Lo_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_WrMuxer_Hi_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/protocol_rst_b1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/wb_FIFO_Rst_b2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/ctl_ttake_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_RdMuxer_Lo_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/Reg_RdMuxer_Hi_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/protocol_rst_b2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/protocol_rst_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/wb_FIFO_Rst_b1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <Memory_Space/wb_FIFO_Rst_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <tx_Itf/s_axis_tx_tkeep_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <tx_Itf/Format_Shower_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/Tlp_has_1DW_Length_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/m_axis_rx_terrfwd_r1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Rx_Input_Delays/m_axis_rx_tkeep_r1_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_95> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_93> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_92> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_91> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_90> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_89> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_88> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_87> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_86> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_85> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_84> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_83> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_82> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_81> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_80> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_79> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_78> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_77> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_76> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_75> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_74> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_73> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_72> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_71> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_70> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_69> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_68> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_95> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_93> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_92> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_91> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_90> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_89> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_88> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_87> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_86> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_85> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_84> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_83> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_82> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_81> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_80> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_79> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_78> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_77> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_76> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_75> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_74> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_73> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_72> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_71> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_70> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_69> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_68> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pioCplD_Qout_reg_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_reading_status_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/pio_read_fading_cnt_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MRd_Channel/MRd_Has_3DW_Header> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/Regs_WrAddr_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/Regs_WrAddr_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/Regs_WrAddr_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/Regs_WrAddr_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/dg_table_Sel> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_we_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_we_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_odd> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wa_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/DDR_wr_sof_i> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_30> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_29> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_28> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_27> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_26> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_25> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_24> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_23> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_22> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_21> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_20> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_19> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_18> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_17> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_16> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_15> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_14> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_11> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_10> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_7> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_6> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_5> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_4> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_3> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_2> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/MWr_Channel/tab_wd_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/tRAM_dinB_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/tRAM_dinB_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/tRAM_dinB_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/tRAM_dinB_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Loaded_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_current_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_next_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_Snout_Length_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PAx_Hi_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Leng_Hi_plus_PA_Hi_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PA_Hi_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Leng_Hi_plus_PAx_Hi_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_Snout_Length_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_next_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_current_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_31> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_36> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_37> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_38> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_39> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_40> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_41> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_42> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_43> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_44> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_45> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_46> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_47> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_48> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_49> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_50> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_51> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_52> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_53> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_54> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_55> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_56> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_57> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_58> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_59> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_60> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_61> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_62> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Loaded_i_63> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_96> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_95> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg_96> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg_95> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg_13> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg_12> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/tRAM_dina_aInc_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/tRAM_DoutA_r1_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/tRAM_DoutA_r1_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/tRAM_DoutA_r1_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/hazard_content_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/hazard_content_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/hazard_content_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/Regs_WrAddr_i_9> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/Regs_WrAddr_i_8> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/Regs_WrAddr_i_1> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/Regs_WrAddr_i_0> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/tRAM_dina_aInc_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/tRAM_dina_aInc_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_0_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_0_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_0_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_0_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_1_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_1_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_1_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_1_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_3_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_3_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_3_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_3_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_4_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_4_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_4_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_4_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_2_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_2_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_2_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_2_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_6_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_6_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_6_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_6_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_7_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_7_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_7_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_7_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_5_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_5_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_5_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_5_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_9_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_9_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_9_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_9_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_10_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_10_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_10_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_10_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_8_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_8_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_8_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_8_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_12_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_12_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_12_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_12_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_13_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_13_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_13_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_13_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_11_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_11_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_11_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_11_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_15_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_15_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_15_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_15_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_16_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_16_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_16_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_16_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_14_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_14_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_14_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_14_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_17_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_17_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_17_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_17_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_18_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_18_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_18_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_18_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_19_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_19_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_19_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_19_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_20_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_20_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_20_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_20_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_22_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_22_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_22_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_22_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_23_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_23_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_23_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_23_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_21_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_21_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_21_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_21_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_25_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_25_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_25_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_25_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_26_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_26_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_26_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_26_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_24_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_24_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_24_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_24_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_28_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_28_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_28_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_28_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_29_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_29_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_29_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_29_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_27_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_27_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_27_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_27_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_31_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_31_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_31_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_31_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_32_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_32_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_32_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_32_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_30_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_30_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_30_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_30_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_34_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_34_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_34_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_34_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_35_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_35_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_35_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_35_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_33_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_33_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_33_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_33_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_37_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_37_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_37_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_37_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_38_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_38_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_38_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_38_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_36_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_36_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_36_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_36_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_40_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_40_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_40_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_40_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_41_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_41_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_41_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_41_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_39_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_39_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_39_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_39_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_42_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_42_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_42_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_42_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_43_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_43_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_43_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_43_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_44_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_44_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_44_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_44_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_45_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_45_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_45_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_45_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_47_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_47_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_47_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_47_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_48_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_48_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_48_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_48_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_46_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_46_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_46_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_46_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_50_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_50_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_50_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_50_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_51_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_51_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_51_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_51_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_49_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_49_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_49_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_49_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_53_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_53_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_53_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_53_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_54_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_54_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_54_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_54_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_52_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_52_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_52_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_52_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_56_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_56_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_56_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_56_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_57_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_57_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_57_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_57_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_55_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_55_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_55_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_55_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_59_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_59_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_59_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_59_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_60_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_60_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_60_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_60_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_58_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_58_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_58_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_58_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_62_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_62_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_62_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_62_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_63_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_63_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_63_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_63_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_61_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_61_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_61_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_61_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/douta_i_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/douta_i_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/douta_i_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/douta_i_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dinb_r1_35> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dinb_r1_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dinb_r1_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dinb_r1_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dina_r1_34> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dina_r1_33> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <rx_Itf/CplD_Channel/dspTag_BRAM/dina_r1_32> of sequential type is unconnected in block <theTlpControl>.
WARNING:Xst:2677 - Node <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/ddram_wr_addr_29> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/ddram_rd_addr_29> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:2677 - Node <cmp_button_sys_ffs/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/snk_hdr_fsm_ACK> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/uut/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/uut/PIPELINED.A_LESSER_B.gather/empty> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_159> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_158> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_157> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_156> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_151> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_150> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_149> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_148> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_147> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_146> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_145> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_144> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/full> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/empty> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/s_WB_ADR_31> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/s_WB_ADR_30> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/s_EB_RX_ACK> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.wr/gwss.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/uut/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/full> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/cmp_tx_adapter_16_to_32/PIPELINED.A_LESSER_B.gather/empty> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/cmp_tx_adapter_16_to_32/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/irq_rx_done> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/irq_tx_done> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_dma/interrupt_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/host_rack_o> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_error> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:638 - in unit dbe_bpm_fmc130m_4ch_pcie Conflict on KEEP property on signal cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0> and cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<1> cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<1> signal will be lost.
WARNING:Xst:638 - in unit dbe_bpm_fmc130m_4ch_pcie Conflict on KEEP property on signal cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0> and cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<2> cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<2> signal will be lost.
WARNING:Xst:638 - in unit dbe_bpm_fmc130m_4ch_pcie Conflict on KEEP property on signal cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0> and cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<3> cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<3> signal will be lost.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_4> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_3> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_2> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_1> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_4> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_3> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_2> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_1> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_4> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_3> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_2> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_1> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_4> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_3> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_2> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/pointer_1> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_2> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_1> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_0> has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/receivecontrol1/DlyCrcCnt_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/receivecontrol1/DlyCrcCnt_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/receivecontrol1/DlyCrcCnt_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/transmitcontrol1/DlyCrcCnt_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/transmitcontrol1/DlyCrcCnt_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/transmitcontrol1/DlyCrcCnt_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_fmc130m_4ch_pcie>.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Body_Carry_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Body_Carry_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_PA_Var_i_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_98> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_97> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_97> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_98> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Var_i_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Body_Carry_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_PA_Body_Carry_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_Itf/ABB_Tx_MReader/DDR_Rd_Counter_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/DMA_us_Transf_Bytes_i_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/DMA_us_Transf_Bytes_i_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/DMA_ds_Transf_Bytes_i_0> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Memory_Space/DMA_ds_Transf_Bytes_i_1> (without init value) has a constant value of 0 in block <theTlpControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_11> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wb_wr_data_addr0_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/auto_cnt_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_3> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_delta_rsync_r_4> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_3> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_2> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_core_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_1> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_0> (without init value) has a constant value of 0 in block <cmp_bpm_pcie_ml605>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_5> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_4> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_3> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_2> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_1> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_0> is unconnected in block <cmp_bpm_pcie_ml605>.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_trig_sync/s_monostable_cnt_1> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_trig_sync/s_monostable_cnt_0> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_trig_sync/s_pulse_length_cnt_1> has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rd_digit_count_3> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rd_field_count_3> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_27> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_28> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_29> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_30> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_31> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/miim1/clkgen/Counter_7> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_8> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_9> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_10> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_11> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_12> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_13> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_14> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_15> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_16> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_17> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_18> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_19> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_20> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_21> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_22> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_23> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_24> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_25> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_button_sys_rst/cntr_26> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_3> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/txethmac1/txcounters1/DlyCrcCnt_0> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/txethmac1/txcounters1/DlyCrcCnt_1> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/txethmac1/txcounters1/DlyCrcCnt_2> (without init value) has a constant value of 0 in block <dbe_bpm_fmc130m_4ch_pcie>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[3].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[2].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[1].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[0].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/empty> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/empty> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/empty> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_8> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 5 FFs/Latches, which will be removed : <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_7> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_6> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_5> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_4> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_3> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_sreg> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 7 FFs/Latches, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int>
   <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 7 FFs/Latches, which will be removed : <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_2> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_3> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_4> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_5> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_6> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_7> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_8> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[3].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[2].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[1].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[0].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_8> in Unit <dbe_bpm_fmc130m_4ch_pcie> is equivalent to the following 7 FFs/Latches, which will be removed : <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_7> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_6> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_5> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_4> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_3> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_2> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_1> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0> in Unit <dbe_bpm_fmc130m_4ch_pcie> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_8> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_8> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_9> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_9> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/wr_data_en> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_1> 
INFO:Xst:2261 - The FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> 
INFO:Xst:2261 - The FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/ratedone_r> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/ratedone_r> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/ratedone_r> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/ratedone_r> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_data_buf_addr_r_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_data_buf_addr_r_1> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_2> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_2> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_data_buf_addr_r_2> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_3> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/reset> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_3> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_data_buf_addr_r_3> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_4> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_12> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_14> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_20> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_22> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_16> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_18> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_24> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_26> 
INFO:Xst:2261 - The FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_end_r1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_wren_r1> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_28> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_30> 
INFO:Xst:2261 - The FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/ratedone_r2> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/ratedone_r2> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/ratedone_r2> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/ratedone_r2> 
INFO:Xst:2261 - The FF/Latch <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_71> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 6 FFs/Latches, which will be removed : <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_70> <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_69> <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_68> <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly_71> <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly_70> <pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly_69> 
WARNING:Xst:638 - in unit cmp_bpm_pcie_ml605 Conflict on KEEP property on signal pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<71> and pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<70> pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<70> signal will be lost.
WARNING:Xst:638 - in unit cmp_bpm_pcie_ml605 Conflict on KEEP property on signal pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<70> and pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<69> pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<69> signal will be lost.
WARNING:Xst:638 - in unit cmp_bpm_pcie_ml605 Conflict on KEEP property on signal pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<69> and pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> signal will be lost.
WARNING:Xst:638 - in unit cmp_bpm_pcie_ml605 Conflict on KEEP property on signal pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> and pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<71> pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<71> signal will be lost.
WARNING:Xst:638 - in unit cmp_bpm_pcie_ml605 Conflict on KEEP property on signal pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> and pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<70> pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<70> signal will be lost.
WARNING:Xst:638 - in unit cmp_bpm_pcie_ml605 Conflict on KEEP property on signal pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> and pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<69> pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<69> signal will be lost.
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0> 
INFO:Xst:2261 - The FF/Latch <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/rpiped_rdconv_cnt_4> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/rpiped_rdconv_cnt_3> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/wr_data_offset_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/io_config_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr0_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr1_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/io_config_1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 3 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom1_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_r_1> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_periodic_rd_r> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_in_data_r_5> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_2> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_4> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_6> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_8> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_10> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/app_rd_data_valid_copy> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/app_rd_data_valid> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/io_config_strobe> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 4 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[0].bank0/bank_state0/override_demand_r> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[1].bank0/bank_state0/override_demand_r> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[2].bank0/bank_state0/override_demand_r> <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl_inst[3].bank0/bank_state0/override_demand_r> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_copy_r_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_copy_r_1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_1> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_copy_r_2> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_2> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_copy_r_3> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_3> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_copy_r_4> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_4> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/low_0> 
INFO:Xst:2261 - The FF/Latch <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/state_FSM_FFd21> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/state_FSM_FFd21> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/state_FSM_FFd21> <pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd21> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 4 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_r> <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0> <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_1> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_1> <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_1> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_2> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_2> <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_2> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_3> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following 2 FFs/Latches, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_3> <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_3> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_4> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_4> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_5> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_5> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_6> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_6> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_7> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_7> 
INFO:Xst:3203 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/burst_addr_r_0> in Unit <cmp_bpm_pcie_ml605> is the opposite to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/new_burst_r> 
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/SyncResetRd> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/SyncResetRd> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_27> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_27> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_28> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_28> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_29> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_29> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_46_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_46_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_51_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_51_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tbar_hit_r1_2> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tbar_hit_r1_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tbar_hit_r1_4> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tbar_hit_r1_1> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_10> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_10> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_10> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_11> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_11> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_11> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_59_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_59_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_12> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_12> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_12> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_13> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_13> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_13> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_14> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_14> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_14> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_20> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_20> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_20> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_21_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_21_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_16_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_16_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_15> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_15> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_15> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_21> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_21> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_21> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_16> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_16> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_16> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_22> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_22> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_22> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_17> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_17> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_17> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_23> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_32> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_32> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_18> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_18> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_18> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_24> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_33> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_33> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_5_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_5_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_19> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_19> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_19> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_30> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_39> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_39> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_25> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_34> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_34> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_31> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_40> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_40> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_26> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_35> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_35> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_32> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_41> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_41> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_34_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_34_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_29_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_29_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_27> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_36> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_36> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_33> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_42> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_42> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_28> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_37> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_37> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_34> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_43> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_43> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/trn_rx_throttle_r1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/trn_rx_throttle_r1> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_29> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_38> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_38> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_40> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_49> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_49> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_35> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_44> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_44> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_41> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_50> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_50> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_36> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_45> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_45> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_42> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_51> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_51> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_37> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_46> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_46> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_43> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_52> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_52> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_38> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_47> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_47> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_44> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_53> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_53> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_52_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_52_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_47_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_47_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_39> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_48> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_48> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_50> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_59> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_59> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_45> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_54> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_54> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_51> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_60> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_60> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_46> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_55> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_55> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_52> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_61> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_61> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tkeep_r1_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r1_4> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_47> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_56> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_56> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_53> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_62> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_62> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_48> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_57> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_57> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_54> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_63> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_63> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_49> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_58> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_58> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_17_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_17_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_22_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_22_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_6_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_6_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_32> in Unit <theTlpControl> is equivalent to the following 31 FFs/Latches, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_33> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_34> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_35> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_36> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_37> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_38> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_39> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_40> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_41> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_42> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_43> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_44> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_45>
   <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_46> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_47> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_48> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_49> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_50> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_51> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_52> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_53> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_54> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_55> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_56> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_57> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_58> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_59> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_60>
   <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_61> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_62> <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/Length_minus_63> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_40_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_40_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_35_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_35_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_48_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_48_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_53_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_53_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_10_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_10_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tlast_r1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tlast_r1> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_23_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_23_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_18_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_18_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_0> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_0> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_1> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_1> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_1> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_2> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_2> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_2> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_7_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_7_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_3> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_3> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_3> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_4> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_4> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_4> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_5> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_5> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_5> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_41_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_41_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_36_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_36_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_6> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_6> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_6> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_7> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_7> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_7> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_8> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_8> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_8> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MRd_Channel/m_axis_rx_tdata_r1_9> in Unit <theTlpControl> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_9> <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_9> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/douta_i_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/douta_i_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_49_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_49_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_54_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_54_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_11_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_11_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_63> in Unit <theTlpControl> is equivalent to the following 31 FFs/Latches, which will be removed : <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_62> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_61> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_60> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_59> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_58> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_57> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_56> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_55> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_54> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_53> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_52> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_51>
   <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_50> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_49> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_48> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_47> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_46> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_45> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_44> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_43> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_42> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_41> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_40> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_39> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_38> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_37> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_36>
   <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_35> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_34> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_33> <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/Length_minus_32> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_0_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_0_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/in_packet_reg> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/in_packet_reg> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_2> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_24_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_24_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_19_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_19_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_3> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_1> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_4> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_2> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_5> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_3> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_6> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_4> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_8_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_8_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_7> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_5> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_8> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_6> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_9> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_7> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_42_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_42_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_37_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_37_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/tRAM_DoutA_r1_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/tRAM_DoutA_r1_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_60_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_60_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_55_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_55_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_12_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_12_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_1_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_1_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_25_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_25_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_30_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_30_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_9_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_9_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_38_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_38_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_43_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_43_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_32> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_32> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_33> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_33> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_34> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_34> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_40> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_40> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_35> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_35> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_41> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_41> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_36> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_36> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_42> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_42> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_37> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_37> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_43> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_43> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_61_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_61_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_56_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_56_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_38> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_38> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_44> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_44> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_39> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_39> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_50> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_50> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_45> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_45> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_51> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_51> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_46> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_46> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_52> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_52> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_13_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_13_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_47> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_47> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_53> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_53> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_48> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_48> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_54> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_54> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_49> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_49> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_60> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_60> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_55> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_55> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_61> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_61> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_2_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_2_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_56> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_56> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_62> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_62> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_57> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_57> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_63> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_63> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_58> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_58> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/hazard_content_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/hazard_content_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_31_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_31_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_26_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_26_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r2_59> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r2_59> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_39_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_39_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_44_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_44_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/tRAM_DoutA_latch_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/tRAM_DoutA_latch_0> 
INFO:Xst:2261 - The FF/Latch <tx_Itf/Irpt_Qout_to_TLP_47> in Unit <theTlpControl> is equivalent to the following 6 FFs/Latches, which will be removed : <tx_Itf/Irpt_Qout_to_TLP_46> <tx_Itf/Irpt_Qout_to_TLP_45> <tx_Itf/Irpt_Qout_to_TLP_44> <tx_Itf/Irpt_Qout_to_TLP_37> <tx_Itf/Irpt_Qout_to_TLP_29> <tx_Itf/Irpt_Qout_to_TLP_28> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_23> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_18> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_62_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_62_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_57_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_57_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_14_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_14_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_3_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_3_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_27_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_27_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_32_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_32_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_45_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_45_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_50_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_50_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/tRAM_dina_aInc_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/tRAM_dina_aInc_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/dina_r1_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/dina_r1_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_10> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_8> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_11> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_9> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/MWr_Leng_in_Bytes_12> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/CplD_Length_10> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_63_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_63_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_58_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_58_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_15_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_15_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_20_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_20_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_23> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_23> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_4_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_4_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_24> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_24> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_30> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_30> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_25> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_25> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_94> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_25> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_33_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_33_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_28_1> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/dspTag_BRAM/FF_Reg_28_0> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_26> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_26> 
INFO:Xst:2261 - The FF/Latch <rx_Itf/MWr_Channel/m_axis_rx_tdata_r1_31> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/CplD_Channel/m_axis_rx_tdata_r1_31> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_right_10> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_left_11> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_mid_12> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_left_12> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_right_8> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_left_9> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_right_9> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_left_10> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_left_10> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_right_9> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_left_11> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_right_10> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_left_12> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_mid_12> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_left_9> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_right_8> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_mid_7> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/mxsz_right_7> 
INFO:Xst:3203 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_mid_7> in Unit <theTlpControl> is the opposite to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/mxsz_right_7> 

Mapping all equations...
WARNING:Xst:2677 - Node <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_0> of sequential type is unconnected in block <cmp_bpm_pcie_ml605>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_26> in Unit <theTlpControl> is equivalent to the following FF/Latch, which will be removed : <rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_94> 
Found area constraint ratio of 100 (+ 5) on block dbe_bpm_fmc130m_4ch_pcie, actual ratio is 16.
INFO:Xst:2261 - The FF/Latch <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/offset_r_0> in Unit <cmp_bpm_pcie_ml605> is equivalent to the following FF/Latch, which will be removed : <u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/io_config_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <rx_Itf/MRd_Channel/pioCplD_Buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
FlipFlop cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/CplD_Channel/dspTag_BRAM/FF_Muxer_a_37 has been replicated 1 time(s)
FlipFlop cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/CplD_Channel/dspTag_BRAM/FF_Muxer_a_38 has been replicated 1 time(s)
FlipFlop cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/CplD_Channel/dspTag_BRAM/FF_Muxer_a_39 has been replicated 1 time(s)
FlipFlop cmp_bpm_pcie_ml605/u_ddr_core/u_infrastructure/rstdiv0_sync_r_6 has been replicated 8 time(s)
FlipFlop cmp_bpm_pcie_ml605/u_ddr_core/u_infrastructure/rstdiv0_sync_r_7 has been replicated 82 time(s)
FlipFlop cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/rst_final has been replicated 14 time(s)
FlipFlop cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/rst_final has been replicated 6 time(s)

Final Macro Processing ...

Processing Unit <cmp_bpm_pcie_ml605> :
	Found 6-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_9>.
	Found 3-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_ui_top/rst_reg_3>.
	Found 16-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start_dly_r_15>.
	Found 3-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_rank_done_r3>.
	Found 16-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done>.
	Found 16-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly1_r_15>.
	Found 16-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly0_r_15>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_7_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_7_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_7_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_7_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_6_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_6_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_6_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_6_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_5_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_5_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_5_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_5_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_4_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_4_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_4_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_4_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_3_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_3_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_3_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_3_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_2_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_2_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_2_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_2_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_1_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_1_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_1_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_1_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_0_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_0_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_0_0>.
	Found 2-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_0_0>.
	Found 4-bit shift register for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1_1>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 9-bit shift register was found for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_sync_r_8> and currently occupies 9 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u_ddr_core/u_iodelay_ctrl/rst_ref_sync_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <cmp_bpm_pcie_ml605> processed.

Processing Unit <dbe_bpm_fmc130m_4ch_pcie> :
	Found 3-bit shift register for signal <cmp_reset/shifters_0_0>.
	Found 2-bit shift register for signal <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/WillTransmit_q2>.
	Found 2-bit shift register for signal <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_shift_ended_wb_shr_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_143>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_142>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_141>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_140>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_139>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_138>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_137>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_136>.
	Found 2-bit shift register for signal <cmp_button_sys_ffs/sync1>.
Unit <dbe_bpm_fmc130m_4ch_pcie> processed.

Processing Unit <theTlpControl> :
	Found 3-bit shift register for signal <DDR_wr_eof_A_r3>.
	Found 3-bit shift register for signal <DDR_wr_v_A_r3>.
	Found 3-bit shift register for signal <DDR_wr_Shift_A_r3>.
	Found 3-bit shift register for signal <DDR_wr_Mask_A_r3_0>.
	Found 3-bit shift register for signal <DDR_wr_Mask_A_r3_1>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_0>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_1>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_2>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_3>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_4>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_5>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_6>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_7>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_8>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_9>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_10>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_11>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_12>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_13>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_14>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_15>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_16>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_17>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_18>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_19>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_20>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_21>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_22>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_23>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_24>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_25>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_26>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_27>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_28>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_29>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_30>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_31>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_32>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_33>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_34>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_35>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_36>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_37>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_38>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_39>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_40>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_41>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_42>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_43>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_44>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_45>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_46>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_47>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_48>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_49>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_50>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_51>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_52>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_53>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_54>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_55>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_56>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_57>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_58>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_59>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_60>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_61>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_62>.
	Found 3-bit shift register for signal <DDR_wr_din_A_r3_63>.
	Found 2-bit shift register for signal <Memory_Space/Regs_WrEnB_r2>.
	Found 2-bit shift register for signal <Memory_Space/Regs_WrEnA_r2>.
	Found 2-bit shift register for signal <tx_Itf/ABB_Tx_MReader/Regs_Write_mbuf_r2>.
	Found 2-bit shift register for signal <rx_Itf/MWr_Channel/m_axis_rx_tkeep_r1_1>.
	Found 3-bit shift register for signal <rx_Itf/Upstream_DMA_Engine/usTlp_empty_r3>.
	Found 3-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tkeep_r4_2>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_63>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_62>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_61>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_60>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_59>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_58>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_57>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_56>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_55>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_54>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_53>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_52>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_51>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_50>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_49>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_48>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_47>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_46>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_45>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_44>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_43>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_42>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_41>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_40>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_39>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_38>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_37>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_36>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_35>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_34>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_33>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r4_32>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_31>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_30>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_29>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_28>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_27>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_26>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_25>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_24>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_23>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_22>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_21>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_20>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_19>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_18>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_17>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_16>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_15>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_14>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_13>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_12>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_11>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_10>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_9>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_8>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_7>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_6>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_5>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_4>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_3>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_2>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_1>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tdata_r3_0>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/trn_rx_throttle_r3>.
	Found 2-bit shift register for signal <rx_Itf/CplD_Channel/m_axis_rx_tlast_r3>.
Unit <theTlpControl> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21597
 Flip-Flops                                            : 21597
# Shift Registers                                      : 258
 16-bit shift register                                 : 5
 2-bit shift register                                  : 105
 3-bit shift register                                  : 138
 4-bit shift register                                  : 1
 5-bit shift register                                  : 8
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                           | Clock buffer(FF name)                                                             | Load  |
---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
sys_clk_p_i                                                                                                                            | MMCM_ADV:CLKOUT1+MMCM_ADV:CLKOUT1                                                 | 5278  |
sys_clk_p_i                                                                                                                            | MMCM_ADV:CLKOUT0                                                                  | 5866  |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly| MMCM_ADV:CLKOUT0                                                                  | 1902  |
mrx_clk_pad_i                                                                                                                          | IBUF                                                                              | 287   |
mtx_clk_pad_i                                                                                                                          | IBUF                                                                              | 1006  |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly| BUFR                                                                              | 69    |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly| BUFR                                                                              | 69    |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly| BUFR                                                                              | 70    |
cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk                                                                                                | MMCM_ADV:CLKOUT1                                                                  | 9061  |
cmp_bpm_pcie_ml605/memarb_acc_req                                                                                                      | BUFG                                                                              | 16    |
cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk                                                                                                | BUFG                                                                              | 21    |
cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>                            | BUFR                                                                              | 1542  |
cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>                            | BUFR                                                                              | 928   |
cmp_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                            | BUFG                                                                              | 731   |
cmp_chipscope_icon_0/CONTROL1<13>(cmp_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                 | NONE(*)(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)  | 1     |
cmp_chipscope_icon_0/CONTROL0<13>(cmp_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                 | NONE(*)(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)  | 1     |
cmp_chipscope_icon_0/CONTROL3<13>(cmp_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)                                 | NONE(*)(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
cmp_chipscope_icon_0/CONTROL2<13>(cmp_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                 | NONE(*)(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)         | 1     |
cmp_chipscope_icon_0/U0/iUPDATE_OUT                                                                                                    | NONE(cmp_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                  | 1     |
---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                         | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                          | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                            | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                        | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                        | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                        | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                        | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                          | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                      | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                      | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                      | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                      | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                        | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                           | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                             | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                         | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                         | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                         | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                         | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                           | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                       | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                       | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                       | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                       | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                         | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 72    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/num_brams.brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/num_brams.brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/num_brams.brams[2].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/num_brams.brams[3].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/num_brams.brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/num_brams.brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/num_brams.brams[2].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/N11(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/num_brams.brams[3].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 62    |
cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0>(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch_cmp_interconnect/rom/Mram_rom1)                                                                                                                                                                                                                                                                                             | 58    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_0_fmc130m_4ch_clk0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                    | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 56    |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1_fmc130m_4ch_clk1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                    | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 56    |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_2_ethmac_tx/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                  | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)           | 56    |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_3_fmc130m_4ch_periph/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 56    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/num_brams.brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/num_brams.brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/num_brams.brams[2].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/num_brams.brams[3].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/num_brams.brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/num_brams.brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/num_brams.brams[2].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/N01(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                      | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/num_brams.brams[3].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 36    |
cmp_bpm_pcie_ml605/memarb_acc_req(cmp_bpm_pcie_ml605/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/num_brams.brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                             | 16    |
cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/iCAP_WR_EN(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_fmc130m_4ch_clk0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                           | 8     |
cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/iCAP_WR_EN(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                 | NONE(cmp_chipscope_ila_1_fmc130m_4ch_clk1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                           | 8     |
cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/iCAP_WR_EN(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                               | NONE(cmp_chipscope_ila_2_ethmac_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                  | 8     |
cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/iCAP_WR_EN(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                             | NONE(cmp_chipscope_ila_3_fmc130m_4ch_periph/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                         | 8     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/ram_we<0>(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/ram_we<0>1:O)                                                                                                                                                                                                                                                                                                                     | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/bd_ram/Mram_mem1)                                                                                                                                                                                                                                                                                 | 6     |
cmp_bpm_pcie_ml605/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(cmp_bpm_pcie_ml605/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(cmp_bpm_pcie_ml605/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                                  | 4     |
cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                              | NONE(cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                                                 | 4     |
cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                  | NONE(cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                                                           | 4     |
cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                    | NONE(cmp_bpm_pcie_ml605/theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                                                    | 4     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo0_write(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo0_write1:O)                                                                                                                                                                                                                                                                                                           | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo0/Mram_fifo)                                                                                                                                                                                                                                                                               | 4     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo1_write(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo1_write1:O)                                                                                                                                                                                                                                                                                                           | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo1/Mram_fifo)                                                                                                                                                                                                                                                                               | 4     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/tx_fifo/write_full_AND_13853_o(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/tx_fifo/write_full_AND_13853_o1:O)                                                                                                                                                                                                                                                                           | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/tx_fifo/Mram_fifo)                                                                                                                                                                                                                                                                                | 4     |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen/cmp_fifo/do_write(XST_VCC:P)                                                                                                                                                                                                                                                                                                                                      | NONE(cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_bufr.cmp_adc_clk_bufr)                                                                                                                                                                                                                | 4     |
cmp_bpm_pcie_ml605/m_axis_rx_tkeep<0>(cmp_bpm_pcie_ml605/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                           | NONE(cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                                                                                                            | 2     |
cmp_bpm_pcie_ml605/pcie_core_i/phy_rdy_n_INV_522_o(cmp_bpm_pcie_ml605/pcie_core_i/phy_rdy_n_INV_522_o1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                               | NONE(cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_block_i)                                                                                                                                                                                                                                                                                                            | 2     |
cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_xhdl2_0(cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_xhdl2_0:Q)                                                                                                                                                                                                                                                | NONE(cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                                                                                                            | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.577ns (Maximum Frequency: 152.045MHz)
   Minimum input arrival time before clock: 4.777ns
   Maximum output required time after clock: 2.851ns
   Maximum combinational path delay: 0.485ns

=========================================================================

Process "Synthesize - XST" completed successfully

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -sd ../../../ip_cores/pcie/ml605 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/icon_4_port -sd ../../../platform/virtex6/chipscope/icon_7_port -sd ../../../platform/virtex6/chipscope/icon_8_port -sd ../../../platform/virtex6/chipscope/icon_13_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -sd ../../../modules/dbe_wishbone/wb_fmc150/netlist -sd ../../../ip_cores/dsp-cores/hdl/platform/virtex6 -sd ../../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6 -nt timestamp -uc /home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130m_4ch_pcie.ucf -uc /home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/pcie.ucf -p xc6vlx240t-ff1156-1 dbe_bpm_fmc130m_4ch_pcie.ngc dbe_bpm_fmc130m_4ch_pcie.ngd

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -sd ../../../ip_cores/pcie/ml605 -sd
../../../platform/virtex6/chipscope/icon_1_port -sd
../../../platform/virtex6/chipscope/icon_2_port -sd
../../../platform/virtex6/chipscope/icon_4_port -sd
../../../platform/virtex6/chipscope/icon_7_port -sd
../../../platform/virtex6/chipscope/icon_8_port -sd
../../../platform/virtex6/chipscope/icon_13_port -sd
../../../platform/virtex6/chipscope/ila -sd
../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores
-sd ../../../modules/dbe_wishbone/wb_fmc150/netlist -sd
../../../ip_cores/dsp-cores/hdl/platform/virtex6 -sd
../../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6 -nt
timestamp -uc
/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130
m_4ch_pcie.ucf -uc
/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/pcie.ucf -p
xc6vlx240t-ff1156-1 dbe_bpm_fmc130m_4ch_pcie.ngc dbe_bpm_fmc130m_4ch_pcie.ngd

Reading NGO file
"/home/lerwys/Repos/bpm-sw/hdl/syn/ml605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc130
m_4ch_pcie.ngc" ...
Loading design module "../../../ip_cores/pcie/ml605/mbuf_128x72.ngc"...
Loading design module "../../../ip_cores/pcie/ml605/sfifo_15x128.ngc"...
Loading design module "../../../ip_cores/pcie/ml605/prime_FIFO_plain.ngc"...
Loading design module
"../../../platform/virtex6/chipscope/ila/chipscope_ila.ngc"...
Loading design module
"../../../platform/virtex6/chipscope/icon_4_port/chipscope_icon_4_port.ngc"...
	/dbe_bpm_fmc130m_4ch_pcie/cmp_chipscope_ila_1_fmc130m_4ch_clk1
	/dbe_bpm_fmc130m_4ch_pcie/cmp_chipscope_ila_0_fmc130m_4ch_clk0
	/dbe_bpm_fmc130m_4ch_pcie/cmp_chipscope_ila_3_fmc130m_4ch_periph
	/dbe_bpm_fmc130m_4ch_pcie/cmp_chipscope_ila_2_ethmac_tx

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/dbe_bpm_fmc13
0m_4ch_pcie.ucf" ...
Annotating constraints to design from ucf file
"/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/pcie.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET
   "cmp_bpm_pcie_ml605/*/pcie_clocking_i/clk_125" TNM_NET = "CLK_125" ;>
   [/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_fmc130m_4ch_pcie/pcie.ucf(3
   04)] was not distributed to the output pin TXOUTCLK of block
   pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX because the
   signal path to this output pin depends upon block attribute settings.
   Constraint distribution does not support attribute dependent distribution.










Done...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.88) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1]
   .gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_ref_clk.cmp_mmcm_adc_clk". 
   This does not match the PERIOD constraint value (112.583 MHz.).  The
   uncertainty calculation will use the PERIOD constraint value.  This could
   result in incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.
   inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1" of type "FIFO36E1".  This
   attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N2432' has no driver
WARNING:NgdBuild:452 - logical net 'N2433' has no driver
WARNING:NgdBuild:452 - logical net 'N2434' has no driver
WARNING:NgdBuild:452 - logical net 'N2435' has no driver
WARNING:NgdBuild:452 - logical net 'N2436' has no driver
WARNING:NgdBuild:452 - logical net 'N2437' has no driver
WARNING:NgdBuild:452 - logical net 'N2438' has no driver
WARNING:NgdBuild:452 - logical net 'N2439' has no driver
WARNING:NgdBuild:452 - logical net 'N2440' has no driver
WARNING:NgdBuild:452 - logical net 'N2441' has no driver
WARNING:NgdBuild:452 - logical net 'N2442' has no driver
WARNING:NgdBuild:452 - logical net 'N2443' has no driver
WARNING:NgdBuild:452 - logical net 'N2444' has no driver
WARNING:NgdBuild:452 - logical net 'N2445' has no driver
WARNING:NgdBuild:452 - logical net 'N2446' has no driver
WARNING:NgdBuild:452 - logical net 'N2447' has no driver
WARNING:NgdBuild:452 - logical net 'N2448' has no driver
WARNING:NgdBuild:452 - logical net 'N2449' has no driver
WARNING:NgdBuild:452 - logical net 'N2450' has no driver
WARNING:NgdBuild:452 - logical net 'N2451' has no driver
WARNING:NgdBuild:452 - logical net 'N2452' has no driver
WARNING:NgdBuild:452 - logical net 'N2453' has no driver
WARNING:NgdBuild:452 - logical net 'N2454' has no driver
WARNING:NgdBuild:452 - logical net 'N2455' has no driver
WARNING:NgdBuild:452 - logical net 'N2456' has no driver
WARNING:NgdBuild:452 - logical net 'N2457' has no driver
WARNING:NgdBuild:452 - logical net 'N2458' has no driver
WARNING:NgdBuild:452 - logical net 'N2459' has no driver
WARNING:NgdBuild:452 - logical net 'N2460' has no driver
WARNING:NgdBuild:452 - logical net 'N2461' has no driver
WARNING:NgdBuild:452 - logical net 'N2462' has no driver
WARNING:NgdBuild:452 - logical net 'N2463' has no driver
WARNING:NgdBuild:452 - logical net 'N2464' has no driver
WARNING:NgdBuild:452 - logical net 'N2465' has no driver
WARNING:NgdBuild:452 - logical net 'N2466' has no driver
WARNING:NgdBuild:452 - logical net 'N2467' has no driver
WARNING:NgdBuild:452 - logical net 'N2468' has no driver
WARNING:NgdBuild:452 - logical net 'N2469' has no driver
WARNING:NgdBuild:452 - logical net 'N2470' has no driver
WARNING:NgdBuild:452 - logical net 'N2471' has no driver
WARNING:NgdBuild:452 - logical net 'N2472' has no driver
WARNING:NgdBuild:452 - logical net 'N2473' has no driver
WARNING:NgdBuild:452 - logical net 'N2474' has no driver
WARNING:NgdBuild:452 - logical net 'N2475' has no driver
WARNING:NgdBuild:452 - logical net 'N2476' has no driver
WARNING:NgdBuild:452 - logical net 'N2477' has no driver
WARNING:NgdBuild:452 - logical net 'N2478' has no driver
WARNING:NgdBuild:452 - logical net 'N2479' has no driver
WARNING:NgdBuild:452 - logical net 'N2480' has no driver
WARNING:NgdBuild:452 - logical net 'N2481' has no driver
WARNING:NgdBuild:452 - logical net 'N2482' has no driver
WARNING:NgdBuild:452 - logical net 'N2483' has no driver
WARNING:NgdBuild:452 - logical net 'N2484' has no driver
WARNING:NgdBuild:452 - logical net 'N2485' has no driver
WARNING:NgdBuild:452 - logical net 'N2486' has no driver
WARNING:NgdBuild:452 - logical net 'N2487' has no driver
WARNING:NgdBuild:452 - logical net 'N2488' has no driver
WARNING:NgdBuild:452 - logical net 'N2489' has no driver
WARNING:NgdBuild:452 - logical net 'N2490' has no driver
WARNING:NgdBuild:452 - logical net 'N2491' has no driver
WARNING:NgdBuild:452 - logical net 'N2492' has no driver
WARNING:NgdBuild:452 - logical net 'N2493' has no driver
WARNING:NgdBuild:452 - logical net 'N2494' has no driver
WARNING:NgdBuild:452 - logical net 'N2495' has no driver
WARNING:NgdBuild:452 - logical net 'N2496' has no driver
WARNING:NgdBuild:452 - logical net 'N2497' has no driver
WARNING:NgdBuild:452 - logical net 'N2498' has no driver
WARNING:NgdBuild:452 - logical net 'N2499' has no driver
WARNING:NgdBuild:452 - logical net 'N2500' has no driver
WARNING:NgdBuild:452 - logical net 'N2501' has no driver
WARNING:NgdBuild:452 - logical net 'N2502' has no driver
WARNING:NgdBuild:452 - logical net 'N2503' has no driver
WARNING:NgdBuild:452 - logical net 'N2504' has no driver
WARNING:NgdBuild:452 - logical net 'N2505' has no driver
WARNING:NgdBuild:452 - logical net 'N2506' has no driver
WARNING:NgdBuild:452 - logical net 'N2507' has no driver
WARNING:NgdBuild:452 - logical net 'N2508' has no driver
WARNING:NgdBuild:452 - logical net 'N2509' has no driver
WARNING:NgdBuild:452 - logical net 'N2510' has no driver
WARNING:NgdBuild:452 - logical net 'N2511' has no driver
WARNING:NgdBuild:452 - logical net 'N2513' has no driver
WARNING:NgdBuild:452 - logical net 'cmp_bpm_pcie_ml605/ext_rst_o' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  91

Writing NGD file "dbe_bpm_fmc130m_4ch_pcie.ngd" ...
Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   48 sec

Writing NGDBUILD log file "dbe_bpm_fmc130m_4ch_pcie.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o dbe_bpm_fmc130m_4ch_pcie_map.ncd dbe_bpm_fmc130m_4ch_pcie.ngd dbe_bpm_fmc130m_4ch_pcie.pcf
Using target part "6vlx240tff1156-1".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 39 secs 
Total CPU  time at the beginning of Placer: 1 mins 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f987bda0) REAL time: 1 mins 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e6c17171) REAL time: 1 mins 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c06eabc9) REAL time: 1 mins 57 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c06eabc9) REAL time: 1 mins 57 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 2 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 3 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 3 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 2 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 4 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 2 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 4 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 2/4; regional-clock-spines - 4/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/      |   1  |  0  |  0 |    0   |    0   |    33 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/      |   1  |  0  |  0 |    0   |    0   |    32 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 2/4; regional-clock-spines - 4/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   1  |  0  |  0 |    0   |    0   |    33 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   1  |  0  |  0 |    0   |    0   |    32 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 3/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   40   |    0   |  1035 |    40 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   640 |    25 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 2/4; bufrs - 0/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 15 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>" driven by "BUFIODQS_X1Y15"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt"
LOC = "BUFIODQS_X1Y15" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>" driven by "BUFIODQS_X1Y14"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_bufio_cpt"
LOC = "BUFIODQS_X1Y14" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<6>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>" driven by "BUFIODQS_X1Y12"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_bufio_cpt"
LOC = "BUFIODQS_X1Y12" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<5>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>" driven by "BUFIODQS_X1Y18"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_bufio_cpt"
LOC = "BUFIODQS_X1Y18" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<4>" RANGE = CLOCKREGION_X0Y4;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>" driven by "BUFIODQS_X1Y17"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt"
LOC = "BUFIODQS_X1Y17" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y4;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt"
LOC = "BUFIODQS_X2Y15" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt"
LOC = "BUFIODQS_X2Y12" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt"
LOC = "BUFIODQS_X2Y14" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE =
CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST
"cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync"
LOC = "BUFR_X1Y6" ;
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>" TNM_NET =
"TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>" AREA_GROUP =
"CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<1>" RANGE =
CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" driven
by "BUFR_X1Y3"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X1Y3" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y0;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" driven
by "BUFR_X0Y1"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X0Y1" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y0, CLOCKREGION_X0Y1;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" driven
by "BUFR_X1Y1"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X1Y1" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y0, CLOCKREGION_X0Y1;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" driven
by "BUFR_X0Y2"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X0Y2" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y0;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:8d0f74cd) REAL time: 2 mins 32 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8d0f74cd) REAL time: 2 mins 32 secs 

...................................
........................................................................................................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 15
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/drp_clk_bufg_i" LOC = "BUFGCTRL_X0Y31" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/GEN1_LINK.pipe_clk_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "cmp_sys_pll_inst/cmp_clkout0_buf" LOC = "BUFGCTRL_X0Y4" ;
INST "cmp_sys_pll_inst/cmp_clkout1_buf" LOC = "BUFGCTRL_X0Y5" ;
INST "cmp_bpm_pcie_ml605/u_ddr_core/u_infrastructure/u_bufg_clk0" LOC = "BUFGCTRL_X0Y26" ;
INST "cmp_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_ref_clk.cmp_adc_out_bufg" LOC = "BUFGCTRL_X0Y0" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/sys_clk_bufg_i" LOC = "BUFGCTRL_X0Y27" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/clkfbin_bufg_i" LOC = "BUFGCTRL_X0Y28" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/x4_GEN1_125_00.user_clk_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "cmp_sys_pll_inst/cmp_clkf_bufg" LOC = "BUFGCTRL_X0Y3" ;
INST "cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/u_bufg_clk_ref" LOC = "BUFGCTRL_X0Y6" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_ref_clk.cmp_adc_clk_fb_bufg" LOC = "BUFGCTRL_X0Y1" ;
INST "cmp_bpm_pcie_ml605/u_ddr_core/u_infrastructure/u_bufg_clkdiv0" LOC = "BUFGCTRL_X0Y25" ;
INST "cmp_clk_gen/cmp_bufg_clk_gen" LOC = "BUFGCTRL_X0Y2" ;
INST "sys_clk_p_i" LOC = "J9" ;
INST "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC = "BUFR_X2Y6" ;
INST "cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync" LOC = "BUFR_X1Y6" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X0Y1" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X1Y3" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X1Y1" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X0Y2" ;
INST "cmp_bpm_pcie_ml605/pcieclk_ibuf" LOC = "IBUFDS_GTXE1_X0Y6" ;
INST "cmp_sys_pll_inst/cmp_mmcm" LOC = "MMCM_ADV_X0Y0" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_adv_i" LOC = "MMCM_ADV_X0Y7" ;
INST "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_ref_clk.cmp_mmcm_adc_clk" LOC = "MMCM_ADV_X0Y1" ;
INST "cmp_bpm_pcie_ml605/u_ddr_core/u_infrastructure/u_mmcm_adv" LOC = "MMCM_ADV_X0Y8" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX" LOC = "GTXE1_X0Y15" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX" LOC = "GTXE1_X0Y14" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX" LOC = "GTXE1_X0Y13" ;
INST "cmp_bpm_pcie_ml605/pcie_core_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX" LOC = "GTXE1_X0Y12" ;

# cmp_bpm_pcie_ml605/pcie_core_i/drp_clk driven by BUFGCTRL_X0Y31
NET "cmp_bpm_pcie_ml605/pcie_core_i/drp_clk" TNM_NET = "TN_cmp_bpm_pcie_ml605/pcie_core_i/drp_clk" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/pcie_core_i/drp_clk" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/drp_clk" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/drp_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk driven by BUFGCTRL_X0Y30
NET "cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk" TNM_NET = "TN_cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_sys driven by BUFGCTRL_X0Y4
NET "clk_sys" TNM_NET = "TN_clk_sys" ;
TIMEGRP "TN_clk_sys" AREA_GROUP = "CLKAG_clk_sys" ;
AREA_GROUP "CLKAG_clk_sys" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_200mhz driven by BUFGCTRL_X0Y5
NET "clk_200mhz" TNM_NET = "TN_clk_200mhz" ;
TIMEGRP "TN_clk_200mhz" AREA_GROUP = "CLKAG_clk_200mhz" ;
AREA_GROUP "CLKAG_clk_200mhz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_bpm_pcie_ml605/u_ddr_core/clk_mem driven by BUFGCTRL_X0Y26
NET "cmp_bpm_pcie_ml605/u_ddr_core/clk_mem" TNM_NET = "TN_cmp_bpm_pcie_ml605/u_ddr_core/clk_mem" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/clk_mem" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/clk_mem" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/clk_mem" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# CONTROL0<0> driven by BUFGCTRL_X0Y7
NET "CONTROL0<0>" TNM_NET = "TN_CONTROL0<0>" ;
TIMEGRP "TN_CONTROL0<0>" AREA_GROUP = "CLKAG_CONTROL0<0>" ;
AREA_GROUP "CLKAG_CONTROL0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk driven by BUFGCTRL_X0Y0
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk" TNM_NET = "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk" AREA_GROUP = "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg driven by BUFGCTRL_X0Y27
NET "cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg" TNM_NET = "TN_cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_clkfbin driven by BUFGCTRL_X0Y28
NET "cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_clkfbin" TNM_NET = "TN_cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_clkfbin" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_clkfbin" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_clkfbin" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/pcie_core_i/pcie_clocking_i/mmcm_clkfbin" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# cmp_bpm_pcie_ml605/user_clk driven by BUFGCTRL_X0Y29
NET "cmp_bpm_pcie_ml605/user_clk" TNM_NET = "TN_cmp_bpm_pcie_ml605/user_clk" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/user_clk" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/user_clk" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/user_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_sys_pll_inst/s_mmcm_fbin driven by BUFGCTRL_X0Y3
NET "cmp_sys_pll_inst/s_mmcm_fbin" TNM_NET = "TN_cmp_sys_pll_inst/s_mmcm_fbin" ;
TIMEGRP "TN_cmp_sys_pll_inst/s_mmcm_fbin" AREA_GROUP = "CLKAG_cmp_sys_pll_inst/s_mmcm_fbin" ;
AREA_GROUP "CLKAG_cmp_sys_pll_inst/s_mmcm_fbin" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg driven by BUFGCTRL_X0Y6
NET "cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg" TNM_NET = "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_fbin driven by BUFGCTRL_X0Y1
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_fbin" TNM_NET = "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_fbin" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_fbin" AREA_GROUP = "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_fbin" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_fbin" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# cmp_bpm_pcie_ml605/ddr_ui_clk driven by BUFGCTRL_X0Y25
NET "cmp_bpm_pcie_ml605/ddr_ui_clk" TNM_NET = "TN_cmp_bpm_pcie_ml605/ddr_ui_clk" ;
TIMEGRP "TN_cmp_bpm_pcie_ml605/ddr_ui_clk" AREA_GROUP = "CLKAG_cmp_bpm_pcie_ml605/ddr_ui_clk" ;
AREA_GROUP "CLKAG_cmp_bpm_pcie_ml605/ddr_ui_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# sys_clk_gen driven by BUFGCTRL_X0Y2
NET "sys_clk_gen" TNM_NET = "TN_sys_clk_gen" ;
TIMEGRP "TN_sys_clk_gen" AREA_GROUP = "CLKAG_sys_clk_gen" ;
AREA_GROUP "CLKAG_sys_clk_gen" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 22

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |     44 |CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_200mhz
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |   1910 |clk_sys
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |    491 |cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |    244 |   2445 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    404 |    153 |CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    366 |clk_sys
     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    342 |    838 |cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     47 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    746 |   1357 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |      0 |CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |clk_200mhz
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |   1731 |clk_sys
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     65 |cmp_bpm_pcie_ml605/user_clk
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |sys_clk_gen
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     64 |   1931 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    200 |     82 |CONTROL0<0>
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |    776 |clk_sys
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    800 |cmp_bpm_pcie_ml605/user_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/adc_out[0]_adc_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    290 |   1698 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |      0 |CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_200mhz
     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |    807 |clk_sys
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    891 |cmp_bpm_pcie_ml605/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |     98 |   1698 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |CONTROL0<0>
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |     31 |clk_sys
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |     25 |cmp_bpm_pcie_ml605/ddr_ui_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2403 |cmp_bpm_pcie_ml605/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |   2504 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      2 |clk_sys
      0 |      0 |      0 |      0 |      0 |     37 |      0 |      0 |      0 |      0 |      0 |    240 |    660 |cmp_bpm_pcie_ml605/ddr_ui_clk
      0 |      0 |      0 |      0 |     24 |     37 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_mem
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_rd_base
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1205 |cmp_bpm_pcie_ml605/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |     24 |     78 |      0 |      0 |      0 |      0 |      1 |    242 |   1867 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     37 |      0 |      0 |      0 |      0 |      0 |     96 |    163 |cmp_bpm_pcie_ml605/ddr_ui_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |cmp_bpm_pcie_ml605/pcie_core_i/TxOutClk_bufg
      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |cmp_bpm_pcie_ml605/pcie_core_i/drp_clk
      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    208 |cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk
      0 |      0 |      0 |      0 |     25 |     37 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_mem
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_rd_base
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    196 |   2562 |cmp_bpm_pcie_ml605/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      8 |      0 |     25 |     78 |      0 |      0 |      0 |      2 |      1 |    300 |   2976 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |    224 |   1262 |cmp_bpm_pcie_ml605/ddr_ui_clk
      0 |      0 |      0 |      0 |     16 |     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_mem
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_rd_base
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/u_iodelay_ctrl/clk_ref_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |cmp_bpm_pcie_ml605/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     16 |     50 |      0 |      0 |      0 |      0 |      1 |    224 |   1290 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |     25 |      0 |      0 |      0 |      0 |      0 |     28 |    453 |cmp_bpm_pcie_ml605/ddr_ui_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |cmp_bpm_pcie_ml605/pcie_core_i/pipe_clk
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cmp_bpm_pcie_ml605/u_ddr_core/clk_mem
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     86 |    385 |cmp_bpm_pcie_ml605/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |     49 |      0 |      0 |      0 |      0 |      0 |    114 |    988 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |    457 |cmp_bpm_pcie_ml605/ddr_ui_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |    457 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    577 |cmp_bpm_pcie_ml605/ddr_ui_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    577 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:8d0f74cd) REAL time: 9 mins 6 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:8d0f74cd) REAL time: 9 mins 7 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8d0f74cd) REAL time: 9 mins 7 secs 

Phase 10.8  Global Placement
...................................
.............................................................................................................
.............................................................................................................
.....................................................................................................
..................
Phase 10.8  Global Placement (Checksum:b2928466) REAL time: 11 mins 20 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b2928466) REAL time: 11 mins 23 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:aac2156d) REAL time: 12 mins 42 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:aac2156d) REAL time: 12 mins 42 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:2ad07860) REAL time: 12 mins 43 secs 

Total REAL time to Placer completion: 12 mins 49 secs 
Total CPU  time to Placer completion: 13 mins 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   72
Slice Logic Utilization:
  Number of Slice Registers:                23,158 out of 301,440    7%
    Number used as Flip Flops:              23,151
    Number used as Latches:                      7
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     23,399 out of 150,720   15%
    Number used as logic:                   21,356 out of 150,720   14%
      Number using O6 output only:          15,453
      Number using O5 output only:             965
      Number using O5 and O6:                4,938
      Number used as ROM:                        0
    Number used as Memory:                   1,451 out of  58,400    2%
      Number used as Dual Port RAM:            472
        Number using O6 output only:             4
        Number using O5 output only:             7
        Number using O5 and O6:                461
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           975
        Number using O6 output only:           747
        Number using O5 output only:             0
        Number using O5 and O6:                228
    Number used exclusively as route-thrus:    592
      Number with same-slice register load:    520
      Number with same-slice carry load:        72
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                10,477 out of  37,680   27%
  Number of LUT Flip Flop pairs used:       31,302
    Number with an unused Flip Flop:        10,383 out of  31,302   33%
    Number with an unused LUT:               7,903 out of  31,302   25%
    Number of fully used LUT-FF pairs:      13,016 out of  31,302   41%
    Number of unique control sets:             902
    Number of slice register sites lost
      to control set restrictions:           2,818 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       249 out of     600   41%
    Number of LOCed IOBs:                      249 out of     249  100%
    IOB Flip Flops:                              1
    IOB Master Pads:                            10
    IOB Slave Pads:                             10
    Number of bonded IPADs:                     10
      Number of LOCed IPADs:                     2 out of      10   20%
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                121 out of     416   29%
    Number using RAMB36E1 only:                115
    Number using FIFO36E1 only:                  6
  Number of RAMB18E1/FIFO18E1s:                 15 out of     832    1%
    Number using RAMB18E1 only:                 15
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     15 out of      32   46%
    Number used as BUFGs:                       15
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                65 out of     720    9%
    Number used as ILOGICE1s:                    0
    Number used as ISERDESE1s:                  65
  Number of OLOGICE1/OSERDESE1s:               125 out of     720   17%
    Number used as OLOGICE1s:                    3
    Number used as OSERDESE1s:                 122
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           8 out of      72   11%
  Number of BUFRs:                               6 out of      36   16%
    Number of LOCed BUFRs:                       2 out of       6   33%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              4 out of      20   20%
    Number of LOCed GTXE1s:                      4 out of       4  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         7 out of      18   38%
  Number of IODELAYE1s:                        158 out of     720   21%
    Number of LOCed IODELAYE1s:                 10 out of     158    6%
  Number of MMCM_ADVs:                           4 out of      12   33%
    Number of LOCed MMCM_ADVs:                   2 out of       4   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:           48
Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  1938 MB
Total REAL time to MAP completion:  13 mins 14 secs 
Total CPU time to MAP completion (all processors):   13 mins 47 secs 

Mapping completed.
See MAP report file "dbe_bpm_fmc130m_4ch_pcie_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off dbe_bpm_fmc130m_4ch_pcie_map.ncd dbe_bpm_fmc130m_4ch_pcie.ncd dbe_bpm_fmc130m_4ch_pcie.pcf



Constraints file: dbe_bpm_fmc130m_4ch_pcie.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment /opt/Xilinx/13.4/ISE_DS/ISE/.
   "dbe_bpm_fmc130m_4ch_pcie" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                23,158 out of 301,440    7%
    Number used as Flip Flops:              23,151
    Number used as Latches:                      7
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     23,399 out of 150,720   15%
    Number used as logic:                   21,356 out of 150,720   14%
      Number using O6 output only:          15,453
      Number using O5 output only:             965
      Number using O5 and O6:                4,938
      Number used as ROM:                        0
    Number used as Memory:                   1,451 out of  58,400    2%
      Number used as Dual Port RAM:            472
        Number using O6 output only:             4
        Number using O5 output only:             7
        Number using O5 and O6:                461
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           975
        Number using O6 output only:           747
        Number using O5 output only:             0
        Number using O5 and O6:                228
    Number used exclusively as route-thrus:    592
      Number with same-slice register load:    520
      Number with same-slice carry load:        72
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                10,477 out of  37,680   27%
  Number of LUT Flip Flop pairs used:       31,302
    Number with an unused Flip Flop:        10,383 out of  31,302   33%
    Number with an unused LUT:               7,903 out of  31,302   25%
    Number of fully used LUT-FF pairs:      13,016 out of  31,302   41%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       249 out of     600   41%
    Number of LOCed IOBs:                      249 out of     249  100%
    IOB Flip Flops:                              1
    IOB Master Pads:                            10
    IOB Slave Pads:                             10
    Number of bonded IPADs:                     10
      Number of LOCed IPADs:                     2 out of      10   20%
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                121 out of     416   29%
    Number using RAMB36E1 only:                115
    Number using FIFO36E1 only:                  6
  Number of RAMB18E1/FIFO18E1s:                 15 out of     832    1%
    Number using RAMB18E1 only:                 15
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     15 out of      32   46%
    Number used as BUFGs:                       15
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                65 out of     720    9%
    Number used as ILOGICE1s:                    0
    Number used as ISERDESE1s:                  65
  Number of OLOGICE1/OSERDESE1s:               125 out of     720   17%
    Number used as OLOGICE1s:                    3
    Number used as OSERDESE1s:                 122
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           8 out of      72   11%
  Number of BUFRs:                               6 out of      36   16%
    Number of LOCed BUFRs:                       2 out of       6   33%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              4 out of      20   20%
    Number of LOCed GTXE1s:                      4 out of       4  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         7 out of      18   38%
  Number of IODELAYE1s:                        158 out of     720   21%
    Number of LOCed IODELAYE1s:                 10 out of     158    6%
  Number of MMCM_ADVs:                           4 out of      12   33%
    Number of LOCed MMCM_ADVs:                   2 out of       4   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc0_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc1_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc2_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc3_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[45].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[46].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[47].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[22].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[8].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[7].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[43].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[39].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[28].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[38].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[44].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[30].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[40].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[41].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[6].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[27].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[37].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[26].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[31].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[42].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[9].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[15].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[36].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[17].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[10].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[33].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[19].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[14].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[16].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[20].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[21].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[23].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[32].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[35].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[0].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[0].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[1].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[1].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/xhdl3.RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/xhdl3.RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[34].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[11].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[12].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[24].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[25].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[29].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[13].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_ram[18].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 180764 unrouted;      REAL time: 46 secs 

Phase  2  : 144144 unrouted;      REAL time: 59 secs 

Phase  3  : 56203 unrouted;      REAL time: 2 mins 10 secs 

Phase  4  : 56230 unrouted; (Setup:51895, Hold:41523, Component Switching Limit:0)     REAL time: 2 mins 27 secs 

Updating file: dbe_bpm_fmc130m_4ch_pcie.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:51917, Hold:37262, Component Switching Limit:0)     REAL time: 3 mins 20 secs 

Phase  6  : 0 unrouted; (Setup:51917, Hold:37262, Component Switching Limit:0)     REAL time: 3 mins 25 secs 

Phase  7  : 0 unrouted; (Setup:51917, Hold:37262, Component Switching Limit:0)     REAL time: 3 mins 48 secs 

Phase  8  : 0 unrouted; (Setup:51917, Hold:37262, Component Switching Limit:0)     REAL time: 3 mins 48 secs 

Phase  9  : 0 unrouted; (Setup:51917, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 54 secs 

Phase 10  : 0 unrouted; (Setup:51917, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 3 secs 
Total REAL time to Router completion: 4 mins 3 secs 
Total CPU time to Router completion: 4 mins 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|             ser_clk |BUFGCTRL_X0Y29| No   | 2556 |  0.324     |  1.923      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/d |              |      |      |            |             |
|           dr_ui_clk |BUFGCTRL_X0Y25| No   | 1577 |  0.369     |  1.953      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_sys | BUFGCTRL_X0Y4| No   | 2093 |  0.357     |  1.943      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/a |              |      |      |            |             |
|   dc_out[0]_adc_clk | BUFGCTRL_X0Y0| No   |  506 |  0.415     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|         CONTROL0<0> | BUFGCTRL_X0Y7| No   |  326 |  0.451     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|   top0/clk_rsync<0> |  Regional Clk|Yes   |  299 |  0.129     |  0.967      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|   top0/clk_rsync<1> |  Regional Clk|Yes   |  485 |  0.245     |  1.088      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/p |              |      |      |            |             |
| cie_core_i/pipe_clk |BUFGCTRL_X0Y30| No   |  169 |  0.396     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[0]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   24 |  0.199     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[1]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   18 |  0.267     |  1.193      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[2]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   28 |  0.201     |  1.050      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[3]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   24 |  0.288     |  1.140      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/p |              |      |      |            |             |
|  cie_core_i/drp_clk |BUFGCTRL_X0Y31| No   |   13 |  0.390     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/p |              |      |      |            |             |
|cie_core_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.006     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+
|         sys_clk_gen | BUFGCTRL_X0Y2| No   |    5 |  0.115     |  1.821      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|   _ddr_core/clk_mem |BUFGCTRL_X0Y26| No   |  187 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_iodelay_ |              |      |      |            |             |
|   ctrl/clk_ref_bufg | BUFGCTRL_X0Y6| No   |    3 |  0.123     |  1.711      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_200mhz | BUFGCTRL_X0Y5| No   |    5 |  0.260     |  1.826      |
+---------------------+--------------+------+------+------------+-------------+
|  mtx_clk_pad_i_IBUF |         Local|      |  303 |  7.521     |  8.399      |
+---------------------+--------------+------+------+------------+-------------+
|  mrx_clk_pad_i_IBUF |         Local|      |  106 |  6.895     |  7.523      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_chipscope_icon_0 |              |      |      |            |             |
|     /U0/iUPDATE_OUT |         Local|      |    1 |  0.000     |  1.797      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL2<13> |         Local|      |    5 |  0.000     |  0.834      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL3<13> |         Local|      |    5 |  0.000     |  0.366      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL0<13> |         Local|      |    5 |  0.000     |  0.360      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL1<13> |         Local|      |    5 |  0.000     |  0.349      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/gen |              |      |      |            |             |
|_clock_chains[1].gen |              |      |      |            |             |
|_clock_chains_check. |              |      |      |            |             |
|cmp_fmc_adc_clk/gen_ |              |      |      |            |             |
|with_ref_clk.cmp_mmc |              |      |      |            |             |
| m_adc_clk_ML_NEW_I1 |         Local|      |    3 |  0.000     |  0.719      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_sys_pll_inst/cmp |              |      |      |            |             |
|     _mmcm_ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.631      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/p |              |      |      |            |             |
|cie_core_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.647      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_401_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.470      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_417_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.017     |  0.354      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_409_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.105     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/gen |              |      |      |            |             |
|_clock_chains[1].gen |              |      |      |            |             |
|_clock_chains_check. |              |      |      |            |             |
|cmp_fmc_adc_clk/gen_ |              |      |      |            |             |
|with_ref_clk.cmp_mmc |              |      |      |            |             |
|m_adc_clk_ML_NEW_OUT |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.479      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_sys_pll_inst/cmp |              |      |      |            |             |
|    _mmcm_ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/p |              |      |      |            |             |
|cie_core_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.359      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<7> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/clk_rd_bas |              |      |      |            |             |
|                   e |         Local|      |   10 |  0.271     |  1.428      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<6> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<5> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<4> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<3> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/u |              |      |      |            |             |
|_ddr_core/u_memc_ui_ |              |      |      |            |             |
|top/u_mem_intfc/phy_ |              |      |      |            |             |
|     top0/clk_cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_bpm_pcie_ml605/s |              |      |      |            |             |
|            ys_clk_c |         Local|      |    8 |  0.000     |  1.600      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 51917 (Setup: 51917, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc3_data_i" OFFSET = IN -0. | SETUP       |    -1.110ns|     0.410ns|      16|       16120
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     7.650ns|            |       0|           0
  c_adc3_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc0_data_i" OFFSET = IN -0. | SETUP       |    -1.101ns|     0.401ns|      16|       16701
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     7.656ns|            |       0|           0
  c_adc0_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc2_data_i" OFFSET = IN -0. | SETUP       |    -1.065ns|     0.365ns|      16|       16560
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     7.694ns|            |       0|           0
  c_adc2_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc1_data_i" OFFSET = IN -0. | SETUP       |    -0.333ns|    -0.367ns|      14|        2536
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     4.997ns|            |       0|           0
  c_adc1_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEG | SETUP       |     0.012ns|     9.988ns|       0|           0
  RP "cmp_sys_pll_inst_s_clk0"         TS_s | HOLD        |     0.016ns|            |       0|           0
  ys_clk_p_i * 0.5 HIGH 50% INPUT_JITTER 0. |             |            |            |        |            
  05 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_bpm_pcie_ml605_u_ddr_core_u_infras | SETUP       |     0.015ns|     4.985ns|       0|           0
  tructure_clk_pll_0 = PERIOD TIMEGRP       | HOLD        |     0.020ns|            |       0|           0
     "cmp_bpm_pcie_ml605_u_ddr_core_u_infra |             |            |            |        |            
  structure_clk_pll_0"         TS_cmp_sys_p |             |            |            |        |            
  ll_inst_s_clk1 HIGH 50% INPUT_JITTER 0.05 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_ | SETUP       |     0.082ns|     7.918ns|       0|           0
  SYSCLK * 1.25 HIGH 50% PRIORITY 1         | HOLD        |     0.015ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     0.207ns|     4.793ns|       0|           0
  ync" 5 ns HIGH 50%                        | HOLD        |     0.082ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_cmp_sys_pll_inst_s_clk1 = PERIOD TIMEG | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  RP "cmp_sys_pll_inst_s_clk1"         TS_s |             |            |            |        |            
  ys_clk_p_i HIGH 50% INPUT_JITTER 0.05 ns  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr_sys_clk = PERIOD TIMEGRP "TNM_ddr_ | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  sys_clk" 5 ns HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_cmp_bpm_pcie_ml605_u_ddr_core_u_infras | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  tructure_clk_mem_pll = PERIOD TIMEGRP     |             |            |            |        |            
       "cmp_bpm_pcie_ml605_u_ddr_core_u_inf |             |            |            |        |            
  rastructure_clk_mem_pll"         TS_ddr_s |             |            |            |        |            
  ys_clk / 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_bpm_pcie_ml605_u_ddr_core_u_infras | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  tructure_clk_mem_pll_0 = PERIOD         T |             |            |            |        |            
  IMEGRP "cmp_bpm_pcie_ml605_u_ddr_core_u_i |             |            |            |        |            
  nfrastructure_clk_mem_pll_0"         TS_c |             |            |            |        |            
  mp_sys_pll_inst_s_clk1 * 2 HIGH 50% INPUT |             |            |            |        |            
  _JITTER 0.05 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_ | SETUP       |     2.494ns|     2.506ns|       0|           0
  p_i" 200 MHz HIGH 50% INPUT_JITTER        | HOLD        |     0.160ns|            |       0|           0
    0.05 ns                                 | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_cmp_xwb_fmc130m_4ch_cmp_wb_fmc130m_4ch | SETUP       |     2.225ns|     6.657ns|       0|           0
  _cmp_fmc_adc_iface_gen_clock_chains_1__ge | HOLD        |     0.020ns|            |       0|           0
  n_clock_chains_check_cmp_fmc_adc_clk_adc_ |             |            |            |        |            
  clk_mmcm_out         = PERIOD TIMEGRP     |             |            |            |        |            
       "cmp_xwb_fmc130m_4ch_cmp_wb_fmc130m_ |             |            |            |        |            
  4ch_cmp_fmc_adc_iface_gen_clock_chains_1_ |             |            |            |        |            
  _gen_clock_chains_check_cmp_fmc_adc_clk_a |             |            |            |        |            
  dc_clk_mmcm_out"         TS_fmc_adc1_clk_ |             |            |            |        |            
  i HIGH 50% INPUT_JITTER 0.05 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_bpm_pcie_ml605_u_ddr_core_u_infras | MINPERIOD   |     2.500ns|     2.500ns|       0|           0
  tructure_clk_pll = PERIOD TIMEGRP         |             |            |            |        |            
   "cmp_bpm_pcie_ml605_u_ddr_core_u_infrast |             |            |            |        |            
  ructure_clk_pll"         TS_ddr_sys_clk H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCL | SETUP       |     4.379ns|     5.621ns|       0|           0
  KBUFG" 100 MHz HIGH 50% PRIORITY 100      | HOLD        |     0.143ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc1_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.243ns|     2.639ns|       0|           0
  dc1_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.088ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINLOWPULSE |     4.882ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc3_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.434ns|     2.448ns|       0|           0
  dc3_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.097ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINPERIOD   |     5.550ns|     3.332ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc2_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.254ns|     2.628ns|       0|           0
  dc2_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.101ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINPERIOD   |     5.550ns|     3.332ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc0_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     5.975ns|     2.907ns|       0|           0
  dc0_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.069ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINPERIOD   |     5.550ns|     3.332ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_group = PERIOD TIMEGRP "sys_cl | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  k_group" 10 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 M | MINPERIOD   |     8.462ns|     1.538ns|       0|           0
  Hz HIGH 50% PRIORITY 100                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |    17.510ns|     2.490ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.241ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" TS_ddr_sys_clk |             |            |            |        |            
   * 4                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |    32.317ns|     7.683ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.364ns|            |       0|           0
       TS_ddr_sys_clk * 8                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_bpm_pcie_ml605_u_ddr_core_clk_rd_b | N/A         |         N/A|         N/A|     N/A|         N/A
  ase = PERIOD TIMEGRP         "cmp_bpm_pci |             |            |            |        |            
  e_ml605_u_ddr_core_clk_rd_base" TS_ddr_sy |             |            |            |        |            
  s_clk / 2 HIGH         50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_bpm_pcie_ml605_u_ddr_core_clk_rd_b | N/A         |         N/A|         N/A|     N/A|         N/A
  ase_0 = PERIOD TIMEGRP         "cmp_bpm_p |             |            |            |        |            
  cie_ml605_u_ddr_core_clk_rd_base_0"       |             |            |            |        |            
     TS_cmp_sys_pll_inst_s_clk1 * 2 HIGH 50 |             |            |            |        |            
  % INPUT_JITTER 0.05 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_p_i                 |      5.000ns|      2.800ns|      4.994ns|            0|            0|          165|      1938814|
| TS_cmp_sys_pll_inst_s_clk1    |      5.000ns|      4.761ns|      4.985ns|            0|            0|            0|        42965|
|  TS_cmp_bpm_pcie_ml605_u_ddr_c|      5.000ns|      4.985ns|          N/A|            0|            0|        42965|            0|
|  ore_u_infrastructure_clk_pll_|             |             |             |             |             |             |             |
|  0                            |             |             |             |             |             |             |             |
|  TS_cmp_bpm_pcie_ml605_u_ddr_c|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  ore_u_infrastructure_clk_mem_|             |             |             |             |             |             |             |
|  pll_0                        |             |             |             |             |             |             |             |
|  TS_cmp_bpm_pcie_ml605_u_ddr_c|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  ore_clk_rd_base_0            |             |             |             |             |             |             |             |
| TS_cmp_sys_pll_inst_s_clk0    |     10.000ns|      9.988ns|          N/A|            0|            0|      1895849|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc_adc1_clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc_adc1_clk_i              |      8.882ns|      4.000ns|      6.657ns|            0|            0|          122|        11285|
| TS_cmp_xwb_fmc130m_4ch_cmp_wb_|      8.882ns|      6.657ns|          N/A|            0|            0|        11285|            0|
| fmc130m_4ch_cmp_fmc_adc_iface_|             |             |             |             |             |             |             |
| gen_clock_chains_1__gen_clock_|             |             |             |             |             |             |             |
| chains_check_cmp_fmc_adc_clk_a|             |             |             |             |             |             |             |
| dc_clk_mmcm_out               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|      9.898ns|            0|            0|            0|       207885|
| TS_CLK_125                    |      8.000ns|      7.918ns|          N/A|            0|            0|       207885|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ddr_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ddr_sys_clk                 |      5.000ns|      4.761ns|      2.858ns|            0|            0|            0|          914|
| TS_clk_rsync_rise_to_fall     |     20.000ns|      2.490ns|          N/A|            0|            0|          389|            0|
| TS_MC_PHY_INIT_SEL            |     40.000ns|      7.683ns|          N/A|            0|            0|          525|            0|
| TS_cmp_bpm_pcie_ml605_u_ddr_co|      5.000ns|      2.500ns|          N/A|            0|            0|            0|            0|
| re_u_infrastructure_clk_pll   |             |             |             |             |             |             |             |
| TS_cmp_bpm_pcie_ml605_u_ddr_co|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| re_u_infrastructure_clk_mem_pl|             |             |             |             |             |             |             |
| l                             |             |             |             |             |             |             |             |
| TS_cmp_bpm_pcie_ml605_u_ddr_co|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| re_clk_rd_base                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 70 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 15 secs 
Total CPU time to PAR completion: 4 mins 36 secs 

Peak Memory Usage:  1830 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 62 errors found.

Number of error messages: 0
Number of warning messages: 73
Number of info messages: 1

Writing design to file dbe_bpm_fmc130m_4ch_pcie.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml dbe_bpm_fmc130m_4ch_pcie.twx dbe_bpm_fmc130m_4ch_pcie.ncd -o dbe_bpm_fmc130m_4ch_pcie.twr dbe_bpm_fmc130m_4ch_pcie.pcf
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/.
   "dbe_bpm_fmc130m_4ch_pcie" is an NCD, version 3.2, device xc6vlx240t, package
ff1156, speed -1

Analysis completed Fri Sep 27 22:26:46 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 55 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f dbe_bpm_fmc130m_4ch_pcie.ut dbe_bpm_fmc130m_4ch_pcie.ncd
INFO:Bitgen:40 - Replacing "Auto" with "2" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL2<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL3<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL1<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[4].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[5].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[6].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_
   io/gen_dqs[7].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[45].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[46].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[47].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[22].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[8].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[7].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[43].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[39].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[28].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[38].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[44].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[30].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[40].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[41].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[6].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[27].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[37].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[26].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[31].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[42].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[9].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[15].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[36].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[17].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[10].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[33].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[19].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[14].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[16].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[20].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[21].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[23].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[32].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[35].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_r
   am[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_r
   am[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_r
   am[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/fifo_r
   am[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[0].RAM
   32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[0].RAM
   32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[1].RAM
   32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/rams[1].RAM
   32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/xhdl3.RAM32
   M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_rd_data0/xhdl3.RAM32
   M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[34].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[11].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[12].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[24].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[25].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[29].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[13].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_bpm_pcie_ml605/u_ddr_core/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_buffer_r
   am[18].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <cmp_bpm_pcie_ml605/u_ddr_core/u_infrastructure/u_mmcm_adv> has CLKOUT pins
   that do not drive the same kind of BUFFER load. Routing from the different
   buffer types will not be phase aligned. 

Process "Generate Programming File" completed successfully
