
HAL_WIRELESS_SERVO_MOTOR_CONTROL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003644  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080037d4  080037d4  000047d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800384c  0800384c  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  0800384c  0800384c  0000484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003854  08003854  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003854  08003854  00004854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003858  08003858  00004858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800385c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          00000268  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002c4  200002c4  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b905  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001901  00000000  00000000  00010991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba0  00000000  00000000  00012298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000091e  00000000  00000000  00012e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020dd4  00000000  00000000  00013756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d4c7  00000000  00000000  0003452a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cafa9  00000000  00000000  000419f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010c99a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000363c  00000000  00000000  0010c9e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0011001c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080037bc 	.word	0x080037bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080037bc 	.word	0x080037bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <map_value>:
 * @param out_min Minimum value of the output range
 * @param out_max Maximum value of the output range
 * @retval Mapped value
 */
uint16_t map_value(uint8_t in_value, uint8_t in_min, uint8_t in_max, uint16_t out_min, uint16_t out_max)
{
 8000560:	b490      	push	{r4, r7}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	4604      	mov	r4, r0
 8000568:	4608      	mov	r0, r1
 800056a:	4611      	mov	r1, r2
 800056c:	461a      	mov	r2, r3
 800056e:	4623      	mov	r3, r4
 8000570:	71fb      	strb	r3, [r7, #7]
 8000572:	4603      	mov	r3, r0
 8000574:	71bb      	strb	r3, [r7, #6]
 8000576:	460b      	mov	r3, r1
 8000578:	717b      	strb	r3, [r7, #5]
 800057a:	4613      	mov	r3, r2
 800057c:	807b      	strh	r3, [r7, #2]
    return out_min + ((in_value - in_min) * (out_max - out_min)) / (in_max - in_min);
 800057e:	79fa      	ldrb	r2, [r7, #7]
 8000580:	79bb      	ldrb	r3, [r7, #6]
 8000582:	1ad3      	subs	r3, r2, r3
 8000584:	8a39      	ldrh	r1, [r7, #16]
 8000586:	887a      	ldrh	r2, [r7, #2]
 8000588:	1a8a      	subs	r2, r1, r2
 800058a:	fb03 f202 	mul.w	r2, r3, r2
 800058e:	7979      	ldrb	r1, [r7, #5]
 8000590:	79bb      	ldrb	r3, [r7, #6]
 8000592:	1acb      	subs	r3, r1, r3
 8000594:	fb92 f3f3 	sdiv	r3, r2, r3
 8000598:	b29a      	uxth	r2, r3
 800059a:	887b      	ldrh	r3, [r7, #2]
 800059c:	4413      	add	r3, r2
 800059e:	b29b      	uxth	r3, r3
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc90      	pop	{r4, r7}
 80005a8:	4770      	bx	lr
	...

080005ac <uart_config>:

/**
 * @brief Configure UART to receive data and control servo motor based on received angle
 */
void uart_config()
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af02      	add	r7, sp, #8
	HAL_UART_Receive(&huart2, (uint8_t*)rx_buffer, 50, 100);
 80005b2:	2364      	movs	r3, #100	@ 0x64
 80005b4:	2232      	movs	r2, #50	@ 0x32
 80005b6:	494e      	ldr	r1, [pc, #312]	@ (80006f0 <uart_config+0x144>)
 80005b8:	484e      	ldr	r0, [pc, #312]	@ (80006f4 <uart_config+0x148>)
 80005ba:	f002 f898 	bl	80026ee <HAL_UART_Receive>
	if(rx_buffer[0]=='a' && rx_buffer[1]=='n' && rx_buffer[2]=='g' && rx_buffer[3]=='l' &&
 80005be:	4b4c      	ldr	r3, [pc, #304]	@ (80006f0 <uart_config+0x144>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b61      	cmp	r3, #97	@ 0x61
 80005c4:	f040 8090 	bne.w	80006e8 <uart_config+0x13c>
 80005c8:	4b49      	ldr	r3, [pc, #292]	@ (80006f0 <uart_config+0x144>)
 80005ca:	785b      	ldrb	r3, [r3, #1]
 80005cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80005ce:	f040 808b 	bne.w	80006e8 <uart_config+0x13c>
 80005d2:	4b47      	ldr	r3, [pc, #284]	@ (80006f0 <uart_config+0x144>)
 80005d4:	789b      	ldrb	r3, [r3, #2]
 80005d6:	2b67      	cmp	r3, #103	@ 0x67
 80005d8:	f040 8086 	bne.w	80006e8 <uart_config+0x13c>
 80005dc:	4b44      	ldr	r3, [pc, #272]	@ (80006f0 <uart_config+0x144>)
 80005de:	78db      	ldrb	r3, [r3, #3]
 80005e0:	2b6c      	cmp	r3, #108	@ 0x6c
 80005e2:	f040 8081 	bne.w	80006e8 <uart_config+0x13c>
			rx_buffer[4]=='e' && rx_buffer[5]==' ')
 80005e6:	4b42      	ldr	r3, [pc, #264]	@ (80006f0 <uart_config+0x144>)
 80005e8:	791b      	ldrb	r3, [r3, #4]
	if(rx_buffer[0]=='a' && rx_buffer[1]=='n' && rx_buffer[2]=='g' && rx_buffer[3]=='l' &&
 80005ea:	2b65      	cmp	r3, #101	@ 0x65
 80005ec:	d17c      	bne.n	80006e8 <uart_config+0x13c>
			rx_buffer[4]=='e' && rx_buffer[5]==' ')
 80005ee:	4b40      	ldr	r3, [pc, #256]	@ (80006f0 <uart_config+0x144>)
 80005f0:	795b      	ldrb	r3, [r3, #5]
 80005f2:	2b20      	cmp	r3, #32
 80005f4:	d178      	bne.n	80006e8 <uart_config+0x13c>
	{
		if(rx_buffer[8]=='\0' && rx_buffer[7]!='\0' && rx_buffer[6]!='\0')
 80005f6:	4b3e      	ldr	r3, [pc, #248]	@ (80006f0 <uart_config+0x144>)
 80005f8:	7a1b      	ldrb	r3, [r3, #8]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d119      	bne.n	8000632 <uart_config+0x86>
 80005fe:	4b3c      	ldr	r3, [pc, #240]	@ (80006f0 <uart_config+0x144>)
 8000600:	79db      	ldrb	r3, [r3, #7]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d015      	beq.n	8000632 <uart_config+0x86>
 8000606:	4b3a      	ldr	r3, [pc, #232]	@ (80006f0 <uart_config+0x144>)
 8000608:	799b      	ldrb	r3, [r3, #6]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d011      	beq.n	8000632 <uart_config+0x86>
		{
			angle = (rx_buffer[6]-'0')*10+(rx_buffer[7]-'0');
 800060e:	4b38      	ldr	r3, [pc, #224]	@ (80006f0 <uart_config+0x144>)
 8000610:	799b      	ldrb	r3, [r3, #6]
 8000612:	3b30      	subs	r3, #48	@ 0x30
 8000614:	b2db      	uxtb	r3, r3
 8000616:	461a      	mov	r2, r3
 8000618:	0092      	lsls	r2, r2, #2
 800061a:	4413      	add	r3, r2
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	b2da      	uxtb	r2, r3
 8000620:	4b33      	ldr	r3, [pc, #204]	@ (80006f0 <uart_config+0x144>)
 8000622:	79db      	ldrb	r3, [r3, #7]
 8000624:	4413      	add	r3, r2
 8000626:	b2db      	uxtb	r3, r3
 8000628:	3b30      	subs	r3, #48	@ 0x30
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4b32      	ldr	r3, [pc, #200]	@ (80006f8 <uart_config+0x14c>)
 800062e:	701a      	strb	r2, [r3, #0]
 8000630:	e033      	b.n	800069a <uart_config+0xee>
		}
		else if(rx_buffer[8]!='\0' && rx_buffer[7]!='\0' && rx_buffer[6]!='\0')
 8000632:	4b2f      	ldr	r3, [pc, #188]	@ (80006f0 <uart_config+0x144>)
 8000634:	7a1b      	ldrb	r3, [r3, #8]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d029      	beq.n	800068e <uart_config+0xe2>
 800063a:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <uart_config+0x144>)
 800063c:	79db      	ldrb	r3, [r3, #7]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d025      	beq.n	800068e <uart_config+0xe2>
 8000642:	4b2b      	ldr	r3, [pc, #172]	@ (80006f0 <uart_config+0x144>)
 8000644:	799b      	ldrb	r3, [r3, #6]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d021      	beq.n	800068e <uart_config+0xe2>
		{
			angle = (rx_buffer[6]-'0')*100+(rx_buffer[7]-'0')*10+(rx_buffer[8]-'0');
 800064a:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <uart_config+0x144>)
 800064c:	799b      	ldrb	r3, [r3, #6]
 800064e:	3b30      	subs	r3, #48	@ 0x30
 8000650:	b2db      	uxtb	r3, r3
 8000652:	461a      	mov	r2, r3
 8000654:	0092      	lsls	r2, r2, #2
 8000656:	4413      	add	r3, r2
 8000658:	461a      	mov	r2, r3
 800065a:	0091      	lsls	r1, r2, #2
 800065c:	461a      	mov	r2, r3
 800065e:	460b      	mov	r3, r1
 8000660:	4413      	add	r3, r2
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	b2da      	uxtb	r2, r3
 8000666:	4b22      	ldr	r3, [pc, #136]	@ (80006f0 <uart_config+0x144>)
 8000668:	79db      	ldrb	r3, [r3, #7]
 800066a:	3b30      	subs	r3, #48	@ 0x30
 800066c:	b2db      	uxtb	r3, r3
 800066e:	4619      	mov	r1, r3
 8000670:	0089      	lsls	r1, r1, #2
 8000672:	440b      	add	r3, r1
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	b2db      	uxtb	r3, r3
 8000678:	4413      	add	r3, r2
 800067a:	b2da      	uxtb	r2, r3
 800067c:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <uart_config+0x144>)
 800067e:	7a1b      	ldrb	r3, [r3, #8]
 8000680:	4413      	add	r3, r2
 8000682:	b2db      	uxtb	r3, r3
 8000684:	3b30      	subs	r3, #48	@ 0x30
 8000686:	b2da      	uxtb	r2, r3
 8000688:	4b1b      	ldr	r3, [pc, #108]	@ (80006f8 <uart_config+0x14c>)
 800068a:	701a      	strb	r2, [r3, #0]
 800068c:	e005      	b.n	800069a <uart_config+0xee>
		}
		else
		{
			angle = (rx_buffer[6]-'0');
 800068e:	4b18      	ldr	r3, [pc, #96]	@ (80006f0 <uart_config+0x144>)
 8000690:	799b      	ldrb	r3, [r3, #6]
 8000692:	3b30      	subs	r3, #48	@ 0x30
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4b18      	ldr	r3, [pc, #96]	@ (80006f8 <uart_config+0x14c>)
 8000698:	701a      	strb	r2, [r3, #0]
		}
		memset(rx_buffer, '\0', 50);
 800069a:	2232      	movs	r2, #50	@ 0x32
 800069c:	2100      	movs	r1, #0
 800069e:	4814      	ldr	r0, [pc, #80]	@ (80006f0 <uart_config+0x144>)
 80006a0:	f002 fc0c 	bl	8002ebc <memset>

		pulse=map_value(angle,0,180,499,2499);
 80006a4:	4b14      	ldr	r3, [pc, #80]	@ (80006f8 <uart_config+0x14c>)
 80006a6:	7818      	ldrb	r0, [r3, #0]
 80006a8:	f640 13c3 	movw	r3, #2499	@ 0x9c3
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80006b2:	22b4      	movs	r2, #180	@ 0xb4
 80006b4:	2100      	movs	r1, #0
 80006b6:	f7ff ff53 	bl	8000560 <map_value>
 80006ba:	4603      	mov	r3, r0
 80006bc:	461a      	mov	r2, r3
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <uart_config+0x150>)
 80006c0:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse);
 80006c2:	4b0e      	ldr	r3, [pc, #56]	@ (80006fc <uart_config+0x150>)
 80006c4:	881a      	ldrh	r2, [r3, #0]
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <uart_config+0x154>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	639a      	str	r2, [r3, #56]	@ 0x38

		HAL_UART_Transmit(&huart2, (uint8_t*)tx_buffer, sprintf(tx_buffer,"The angle is %u\n",angle), 100);
 80006cc:	4b0a      	ldr	r3, [pc, #40]	@ (80006f8 <uart_config+0x14c>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	461a      	mov	r2, r3
 80006d2:	490c      	ldr	r1, [pc, #48]	@ (8000704 <uart_config+0x158>)
 80006d4:	480c      	ldr	r0, [pc, #48]	@ (8000708 <uart_config+0x15c>)
 80006d6:	f002 fbd1 	bl	8002e7c <siprintf>
 80006da:	4603      	mov	r3, r0
 80006dc:	b29a      	uxth	r2, r3
 80006de:	2364      	movs	r3, #100	@ 0x64
 80006e0:	4909      	ldr	r1, [pc, #36]	@ (8000708 <uart_config+0x15c>)
 80006e2:	4804      	ldr	r0, [pc, #16]	@ (80006f4 <uart_config+0x148>)
 80006e4:	f001 ff78 	bl	80025d8 <HAL_UART_Transmit>
	}
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000140 	.word	0x20000140
 80006f4:	200000c0 	.word	0x200000c0
 80006f8:	2000010a 	.word	0x2000010a
 80006fc:	20000108 	.word	0x20000108
 8000700:	20000078 	.word	0x20000078
 8000704:	080037d4 	.word	0x080037d4
 8000708:	2000010c 	.word	0x2000010c

0800070c <main>:
/**
  * @brief The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000710:	f000 faae 	bl	8000c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000714:	f000 f828 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000718:	f000 f912 	bl	8000940 <MX_GPIO_Init>
  MX_TIM2_Init();
 800071c:	f000 f88e 	bl	800083c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000720:	f000 f8e4 	bl	80008ec <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000724:	2104      	movs	r1, #4
 8000726:	480b      	ldr	r0, [pc, #44]	@ (8000754 <main+0x48>)
 8000728:	f001 fa7e 	bl	8001c28 <HAL_TIM_PWM_Start>
  memset(rx_buffer, '\0', 50);
 800072c:	2232      	movs	r2, #50	@ 0x32
 800072e:	2100      	movs	r1, #0
 8000730:	4809      	ldr	r0, [pc, #36]	@ (8000758 <main+0x4c>)
 8000732:	f002 fbc3 	bl	8002ebc <memset>
  HAL_UART_Transmit(&huart2, (uint8_t*)(tx_buffer), sprintf(tx_buffer,"Please Enter The Angle\n"), 100);
 8000736:	4909      	ldr	r1, [pc, #36]	@ (800075c <main+0x50>)
 8000738:	4809      	ldr	r0, [pc, #36]	@ (8000760 <main+0x54>)
 800073a:	f002 fb9f 	bl	8002e7c <siprintf>
 800073e:	4603      	mov	r3, r0
 8000740:	b29a      	uxth	r2, r3
 8000742:	2364      	movs	r3, #100	@ 0x64
 8000744:	4906      	ldr	r1, [pc, #24]	@ (8000760 <main+0x54>)
 8000746:	4807      	ldr	r0, [pc, #28]	@ (8000764 <main+0x58>)
 8000748:	f001 ff46 	bl	80025d8 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uart_config();
 800074c:	f7ff ff2e 	bl	80005ac <uart_config>
 8000750:	e7fc      	b.n	800074c <main+0x40>
 8000752:	bf00      	nop
 8000754:	20000078 	.word	0x20000078
 8000758:	20000140 	.word	0x20000140
 800075c:	080037e8 	.word	0x080037e8
 8000760:	2000010c 	.word	0x2000010c
 8000764:	200000c0 	.word	0x200000c0

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b094      	sub	sp, #80	@ 0x50
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	2230      	movs	r2, #48	@ 0x30
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f002 fba0 	bl	8002ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	4b28      	ldr	r3, [pc, #160]	@ (8000834 <SystemClock_Config+0xcc>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000794:	4a27      	ldr	r2, [pc, #156]	@ (8000834 <SystemClock_Config+0xcc>)
 8000796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800079a:	6413      	str	r3, [r2, #64]	@ 0x40
 800079c:	4b25      	ldr	r3, [pc, #148]	@ (8000834 <SystemClock_Config+0xcc>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	4b22      	ldr	r3, [pc, #136]	@ (8000838 <SystemClock_Config+0xd0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a21      	ldr	r2, [pc, #132]	@ (8000838 <SystemClock_Config+0xd0>)
 80007b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007b6:	6013      	str	r3, [r2, #0]
 80007b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000838 <SystemClock_Config+0xd0>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c4:	2301      	movs	r3, #1
 80007c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ce:	2302      	movs	r3, #2
 80007d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007d8:	2304      	movs	r3, #4
 80007da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007dc:	23a8      	movs	r3, #168	@ 0xa8
 80007de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007e4:	2304      	movs	r3, #4
 80007e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 0320 	add.w	r3, r7, #32
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 fd33 	bl	8001258 <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007f8:	f000 f8ca 	bl	8000990 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fc:	230f      	movs	r3, #15
 80007fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000800:	2302      	movs	r3, #2
 8000802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000808:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800080c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800080e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000812:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	2105      	movs	r1, #5
 800081a:	4618      	mov	r0, r3
 800081c:	f000 ff94 	bl	8001748 <HAL_RCC_ClockConfig>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000826:	f000 f8b3 	bl	8000990 <Error_Handler>
  }
}
 800082a:	bf00      	nop
 800082c:	3750      	adds	r7, #80	@ 0x50
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40023800 	.word	0x40023800
 8000838:	40007000 	.word	0x40007000

0800083c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08a      	sub	sp, #40	@ 0x28
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000842:	f107 0320 	add.w	r3, r7, #32
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800084c:	1d3b      	adds	r3, r7, #4
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	611a      	str	r2, [r3, #16]
 800085a:	615a      	str	r2, [r3, #20]
 800085c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800085e:	4b22      	ldr	r3, [pc, #136]	@ (80008e8 <MX_TIM2_Init+0xac>)
 8000860:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000864:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8000866:	4b20      	ldr	r3, [pc, #128]	@ (80008e8 <MX_TIM2_Init+0xac>)
 8000868:	2253      	movs	r2, #83	@ 0x53
 800086a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086c:	4b1e      	ldr	r3, [pc, #120]	@ (80008e8 <MX_TIM2_Init+0xac>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000872:	4b1d      	ldr	r3, [pc, #116]	@ (80008e8 <MX_TIM2_Init+0xac>)
 8000874:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000878:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800087a:	4b1b      	ldr	r3, [pc, #108]	@ (80008e8 <MX_TIM2_Init+0xac>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000880:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <MX_TIM2_Init+0xac>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000886:	4818      	ldr	r0, [pc, #96]	@ (80008e8 <MX_TIM2_Init+0xac>)
 8000888:	f001 f97e 	bl	8001b88 <HAL_TIM_PWM_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000892:	f000 f87d 	bl	8000990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000896:	2300      	movs	r3, #0
 8000898:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800089e:	f107 0320 	add.w	r3, r7, #32
 80008a2:	4619      	mov	r1, r3
 80008a4:	4810      	ldr	r0, [pc, #64]	@ (80008e8 <MX_TIM2_Init+0xac>)
 80008a6:	f001 fdcb 	bl	8002440 <HAL_TIMEx_MasterConfigSynchronization>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80008b0:	f000 f86e 	bl	8000990 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008b4:	2360      	movs	r3, #96	@ 0x60
 80008b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008bc:	2300      	movs	r3, #0
 80008be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2204      	movs	r2, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	4807      	ldr	r0, [pc, #28]	@ (80008e8 <MX_TIM2_Init+0xac>)
 80008cc:	f001 fa74 	bl	8001db8 <HAL_TIM_PWM_ConfigChannel>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80008d6:	f000 f85b 	bl	8000990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008da:	4803      	ldr	r0, [pc, #12]	@ (80008e8 <MX_TIM2_Init+0xac>)
 80008dc:	f000 f8a6 	bl	8000a2c <HAL_TIM_MspPostInit>

}
 80008e0:	bf00      	nop
 80008e2:	3728      	adds	r7, #40	@ 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000078 	.word	0x20000078

080008ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008f0:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 80008f2:	4a12      	ldr	r2, [pc, #72]	@ (800093c <MX_USART2_UART_Init+0x50>)
 80008f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 80008f8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80008fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000904:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800090a:	4b0b      	ldr	r3, [pc, #44]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000910:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 8000912:	220c      	movs	r2, #12
 8000914:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800091c:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000922:	4805      	ldr	r0, [pc, #20]	@ (8000938 <MX_USART2_UART_Init+0x4c>)
 8000924:	f001 fe08 	bl	8002538 <HAL_UART_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800092e:	f000 f82f 	bl	8000990 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200000c0 	.word	0x200000c0
 800093c:	40004400 	.word	0x40004400

08000940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b10      	ldr	r3, [pc, #64]	@ (800098c <MX_GPIO_Init+0x4c>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a0f      	ldr	r2, [pc, #60]	@ (800098c <MX_GPIO_Init+0x4c>)
 8000950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b0d      	ldr	r3, [pc, #52]	@ (800098c <MX_GPIO_Init+0x4c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b09      	ldr	r3, [pc, #36]	@ (800098c <MX_GPIO_Init+0x4c>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a08      	ldr	r2, [pc, #32]	@ (800098c <MX_GPIO_Init+0x4c>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b06      	ldr	r3, [pc, #24]	@ (800098c <MX_GPIO_Init+0x4c>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	40023800 	.word	0x40023800

08000990 <Error_Handler>:
/**
  * @brief This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000994:	b672      	cpsid	i
}
 8000996:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <Error_Handler+0x8>

0800099c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	4b10      	ldr	r3, [pc, #64]	@ (80009e8 <HAL_MspInit+0x4c>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009aa:	4a0f      	ldr	r2, [pc, #60]	@ (80009e8 <HAL_MspInit+0x4c>)
 80009ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80009b2:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <HAL_MspInit+0x4c>)
 80009b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	603b      	str	r3, [r7, #0]
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <HAL_MspInit+0x4c>)
 80009c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c6:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <HAL_MspInit+0x4c>)
 80009c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <HAL_MspInit+0x4c>)
 80009d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009da:	bf00      	nop
 80009dc:	370c      	adds	r7, #12
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40023800 	.word	0x40023800

080009ec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009fc:	d10d      	bne.n	8000a1a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <HAL_TIM_PWM_MspInit+0x3c>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a06:	4a08      	ldr	r2, [pc, #32]	@ (8000a28 <HAL_TIM_PWM_MspInit+0x3c>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_TIM_PWM_MspInit+0x3c>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a1a:	bf00      	nop
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800

08000a2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a4c:	d11d      	bne.n	8000a8a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <HAL_TIM_MspPostInit+0x68>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a0f      	ldr	r2, [pc, #60]	@ (8000a94 <HAL_TIM_MspPostInit+0x68>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <HAL_TIM_MspPostInit+0x68>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f107 030c 	add.w	r3, r7, #12
 8000a82:	4619      	mov	r1, r3
 8000a84:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <HAL_TIM_MspPostInit+0x6c>)
 8000a86:	f000 fa4b 	bl	8000f20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a8a:	bf00      	nop
 8000a8c:	3720      	adds	r7, #32
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40020000 	.word	0x40020000

08000a9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	@ 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a19      	ldr	r2, [pc, #100]	@ (8000b20 <HAL_UART_MspInit+0x84>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d12b      	bne.n	8000b16 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	4a17      	ldr	r2, [pc, #92]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	4a10      	ldr	r2, [pc, #64]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aea:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000af6:	230c      	movs	r3, #12
 8000af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afa:	2302      	movs	r3, #2
 8000afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b02:	2303      	movs	r3, #3
 8000b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b06:	2307      	movs	r3, #7
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <HAL_UART_MspInit+0x8c>)
 8000b12:	f000 fa05 	bl	8000f20 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b16:	bf00      	nop
 8000b18:	3728      	adds	r7, #40	@ 0x28
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40004400 	.word	0x40004400
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020000 	.word	0x40020000

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <NMI_Handler+0x4>

08000b34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <HardFault_Handler+0x4>

08000b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <MemManage_Handler+0x4>

08000b44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b82:	f000 f8c7 	bl	8000d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
	...

08000b8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b94:	4a14      	ldr	r2, [pc, #80]	@ (8000be8 <_sbrk+0x5c>)
 8000b96:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <_sbrk+0x60>)
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba0:	4b13      	ldr	r3, [pc, #76]	@ (8000bf0 <_sbrk+0x64>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d102      	bne.n	8000bae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba8:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <_sbrk+0x64>)
 8000baa:	4a12      	ldr	r2, [pc, #72]	@ (8000bf4 <_sbrk+0x68>)
 8000bac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bae:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d207      	bcs.n	8000bcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bbc:	f002 f986 	bl	8002ecc <__errno>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bca:	e009      	b.n	8000be0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bcc:	4b08      	ldr	r3, [pc, #32]	@ (8000bf0 <_sbrk+0x64>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bd2:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <_sbrk+0x64>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	4a05      	ldr	r2, [pc, #20]	@ (8000bf0 <_sbrk+0x64>)
 8000bdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bde:	68fb      	ldr	r3, [r7, #12]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20020000 	.word	0x20020000
 8000bec:	00000400 	.word	0x00000400
 8000bf0:	20000174 	.word	0x20000174
 8000bf4:	200002c8 	.word	0x200002c8

08000bf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bfc:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <SystemInit+0x20>)
 8000bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c02:	4a05      	ldr	r2, [pc, #20]	@ (8000c18 <SystemInit+0x20>)
 8000c04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c20:	f7ff ffea 	bl	8000bf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c24:	480c      	ldr	r0, [pc, #48]	@ (8000c58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c26:	490d      	ldr	r1, [pc, #52]	@ (8000c5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c4a:	f002 f945 	bl	8002ed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4e:	f7ff fd5d 	bl	800070c <main>
  bx  lr    
 8000c52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c5c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c60:	0800385c 	.word	0x0800385c
  ldr r2, =_sbss
 8000c64:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c68:	200002c4 	.word	0x200002c4

08000c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC_IRQHandler>
	...

08000c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c74:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <HAL_Init+0x40>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0d      	ldr	r2, [pc, #52]	@ (8000cb0 <HAL_Init+0x40>)
 8000c7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c80:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <HAL_Init+0x40>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb0 <HAL_Init+0x40>)
 8000c86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c8c:	4b08      	ldr	r3, [pc, #32]	@ (8000cb0 <HAL_Init+0x40>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a07      	ldr	r2, [pc, #28]	@ (8000cb0 <HAL_Init+0x40>)
 8000c92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 f90d 	bl	8000eb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9e:	200f      	movs	r0, #15
 8000ca0:	f000 f808 	bl	8000cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca4:	f7ff fe7a 	bl	800099c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40023c00 	.word	0x40023c00

08000cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cbc:	4b12      	ldr	r3, [pc, #72]	@ (8000d08 <HAL_InitTick+0x54>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <HAL_InitTick+0x58>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 f917 	bl	8000f06 <HAL_SYSTICK_Config>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e00e      	b.n	8000d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2b0f      	cmp	r3, #15
 8000ce6:	d80a      	bhi.n	8000cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	f000 f8ed 	bl	8000ece <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cf4:	4a06      	ldr	r2, [pc, #24]	@ (8000d10 <HAL_InitTick+0x5c>)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	e000      	b.n	8000d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	20000004 	.word	0x20000004

08000d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d18:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <HAL_IncTick+0x20>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <HAL_IncTick+0x24>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4413      	add	r3, r2
 8000d24:	4a04      	ldr	r2, [pc, #16]	@ (8000d38 <HAL_IncTick+0x24>)
 8000d26:	6013      	str	r3, [r2, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000008 	.word	0x20000008
 8000d38:	20000178 	.word	0x20000178

08000d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d40:	4b03      	ldr	r3, [pc, #12]	@ (8000d50 <HAL_GetTick+0x14>)
 8000d42:	681b      	ldr	r3, [r3, #0]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	20000178 	.word	0x20000178

08000d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <__NVIC_SetPriorityGrouping+0x44>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d70:	4013      	ands	r3, r2
 8000d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d86:	4a04      	ldr	r2, [pc, #16]	@ (8000d98 <__NVIC_SetPriorityGrouping+0x44>)
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	60d3      	str	r3, [r2, #12]
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <__NVIC_GetPriorityGrouping+0x18>)
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	0a1b      	lsrs	r3, r3, #8
 8000da6:	f003 0307 	and.w	r3, r3, #7
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	6039      	str	r1, [r7, #0]
 8000dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	db0a      	blt.n	8000de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	490c      	ldr	r1, [pc, #48]	@ (8000e04 <__NVIC_SetPriority+0x4c>)
 8000dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd6:	0112      	lsls	r2, r2, #4
 8000dd8:	b2d2      	uxtb	r2, r2
 8000dda:	440b      	add	r3, r1
 8000ddc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de0:	e00a      	b.n	8000df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4908      	ldr	r1, [pc, #32]	@ (8000e08 <__NVIC_SetPriority+0x50>)
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	f003 030f 	and.w	r3, r3, #15
 8000dee:	3b04      	subs	r3, #4
 8000df0:	0112      	lsls	r2, r2, #4
 8000df2:	b2d2      	uxtb	r2, r2
 8000df4:	440b      	add	r3, r1
 8000df6:	761a      	strb	r2, [r3, #24]
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	e000e100 	.word	0xe000e100
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b089      	sub	sp, #36	@ 0x24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f003 0307 	and.w	r3, r3, #7
 8000e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	f1c3 0307 	rsb	r3, r3, #7
 8000e26:	2b04      	cmp	r3, #4
 8000e28:	bf28      	it	cs
 8000e2a:	2304      	movcs	r3, #4
 8000e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3304      	adds	r3, #4
 8000e32:	2b06      	cmp	r3, #6
 8000e34:	d902      	bls.n	8000e3c <NVIC_EncodePriority+0x30>
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	3b03      	subs	r3, #3
 8000e3a:	e000      	b.n	8000e3e <NVIC_EncodePriority+0x32>
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e40:	f04f 32ff 	mov.w	r2, #4294967295
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43da      	mvns	r2, r3
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	401a      	ands	r2, r3
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e54:	f04f 31ff 	mov.w	r1, #4294967295
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	43d9      	mvns	r1, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e64:	4313      	orrs	r3, r2
         );
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3724      	adds	r7, #36	@ 0x24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
	...

08000e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e84:	d301      	bcc.n	8000e8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e86:	2301      	movs	r3, #1
 8000e88:	e00f      	b.n	8000eaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <SysTick_Config+0x40>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e92:	210f      	movs	r1, #15
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	f7ff ff8e 	bl	8000db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e9c:	4b05      	ldr	r3, [pc, #20]	@ (8000eb4 <SysTick_Config+0x40>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea2:	4b04      	ldr	r3, [pc, #16]	@ (8000eb4 <SysTick_Config+0x40>)
 8000ea4:	2207      	movs	r2, #7
 8000ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	e000e010 	.word	0xe000e010

08000eb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff ff47 	bl	8000d54 <__NVIC_SetPriorityGrouping>
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b086      	sub	sp, #24
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	60b9      	str	r1, [r7, #8]
 8000ed8:	607a      	str	r2, [r7, #4]
 8000eda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee0:	f7ff ff5c 	bl	8000d9c <__NVIC_GetPriorityGrouping>
 8000ee4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	68b9      	ldr	r1, [r7, #8]
 8000eea:	6978      	ldr	r0, [r7, #20]
 8000eec:	f7ff ff8e 	bl	8000e0c <NVIC_EncodePriority>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff5d 	bl	8000db8 <__NVIC_SetPriority>
}
 8000efe:	bf00      	nop
 8000f00:	3718      	adds	r7, #24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff ffb0 	bl	8000e74 <SysTick_Config>
 8000f14:	4603      	mov	r3, r0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
 8000f3a:	e16b      	b.n	8001214 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	f040 815a 	bne.w	800120e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f003 0303 	and.w	r3, r3, #3
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d005      	beq.n	8000f72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d130      	bne.n	8000fd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	68da      	ldr	r2, [r3, #12]
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa8:	2201      	movs	r2, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	f003 0201 	and.w	r2, r3, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d017      	beq.n	8001010 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	2203      	movs	r2, #3
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	689a      	ldr	r2, [r3, #8]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 0303 	and.w	r3, r3, #3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d123      	bne.n	8001064 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	08da      	lsrs	r2, r3, #3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3208      	adds	r2, #8
 8001024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	f003 0307 	and.w	r3, r3, #7
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	220f      	movs	r2, #15
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	691a      	ldr	r2, [r3, #16]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	08da      	lsrs	r2, r3, #3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3208      	adds	r2, #8
 800105e:	69b9      	ldr	r1, [r7, #24]
 8001060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0203 	and.w	r2, r3, #3
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f000 80b4 	beq.w	800120e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	4b60      	ldr	r3, [pc, #384]	@ (800122c <HAL_GPIO_Init+0x30c>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ae:	4a5f      	ldr	r2, [pc, #380]	@ (800122c <HAL_GPIO_Init+0x30c>)
 80010b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010b6:	4b5d      	ldr	r3, [pc, #372]	@ (800122c <HAL_GPIO_Init+0x30c>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001230 <HAL_GPIO_Init+0x310>)
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	3302      	adds	r3, #2
 80010ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0303 	and.w	r3, r3, #3
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	220f      	movs	r2, #15
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4013      	ands	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a52      	ldr	r2, [pc, #328]	@ (8001234 <HAL_GPIO_Init+0x314>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d02b      	beq.n	8001146 <HAL_GPIO_Init+0x226>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a51      	ldr	r2, [pc, #324]	@ (8001238 <HAL_GPIO_Init+0x318>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d025      	beq.n	8001142 <HAL_GPIO_Init+0x222>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a50      	ldr	r2, [pc, #320]	@ (800123c <HAL_GPIO_Init+0x31c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d01f      	beq.n	800113e <HAL_GPIO_Init+0x21e>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4f      	ldr	r2, [pc, #316]	@ (8001240 <HAL_GPIO_Init+0x320>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d019      	beq.n	800113a <HAL_GPIO_Init+0x21a>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4e      	ldr	r2, [pc, #312]	@ (8001244 <HAL_GPIO_Init+0x324>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d013      	beq.n	8001136 <HAL_GPIO_Init+0x216>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a4d      	ldr	r2, [pc, #308]	@ (8001248 <HAL_GPIO_Init+0x328>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d00d      	beq.n	8001132 <HAL_GPIO_Init+0x212>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a4c      	ldr	r2, [pc, #304]	@ (800124c <HAL_GPIO_Init+0x32c>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d007      	beq.n	800112e <HAL_GPIO_Init+0x20e>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a4b      	ldr	r2, [pc, #300]	@ (8001250 <HAL_GPIO_Init+0x330>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d101      	bne.n	800112a <HAL_GPIO_Init+0x20a>
 8001126:	2307      	movs	r3, #7
 8001128:	e00e      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800112a:	2308      	movs	r3, #8
 800112c:	e00c      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800112e:	2306      	movs	r3, #6
 8001130:	e00a      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001132:	2305      	movs	r3, #5
 8001134:	e008      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001136:	2304      	movs	r3, #4
 8001138:	e006      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800113a:	2303      	movs	r3, #3
 800113c:	e004      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800113e:	2302      	movs	r3, #2
 8001140:	e002      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001142:	2301      	movs	r3, #1
 8001144:	e000      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001146:	2300      	movs	r3, #0
 8001148:	69fa      	ldr	r2, [r7, #28]
 800114a:	f002 0203 	and.w	r2, r2, #3
 800114e:	0092      	lsls	r2, r2, #2
 8001150:	4093      	lsls	r3, r2
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001158:	4935      	ldr	r1, [pc, #212]	@ (8001230 <HAL_GPIO_Init+0x310>)
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	089b      	lsrs	r3, r3, #2
 800115e:	3302      	adds	r3, #2
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001166:	4b3b      	ldr	r3, [pc, #236]	@ (8001254 <HAL_GPIO_Init+0x334>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	43db      	mvns	r3, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4013      	ands	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800118a:	4a32      	ldr	r2, [pc, #200]	@ (8001254 <HAL_GPIO_Init+0x334>)
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001190:	4b30      	ldr	r3, [pc, #192]	@ (8001254 <HAL_GPIO_Init+0x334>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	43db      	mvns	r3, r3
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4013      	ands	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d003      	beq.n	80011b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011b4:	4a27      	ldr	r2, [pc, #156]	@ (8001254 <HAL_GPIO_Init+0x334>)
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011ba:	4b26      	ldr	r3, [pc, #152]	@ (8001254 <HAL_GPIO_Init+0x334>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d003      	beq.n	80011de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4313      	orrs	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011de:	4a1d      	ldr	r2, [pc, #116]	@ (8001254 <HAL_GPIO_Init+0x334>)
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <HAL_GPIO_Init+0x334>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001208:	4a12      	ldr	r2, [pc, #72]	@ (8001254 <HAL_GPIO_Init+0x334>)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3301      	adds	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	2b0f      	cmp	r3, #15
 8001218:	f67f ae90 	bls.w	8000f3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	3724      	adds	r7, #36	@ 0x24
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800
 8001230:	40013800 	.word	0x40013800
 8001234:	40020000 	.word	0x40020000
 8001238:	40020400 	.word	0x40020400
 800123c:	40020800 	.word	0x40020800
 8001240:	40020c00 	.word	0x40020c00
 8001244:	40021000 	.word	0x40021000
 8001248:	40021400 	.word	0x40021400
 800124c:	40021800 	.word	0x40021800
 8001250:	40021c00 	.word	0x40021c00
 8001254:	40013c00 	.word	0x40013c00

08001258 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d101      	bne.n	800126a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e267      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d075      	beq.n	8001362 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001276:	4b88      	ldr	r3, [pc, #544]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 030c 	and.w	r3, r3, #12
 800127e:	2b04      	cmp	r3, #4
 8001280:	d00c      	beq.n	800129c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001282:	4b85      	ldr	r3, [pc, #532]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800128a:	2b08      	cmp	r3, #8
 800128c:	d112      	bne.n	80012b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800128e:	4b82      	ldr	r3, [pc, #520]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800129a:	d10b      	bne.n	80012b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129c:	4b7e      	ldr	r3, [pc, #504]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d05b      	beq.n	8001360 <HAL_RCC_OscConfig+0x108>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d157      	bne.n	8001360 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e242      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012bc:	d106      	bne.n	80012cc <HAL_RCC_OscConfig+0x74>
 80012be:	4b76      	ldr	r3, [pc, #472]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a75      	ldr	r2, [pc, #468]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	e01d      	b.n	8001308 <HAL_RCC_OscConfig+0xb0>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012d4:	d10c      	bne.n	80012f0 <HAL_RCC_OscConfig+0x98>
 80012d6:	4b70      	ldr	r3, [pc, #448]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a6f      	ldr	r2, [pc, #444]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a6c      	ldr	r2, [pc, #432]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	e00b      	b.n	8001308 <HAL_RCC_OscConfig+0xb0>
 80012f0:	4b69      	ldr	r3, [pc, #420]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a68      	ldr	r2, [pc, #416]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012fa:	6013      	str	r3, [r2, #0]
 80012fc:	4b66      	ldr	r3, [pc, #408]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a65      	ldr	r2, [pc, #404]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d013      	beq.n	8001338 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fd14 	bl	8000d3c <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001318:	f7ff fd10 	bl	8000d3c <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	@ 0x64
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e207      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132a:	4b5b      	ldr	r3, [pc, #364]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0xc0>
 8001336:	e014      	b.n	8001362 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff fd00 	bl	8000d3c <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001340:	f7ff fcfc 	bl	8000d3c <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b64      	cmp	r3, #100	@ 0x64
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e1f3      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001352:	4b51      	ldr	r3, [pc, #324]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1f0      	bne.n	8001340 <HAL_RCC_OscConfig+0xe8>
 800135e:	e000      	b.n	8001362 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d063      	beq.n	8001436 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136e:	4b4a      	ldr	r3, [pc, #296]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f003 030c 	and.w	r3, r3, #12
 8001376:	2b00      	cmp	r3, #0
 8001378:	d00b      	beq.n	8001392 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800137a:	4b47      	ldr	r3, [pc, #284]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001382:	2b08      	cmp	r3, #8
 8001384:	d11c      	bne.n	80013c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001386:	4b44      	ldr	r3, [pc, #272]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d116      	bne.n	80013c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001392:	4b41      	ldr	r3, [pc, #260]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b00      	cmp	r3, #0
 800139c:	d005      	beq.n	80013aa <HAL_RCC_OscConfig+0x152>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d001      	beq.n	80013aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e1c7      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	4937      	ldr	r1, [pc, #220]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013be:	e03a      	b.n	8001436 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d020      	beq.n	800140a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c8:	4b34      	ldr	r3, [pc, #208]	@ (800149c <HAL_RCC_OscConfig+0x244>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ce:	f7ff fcb5 	bl	8000d3c <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d4:	e008      	b.n	80013e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d6:	f7ff fcb1 	bl	8000d3c <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d901      	bls.n	80013e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e1a8      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d0f0      	beq.n	80013d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f4:	4b28      	ldr	r3, [pc, #160]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	691b      	ldr	r3, [r3, #16]
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	4925      	ldr	r1, [pc, #148]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 8001404:	4313      	orrs	r3, r2
 8001406:	600b      	str	r3, [r1, #0]
 8001408:	e015      	b.n	8001436 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800140a:	4b24      	ldr	r3, [pc, #144]	@ (800149c <HAL_RCC_OscConfig+0x244>)
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001410:	f7ff fc94 	bl	8000d3c <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001418:	f7ff fc90 	bl	8000d3c <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e187      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800142a:	4b1b      	ldr	r3, [pc, #108]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1f0      	bne.n	8001418 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0308 	and.w	r3, r3, #8
 800143e:	2b00      	cmp	r3, #0
 8001440:	d036      	beq.n	80014b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d016      	beq.n	8001478 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800144a:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <HAL_RCC_OscConfig+0x248>)
 800144c:	2201      	movs	r2, #1
 800144e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001450:	f7ff fc74 	bl	8000d3c <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001458:	f7ff fc70 	bl	8000d3c <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e167      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <HAL_RCC_OscConfig+0x240>)
 800146c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f0      	beq.n	8001458 <HAL_RCC_OscConfig+0x200>
 8001476:	e01b      	b.n	80014b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <HAL_RCC_OscConfig+0x248>)
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147e:	f7ff fc5d 	bl	8000d3c <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001484:	e00e      	b.n	80014a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001486:	f7ff fc59 	bl	8000d3c <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d907      	bls.n	80014a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e150      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
 8001498:	40023800 	.word	0x40023800
 800149c:	42470000 	.word	0x42470000
 80014a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a4:	4b88      	ldr	r3, [pc, #544]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1ea      	bne.n	8001486 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 8097 	beq.w	80015ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014be:	2300      	movs	r3, #0
 80014c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014c2:	4b81      	ldr	r3, [pc, #516]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10f      	bne.n	80014ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	4b7d      	ldr	r3, [pc, #500]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d6:	4a7c      	ldr	r2, [pc, #496]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014de:	4b7a      	ldr	r3, [pc, #488]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ea:	2301      	movs	r3, #1
 80014ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ee:	4b77      	ldr	r3, [pc, #476]	@ (80016cc <HAL_RCC_OscConfig+0x474>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d118      	bne.n	800152c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014fa:	4b74      	ldr	r3, [pc, #464]	@ (80016cc <HAL_RCC_OscConfig+0x474>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a73      	ldr	r2, [pc, #460]	@ (80016cc <HAL_RCC_OscConfig+0x474>)
 8001500:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001506:	f7ff fc19 	bl	8000d3c <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150e:	f7ff fc15 	bl	8000d3c <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e10c      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001520:	4b6a      	ldr	r3, [pc, #424]	@ (80016cc <HAL_RCC_OscConfig+0x474>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0f0      	beq.n	800150e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d106      	bne.n	8001542 <HAL_RCC_OscConfig+0x2ea>
 8001534:	4b64      	ldr	r3, [pc, #400]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001538:	4a63      	ldr	r2, [pc, #396]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 800153a:	f043 0301 	orr.w	r3, r3, #1
 800153e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001540:	e01c      	b.n	800157c <HAL_RCC_OscConfig+0x324>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b05      	cmp	r3, #5
 8001548:	d10c      	bne.n	8001564 <HAL_RCC_OscConfig+0x30c>
 800154a:	4b5f      	ldr	r3, [pc, #380]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800154e:	4a5e      	ldr	r2, [pc, #376]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001550:	f043 0304 	orr.w	r3, r3, #4
 8001554:	6713      	str	r3, [r2, #112]	@ 0x70
 8001556:	4b5c      	ldr	r3, [pc, #368]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800155a:	4a5b      	ldr	r2, [pc, #364]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6713      	str	r3, [r2, #112]	@ 0x70
 8001562:	e00b      	b.n	800157c <HAL_RCC_OscConfig+0x324>
 8001564:	4b58      	ldr	r3, [pc, #352]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001568:	4a57      	ldr	r2, [pc, #348]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 800156a:	f023 0301 	bic.w	r3, r3, #1
 800156e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001570:	4b55      	ldr	r3, [pc, #340]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001574:	4a54      	ldr	r2, [pc, #336]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001576:	f023 0304 	bic.w	r3, r3, #4
 800157a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d015      	beq.n	80015b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001584:	f7ff fbda 	bl	8000d3c <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158a:	e00a      	b.n	80015a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800158c:	f7ff fbd6 	bl	8000d3c <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159a:	4293      	cmp	r3, r2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e0cb      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a2:	4b49      	ldr	r3, [pc, #292]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d0ee      	beq.n	800158c <HAL_RCC_OscConfig+0x334>
 80015ae:	e014      	b.n	80015da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b0:	f7ff fbc4 	bl	8000d3c <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b6:	e00a      	b.n	80015ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b8:	f7ff fbc0 	bl	8000d3c <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e0b5      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ce:	4b3e      	ldr	r3, [pc, #248]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1ee      	bne.n	80015b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d105      	bne.n	80015ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015e0:	4b39      	ldr	r3, [pc, #228]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e4:	4a38      	ldr	r2, [pc, #224]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f000 80a1 	beq.w	8001738 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015f6:	4b34      	ldr	r3, [pc, #208]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	2b08      	cmp	r3, #8
 8001600:	d05c      	beq.n	80016bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d141      	bne.n	800168e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160a:	4b31      	ldr	r3, [pc, #196]	@ (80016d0 <HAL_RCC_OscConfig+0x478>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fb94 	bl	8000d3c <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fb90 	bl	8000d3c <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e087      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162a:	4b27      	ldr	r3, [pc, #156]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	69da      	ldr	r2, [r3, #28]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	431a      	orrs	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001644:	019b      	lsls	r3, r3, #6
 8001646:	431a      	orrs	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800164c:	085b      	lsrs	r3, r3, #1
 800164e:	3b01      	subs	r3, #1
 8001650:	041b      	lsls	r3, r3, #16
 8001652:	431a      	orrs	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001658:	061b      	lsls	r3, r3, #24
 800165a:	491b      	ldr	r1, [pc, #108]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <HAL_RCC_OscConfig+0x478>)
 8001662:	2201      	movs	r2, #1
 8001664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001666:	f7ff fb69 	bl	8000d3c <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166e:	f7ff fb65 	bl	8000d3c <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e05c      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001680:	4b11      	ldr	r3, [pc, #68]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0f0      	beq.n	800166e <HAL_RCC_OscConfig+0x416>
 800168c:	e054      	b.n	8001738 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168e:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <HAL_RCC_OscConfig+0x478>)
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fb52 	bl	8000d3c <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800169c:	f7ff fb4e 	bl	8000d3c <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e045      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_RCC_OscConfig+0x470>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f0      	bne.n	800169c <HAL_RCC_OscConfig+0x444>
 80016ba:	e03d      	b.n	8001738 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d107      	bne.n	80016d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e038      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40007000 	.word	0x40007000
 80016d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <HAL_RCC_OscConfig+0x4ec>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	699b      	ldr	r3, [r3, #24]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d028      	beq.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d121      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d11a      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001704:	4013      	ands	r3, r2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800170a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800170c:	4293      	cmp	r3, r2
 800170e:	d111      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171a:	085b      	lsrs	r3, r3, #1
 800171c:	3b01      	subs	r3, #1
 800171e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d107      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800172e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e0cc      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800175c:	4b68      	ldr	r3, [pc, #416]	@ (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d90c      	bls.n	8001784 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176a:	4b65      	ldr	r3, [pc, #404]	@ (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b63      	ldr	r3, [pc, #396]	@ (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d001      	beq.n	8001784 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e0b8      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d020      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	2b00      	cmp	r3, #0
 800179a:	d005      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800179c:	4b59      	ldr	r3, [pc, #356]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	4a58      	ldr	r2, [pc, #352]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0308 	and.w	r3, r3, #8
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d005      	beq.n	80017c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b4:	4b53      	ldr	r3, [pc, #332]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	4a52      	ldr	r2, [pc, #328]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c0:	4b50      	ldr	r3, [pc, #320]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	494d      	ldr	r1, [pc, #308]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d044      	beq.n	8001868 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d107      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e6:	4b47      	ldr	r3, [pc, #284]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d119      	bne.n	8001826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e07f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d003      	beq.n	8001806 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001802:	2b03      	cmp	r3, #3
 8001804:	d107      	bne.n	8001816 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001806:	4b3f      	ldr	r3, [pc, #252]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d109      	bne.n	8001826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e06f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001816:	4b3b      	ldr	r3, [pc, #236]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e067      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001826:	4b37      	ldr	r3, [pc, #220]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f023 0203 	bic.w	r2, r3, #3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	4934      	ldr	r1, [pc, #208]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001834:	4313      	orrs	r3, r2
 8001836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001838:	f7ff fa80 	bl	8000d3c <HAL_GetTick>
 800183c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183e:	e00a      	b.n	8001856 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001840:	f7ff fa7c 	bl	8000d3c <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e04f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001856:	4b2b      	ldr	r3, [pc, #172]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 020c 	and.w	r2, r3, #12
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	429a      	cmp	r2, r3
 8001866:	d1eb      	bne.n	8001840 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001868:	4b25      	ldr	r3, [pc, #148]	@ (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d20c      	bcs.n	8001890 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001876:	4b22      	ldr	r3, [pc, #136]	@ (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800187e:	4b20      	ldr	r3, [pc, #128]	@ (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	429a      	cmp	r2, r3
 800188a:	d001      	beq.n	8001890 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e032      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0304 	and.w	r3, r3, #4
 8001898:	2b00      	cmp	r3, #0
 800189a:	d008      	beq.n	80018ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800189c:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	4916      	ldr	r1, [pc, #88]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	4313      	orrs	r3, r2
 80018ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d009      	beq.n	80018ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ba:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	490e      	ldr	r1, [pc, #56]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018ce:	f000 f821 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 80018d2:	4602      	mov	r2, r0
 80018d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	091b      	lsrs	r3, r3, #4
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	490a      	ldr	r1, [pc, #40]	@ (8001908 <HAL_RCC_ClockConfig+0x1c0>)
 80018e0:	5ccb      	ldrb	r3, [r1, r3]
 80018e2:	fa22 f303 	lsr.w	r3, r2, r3
 80018e6:	4a09      	ldr	r2, [pc, #36]	@ (800190c <HAL_RCC_ClockConfig+0x1c4>)
 80018e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018ea:	4b09      	ldr	r3, [pc, #36]	@ (8001910 <HAL_RCC_ClockConfig+0x1c8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff f9e0 	bl	8000cb4 <HAL_InitTick>

  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023c00 	.word	0x40023c00
 8001904:	40023800 	.word	0x40023800
 8001908:	08003800 	.word	0x08003800
 800190c:	20000000 	.word	0x20000000
 8001910:	20000004 	.word	0x20000004

08001914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001918:	b094      	sub	sp, #80	@ 0x50
 800191a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800191c:	2300      	movs	r3, #0
 800191e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001920:	2300      	movs	r3, #0
 8001922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001924:	2300      	movs	r3, #0
 8001926:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800192c:	4b79      	ldr	r3, [pc, #484]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x200>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f003 030c 	and.w	r3, r3, #12
 8001934:	2b08      	cmp	r3, #8
 8001936:	d00d      	beq.n	8001954 <HAL_RCC_GetSysClockFreq+0x40>
 8001938:	2b08      	cmp	r3, #8
 800193a:	f200 80e1 	bhi.w	8001b00 <HAL_RCC_GetSysClockFreq+0x1ec>
 800193e:	2b00      	cmp	r3, #0
 8001940:	d002      	beq.n	8001948 <HAL_RCC_GetSysClockFreq+0x34>
 8001942:	2b04      	cmp	r3, #4
 8001944:	d003      	beq.n	800194e <HAL_RCC_GetSysClockFreq+0x3a>
 8001946:	e0db      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001948:	4b73      	ldr	r3, [pc, #460]	@ (8001b18 <HAL_RCC_GetSysClockFreq+0x204>)
 800194a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800194c:	e0db      	b.n	8001b06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800194e:	4b73      	ldr	r3, [pc, #460]	@ (8001b1c <HAL_RCC_GetSysClockFreq+0x208>)
 8001950:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001952:	e0d8      	b.n	8001b06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001954:	4b6f      	ldr	r3, [pc, #444]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800195c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800195e:	4b6d      	ldr	r3, [pc, #436]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d063      	beq.n	8001a32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800196a:	4b6a      	ldr	r3, [pc, #424]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x200>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	099b      	lsrs	r3, r3, #6
 8001970:	2200      	movs	r2, #0
 8001972:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001974:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800197c:	633b      	str	r3, [r7, #48]	@ 0x30
 800197e:	2300      	movs	r3, #0
 8001980:	637b      	str	r3, [r7, #52]	@ 0x34
 8001982:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001986:	4622      	mov	r2, r4
 8001988:	462b      	mov	r3, r5
 800198a:	f04f 0000 	mov.w	r0, #0
 800198e:	f04f 0100 	mov.w	r1, #0
 8001992:	0159      	lsls	r1, r3, #5
 8001994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001998:	0150      	lsls	r0, r2, #5
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4621      	mov	r1, r4
 80019a0:	1a51      	subs	r1, r2, r1
 80019a2:	6139      	str	r1, [r7, #16]
 80019a4:	4629      	mov	r1, r5
 80019a6:	eb63 0301 	sbc.w	r3, r3, r1
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019b8:	4659      	mov	r1, fp
 80019ba:	018b      	lsls	r3, r1, #6
 80019bc:	4651      	mov	r1, sl
 80019be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019c2:	4651      	mov	r1, sl
 80019c4:	018a      	lsls	r2, r1, #6
 80019c6:	4651      	mov	r1, sl
 80019c8:	ebb2 0801 	subs.w	r8, r2, r1
 80019cc:	4659      	mov	r1, fp
 80019ce:	eb63 0901 	sbc.w	r9, r3, r1
 80019d2:	f04f 0200 	mov.w	r2, #0
 80019d6:	f04f 0300 	mov.w	r3, #0
 80019da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019e6:	4690      	mov	r8, r2
 80019e8:	4699      	mov	r9, r3
 80019ea:	4623      	mov	r3, r4
 80019ec:	eb18 0303 	adds.w	r3, r8, r3
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	462b      	mov	r3, r5
 80019f4:	eb49 0303 	adc.w	r3, r9, r3
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a06:	4629      	mov	r1, r5
 8001a08:	024b      	lsls	r3, r1, #9
 8001a0a:	4621      	mov	r1, r4
 8001a0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a10:	4621      	mov	r1, r4
 8001a12:	024a      	lsls	r2, r1, #9
 8001a14:	4610      	mov	r0, r2
 8001a16:	4619      	mov	r1, r3
 8001a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a24:	f7fe fc24 	bl	8000270 <__aeabi_uldivmod>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a30:	e058      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a32:	4b38      	ldr	r3, [pc, #224]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	099b      	lsrs	r3, r3, #6
 8001a38:	2200      	movs	r2, #0
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	4611      	mov	r1, r2
 8001a3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a42:	623b      	str	r3, [r7, #32]
 8001a44:	2300      	movs	r3, #0
 8001a46:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a4c:	4642      	mov	r2, r8
 8001a4e:	464b      	mov	r3, r9
 8001a50:	f04f 0000 	mov.w	r0, #0
 8001a54:	f04f 0100 	mov.w	r1, #0
 8001a58:	0159      	lsls	r1, r3, #5
 8001a5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a5e:	0150      	lsls	r0, r2, #5
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4641      	mov	r1, r8
 8001a66:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a6a:	4649      	mov	r1, r9
 8001a6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a84:	ebb2 040a 	subs.w	r4, r2, sl
 8001a88:	eb63 050b 	sbc.w	r5, r3, fp
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	00eb      	lsls	r3, r5, #3
 8001a96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a9a:	00e2      	lsls	r2, r4, #3
 8001a9c:	4614      	mov	r4, r2
 8001a9e:	461d      	mov	r5, r3
 8001aa0:	4643      	mov	r3, r8
 8001aa2:	18e3      	adds	r3, r4, r3
 8001aa4:	603b      	str	r3, [r7, #0]
 8001aa6:	464b      	mov	r3, r9
 8001aa8:	eb45 0303 	adc.w	r3, r5, r3
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001aba:	4629      	mov	r1, r5
 8001abc:	028b      	lsls	r3, r1, #10
 8001abe:	4621      	mov	r1, r4
 8001ac0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	028a      	lsls	r2, r1, #10
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
 8001ad2:	61fa      	str	r2, [r7, #28]
 8001ad4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ad8:	f7fe fbca 	bl	8000270 <__aeabi_uldivmod>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	0c1b      	lsrs	r3, r3, #16
 8001aea:	f003 0303 	and.w	r3, r3, #3
 8001aee:	3301      	adds	r3, #1
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001af4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001afc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001afe:	e002      	b.n	8001b06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b00:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3750      	adds	r7, #80	@ 0x50
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800
 8001b18:	00f42400 	.word	0x00f42400
 8001b1c:	007a1200 	.word	0x007a1200

08001b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b24:	4b03      	ldr	r3, [pc, #12]	@ (8001b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000000 	.word	0x20000000

08001b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b3c:	f7ff fff0 	bl	8001b20 <HAL_RCC_GetHCLKFreq>
 8001b40:	4602      	mov	r2, r0
 8001b42:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	0a9b      	lsrs	r3, r3, #10
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	4903      	ldr	r1, [pc, #12]	@ (8001b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b4e:	5ccb      	ldrb	r3, [r1, r3]
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	08003810 	.word	0x08003810

08001b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b64:	f7ff ffdc 	bl	8001b20 <HAL_RCC_GetHCLKFreq>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	0b5b      	lsrs	r3, r3, #13
 8001b70:	f003 0307 	and.w	r3, r3, #7
 8001b74:	4903      	ldr	r1, [pc, #12]	@ (8001b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b76:	5ccb      	ldrb	r3, [r1, r3]
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40023800 	.word	0x40023800
 8001b84:	08003810 	.word	0x08003810

08001b88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e041      	b.n	8001c1e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d106      	bne.n	8001bb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7fe ff1c 	bl	80009ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3304      	adds	r3, #4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4610      	mov	r0, r2
 8001bc8:	f000 f9b8 	bl	8001f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d109      	bne.n	8001c4c <HAL_TIM_PWM_Start+0x24>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	bf14      	ite	ne
 8001c44:	2301      	movne	r3, #1
 8001c46:	2300      	moveq	r3, #0
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	e022      	b.n	8001c92 <HAL_TIM_PWM_Start+0x6a>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	2b04      	cmp	r3, #4
 8001c50:	d109      	bne.n	8001c66 <HAL_TIM_PWM_Start+0x3e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	bf14      	ite	ne
 8001c5e:	2301      	movne	r3, #1
 8001c60:	2300      	moveq	r3, #0
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	e015      	b.n	8001c92 <HAL_TIM_PWM_Start+0x6a>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	2b08      	cmp	r3, #8
 8001c6a:	d109      	bne.n	8001c80 <HAL_TIM_PWM_Start+0x58>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	bf14      	ite	ne
 8001c78:	2301      	movne	r3, #1
 8001c7a:	2300      	moveq	r3, #0
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	e008      	b.n	8001c92 <HAL_TIM_PWM_Start+0x6a>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	bf14      	ite	ne
 8001c8c:	2301      	movne	r3, #1
 8001c8e:	2300      	moveq	r3, #0
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e07c      	b.n	8001d94 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d104      	bne.n	8001caa <HAL_TIM_PWM_Start+0x82>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ca8:	e013      	b.n	8001cd2 <HAL_TIM_PWM_Start+0xaa>
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	2b04      	cmp	r3, #4
 8001cae:	d104      	bne.n	8001cba <HAL_TIM_PWM_Start+0x92>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cb8:	e00b      	b.n	8001cd2 <HAL_TIM_PWM_Start+0xaa>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d104      	bne.n	8001cca <HAL_TIM_PWM_Start+0xa2>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc8:	e003      	b.n	8001cd2 <HAL_TIM_PWM_Start+0xaa>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2202      	movs	r2, #2
 8001cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	6839      	ldr	r1, [r7, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 fb8a 	bl	80023f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a2d      	ldr	r2, [pc, #180]	@ (8001d9c <HAL_TIM_PWM_Start+0x174>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d004      	beq.n	8001cf4 <HAL_TIM_PWM_Start+0xcc>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a2c      	ldr	r2, [pc, #176]	@ (8001da0 <HAL_TIM_PWM_Start+0x178>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d101      	bne.n	8001cf8 <HAL_TIM_PWM_Start+0xd0>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_TIM_PWM_Start+0xd2>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d007      	beq.n	8001d0e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a22      	ldr	r2, [pc, #136]	@ (8001d9c <HAL_TIM_PWM_Start+0x174>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d022      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d20:	d01d      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a1f      	ldr	r2, [pc, #124]	@ (8001da4 <HAL_TIM_PWM_Start+0x17c>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d018      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a1d      	ldr	r2, [pc, #116]	@ (8001da8 <HAL_TIM_PWM_Start+0x180>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d013      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dac <HAL_TIM_PWM_Start+0x184>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d00e      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a16      	ldr	r2, [pc, #88]	@ (8001da0 <HAL_TIM_PWM_Start+0x178>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d009      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a18      	ldr	r2, [pc, #96]	@ (8001db0 <HAL_TIM_PWM_Start+0x188>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d004      	beq.n	8001d5e <HAL_TIM_PWM_Start+0x136>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a16      	ldr	r2, [pc, #88]	@ (8001db4 <HAL_TIM_PWM_Start+0x18c>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d111      	bne.n	8001d82 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2b06      	cmp	r3, #6
 8001d6e:	d010      	beq.n	8001d92 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f042 0201 	orr.w	r2, r2, #1
 8001d7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d80:	e007      	b.n	8001d92 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f042 0201 	orr.w	r2, r2, #1
 8001d90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d92:	2300      	movs	r3, #0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3710      	adds	r7, #16
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	40010000 	.word	0x40010000
 8001da0:	40010400 	.word	0x40010400
 8001da4:	40000400 	.word	0x40000400
 8001da8:	40000800 	.word	0x40000800
 8001dac:	40000c00 	.word	0x40000c00
 8001db0:	40014000 	.word	0x40014000
 8001db4:	40001800 	.word	0x40001800

08001db8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d101      	bne.n	8001dd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	e0ae      	b.n	8001f34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b0c      	cmp	r3, #12
 8001de2:	f200 809f 	bhi.w	8001f24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001de6:	a201      	add	r2, pc, #4	@ (adr r2, 8001dec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dec:	08001e21 	.word	0x08001e21
 8001df0:	08001f25 	.word	0x08001f25
 8001df4:	08001f25 	.word	0x08001f25
 8001df8:	08001f25 	.word	0x08001f25
 8001dfc:	08001e61 	.word	0x08001e61
 8001e00:	08001f25 	.word	0x08001f25
 8001e04:	08001f25 	.word	0x08001f25
 8001e08:	08001f25 	.word	0x08001f25
 8001e0c:	08001ea3 	.word	0x08001ea3
 8001e10:	08001f25 	.word	0x08001f25
 8001e14:	08001f25 	.word	0x08001f25
 8001e18:	08001f25 	.word	0x08001f25
 8001e1c:	08001ee3 	.word	0x08001ee3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f000 f934 	bl	8002094 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699a      	ldr	r2, [r3, #24]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f042 0208 	orr.w	r2, r2, #8
 8001e3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699a      	ldr	r2, [r3, #24]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0204 	bic.w	r2, r2, #4
 8001e4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6999      	ldr	r1, [r3, #24]
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	691a      	ldr	r2, [r3, #16]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	619a      	str	r2, [r3, #24]
      break;
 8001e5e:	e064      	b.n	8001f2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68b9      	ldr	r1, [r7, #8]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f984 	bl	8002174 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	699a      	ldr	r2, [r3, #24]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699a      	ldr	r2, [r3, #24]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6999      	ldr	r1, [r3, #24]
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	021a      	lsls	r2, r3, #8
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	619a      	str	r2, [r3, #24]
      break;
 8001ea0:	e043      	b.n	8001f2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68b9      	ldr	r1, [r7, #8]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 f9d9 	bl	8002260 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	69da      	ldr	r2, [r3, #28]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f042 0208 	orr.w	r2, r2, #8
 8001ebc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	69da      	ldr	r2, [r3, #28]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0204 	bic.w	r2, r2, #4
 8001ecc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	69d9      	ldr	r1, [r3, #28]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	691a      	ldr	r2, [r3, #16]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	61da      	str	r2, [r3, #28]
      break;
 8001ee0:	e023      	b.n	8001f2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68b9      	ldr	r1, [r7, #8]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f000 fa2d 	bl	8002348 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	69da      	ldr	r2, [r3, #28]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001efc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	69da      	ldr	r2, [r3, #28]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	69d9      	ldr	r1, [r3, #28]
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	021a      	lsls	r2, r3, #8
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	61da      	str	r2, [r3, #28]
      break;
 8001f22:	e002      	b.n	8001f2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	75fb      	strb	r3, [r7, #23]
      break;
 8001f28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a46      	ldr	r2, [pc, #280]	@ (8002068 <TIM_Base_SetConfig+0x12c>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d013      	beq.n	8001f7c <TIM_Base_SetConfig+0x40>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f5a:	d00f      	beq.n	8001f7c <TIM_Base_SetConfig+0x40>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a43      	ldr	r2, [pc, #268]	@ (800206c <TIM_Base_SetConfig+0x130>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d00b      	beq.n	8001f7c <TIM_Base_SetConfig+0x40>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a42      	ldr	r2, [pc, #264]	@ (8002070 <TIM_Base_SetConfig+0x134>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d007      	beq.n	8001f7c <TIM_Base_SetConfig+0x40>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4a41      	ldr	r2, [pc, #260]	@ (8002074 <TIM_Base_SetConfig+0x138>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d003      	beq.n	8001f7c <TIM_Base_SetConfig+0x40>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a40      	ldr	r2, [pc, #256]	@ (8002078 <TIM_Base_SetConfig+0x13c>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d108      	bne.n	8001f8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a35      	ldr	r2, [pc, #212]	@ (8002068 <TIM_Base_SetConfig+0x12c>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d02b      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f9c:	d027      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a32      	ldr	r2, [pc, #200]	@ (800206c <TIM_Base_SetConfig+0x130>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d023      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a31      	ldr	r2, [pc, #196]	@ (8002070 <TIM_Base_SetConfig+0x134>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d01f      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a30      	ldr	r2, [pc, #192]	@ (8002074 <TIM_Base_SetConfig+0x138>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d01b      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a2f      	ldr	r2, [pc, #188]	@ (8002078 <TIM_Base_SetConfig+0x13c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d017      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800207c <TIM_Base_SetConfig+0x140>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d013      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8002080 <TIM_Base_SetConfig+0x144>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00f      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a2c      	ldr	r2, [pc, #176]	@ (8002084 <TIM_Base_SetConfig+0x148>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d00b      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8002088 <TIM_Base_SetConfig+0x14c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d007      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800208c <TIM_Base_SetConfig+0x150>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d003      	beq.n	8001fee <TIM_Base_SetConfig+0xb2>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a29      	ldr	r2, [pc, #164]	@ (8002090 <TIM_Base_SetConfig+0x154>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d108      	bne.n	8002000 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a10      	ldr	r2, [pc, #64]	@ (8002068 <TIM_Base_SetConfig+0x12c>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d003      	beq.n	8002034 <TIM_Base_SetConfig+0xf8>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a12      	ldr	r2, [pc, #72]	@ (8002078 <TIM_Base_SetConfig+0x13c>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d103      	bne.n	800203c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	691a      	ldr	r2, [r3, #16]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b01      	cmp	r3, #1
 800204c:	d105      	bne.n	800205a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	f023 0201 	bic.w	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	611a      	str	r2, [r3, #16]
  }
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40010000 	.word	0x40010000
 800206c:	40000400 	.word	0x40000400
 8002070:	40000800 	.word	0x40000800
 8002074:	40000c00 	.word	0x40000c00
 8002078:	40010400 	.word	0x40010400
 800207c:	40014000 	.word	0x40014000
 8002080:	40014400 	.word	0x40014400
 8002084:	40014800 	.word	0x40014800
 8002088:	40001800 	.word	0x40001800
 800208c:	40001c00 	.word	0x40001c00
 8002090:	40002000 	.word	0x40002000

08002094 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	f023 0201 	bic.w	r2, r3, #1
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f023 0303 	bic.w	r3, r3, #3
 80020ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f023 0302 	bic.w	r3, r3, #2
 80020dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a20      	ldr	r2, [pc, #128]	@ (800216c <TIM_OC1_SetConfig+0xd8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d003      	beq.n	80020f8 <TIM_OC1_SetConfig+0x64>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002170 <TIM_OC1_SetConfig+0xdc>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d10c      	bne.n	8002112 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	f023 0308 	bic.w	r3, r3, #8
 80020fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	4313      	orrs	r3, r2
 8002108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	f023 0304 	bic.w	r3, r3, #4
 8002110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a15      	ldr	r2, [pc, #84]	@ (800216c <TIM_OC1_SetConfig+0xd8>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d003      	beq.n	8002122 <TIM_OC1_SetConfig+0x8e>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a14      	ldr	r2, [pc, #80]	@ (8002170 <TIM_OC1_SetConfig+0xdc>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d111      	bne.n	8002146 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	621a      	str	r2, [r3, #32]
}
 8002160:	bf00      	nop
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	40010000 	.word	0x40010000
 8002170:	40010400 	.word	0x40010400

08002174 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	f023 0210 	bic.w	r2, r3, #16
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80021a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f023 0320 	bic.w	r3, r3, #32
 80021be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	011b      	lsls	r3, r3, #4
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a22      	ldr	r2, [pc, #136]	@ (8002258 <TIM_OC2_SetConfig+0xe4>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <TIM_OC2_SetConfig+0x68>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a21      	ldr	r2, [pc, #132]	@ (800225c <TIM_OC2_SetConfig+0xe8>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d10d      	bne.n	80021f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a17      	ldr	r2, [pc, #92]	@ (8002258 <TIM_OC2_SetConfig+0xe4>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d003      	beq.n	8002208 <TIM_OC2_SetConfig+0x94>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a16      	ldr	r2, [pc, #88]	@ (800225c <TIM_OC2_SetConfig+0xe8>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d113      	bne.n	8002230 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800220e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002216:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	4313      	orrs	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	621a      	str	r2, [r3, #32]
}
 800224a:	bf00      	nop
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40010000 	.word	0x40010000
 800225c:	40010400 	.word	0x40010400

08002260 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002260:	b480      	push	{r7}
 8002262:	b087      	sub	sp, #28
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800228e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f023 0303 	bic.w	r3, r3, #3
 8002296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80022a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	021b      	lsls	r3, r3, #8
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a21      	ldr	r2, [pc, #132]	@ (8002340 <TIM_OC3_SetConfig+0xe0>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d003      	beq.n	80022c6 <TIM_OC3_SetConfig+0x66>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a20      	ldr	r2, [pc, #128]	@ (8002344 <TIM_OC3_SetConfig+0xe4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d10d      	bne.n	80022e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	021b      	lsls	r3, r3, #8
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80022e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a16      	ldr	r2, [pc, #88]	@ (8002340 <TIM_OC3_SetConfig+0xe0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d003      	beq.n	80022f2 <TIM_OC3_SetConfig+0x92>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a15      	ldr	r2, [pc, #84]	@ (8002344 <TIM_OC3_SetConfig+0xe4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d113      	bne.n	800231a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	011b      	lsls	r3, r3, #4
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	4313      	orrs	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	4313      	orrs	r3, r2
 8002318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	621a      	str	r2, [r3, #32]
}
 8002334:	bf00      	nop
 8002336:	371c      	adds	r7, #28
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40010000 	.word	0x40010000
 8002344:	40010400 	.word	0x40010400

08002348 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800237e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	4313      	orrs	r3, r2
 800238a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002392:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	031b      	lsls	r3, r3, #12
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a12      	ldr	r2, [pc, #72]	@ (80023ec <TIM_OC4_SetConfig+0xa4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d003      	beq.n	80023b0 <TIM_OC4_SetConfig+0x68>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a11      	ldr	r2, [pc, #68]	@ (80023f0 <TIM_OC4_SetConfig+0xa8>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d109      	bne.n	80023c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	019b      	lsls	r3, r3, #6
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	621a      	str	r2, [r3, #32]
}
 80023de:	bf00      	nop
 80023e0:	371c      	adds	r7, #28
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40010000 	.word	0x40010000
 80023f0:	40010400 	.word	0x40010400

080023f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b087      	sub	sp, #28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	f003 031f 	and.w	r3, r3, #31
 8002406:	2201      	movs	r2, #1
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6a1a      	ldr	r2, [r3, #32]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	43db      	mvns	r3, r3
 8002416:	401a      	ands	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a1a      	ldr	r2, [r3, #32]
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	fa01 f303 	lsl.w	r3, r1, r3
 800242c:	431a      	orrs	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	621a      	str	r2, [r3, #32]
}
 8002432:	bf00      	nop
 8002434:	371c      	adds	r7, #28
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
	...

08002440 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002454:	2302      	movs	r3, #2
 8002456:	e05a      	b.n	800250e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2202      	movs	r2, #2
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800247e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	4313      	orrs	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a21      	ldr	r2, [pc, #132]	@ (800251c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d022      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a4:	d01d      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002520 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d018      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002524 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d013      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a1a      	ldr	r2, [pc, #104]	@ (8002528 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d00e      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a18      	ldr	r2, [pc, #96]	@ (800252c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d009      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a17      	ldr	r2, [pc, #92]	@ (8002530 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d004      	beq.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a15      	ldr	r2, [pc, #84]	@ (8002534 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d10c      	bne.n	80024fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68ba      	ldr	r2, [r7, #8]
 80024fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3714      	adds	r7, #20
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40010000 	.word	0x40010000
 8002520:	40000400 	.word	0x40000400
 8002524:	40000800 	.word	0x40000800
 8002528:	40000c00 	.word	0x40000c00
 800252c:	40010400 	.word	0x40010400
 8002530:	40014000 	.word	0x40014000
 8002534:	40001800 	.word	0x40001800

08002538 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e042      	b.n	80025d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d106      	bne.n	8002564 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7fe fa9c 	bl	8000a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2224      	movs	r2, #36	@ 0x24
 8002568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800257a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 fa09 	bl	8002994 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	691a      	ldr	r2, [r3, #16]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002590:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	695a      	ldr	r2, [r3, #20]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2220      	movs	r2, #32
 80025c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	@ 0x28
 80025dc:	af02      	add	r7, sp, #8
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	603b      	str	r3, [r7, #0]
 80025e4:	4613      	mov	r3, r2
 80025e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b20      	cmp	r3, #32
 80025f6:	d175      	bne.n	80026e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d002      	beq.n	8002604 <HAL_UART_Transmit+0x2c>
 80025fe:	88fb      	ldrh	r3, [r7, #6]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e06e      	b.n	80026e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2221      	movs	r2, #33	@ 0x21
 8002612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002616:	f7fe fb91 	bl	8000d3c <HAL_GetTick>
 800261a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	88fa      	ldrh	r2, [r7, #6]
 8002620:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	88fa      	ldrh	r2, [r7, #6]
 8002626:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002630:	d108      	bne.n	8002644 <HAL_UART_Transmit+0x6c>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d104      	bne.n	8002644 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800263a:	2300      	movs	r3, #0
 800263c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	e003      	b.n	800264c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002648:	2300      	movs	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800264c:	e02e      	b.n	80026ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2200      	movs	r2, #0
 8002656:	2180      	movs	r1, #128	@ 0x80
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 f8df 	bl	800281c <UART_WaitOnFlagUntilTimeout>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d005      	beq.n	8002670 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2220      	movs	r2, #32
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e03a      	b.n	80026e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10b      	bne.n	800268e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002684:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	3302      	adds	r3, #2
 800268a:	61bb      	str	r3, [r7, #24]
 800268c:	e007      	b.n	800269e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	781a      	ldrb	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	3301      	adds	r3, #1
 800269c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	3b01      	subs	r3, #1
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1cb      	bne.n	800264e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	2200      	movs	r2, #0
 80026be:	2140      	movs	r1, #64	@ 0x40
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f000 f8ab 	bl	800281c <UART_WaitOnFlagUntilTimeout>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e006      	b.n	80026e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2220      	movs	r2, #32
 80026dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	e000      	b.n	80026e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026e4:	2302      	movs	r3, #2
  }
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3720      	adds	r7, #32
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b08a      	sub	sp, #40	@ 0x28
 80026f2:	af02      	add	r7, sp, #8
 80026f4:	60f8      	str	r0, [r7, #12]
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	603b      	str	r3, [r7, #0]
 80026fa:	4613      	mov	r3, r2
 80026fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b20      	cmp	r3, #32
 800270c:	f040 8081 	bne.w	8002812 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <HAL_UART_Receive+0x2e>
 8002716:	88fb      	ldrh	r3, [r7, #6]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e079      	b.n	8002814 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2222      	movs	r2, #34	@ 0x22
 800272a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002734:	f7fe fb02 	bl	8000d3c <HAL_GetTick>
 8002738:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	88fa      	ldrh	r2, [r7, #6]
 800273e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	88fa      	ldrh	r2, [r7, #6]
 8002744:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800274e:	d108      	bne.n	8002762 <HAL_UART_Receive+0x74>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d104      	bne.n	8002762 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002758:	2300      	movs	r3, #0
 800275a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	61bb      	str	r3, [r7, #24]
 8002760:	e003      	b.n	800276a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002766:	2300      	movs	r3, #0
 8002768:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800276a:	e047      	b.n	80027fc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	2200      	movs	r2, #0
 8002774:	2120      	movs	r1, #32
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f850 	bl	800281c <UART_WaitOnFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d005      	beq.n	800278e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e042      	b.n	8002814 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10c      	bne.n	80027ae <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	b29b      	uxth	r3, r3
 800279c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	3302      	adds	r3, #2
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	e01f      	b.n	80027ee <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027b6:	d007      	beq.n	80027c8 <HAL_UART_Receive+0xda>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10a      	bne.n	80027d6 <HAL_UART_Receive+0xe8>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d106      	bne.n	80027d6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	701a      	strb	r2, [r3, #0]
 80027d4:	e008      	b.n	80027e8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	3301      	adds	r3, #1
 80027ec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	3b01      	subs	r3, #1
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002800:	b29b      	uxth	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1b2      	bne.n	800276c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2220      	movs	r2, #32
 800280a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	e000      	b.n	8002814 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002812:	2302      	movs	r3, #2
  }
}
 8002814:	4618      	mov	r0, r3
 8002816:	3720      	adds	r7, #32
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	4613      	mov	r3, r2
 800282a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800282c:	e03b      	b.n	80028a6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800282e:	6a3b      	ldr	r3, [r7, #32]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002834:	d037      	beq.n	80028a6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002836:	f7fe fa81 	bl	8000d3c <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	6a3a      	ldr	r2, [r7, #32]
 8002842:	429a      	cmp	r2, r3
 8002844:	d302      	bcc.n	800284c <UART_WaitOnFlagUntilTimeout+0x30>
 8002846:	6a3b      	ldr	r3, [r7, #32]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e03a      	b.n	80028c6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b00      	cmp	r3, #0
 800285c:	d023      	beq.n	80028a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2b80      	cmp	r3, #128	@ 0x80
 8002862:	d020      	beq.n	80028a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2b40      	cmp	r3, #64	@ 0x40
 8002868:	d01d      	beq.n	80028a6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b08      	cmp	r3, #8
 8002876:	d116      	bne.n	80028a6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	617b      	str	r3, [r7, #20]
 800288c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 f81d 	bl	80028ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2208      	movs	r2, #8
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e00f      	b.n	80028c6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	4013      	ands	r3, r2
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	bf0c      	ite	eq
 80028b6:	2301      	moveq	r3, #1
 80028b8:	2300      	movne	r3, #0
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	461a      	mov	r2, r3
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d0b4      	beq.n	800282e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3718      	adds	r7, #24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b095      	sub	sp, #84	@ 0x54
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	330c      	adds	r3, #12
 80028dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e0:	e853 3f00 	ldrex	r3, [r3]
 80028e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80028e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80028ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	330c      	adds	r3, #12
 80028f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80028f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80028fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028fe:	e841 2300 	strex	r3, r2, [r1]
 8002902:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1e5      	bne.n	80028d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	3314      	adds	r3, #20
 8002910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002912:	6a3b      	ldr	r3, [r7, #32]
 8002914:	e853 3f00 	ldrex	r3, [r3]
 8002918:	61fb      	str	r3, [r7, #28]
   return(result);
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	3314      	adds	r3, #20
 8002928:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800292a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800292c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002932:	e841 2300 	strex	r3, r2, [r1]
 8002936:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1e5      	bne.n	800290a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	2b01      	cmp	r3, #1
 8002944:	d119      	bne.n	800297a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	330c      	adds	r3, #12
 800294c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	e853 3f00 	ldrex	r3, [r3]
 8002954:	60bb      	str	r3, [r7, #8]
   return(result);
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	f023 0310 	bic.w	r3, r3, #16
 800295c:	647b      	str	r3, [r7, #68]	@ 0x44
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	330c      	adds	r3, #12
 8002964:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002966:	61ba      	str	r2, [r7, #24]
 8002968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800296a:	6979      	ldr	r1, [r7, #20]
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	e841 2300 	strex	r3, r2, [r1]
 8002972:	613b      	str	r3, [r7, #16]
   return(result);
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1e5      	bne.n	8002946 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2220      	movs	r2, #32
 800297e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002988:	bf00      	nop
 800298a:	3754      	adds	r7, #84	@ 0x54
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002998:	b0c0      	sub	sp, #256	@ 0x100
 800299a:	af00      	add	r7, sp, #0
 800299c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b0:	68d9      	ldr	r1, [r3, #12]
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	ea40 0301 	orr.w	r3, r0, r1
 80029bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	431a      	orrs	r2, r3
 80029cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	431a      	orrs	r2, r3
 80029d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	4313      	orrs	r3, r2
 80029dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80029e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80029ec:	f021 010c 	bic.w	r1, r1, #12
 80029f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80029fa:	430b      	orrs	r3, r1
 80029fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a0e:	6999      	ldr	r1, [r3, #24]
 8002a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	ea40 0301 	orr.w	r3, r0, r1
 8002a1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	4b8f      	ldr	r3, [pc, #572]	@ (8002c60 <UART_SetConfig+0x2cc>)
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d005      	beq.n	8002a34 <UART_SetConfig+0xa0>
 8002a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	4b8d      	ldr	r3, [pc, #564]	@ (8002c64 <UART_SetConfig+0x2d0>)
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d104      	bne.n	8002a3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a34:	f7ff f894 	bl	8001b60 <HAL_RCC_GetPCLK2Freq>
 8002a38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002a3c:	e003      	b.n	8002a46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a3e:	f7ff f87b 	bl	8001b38 <HAL_RCC_GetPCLK1Freq>
 8002a42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a50:	f040 810c 	bne.w	8002c6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002a5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002a62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002a66:	4622      	mov	r2, r4
 8002a68:	462b      	mov	r3, r5
 8002a6a:	1891      	adds	r1, r2, r2
 8002a6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002a6e:	415b      	adcs	r3, r3
 8002a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002a76:	4621      	mov	r1, r4
 8002a78:	eb12 0801 	adds.w	r8, r2, r1
 8002a7c:	4629      	mov	r1, r5
 8002a7e:	eb43 0901 	adc.w	r9, r3, r1
 8002a82:	f04f 0200 	mov.w	r2, #0
 8002a86:	f04f 0300 	mov.w	r3, #0
 8002a8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a96:	4690      	mov	r8, r2
 8002a98:	4699      	mov	r9, r3
 8002a9a:	4623      	mov	r3, r4
 8002a9c:	eb18 0303 	adds.w	r3, r8, r3
 8002aa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002aa4:	462b      	mov	r3, r5
 8002aa6:	eb49 0303 	adc.w	r3, r9, r3
 8002aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002aba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002abe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	18db      	adds	r3, r3, r3
 8002ac6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ac8:	4613      	mov	r3, r2
 8002aca:	eb42 0303 	adc.w	r3, r2, r3
 8002ace:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ad0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002ad4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002ad8:	f7fd fbca 	bl	8000270 <__aeabi_uldivmod>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	4b61      	ldr	r3, [pc, #388]	@ (8002c68 <UART_SetConfig+0x2d4>)
 8002ae2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ae6:	095b      	lsrs	r3, r3, #5
 8002ae8:	011c      	lsls	r4, r3, #4
 8002aea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aee:	2200      	movs	r2, #0
 8002af0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002af4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002af8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002afc:	4642      	mov	r2, r8
 8002afe:	464b      	mov	r3, r9
 8002b00:	1891      	adds	r1, r2, r2
 8002b02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002b04:	415b      	adcs	r3, r3
 8002b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002b0c:	4641      	mov	r1, r8
 8002b0e:	eb12 0a01 	adds.w	sl, r2, r1
 8002b12:	4649      	mov	r1, r9
 8002b14:	eb43 0b01 	adc.w	fp, r3, r1
 8002b18:	f04f 0200 	mov.w	r2, #0
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b2c:	4692      	mov	sl, r2
 8002b2e:	469b      	mov	fp, r3
 8002b30:	4643      	mov	r3, r8
 8002b32:	eb1a 0303 	adds.w	r3, sl, r3
 8002b36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b3a:	464b      	mov	r3, r9
 8002b3c:	eb4b 0303 	adc.w	r3, fp, r3
 8002b40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002b54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	18db      	adds	r3, r3, r3
 8002b5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b5e:	4613      	mov	r3, r2
 8002b60:	eb42 0303 	adc.w	r3, r2, r3
 8002b64:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002b6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002b6e:	f7fd fb7f 	bl	8000270 <__aeabi_uldivmod>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	4611      	mov	r1, r2
 8002b78:	4b3b      	ldr	r3, [pc, #236]	@ (8002c68 <UART_SetConfig+0x2d4>)
 8002b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8002b7e:	095b      	lsrs	r3, r3, #5
 8002b80:	2264      	movs	r2, #100	@ 0x64
 8002b82:	fb02 f303 	mul.w	r3, r2, r3
 8002b86:	1acb      	subs	r3, r1, r3
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002b8e:	4b36      	ldr	r3, [pc, #216]	@ (8002c68 <UART_SetConfig+0x2d4>)
 8002b90:	fba3 2302 	umull	r2, r3, r3, r2
 8002b94:	095b      	lsrs	r3, r3, #5
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002b9c:	441c      	add	r4, r3
 8002b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ba8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002bac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002bb0:	4642      	mov	r2, r8
 8002bb2:	464b      	mov	r3, r9
 8002bb4:	1891      	adds	r1, r2, r2
 8002bb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002bb8:	415b      	adcs	r3, r3
 8002bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002bc0:	4641      	mov	r1, r8
 8002bc2:	1851      	adds	r1, r2, r1
 8002bc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8002bc6:	4649      	mov	r1, r9
 8002bc8:	414b      	adcs	r3, r1
 8002bca:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	f04f 0300 	mov.w	r3, #0
 8002bd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002bd8:	4659      	mov	r1, fp
 8002bda:	00cb      	lsls	r3, r1, #3
 8002bdc:	4651      	mov	r1, sl
 8002bde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002be2:	4651      	mov	r1, sl
 8002be4:	00ca      	lsls	r2, r1, #3
 8002be6:	4610      	mov	r0, r2
 8002be8:	4619      	mov	r1, r3
 8002bea:	4603      	mov	r3, r0
 8002bec:	4642      	mov	r2, r8
 8002bee:	189b      	adds	r3, r3, r2
 8002bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002bf4:	464b      	mov	r3, r9
 8002bf6:	460a      	mov	r2, r1
 8002bf8:	eb42 0303 	adc.w	r3, r2, r3
 8002bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002c0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002c10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002c14:	460b      	mov	r3, r1
 8002c16:	18db      	adds	r3, r3, r3
 8002c18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	eb42 0303 	adc.w	r3, r2, r3
 8002c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002c2a:	f7fd fb21 	bl	8000270 <__aeabi_uldivmod>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	4b0d      	ldr	r3, [pc, #52]	@ (8002c68 <UART_SetConfig+0x2d4>)
 8002c34:	fba3 1302 	umull	r1, r3, r3, r2
 8002c38:	095b      	lsrs	r3, r3, #5
 8002c3a:	2164      	movs	r1, #100	@ 0x64
 8002c3c:	fb01 f303 	mul.w	r3, r1, r3
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	3332      	adds	r3, #50	@ 0x32
 8002c46:	4a08      	ldr	r2, [pc, #32]	@ (8002c68 <UART_SetConfig+0x2d4>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	095b      	lsrs	r3, r3, #5
 8002c4e:	f003 0207 	and.w	r2, r3, #7
 8002c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4422      	add	r2, r4
 8002c5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c5c:	e106      	b.n	8002e6c <UART_SetConfig+0x4d8>
 8002c5e:	bf00      	nop
 8002c60:	40011000 	.word	0x40011000
 8002c64:	40011400 	.word	0x40011400
 8002c68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c70:	2200      	movs	r2, #0
 8002c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002c76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002c7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002c7e:	4642      	mov	r2, r8
 8002c80:	464b      	mov	r3, r9
 8002c82:	1891      	adds	r1, r2, r2
 8002c84:	6239      	str	r1, [r7, #32]
 8002c86:	415b      	adcs	r3, r3
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c8e:	4641      	mov	r1, r8
 8002c90:	1854      	adds	r4, r2, r1
 8002c92:	4649      	mov	r1, r9
 8002c94:	eb43 0501 	adc.w	r5, r3, r1
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	f04f 0300 	mov.w	r3, #0
 8002ca0:	00eb      	lsls	r3, r5, #3
 8002ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ca6:	00e2      	lsls	r2, r4, #3
 8002ca8:	4614      	mov	r4, r2
 8002caa:	461d      	mov	r5, r3
 8002cac:	4643      	mov	r3, r8
 8002cae:	18e3      	adds	r3, r4, r3
 8002cb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002cb4:	464b      	mov	r3, r9
 8002cb6:	eb45 0303 	adc.w	r3, r5, r3
 8002cba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002cca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	f04f 0300 	mov.w	r3, #0
 8002cd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002cda:	4629      	mov	r1, r5
 8002cdc:	008b      	lsls	r3, r1, #2
 8002cde:	4621      	mov	r1, r4
 8002ce0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	008a      	lsls	r2, r1, #2
 8002ce8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002cec:	f7fd fac0 	bl	8000270 <__aeabi_uldivmod>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4b60      	ldr	r3, [pc, #384]	@ (8002e78 <UART_SetConfig+0x4e4>)
 8002cf6:	fba3 2302 	umull	r2, r3, r3, r2
 8002cfa:	095b      	lsrs	r3, r3, #5
 8002cfc:	011c      	lsls	r4, r3, #4
 8002cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d02:	2200      	movs	r2, #0
 8002d04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002d0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002d10:	4642      	mov	r2, r8
 8002d12:	464b      	mov	r3, r9
 8002d14:	1891      	adds	r1, r2, r2
 8002d16:	61b9      	str	r1, [r7, #24]
 8002d18:	415b      	adcs	r3, r3
 8002d1a:	61fb      	str	r3, [r7, #28]
 8002d1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d20:	4641      	mov	r1, r8
 8002d22:	1851      	adds	r1, r2, r1
 8002d24:	6139      	str	r1, [r7, #16]
 8002d26:	4649      	mov	r1, r9
 8002d28:	414b      	adcs	r3, r1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	f04f 0200 	mov.w	r2, #0
 8002d30:	f04f 0300 	mov.w	r3, #0
 8002d34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d38:	4659      	mov	r1, fp
 8002d3a:	00cb      	lsls	r3, r1, #3
 8002d3c:	4651      	mov	r1, sl
 8002d3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d42:	4651      	mov	r1, sl
 8002d44:	00ca      	lsls	r2, r1, #3
 8002d46:	4610      	mov	r0, r2
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	4642      	mov	r2, r8
 8002d4e:	189b      	adds	r3, r3, r2
 8002d50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d54:	464b      	mov	r3, r9
 8002d56:	460a      	mov	r2, r1
 8002d58:	eb42 0303 	adc.w	r3, r2, r3
 8002d5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	f04f 0300 	mov.w	r3, #0
 8002d74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002d78:	4649      	mov	r1, r9
 8002d7a:	008b      	lsls	r3, r1, #2
 8002d7c:	4641      	mov	r1, r8
 8002d7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d82:	4641      	mov	r1, r8
 8002d84:	008a      	lsls	r2, r1, #2
 8002d86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002d8a:	f7fd fa71 	bl	8000270 <__aeabi_uldivmod>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4611      	mov	r1, r2
 8002d94:	4b38      	ldr	r3, [pc, #224]	@ (8002e78 <UART_SetConfig+0x4e4>)
 8002d96:	fba3 2301 	umull	r2, r3, r3, r1
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	2264      	movs	r2, #100	@ 0x64
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	1acb      	subs	r3, r1, r3
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	3332      	adds	r3, #50	@ 0x32
 8002da8:	4a33      	ldr	r2, [pc, #204]	@ (8002e78 <UART_SetConfig+0x4e4>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002db4:	441c      	add	r4, r3
 8002db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dba:	2200      	movs	r2, #0
 8002dbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002dbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8002dc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002dc4:	4642      	mov	r2, r8
 8002dc6:	464b      	mov	r3, r9
 8002dc8:	1891      	adds	r1, r2, r2
 8002dca:	60b9      	str	r1, [r7, #8]
 8002dcc:	415b      	adcs	r3, r3
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dd4:	4641      	mov	r1, r8
 8002dd6:	1851      	adds	r1, r2, r1
 8002dd8:	6039      	str	r1, [r7, #0]
 8002dda:	4649      	mov	r1, r9
 8002ddc:	414b      	adcs	r3, r1
 8002dde:	607b      	str	r3, [r7, #4]
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002dec:	4659      	mov	r1, fp
 8002dee:	00cb      	lsls	r3, r1, #3
 8002df0:	4651      	mov	r1, sl
 8002df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002df6:	4651      	mov	r1, sl
 8002df8:	00ca      	lsls	r2, r1, #3
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	4642      	mov	r2, r8
 8002e02:	189b      	adds	r3, r3, r2
 8002e04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e06:	464b      	mov	r3, r9
 8002e08:	460a      	mov	r2, r1
 8002e0a:	eb42 0303 	adc.w	r3, r2, r3
 8002e0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002e28:	4649      	mov	r1, r9
 8002e2a:	008b      	lsls	r3, r1, #2
 8002e2c:	4641      	mov	r1, r8
 8002e2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e32:	4641      	mov	r1, r8
 8002e34:	008a      	lsls	r2, r1, #2
 8002e36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002e3a:	f7fd fa19 	bl	8000270 <__aeabi_uldivmod>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	460b      	mov	r3, r1
 8002e42:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <UART_SetConfig+0x4e4>)
 8002e44:	fba3 1302 	umull	r1, r3, r3, r2
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	2164      	movs	r1, #100	@ 0x64
 8002e4c:	fb01 f303 	mul.w	r3, r1, r3
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	3332      	adds	r3, #50	@ 0x32
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <UART_SetConfig+0x4e4>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	f003 020f 	and.w	r2, r3, #15
 8002e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4422      	add	r2, r4
 8002e6a:	609a      	str	r2, [r3, #8]
}
 8002e6c:	bf00      	nop
 8002e6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002e72:	46bd      	mov	sp, r7
 8002e74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e78:	51eb851f 	.word	0x51eb851f

08002e7c <siprintf>:
 8002e7c:	b40e      	push	{r1, r2, r3}
 8002e7e:	b500      	push	{lr}
 8002e80:	b09c      	sub	sp, #112	@ 0x70
 8002e82:	ab1d      	add	r3, sp, #116	@ 0x74
 8002e84:	9002      	str	r0, [sp, #8]
 8002e86:	9006      	str	r0, [sp, #24]
 8002e88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002e8c:	4809      	ldr	r0, [pc, #36]	@ (8002eb4 <siprintf+0x38>)
 8002e8e:	9107      	str	r1, [sp, #28]
 8002e90:	9104      	str	r1, [sp, #16]
 8002e92:	4909      	ldr	r1, [pc, #36]	@ (8002eb8 <siprintf+0x3c>)
 8002e94:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e98:	9105      	str	r1, [sp, #20]
 8002e9a:	6800      	ldr	r0, [r0, #0]
 8002e9c:	9301      	str	r3, [sp, #4]
 8002e9e:	a902      	add	r1, sp, #8
 8002ea0:	f000 f994 	bl	80031cc <_svfiprintf_r>
 8002ea4:	9b02      	ldr	r3, [sp, #8]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	701a      	strb	r2, [r3, #0]
 8002eaa:	b01c      	add	sp, #112	@ 0x70
 8002eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8002eb0:	b003      	add	sp, #12
 8002eb2:	4770      	bx	lr
 8002eb4:	2000000c 	.word	0x2000000c
 8002eb8:	ffff0208 	.word	0xffff0208

08002ebc <memset>:
 8002ebc:	4402      	add	r2, r0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d100      	bne.n	8002ec6 <memset+0xa>
 8002ec4:	4770      	bx	lr
 8002ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eca:	e7f9      	b.n	8002ec0 <memset+0x4>

08002ecc <__errno>:
 8002ecc:	4b01      	ldr	r3, [pc, #4]	@ (8002ed4 <__errno+0x8>)
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	2000000c 	.word	0x2000000c

08002ed8 <__libc_init_array>:
 8002ed8:	b570      	push	{r4, r5, r6, lr}
 8002eda:	4d0d      	ldr	r5, [pc, #52]	@ (8002f10 <__libc_init_array+0x38>)
 8002edc:	4c0d      	ldr	r4, [pc, #52]	@ (8002f14 <__libc_init_array+0x3c>)
 8002ede:	1b64      	subs	r4, r4, r5
 8002ee0:	10a4      	asrs	r4, r4, #2
 8002ee2:	2600      	movs	r6, #0
 8002ee4:	42a6      	cmp	r6, r4
 8002ee6:	d109      	bne.n	8002efc <__libc_init_array+0x24>
 8002ee8:	4d0b      	ldr	r5, [pc, #44]	@ (8002f18 <__libc_init_array+0x40>)
 8002eea:	4c0c      	ldr	r4, [pc, #48]	@ (8002f1c <__libc_init_array+0x44>)
 8002eec:	f000 fc66 	bl	80037bc <_init>
 8002ef0:	1b64      	subs	r4, r4, r5
 8002ef2:	10a4      	asrs	r4, r4, #2
 8002ef4:	2600      	movs	r6, #0
 8002ef6:	42a6      	cmp	r6, r4
 8002ef8:	d105      	bne.n	8002f06 <__libc_init_array+0x2e>
 8002efa:	bd70      	pop	{r4, r5, r6, pc}
 8002efc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f00:	4798      	blx	r3
 8002f02:	3601      	adds	r6, #1
 8002f04:	e7ee      	b.n	8002ee4 <__libc_init_array+0xc>
 8002f06:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f0a:	4798      	blx	r3
 8002f0c:	3601      	adds	r6, #1
 8002f0e:	e7f2      	b.n	8002ef6 <__libc_init_array+0x1e>
 8002f10:	08003854 	.word	0x08003854
 8002f14:	08003854 	.word	0x08003854
 8002f18:	08003854 	.word	0x08003854
 8002f1c:	08003858 	.word	0x08003858

08002f20 <__retarget_lock_acquire_recursive>:
 8002f20:	4770      	bx	lr

08002f22 <__retarget_lock_release_recursive>:
 8002f22:	4770      	bx	lr

08002f24 <_free_r>:
 8002f24:	b538      	push	{r3, r4, r5, lr}
 8002f26:	4605      	mov	r5, r0
 8002f28:	2900      	cmp	r1, #0
 8002f2a:	d041      	beq.n	8002fb0 <_free_r+0x8c>
 8002f2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f30:	1f0c      	subs	r4, r1, #4
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	bfb8      	it	lt
 8002f36:	18e4      	addlt	r4, r4, r3
 8002f38:	f000 f8e0 	bl	80030fc <__malloc_lock>
 8002f3c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb4 <_free_r+0x90>)
 8002f3e:	6813      	ldr	r3, [r2, #0]
 8002f40:	b933      	cbnz	r3, 8002f50 <_free_r+0x2c>
 8002f42:	6063      	str	r3, [r4, #4]
 8002f44:	6014      	str	r4, [r2, #0]
 8002f46:	4628      	mov	r0, r5
 8002f48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f4c:	f000 b8dc 	b.w	8003108 <__malloc_unlock>
 8002f50:	42a3      	cmp	r3, r4
 8002f52:	d908      	bls.n	8002f66 <_free_r+0x42>
 8002f54:	6820      	ldr	r0, [r4, #0]
 8002f56:	1821      	adds	r1, r4, r0
 8002f58:	428b      	cmp	r3, r1
 8002f5a:	bf01      	itttt	eq
 8002f5c:	6819      	ldreq	r1, [r3, #0]
 8002f5e:	685b      	ldreq	r3, [r3, #4]
 8002f60:	1809      	addeq	r1, r1, r0
 8002f62:	6021      	streq	r1, [r4, #0]
 8002f64:	e7ed      	b.n	8002f42 <_free_r+0x1e>
 8002f66:	461a      	mov	r2, r3
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	b10b      	cbz	r3, 8002f70 <_free_r+0x4c>
 8002f6c:	42a3      	cmp	r3, r4
 8002f6e:	d9fa      	bls.n	8002f66 <_free_r+0x42>
 8002f70:	6811      	ldr	r1, [r2, #0]
 8002f72:	1850      	adds	r0, r2, r1
 8002f74:	42a0      	cmp	r0, r4
 8002f76:	d10b      	bne.n	8002f90 <_free_r+0x6c>
 8002f78:	6820      	ldr	r0, [r4, #0]
 8002f7a:	4401      	add	r1, r0
 8002f7c:	1850      	adds	r0, r2, r1
 8002f7e:	4283      	cmp	r3, r0
 8002f80:	6011      	str	r1, [r2, #0]
 8002f82:	d1e0      	bne.n	8002f46 <_free_r+0x22>
 8002f84:	6818      	ldr	r0, [r3, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	6053      	str	r3, [r2, #4]
 8002f8a:	4408      	add	r0, r1
 8002f8c:	6010      	str	r0, [r2, #0]
 8002f8e:	e7da      	b.n	8002f46 <_free_r+0x22>
 8002f90:	d902      	bls.n	8002f98 <_free_r+0x74>
 8002f92:	230c      	movs	r3, #12
 8002f94:	602b      	str	r3, [r5, #0]
 8002f96:	e7d6      	b.n	8002f46 <_free_r+0x22>
 8002f98:	6820      	ldr	r0, [r4, #0]
 8002f9a:	1821      	adds	r1, r4, r0
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	bf04      	itt	eq
 8002fa0:	6819      	ldreq	r1, [r3, #0]
 8002fa2:	685b      	ldreq	r3, [r3, #4]
 8002fa4:	6063      	str	r3, [r4, #4]
 8002fa6:	bf04      	itt	eq
 8002fa8:	1809      	addeq	r1, r1, r0
 8002faa:	6021      	streq	r1, [r4, #0]
 8002fac:	6054      	str	r4, [r2, #4]
 8002fae:	e7ca      	b.n	8002f46 <_free_r+0x22>
 8002fb0:	bd38      	pop	{r3, r4, r5, pc}
 8002fb2:	bf00      	nop
 8002fb4:	200002c0 	.word	0x200002c0

08002fb8 <sbrk_aligned>:
 8002fb8:	b570      	push	{r4, r5, r6, lr}
 8002fba:	4e0f      	ldr	r6, [pc, #60]	@ (8002ff8 <sbrk_aligned+0x40>)
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	6831      	ldr	r1, [r6, #0]
 8002fc0:	4605      	mov	r5, r0
 8002fc2:	b911      	cbnz	r1, 8002fca <sbrk_aligned+0x12>
 8002fc4:	f000 fba6 	bl	8003714 <_sbrk_r>
 8002fc8:	6030      	str	r0, [r6, #0]
 8002fca:	4621      	mov	r1, r4
 8002fcc:	4628      	mov	r0, r5
 8002fce:	f000 fba1 	bl	8003714 <_sbrk_r>
 8002fd2:	1c43      	adds	r3, r0, #1
 8002fd4:	d103      	bne.n	8002fde <sbrk_aligned+0x26>
 8002fd6:	f04f 34ff 	mov.w	r4, #4294967295
 8002fda:	4620      	mov	r0, r4
 8002fdc:	bd70      	pop	{r4, r5, r6, pc}
 8002fde:	1cc4      	adds	r4, r0, #3
 8002fe0:	f024 0403 	bic.w	r4, r4, #3
 8002fe4:	42a0      	cmp	r0, r4
 8002fe6:	d0f8      	beq.n	8002fda <sbrk_aligned+0x22>
 8002fe8:	1a21      	subs	r1, r4, r0
 8002fea:	4628      	mov	r0, r5
 8002fec:	f000 fb92 	bl	8003714 <_sbrk_r>
 8002ff0:	3001      	adds	r0, #1
 8002ff2:	d1f2      	bne.n	8002fda <sbrk_aligned+0x22>
 8002ff4:	e7ef      	b.n	8002fd6 <sbrk_aligned+0x1e>
 8002ff6:	bf00      	nop
 8002ff8:	200002bc 	.word	0x200002bc

08002ffc <_malloc_r>:
 8002ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003000:	1ccd      	adds	r5, r1, #3
 8003002:	f025 0503 	bic.w	r5, r5, #3
 8003006:	3508      	adds	r5, #8
 8003008:	2d0c      	cmp	r5, #12
 800300a:	bf38      	it	cc
 800300c:	250c      	movcc	r5, #12
 800300e:	2d00      	cmp	r5, #0
 8003010:	4606      	mov	r6, r0
 8003012:	db01      	blt.n	8003018 <_malloc_r+0x1c>
 8003014:	42a9      	cmp	r1, r5
 8003016:	d904      	bls.n	8003022 <_malloc_r+0x26>
 8003018:	230c      	movs	r3, #12
 800301a:	6033      	str	r3, [r6, #0]
 800301c:	2000      	movs	r0, #0
 800301e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003022:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80030f8 <_malloc_r+0xfc>
 8003026:	f000 f869 	bl	80030fc <__malloc_lock>
 800302a:	f8d8 3000 	ldr.w	r3, [r8]
 800302e:	461c      	mov	r4, r3
 8003030:	bb44      	cbnz	r4, 8003084 <_malloc_r+0x88>
 8003032:	4629      	mov	r1, r5
 8003034:	4630      	mov	r0, r6
 8003036:	f7ff ffbf 	bl	8002fb8 <sbrk_aligned>
 800303a:	1c43      	adds	r3, r0, #1
 800303c:	4604      	mov	r4, r0
 800303e:	d158      	bne.n	80030f2 <_malloc_r+0xf6>
 8003040:	f8d8 4000 	ldr.w	r4, [r8]
 8003044:	4627      	mov	r7, r4
 8003046:	2f00      	cmp	r7, #0
 8003048:	d143      	bne.n	80030d2 <_malloc_r+0xd6>
 800304a:	2c00      	cmp	r4, #0
 800304c:	d04b      	beq.n	80030e6 <_malloc_r+0xea>
 800304e:	6823      	ldr	r3, [r4, #0]
 8003050:	4639      	mov	r1, r7
 8003052:	4630      	mov	r0, r6
 8003054:	eb04 0903 	add.w	r9, r4, r3
 8003058:	f000 fb5c 	bl	8003714 <_sbrk_r>
 800305c:	4581      	cmp	r9, r0
 800305e:	d142      	bne.n	80030e6 <_malloc_r+0xea>
 8003060:	6821      	ldr	r1, [r4, #0]
 8003062:	1a6d      	subs	r5, r5, r1
 8003064:	4629      	mov	r1, r5
 8003066:	4630      	mov	r0, r6
 8003068:	f7ff ffa6 	bl	8002fb8 <sbrk_aligned>
 800306c:	3001      	adds	r0, #1
 800306e:	d03a      	beq.n	80030e6 <_malloc_r+0xea>
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	442b      	add	r3, r5
 8003074:	6023      	str	r3, [r4, #0]
 8003076:	f8d8 3000 	ldr.w	r3, [r8]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	bb62      	cbnz	r2, 80030d8 <_malloc_r+0xdc>
 800307e:	f8c8 7000 	str.w	r7, [r8]
 8003082:	e00f      	b.n	80030a4 <_malloc_r+0xa8>
 8003084:	6822      	ldr	r2, [r4, #0]
 8003086:	1b52      	subs	r2, r2, r5
 8003088:	d420      	bmi.n	80030cc <_malloc_r+0xd0>
 800308a:	2a0b      	cmp	r2, #11
 800308c:	d917      	bls.n	80030be <_malloc_r+0xc2>
 800308e:	1961      	adds	r1, r4, r5
 8003090:	42a3      	cmp	r3, r4
 8003092:	6025      	str	r5, [r4, #0]
 8003094:	bf18      	it	ne
 8003096:	6059      	strne	r1, [r3, #4]
 8003098:	6863      	ldr	r3, [r4, #4]
 800309a:	bf08      	it	eq
 800309c:	f8c8 1000 	streq.w	r1, [r8]
 80030a0:	5162      	str	r2, [r4, r5]
 80030a2:	604b      	str	r3, [r1, #4]
 80030a4:	4630      	mov	r0, r6
 80030a6:	f000 f82f 	bl	8003108 <__malloc_unlock>
 80030aa:	f104 000b 	add.w	r0, r4, #11
 80030ae:	1d23      	adds	r3, r4, #4
 80030b0:	f020 0007 	bic.w	r0, r0, #7
 80030b4:	1ac2      	subs	r2, r0, r3
 80030b6:	bf1c      	itt	ne
 80030b8:	1a1b      	subne	r3, r3, r0
 80030ba:	50a3      	strne	r3, [r4, r2]
 80030bc:	e7af      	b.n	800301e <_malloc_r+0x22>
 80030be:	6862      	ldr	r2, [r4, #4]
 80030c0:	42a3      	cmp	r3, r4
 80030c2:	bf0c      	ite	eq
 80030c4:	f8c8 2000 	streq.w	r2, [r8]
 80030c8:	605a      	strne	r2, [r3, #4]
 80030ca:	e7eb      	b.n	80030a4 <_malloc_r+0xa8>
 80030cc:	4623      	mov	r3, r4
 80030ce:	6864      	ldr	r4, [r4, #4]
 80030d0:	e7ae      	b.n	8003030 <_malloc_r+0x34>
 80030d2:	463c      	mov	r4, r7
 80030d4:	687f      	ldr	r7, [r7, #4]
 80030d6:	e7b6      	b.n	8003046 <_malloc_r+0x4a>
 80030d8:	461a      	mov	r2, r3
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	42a3      	cmp	r3, r4
 80030de:	d1fb      	bne.n	80030d8 <_malloc_r+0xdc>
 80030e0:	2300      	movs	r3, #0
 80030e2:	6053      	str	r3, [r2, #4]
 80030e4:	e7de      	b.n	80030a4 <_malloc_r+0xa8>
 80030e6:	230c      	movs	r3, #12
 80030e8:	6033      	str	r3, [r6, #0]
 80030ea:	4630      	mov	r0, r6
 80030ec:	f000 f80c 	bl	8003108 <__malloc_unlock>
 80030f0:	e794      	b.n	800301c <_malloc_r+0x20>
 80030f2:	6005      	str	r5, [r0, #0]
 80030f4:	e7d6      	b.n	80030a4 <_malloc_r+0xa8>
 80030f6:	bf00      	nop
 80030f8:	200002c0 	.word	0x200002c0

080030fc <__malloc_lock>:
 80030fc:	4801      	ldr	r0, [pc, #4]	@ (8003104 <__malloc_lock+0x8>)
 80030fe:	f7ff bf0f 	b.w	8002f20 <__retarget_lock_acquire_recursive>
 8003102:	bf00      	nop
 8003104:	200002b8 	.word	0x200002b8

08003108 <__malloc_unlock>:
 8003108:	4801      	ldr	r0, [pc, #4]	@ (8003110 <__malloc_unlock+0x8>)
 800310a:	f7ff bf0a 	b.w	8002f22 <__retarget_lock_release_recursive>
 800310e:	bf00      	nop
 8003110:	200002b8 	.word	0x200002b8

08003114 <__ssputs_r>:
 8003114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003118:	688e      	ldr	r6, [r1, #8]
 800311a:	461f      	mov	r7, r3
 800311c:	42be      	cmp	r6, r7
 800311e:	680b      	ldr	r3, [r1, #0]
 8003120:	4682      	mov	sl, r0
 8003122:	460c      	mov	r4, r1
 8003124:	4690      	mov	r8, r2
 8003126:	d82d      	bhi.n	8003184 <__ssputs_r+0x70>
 8003128:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800312c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003130:	d026      	beq.n	8003180 <__ssputs_r+0x6c>
 8003132:	6965      	ldr	r5, [r4, #20]
 8003134:	6909      	ldr	r1, [r1, #16]
 8003136:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800313a:	eba3 0901 	sub.w	r9, r3, r1
 800313e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003142:	1c7b      	adds	r3, r7, #1
 8003144:	444b      	add	r3, r9
 8003146:	106d      	asrs	r5, r5, #1
 8003148:	429d      	cmp	r5, r3
 800314a:	bf38      	it	cc
 800314c:	461d      	movcc	r5, r3
 800314e:	0553      	lsls	r3, r2, #21
 8003150:	d527      	bpl.n	80031a2 <__ssputs_r+0x8e>
 8003152:	4629      	mov	r1, r5
 8003154:	f7ff ff52 	bl	8002ffc <_malloc_r>
 8003158:	4606      	mov	r6, r0
 800315a:	b360      	cbz	r0, 80031b6 <__ssputs_r+0xa2>
 800315c:	6921      	ldr	r1, [r4, #16]
 800315e:	464a      	mov	r2, r9
 8003160:	f000 fae8 	bl	8003734 <memcpy>
 8003164:	89a3      	ldrh	r3, [r4, #12]
 8003166:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800316a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800316e:	81a3      	strh	r3, [r4, #12]
 8003170:	6126      	str	r6, [r4, #16]
 8003172:	6165      	str	r5, [r4, #20]
 8003174:	444e      	add	r6, r9
 8003176:	eba5 0509 	sub.w	r5, r5, r9
 800317a:	6026      	str	r6, [r4, #0]
 800317c:	60a5      	str	r5, [r4, #8]
 800317e:	463e      	mov	r6, r7
 8003180:	42be      	cmp	r6, r7
 8003182:	d900      	bls.n	8003186 <__ssputs_r+0x72>
 8003184:	463e      	mov	r6, r7
 8003186:	6820      	ldr	r0, [r4, #0]
 8003188:	4632      	mov	r2, r6
 800318a:	4641      	mov	r1, r8
 800318c:	f000 faa8 	bl	80036e0 <memmove>
 8003190:	68a3      	ldr	r3, [r4, #8]
 8003192:	1b9b      	subs	r3, r3, r6
 8003194:	60a3      	str	r3, [r4, #8]
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	4433      	add	r3, r6
 800319a:	6023      	str	r3, [r4, #0]
 800319c:	2000      	movs	r0, #0
 800319e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031a2:	462a      	mov	r2, r5
 80031a4:	f000 fad4 	bl	8003750 <_realloc_r>
 80031a8:	4606      	mov	r6, r0
 80031aa:	2800      	cmp	r0, #0
 80031ac:	d1e0      	bne.n	8003170 <__ssputs_r+0x5c>
 80031ae:	6921      	ldr	r1, [r4, #16]
 80031b0:	4650      	mov	r0, sl
 80031b2:	f7ff feb7 	bl	8002f24 <_free_r>
 80031b6:	230c      	movs	r3, #12
 80031b8:	f8ca 3000 	str.w	r3, [sl]
 80031bc:	89a3      	ldrh	r3, [r4, #12]
 80031be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031c2:	81a3      	strh	r3, [r4, #12]
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	e7e9      	b.n	800319e <__ssputs_r+0x8a>
	...

080031cc <_svfiprintf_r>:
 80031cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031d0:	4698      	mov	r8, r3
 80031d2:	898b      	ldrh	r3, [r1, #12]
 80031d4:	061b      	lsls	r3, r3, #24
 80031d6:	b09d      	sub	sp, #116	@ 0x74
 80031d8:	4607      	mov	r7, r0
 80031da:	460d      	mov	r5, r1
 80031dc:	4614      	mov	r4, r2
 80031de:	d510      	bpl.n	8003202 <_svfiprintf_r+0x36>
 80031e0:	690b      	ldr	r3, [r1, #16]
 80031e2:	b973      	cbnz	r3, 8003202 <_svfiprintf_r+0x36>
 80031e4:	2140      	movs	r1, #64	@ 0x40
 80031e6:	f7ff ff09 	bl	8002ffc <_malloc_r>
 80031ea:	6028      	str	r0, [r5, #0]
 80031ec:	6128      	str	r0, [r5, #16]
 80031ee:	b930      	cbnz	r0, 80031fe <_svfiprintf_r+0x32>
 80031f0:	230c      	movs	r3, #12
 80031f2:	603b      	str	r3, [r7, #0]
 80031f4:	f04f 30ff 	mov.w	r0, #4294967295
 80031f8:	b01d      	add	sp, #116	@ 0x74
 80031fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031fe:	2340      	movs	r3, #64	@ 0x40
 8003200:	616b      	str	r3, [r5, #20]
 8003202:	2300      	movs	r3, #0
 8003204:	9309      	str	r3, [sp, #36]	@ 0x24
 8003206:	2320      	movs	r3, #32
 8003208:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800320c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003210:	2330      	movs	r3, #48	@ 0x30
 8003212:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80033b0 <_svfiprintf_r+0x1e4>
 8003216:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800321a:	f04f 0901 	mov.w	r9, #1
 800321e:	4623      	mov	r3, r4
 8003220:	469a      	mov	sl, r3
 8003222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003226:	b10a      	cbz	r2, 800322c <_svfiprintf_r+0x60>
 8003228:	2a25      	cmp	r2, #37	@ 0x25
 800322a:	d1f9      	bne.n	8003220 <_svfiprintf_r+0x54>
 800322c:	ebba 0b04 	subs.w	fp, sl, r4
 8003230:	d00b      	beq.n	800324a <_svfiprintf_r+0x7e>
 8003232:	465b      	mov	r3, fp
 8003234:	4622      	mov	r2, r4
 8003236:	4629      	mov	r1, r5
 8003238:	4638      	mov	r0, r7
 800323a:	f7ff ff6b 	bl	8003114 <__ssputs_r>
 800323e:	3001      	adds	r0, #1
 8003240:	f000 80a7 	beq.w	8003392 <_svfiprintf_r+0x1c6>
 8003244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003246:	445a      	add	r2, fp
 8003248:	9209      	str	r2, [sp, #36]	@ 0x24
 800324a:	f89a 3000 	ldrb.w	r3, [sl]
 800324e:	2b00      	cmp	r3, #0
 8003250:	f000 809f 	beq.w	8003392 <_svfiprintf_r+0x1c6>
 8003254:	2300      	movs	r3, #0
 8003256:	f04f 32ff 	mov.w	r2, #4294967295
 800325a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800325e:	f10a 0a01 	add.w	sl, sl, #1
 8003262:	9304      	str	r3, [sp, #16]
 8003264:	9307      	str	r3, [sp, #28]
 8003266:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800326a:	931a      	str	r3, [sp, #104]	@ 0x68
 800326c:	4654      	mov	r4, sl
 800326e:	2205      	movs	r2, #5
 8003270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003274:	484e      	ldr	r0, [pc, #312]	@ (80033b0 <_svfiprintf_r+0x1e4>)
 8003276:	f7fc ffab 	bl	80001d0 <memchr>
 800327a:	9a04      	ldr	r2, [sp, #16]
 800327c:	b9d8      	cbnz	r0, 80032b6 <_svfiprintf_r+0xea>
 800327e:	06d0      	lsls	r0, r2, #27
 8003280:	bf44      	itt	mi
 8003282:	2320      	movmi	r3, #32
 8003284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003288:	0711      	lsls	r1, r2, #28
 800328a:	bf44      	itt	mi
 800328c:	232b      	movmi	r3, #43	@ 0x2b
 800328e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003292:	f89a 3000 	ldrb.w	r3, [sl]
 8003296:	2b2a      	cmp	r3, #42	@ 0x2a
 8003298:	d015      	beq.n	80032c6 <_svfiprintf_r+0xfa>
 800329a:	9a07      	ldr	r2, [sp, #28]
 800329c:	4654      	mov	r4, sl
 800329e:	2000      	movs	r0, #0
 80032a0:	f04f 0c0a 	mov.w	ip, #10
 80032a4:	4621      	mov	r1, r4
 80032a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032aa:	3b30      	subs	r3, #48	@ 0x30
 80032ac:	2b09      	cmp	r3, #9
 80032ae:	d94b      	bls.n	8003348 <_svfiprintf_r+0x17c>
 80032b0:	b1b0      	cbz	r0, 80032e0 <_svfiprintf_r+0x114>
 80032b2:	9207      	str	r2, [sp, #28]
 80032b4:	e014      	b.n	80032e0 <_svfiprintf_r+0x114>
 80032b6:	eba0 0308 	sub.w	r3, r0, r8
 80032ba:	fa09 f303 	lsl.w	r3, r9, r3
 80032be:	4313      	orrs	r3, r2
 80032c0:	9304      	str	r3, [sp, #16]
 80032c2:	46a2      	mov	sl, r4
 80032c4:	e7d2      	b.n	800326c <_svfiprintf_r+0xa0>
 80032c6:	9b03      	ldr	r3, [sp, #12]
 80032c8:	1d19      	adds	r1, r3, #4
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	9103      	str	r1, [sp, #12]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	bfbb      	ittet	lt
 80032d2:	425b      	neglt	r3, r3
 80032d4:	f042 0202 	orrlt.w	r2, r2, #2
 80032d8:	9307      	strge	r3, [sp, #28]
 80032da:	9307      	strlt	r3, [sp, #28]
 80032dc:	bfb8      	it	lt
 80032de:	9204      	strlt	r2, [sp, #16]
 80032e0:	7823      	ldrb	r3, [r4, #0]
 80032e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80032e4:	d10a      	bne.n	80032fc <_svfiprintf_r+0x130>
 80032e6:	7863      	ldrb	r3, [r4, #1]
 80032e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80032ea:	d132      	bne.n	8003352 <_svfiprintf_r+0x186>
 80032ec:	9b03      	ldr	r3, [sp, #12]
 80032ee:	1d1a      	adds	r2, r3, #4
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	9203      	str	r2, [sp, #12]
 80032f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80032f8:	3402      	adds	r4, #2
 80032fa:	9305      	str	r3, [sp, #20]
 80032fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80033c0 <_svfiprintf_r+0x1f4>
 8003300:	7821      	ldrb	r1, [r4, #0]
 8003302:	2203      	movs	r2, #3
 8003304:	4650      	mov	r0, sl
 8003306:	f7fc ff63 	bl	80001d0 <memchr>
 800330a:	b138      	cbz	r0, 800331c <_svfiprintf_r+0x150>
 800330c:	9b04      	ldr	r3, [sp, #16]
 800330e:	eba0 000a 	sub.w	r0, r0, sl
 8003312:	2240      	movs	r2, #64	@ 0x40
 8003314:	4082      	lsls	r2, r0
 8003316:	4313      	orrs	r3, r2
 8003318:	3401      	adds	r4, #1
 800331a:	9304      	str	r3, [sp, #16]
 800331c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003320:	4824      	ldr	r0, [pc, #144]	@ (80033b4 <_svfiprintf_r+0x1e8>)
 8003322:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003326:	2206      	movs	r2, #6
 8003328:	f7fc ff52 	bl	80001d0 <memchr>
 800332c:	2800      	cmp	r0, #0
 800332e:	d036      	beq.n	800339e <_svfiprintf_r+0x1d2>
 8003330:	4b21      	ldr	r3, [pc, #132]	@ (80033b8 <_svfiprintf_r+0x1ec>)
 8003332:	bb1b      	cbnz	r3, 800337c <_svfiprintf_r+0x1b0>
 8003334:	9b03      	ldr	r3, [sp, #12]
 8003336:	3307      	adds	r3, #7
 8003338:	f023 0307 	bic.w	r3, r3, #7
 800333c:	3308      	adds	r3, #8
 800333e:	9303      	str	r3, [sp, #12]
 8003340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003342:	4433      	add	r3, r6
 8003344:	9309      	str	r3, [sp, #36]	@ 0x24
 8003346:	e76a      	b.n	800321e <_svfiprintf_r+0x52>
 8003348:	fb0c 3202 	mla	r2, ip, r2, r3
 800334c:	460c      	mov	r4, r1
 800334e:	2001      	movs	r0, #1
 8003350:	e7a8      	b.n	80032a4 <_svfiprintf_r+0xd8>
 8003352:	2300      	movs	r3, #0
 8003354:	3401      	adds	r4, #1
 8003356:	9305      	str	r3, [sp, #20]
 8003358:	4619      	mov	r1, r3
 800335a:	f04f 0c0a 	mov.w	ip, #10
 800335e:	4620      	mov	r0, r4
 8003360:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003364:	3a30      	subs	r2, #48	@ 0x30
 8003366:	2a09      	cmp	r2, #9
 8003368:	d903      	bls.n	8003372 <_svfiprintf_r+0x1a6>
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0c6      	beq.n	80032fc <_svfiprintf_r+0x130>
 800336e:	9105      	str	r1, [sp, #20]
 8003370:	e7c4      	b.n	80032fc <_svfiprintf_r+0x130>
 8003372:	fb0c 2101 	mla	r1, ip, r1, r2
 8003376:	4604      	mov	r4, r0
 8003378:	2301      	movs	r3, #1
 800337a:	e7f0      	b.n	800335e <_svfiprintf_r+0x192>
 800337c:	ab03      	add	r3, sp, #12
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	462a      	mov	r2, r5
 8003382:	4b0e      	ldr	r3, [pc, #56]	@ (80033bc <_svfiprintf_r+0x1f0>)
 8003384:	a904      	add	r1, sp, #16
 8003386:	4638      	mov	r0, r7
 8003388:	f3af 8000 	nop.w
 800338c:	1c42      	adds	r2, r0, #1
 800338e:	4606      	mov	r6, r0
 8003390:	d1d6      	bne.n	8003340 <_svfiprintf_r+0x174>
 8003392:	89ab      	ldrh	r3, [r5, #12]
 8003394:	065b      	lsls	r3, r3, #25
 8003396:	f53f af2d 	bmi.w	80031f4 <_svfiprintf_r+0x28>
 800339a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800339c:	e72c      	b.n	80031f8 <_svfiprintf_r+0x2c>
 800339e:	ab03      	add	r3, sp, #12
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	462a      	mov	r2, r5
 80033a4:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <_svfiprintf_r+0x1f0>)
 80033a6:	a904      	add	r1, sp, #16
 80033a8:	4638      	mov	r0, r7
 80033aa:	f000 f879 	bl	80034a0 <_printf_i>
 80033ae:	e7ed      	b.n	800338c <_svfiprintf_r+0x1c0>
 80033b0:	08003818 	.word	0x08003818
 80033b4:	08003822 	.word	0x08003822
 80033b8:	00000000 	.word	0x00000000
 80033bc:	08003115 	.word	0x08003115
 80033c0:	0800381e 	.word	0x0800381e

080033c4 <_printf_common>:
 80033c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033c8:	4616      	mov	r6, r2
 80033ca:	4698      	mov	r8, r3
 80033cc:	688a      	ldr	r2, [r1, #8]
 80033ce:	690b      	ldr	r3, [r1, #16]
 80033d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80033d4:	4293      	cmp	r3, r2
 80033d6:	bfb8      	it	lt
 80033d8:	4613      	movlt	r3, r2
 80033da:	6033      	str	r3, [r6, #0]
 80033dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80033e0:	4607      	mov	r7, r0
 80033e2:	460c      	mov	r4, r1
 80033e4:	b10a      	cbz	r2, 80033ea <_printf_common+0x26>
 80033e6:	3301      	adds	r3, #1
 80033e8:	6033      	str	r3, [r6, #0]
 80033ea:	6823      	ldr	r3, [r4, #0]
 80033ec:	0699      	lsls	r1, r3, #26
 80033ee:	bf42      	ittt	mi
 80033f0:	6833      	ldrmi	r3, [r6, #0]
 80033f2:	3302      	addmi	r3, #2
 80033f4:	6033      	strmi	r3, [r6, #0]
 80033f6:	6825      	ldr	r5, [r4, #0]
 80033f8:	f015 0506 	ands.w	r5, r5, #6
 80033fc:	d106      	bne.n	800340c <_printf_common+0x48>
 80033fe:	f104 0a19 	add.w	sl, r4, #25
 8003402:	68e3      	ldr	r3, [r4, #12]
 8003404:	6832      	ldr	r2, [r6, #0]
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	42ab      	cmp	r3, r5
 800340a:	dc26      	bgt.n	800345a <_printf_common+0x96>
 800340c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003410:	6822      	ldr	r2, [r4, #0]
 8003412:	3b00      	subs	r3, #0
 8003414:	bf18      	it	ne
 8003416:	2301      	movne	r3, #1
 8003418:	0692      	lsls	r2, r2, #26
 800341a:	d42b      	bmi.n	8003474 <_printf_common+0xb0>
 800341c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003420:	4641      	mov	r1, r8
 8003422:	4638      	mov	r0, r7
 8003424:	47c8      	blx	r9
 8003426:	3001      	adds	r0, #1
 8003428:	d01e      	beq.n	8003468 <_printf_common+0xa4>
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	6922      	ldr	r2, [r4, #16]
 800342e:	f003 0306 	and.w	r3, r3, #6
 8003432:	2b04      	cmp	r3, #4
 8003434:	bf02      	ittt	eq
 8003436:	68e5      	ldreq	r5, [r4, #12]
 8003438:	6833      	ldreq	r3, [r6, #0]
 800343a:	1aed      	subeq	r5, r5, r3
 800343c:	68a3      	ldr	r3, [r4, #8]
 800343e:	bf0c      	ite	eq
 8003440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003444:	2500      	movne	r5, #0
 8003446:	4293      	cmp	r3, r2
 8003448:	bfc4      	itt	gt
 800344a:	1a9b      	subgt	r3, r3, r2
 800344c:	18ed      	addgt	r5, r5, r3
 800344e:	2600      	movs	r6, #0
 8003450:	341a      	adds	r4, #26
 8003452:	42b5      	cmp	r5, r6
 8003454:	d11a      	bne.n	800348c <_printf_common+0xc8>
 8003456:	2000      	movs	r0, #0
 8003458:	e008      	b.n	800346c <_printf_common+0xa8>
 800345a:	2301      	movs	r3, #1
 800345c:	4652      	mov	r2, sl
 800345e:	4641      	mov	r1, r8
 8003460:	4638      	mov	r0, r7
 8003462:	47c8      	blx	r9
 8003464:	3001      	adds	r0, #1
 8003466:	d103      	bne.n	8003470 <_printf_common+0xac>
 8003468:	f04f 30ff 	mov.w	r0, #4294967295
 800346c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003470:	3501      	adds	r5, #1
 8003472:	e7c6      	b.n	8003402 <_printf_common+0x3e>
 8003474:	18e1      	adds	r1, r4, r3
 8003476:	1c5a      	adds	r2, r3, #1
 8003478:	2030      	movs	r0, #48	@ 0x30
 800347a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800347e:	4422      	add	r2, r4
 8003480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003488:	3302      	adds	r3, #2
 800348a:	e7c7      	b.n	800341c <_printf_common+0x58>
 800348c:	2301      	movs	r3, #1
 800348e:	4622      	mov	r2, r4
 8003490:	4641      	mov	r1, r8
 8003492:	4638      	mov	r0, r7
 8003494:	47c8      	blx	r9
 8003496:	3001      	adds	r0, #1
 8003498:	d0e6      	beq.n	8003468 <_printf_common+0xa4>
 800349a:	3601      	adds	r6, #1
 800349c:	e7d9      	b.n	8003452 <_printf_common+0x8e>
	...

080034a0 <_printf_i>:
 80034a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034a4:	7e0f      	ldrb	r7, [r1, #24]
 80034a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80034a8:	2f78      	cmp	r7, #120	@ 0x78
 80034aa:	4691      	mov	r9, r2
 80034ac:	4680      	mov	r8, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	469a      	mov	sl, r3
 80034b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80034b6:	d807      	bhi.n	80034c8 <_printf_i+0x28>
 80034b8:	2f62      	cmp	r7, #98	@ 0x62
 80034ba:	d80a      	bhi.n	80034d2 <_printf_i+0x32>
 80034bc:	2f00      	cmp	r7, #0
 80034be:	f000 80d2 	beq.w	8003666 <_printf_i+0x1c6>
 80034c2:	2f58      	cmp	r7, #88	@ 0x58
 80034c4:	f000 80b9 	beq.w	800363a <_printf_i+0x19a>
 80034c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80034d0:	e03a      	b.n	8003548 <_printf_i+0xa8>
 80034d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80034d6:	2b15      	cmp	r3, #21
 80034d8:	d8f6      	bhi.n	80034c8 <_printf_i+0x28>
 80034da:	a101      	add	r1, pc, #4	@ (adr r1, 80034e0 <_printf_i+0x40>)
 80034dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80034e0:	08003539 	.word	0x08003539
 80034e4:	0800354d 	.word	0x0800354d
 80034e8:	080034c9 	.word	0x080034c9
 80034ec:	080034c9 	.word	0x080034c9
 80034f0:	080034c9 	.word	0x080034c9
 80034f4:	080034c9 	.word	0x080034c9
 80034f8:	0800354d 	.word	0x0800354d
 80034fc:	080034c9 	.word	0x080034c9
 8003500:	080034c9 	.word	0x080034c9
 8003504:	080034c9 	.word	0x080034c9
 8003508:	080034c9 	.word	0x080034c9
 800350c:	0800364d 	.word	0x0800364d
 8003510:	08003577 	.word	0x08003577
 8003514:	08003607 	.word	0x08003607
 8003518:	080034c9 	.word	0x080034c9
 800351c:	080034c9 	.word	0x080034c9
 8003520:	0800366f 	.word	0x0800366f
 8003524:	080034c9 	.word	0x080034c9
 8003528:	08003577 	.word	0x08003577
 800352c:	080034c9 	.word	0x080034c9
 8003530:	080034c9 	.word	0x080034c9
 8003534:	0800360f 	.word	0x0800360f
 8003538:	6833      	ldr	r3, [r6, #0]
 800353a:	1d1a      	adds	r2, r3, #4
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6032      	str	r2, [r6, #0]
 8003540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003548:	2301      	movs	r3, #1
 800354a:	e09d      	b.n	8003688 <_printf_i+0x1e8>
 800354c:	6833      	ldr	r3, [r6, #0]
 800354e:	6820      	ldr	r0, [r4, #0]
 8003550:	1d19      	adds	r1, r3, #4
 8003552:	6031      	str	r1, [r6, #0]
 8003554:	0606      	lsls	r6, r0, #24
 8003556:	d501      	bpl.n	800355c <_printf_i+0xbc>
 8003558:	681d      	ldr	r5, [r3, #0]
 800355a:	e003      	b.n	8003564 <_printf_i+0xc4>
 800355c:	0645      	lsls	r5, r0, #25
 800355e:	d5fb      	bpl.n	8003558 <_printf_i+0xb8>
 8003560:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003564:	2d00      	cmp	r5, #0
 8003566:	da03      	bge.n	8003570 <_printf_i+0xd0>
 8003568:	232d      	movs	r3, #45	@ 0x2d
 800356a:	426d      	negs	r5, r5
 800356c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003570:	4859      	ldr	r0, [pc, #356]	@ (80036d8 <_printf_i+0x238>)
 8003572:	230a      	movs	r3, #10
 8003574:	e011      	b.n	800359a <_printf_i+0xfa>
 8003576:	6821      	ldr	r1, [r4, #0]
 8003578:	6833      	ldr	r3, [r6, #0]
 800357a:	0608      	lsls	r0, r1, #24
 800357c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003580:	d402      	bmi.n	8003588 <_printf_i+0xe8>
 8003582:	0649      	lsls	r1, r1, #25
 8003584:	bf48      	it	mi
 8003586:	b2ad      	uxthmi	r5, r5
 8003588:	2f6f      	cmp	r7, #111	@ 0x6f
 800358a:	4853      	ldr	r0, [pc, #332]	@ (80036d8 <_printf_i+0x238>)
 800358c:	6033      	str	r3, [r6, #0]
 800358e:	bf14      	ite	ne
 8003590:	230a      	movne	r3, #10
 8003592:	2308      	moveq	r3, #8
 8003594:	2100      	movs	r1, #0
 8003596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800359a:	6866      	ldr	r6, [r4, #4]
 800359c:	60a6      	str	r6, [r4, #8]
 800359e:	2e00      	cmp	r6, #0
 80035a0:	bfa2      	ittt	ge
 80035a2:	6821      	ldrge	r1, [r4, #0]
 80035a4:	f021 0104 	bicge.w	r1, r1, #4
 80035a8:	6021      	strge	r1, [r4, #0]
 80035aa:	b90d      	cbnz	r5, 80035b0 <_printf_i+0x110>
 80035ac:	2e00      	cmp	r6, #0
 80035ae:	d04b      	beq.n	8003648 <_printf_i+0x1a8>
 80035b0:	4616      	mov	r6, r2
 80035b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80035b6:	fb03 5711 	mls	r7, r3, r1, r5
 80035ba:	5dc7      	ldrb	r7, [r0, r7]
 80035bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80035c0:	462f      	mov	r7, r5
 80035c2:	42bb      	cmp	r3, r7
 80035c4:	460d      	mov	r5, r1
 80035c6:	d9f4      	bls.n	80035b2 <_printf_i+0x112>
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d10b      	bne.n	80035e4 <_printf_i+0x144>
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	07df      	lsls	r7, r3, #31
 80035d0:	d508      	bpl.n	80035e4 <_printf_i+0x144>
 80035d2:	6923      	ldr	r3, [r4, #16]
 80035d4:	6861      	ldr	r1, [r4, #4]
 80035d6:	4299      	cmp	r1, r3
 80035d8:	bfde      	ittt	le
 80035da:	2330      	movle	r3, #48	@ 0x30
 80035dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80035e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80035e4:	1b92      	subs	r2, r2, r6
 80035e6:	6122      	str	r2, [r4, #16]
 80035e8:	f8cd a000 	str.w	sl, [sp]
 80035ec:	464b      	mov	r3, r9
 80035ee:	aa03      	add	r2, sp, #12
 80035f0:	4621      	mov	r1, r4
 80035f2:	4640      	mov	r0, r8
 80035f4:	f7ff fee6 	bl	80033c4 <_printf_common>
 80035f8:	3001      	adds	r0, #1
 80035fa:	d14a      	bne.n	8003692 <_printf_i+0x1f2>
 80035fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003600:	b004      	add	sp, #16
 8003602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003606:	6823      	ldr	r3, [r4, #0]
 8003608:	f043 0320 	orr.w	r3, r3, #32
 800360c:	6023      	str	r3, [r4, #0]
 800360e:	4833      	ldr	r0, [pc, #204]	@ (80036dc <_printf_i+0x23c>)
 8003610:	2778      	movs	r7, #120	@ 0x78
 8003612:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003616:	6823      	ldr	r3, [r4, #0]
 8003618:	6831      	ldr	r1, [r6, #0]
 800361a:	061f      	lsls	r7, r3, #24
 800361c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003620:	d402      	bmi.n	8003628 <_printf_i+0x188>
 8003622:	065f      	lsls	r7, r3, #25
 8003624:	bf48      	it	mi
 8003626:	b2ad      	uxthmi	r5, r5
 8003628:	6031      	str	r1, [r6, #0]
 800362a:	07d9      	lsls	r1, r3, #31
 800362c:	bf44      	itt	mi
 800362e:	f043 0320 	orrmi.w	r3, r3, #32
 8003632:	6023      	strmi	r3, [r4, #0]
 8003634:	b11d      	cbz	r5, 800363e <_printf_i+0x19e>
 8003636:	2310      	movs	r3, #16
 8003638:	e7ac      	b.n	8003594 <_printf_i+0xf4>
 800363a:	4827      	ldr	r0, [pc, #156]	@ (80036d8 <_printf_i+0x238>)
 800363c:	e7e9      	b.n	8003612 <_printf_i+0x172>
 800363e:	6823      	ldr	r3, [r4, #0]
 8003640:	f023 0320 	bic.w	r3, r3, #32
 8003644:	6023      	str	r3, [r4, #0]
 8003646:	e7f6      	b.n	8003636 <_printf_i+0x196>
 8003648:	4616      	mov	r6, r2
 800364a:	e7bd      	b.n	80035c8 <_printf_i+0x128>
 800364c:	6833      	ldr	r3, [r6, #0]
 800364e:	6825      	ldr	r5, [r4, #0]
 8003650:	6961      	ldr	r1, [r4, #20]
 8003652:	1d18      	adds	r0, r3, #4
 8003654:	6030      	str	r0, [r6, #0]
 8003656:	062e      	lsls	r6, r5, #24
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	d501      	bpl.n	8003660 <_printf_i+0x1c0>
 800365c:	6019      	str	r1, [r3, #0]
 800365e:	e002      	b.n	8003666 <_printf_i+0x1c6>
 8003660:	0668      	lsls	r0, r5, #25
 8003662:	d5fb      	bpl.n	800365c <_printf_i+0x1bc>
 8003664:	8019      	strh	r1, [r3, #0]
 8003666:	2300      	movs	r3, #0
 8003668:	6123      	str	r3, [r4, #16]
 800366a:	4616      	mov	r6, r2
 800366c:	e7bc      	b.n	80035e8 <_printf_i+0x148>
 800366e:	6833      	ldr	r3, [r6, #0]
 8003670:	1d1a      	adds	r2, r3, #4
 8003672:	6032      	str	r2, [r6, #0]
 8003674:	681e      	ldr	r6, [r3, #0]
 8003676:	6862      	ldr	r2, [r4, #4]
 8003678:	2100      	movs	r1, #0
 800367a:	4630      	mov	r0, r6
 800367c:	f7fc fda8 	bl	80001d0 <memchr>
 8003680:	b108      	cbz	r0, 8003686 <_printf_i+0x1e6>
 8003682:	1b80      	subs	r0, r0, r6
 8003684:	6060      	str	r0, [r4, #4]
 8003686:	6863      	ldr	r3, [r4, #4]
 8003688:	6123      	str	r3, [r4, #16]
 800368a:	2300      	movs	r3, #0
 800368c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003690:	e7aa      	b.n	80035e8 <_printf_i+0x148>
 8003692:	6923      	ldr	r3, [r4, #16]
 8003694:	4632      	mov	r2, r6
 8003696:	4649      	mov	r1, r9
 8003698:	4640      	mov	r0, r8
 800369a:	47d0      	blx	sl
 800369c:	3001      	adds	r0, #1
 800369e:	d0ad      	beq.n	80035fc <_printf_i+0x15c>
 80036a0:	6823      	ldr	r3, [r4, #0]
 80036a2:	079b      	lsls	r3, r3, #30
 80036a4:	d413      	bmi.n	80036ce <_printf_i+0x22e>
 80036a6:	68e0      	ldr	r0, [r4, #12]
 80036a8:	9b03      	ldr	r3, [sp, #12]
 80036aa:	4298      	cmp	r0, r3
 80036ac:	bfb8      	it	lt
 80036ae:	4618      	movlt	r0, r3
 80036b0:	e7a6      	b.n	8003600 <_printf_i+0x160>
 80036b2:	2301      	movs	r3, #1
 80036b4:	4632      	mov	r2, r6
 80036b6:	4649      	mov	r1, r9
 80036b8:	4640      	mov	r0, r8
 80036ba:	47d0      	blx	sl
 80036bc:	3001      	adds	r0, #1
 80036be:	d09d      	beq.n	80035fc <_printf_i+0x15c>
 80036c0:	3501      	adds	r5, #1
 80036c2:	68e3      	ldr	r3, [r4, #12]
 80036c4:	9903      	ldr	r1, [sp, #12]
 80036c6:	1a5b      	subs	r3, r3, r1
 80036c8:	42ab      	cmp	r3, r5
 80036ca:	dcf2      	bgt.n	80036b2 <_printf_i+0x212>
 80036cc:	e7eb      	b.n	80036a6 <_printf_i+0x206>
 80036ce:	2500      	movs	r5, #0
 80036d0:	f104 0619 	add.w	r6, r4, #25
 80036d4:	e7f5      	b.n	80036c2 <_printf_i+0x222>
 80036d6:	bf00      	nop
 80036d8:	08003829 	.word	0x08003829
 80036dc:	0800383a 	.word	0x0800383a

080036e0 <memmove>:
 80036e0:	4288      	cmp	r0, r1
 80036e2:	b510      	push	{r4, lr}
 80036e4:	eb01 0402 	add.w	r4, r1, r2
 80036e8:	d902      	bls.n	80036f0 <memmove+0x10>
 80036ea:	4284      	cmp	r4, r0
 80036ec:	4623      	mov	r3, r4
 80036ee:	d807      	bhi.n	8003700 <memmove+0x20>
 80036f0:	1e43      	subs	r3, r0, #1
 80036f2:	42a1      	cmp	r1, r4
 80036f4:	d008      	beq.n	8003708 <memmove+0x28>
 80036f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80036fe:	e7f8      	b.n	80036f2 <memmove+0x12>
 8003700:	4402      	add	r2, r0
 8003702:	4601      	mov	r1, r0
 8003704:	428a      	cmp	r2, r1
 8003706:	d100      	bne.n	800370a <memmove+0x2a>
 8003708:	bd10      	pop	{r4, pc}
 800370a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800370e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003712:	e7f7      	b.n	8003704 <memmove+0x24>

08003714 <_sbrk_r>:
 8003714:	b538      	push	{r3, r4, r5, lr}
 8003716:	4d06      	ldr	r5, [pc, #24]	@ (8003730 <_sbrk_r+0x1c>)
 8003718:	2300      	movs	r3, #0
 800371a:	4604      	mov	r4, r0
 800371c:	4608      	mov	r0, r1
 800371e:	602b      	str	r3, [r5, #0]
 8003720:	f7fd fa34 	bl	8000b8c <_sbrk>
 8003724:	1c43      	adds	r3, r0, #1
 8003726:	d102      	bne.n	800372e <_sbrk_r+0x1a>
 8003728:	682b      	ldr	r3, [r5, #0]
 800372a:	b103      	cbz	r3, 800372e <_sbrk_r+0x1a>
 800372c:	6023      	str	r3, [r4, #0]
 800372e:	bd38      	pop	{r3, r4, r5, pc}
 8003730:	200002b4 	.word	0x200002b4

08003734 <memcpy>:
 8003734:	440a      	add	r2, r1
 8003736:	4291      	cmp	r1, r2
 8003738:	f100 33ff 	add.w	r3, r0, #4294967295
 800373c:	d100      	bne.n	8003740 <memcpy+0xc>
 800373e:	4770      	bx	lr
 8003740:	b510      	push	{r4, lr}
 8003742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003746:	f803 4f01 	strb.w	r4, [r3, #1]!
 800374a:	4291      	cmp	r1, r2
 800374c:	d1f9      	bne.n	8003742 <memcpy+0xe>
 800374e:	bd10      	pop	{r4, pc}

08003750 <_realloc_r>:
 8003750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003754:	4680      	mov	r8, r0
 8003756:	4615      	mov	r5, r2
 8003758:	460c      	mov	r4, r1
 800375a:	b921      	cbnz	r1, 8003766 <_realloc_r+0x16>
 800375c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003760:	4611      	mov	r1, r2
 8003762:	f7ff bc4b 	b.w	8002ffc <_malloc_r>
 8003766:	b92a      	cbnz	r2, 8003774 <_realloc_r+0x24>
 8003768:	f7ff fbdc 	bl	8002f24 <_free_r>
 800376c:	2400      	movs	r4, #0
 800376e:	4620      	mov	r0, r4
 8003770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003774:	f000 f81a 	bl	80037ac <_malloc_usable_size_r>
 8003778:	4285      	cmp	r5, r0
 800377a:	4606      	mov	r6, r0
 800377c:	d802      	bhi.n	8003784 <_realloc_r+0x34>
 800377e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003782:	d8f4      	bhi.n	800376e <_realloc_r+0x1e>
 8003784:	4629      	mov	r1, r5
 8003786:	4640      	mov	r0, r8
 8003788:	f7ff fc38 	bl	8002ffc <_malloc_r>
 800378c:	4607      	mov	r7, r0
 800378e:	2800      	cmp	r0, #0
 8003790:	d0ec      	beq.n	800376c <_realloc_r+0x1c>
 8003792:	42b5      	cmp	r5, r6
 8003794:	462a      	mov	r2, r5
 8003796:	4621      	mov	r1, r4
 8003798:	bf28      	it	cs
 800379a:	4632      	movcs	r2, r6
 800379c:	f7ff ffca 	bl	8003734 <memcpy>
 80037a0:	4621      	mov	r1, r4
 80037a2:	4640      	mov	r0, r8
 80037a4:	f7ff fbbe 	bl	8002f24 <_free_r>
 80037a8:	463c      	mov	r4, r7
 80037aa:	e7e0      	b.n	800376e <_realloc_r+0x1e>

080037ac <_malloc_usable_size_r>:
 80037ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037b0:	1f18      	subs	r0, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	bfbc      	itt	lt
 80037b6:	580b      	ldrlt	r3, [r1, r0]
 80037b8:	18c0      	addlt	r0, r0, r3
 80037ba:	4770      	bx	lr

080037bc <_init>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	bf00      	nop
 80037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c2:	bc08      	pop	{r3}
 80037c4:	469e      	mov	lr, r3
 80037c6:	4770      	bx	lr

080037c8 <_fini>:
 80037c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ca:	bf00      	nop
 80037cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ce:	bc08      	pop	{r3}
 80037d0:	469e      	mov	lr, r3
 80037d2:	4770      	bx	lr
