// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/30/2025 13:18:47"

// 
// Device: Altera 10CL040YF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	reset_n,
	led,
	unused_pin_l6,
	led_nios,
	esc_sclk_pin_m2,
	esc_ss_n_pin_m1,
	esc_cs_export_pin_m4,
	esc_mosi_pin_m3,
	esc_miso_pin_n2,
	esc_eepdone_input_export_pin_n1,
	reserved_reset_n,
	unused_pin_p2,
	unused_pin_p1,
	unused_pin_r2);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	reset_n;
output 	led;
output 	unused_pin_l6;
output 	led_nios;
output 	esc_sclk_pin_m2;
output 	esc_ss_n_pin_m1;
output 	esc_cs_export_pin_m4;
output 	esc_mosi_pin_m3;
input 	esc_miso_pin_n2;
input 	esc_eepdone_input_export_pin_n1;
input 	reserved_reset_n;
output 	unused_pin_p2;
output 	unused_pin_p1;
output 	unused_pin_r2;

// Design Ports Information
// led	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_l6	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_nios	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_sclk_pin_m2	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_ss_n_pin_m1	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_cs_export_pin_m4	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_mosi_pin_m3	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserved_reset_n	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p2	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p1	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_r2	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_eepdone_input_export_pin_n1	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_miso_pin_n2	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \reserved_reset_n~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u0|count[0]~32_combout ;
wire \u0|count[0]~33 ;
wire \u0|count[1]~34_combout ;
wire \u0|count[1]~35 ;
wire \u0|count[2]~36_combout ;
wire \u0|count[2]~37 ;
wire \u0|count[3]~38_combout ;
wire \u0|count[3]~39 ;
wire \u0|count[4]~40_combout ;
wire \u0|count[4]~41 ;
wire \u0|count[5]~42_combout ;
wire \u0|count[5]~43 ;
wire \u0|count[6]~44_combout ;
wire \u0|count[6]~45 ;
wire \u0|count[7]~46_combout ;
wire \u0|count[7]~47 ;
wire \u0|count[8]~48_combout ;
wire \u0|count[8]~49 ;
wire \u0|count[9]~50_combout ;
wire \u0|count[9]~51 ;
wire \u0|count[10]~52_combout ;
wire \u0|count[10]~53 ;
wire \u0|count[11]~54_combout ;
wire \u0|count[11]~55 ;
wire \u0|count[12]~56_combout ;
wire \u0|count[12]~57 ;
wire \u0|count[13]~58_combout ;
wire \u0|count[13]~59 ;
wire \u0|count[14]~60_combout ;
wire \u0|count[14]~61 ;
wire \u0|count[15]~62_combout ;
wire \u0|count[15]~63 ;
wire \u0|count[16]~64_combout ;
wire \u0|count[16]~65 ;
wire \u0|count[17]~66_combout ;
wire \u0|count[17]~67 ;
wire \u0|count[18]~68_combout ;
wire \u0|count[18]~69 ;
wire \u0|count[19]~70_combout ;
wire \u0|count[19]~71 ;
wire \u0|count[20]~72_combout ;
wire \u0|count[20]~73 ;
wire \u0|count[21]~74_combout ;
wire \u0|count[21]~75 ;
wire \u0|count[22]~76_combout ;
wire \u0|count[22]~77 ;
wire \u0|count[23]~78_combout ;
wire \u0|count[23]~79 ;
wire \u0|count[24]~80_combout ;
wire \u0|count[24]~81 ;
wire \u0|count[25]~82_combout ;
wire \u0|count[25]~83 ;
wire \u0|count[26]~84_combout ;
wire \u0|count[26]~85 ;
wire \u0|count[27]~86_combout ;
wire \u0|count[27]~87 ;
wire \u0|count[28]~88_combout ;
wire \u0|count[28]~89 ;
wire \u0|count[29]~90_combout ;
wire \u0|count[29]~91 ;
wire \u0|count[30]~92_combout ;
wire \u0|count[30]~93 ;
wire \u0|count[31]~94_combout ;
wire \u0|LessThan0~1_combout ;
wire \u0|LessThan0~6_combout ;
wire \u0|LessThan0~3_combout ;
wire \u0|LessThan0~2_combout ;
wire \u0|LessThan0~4_combout ;
wire \u0|LessThan0~5_combout ;
wire \u0|LessThan0~7_combout ;
wire \u0|LessThan0~0_combout ;
wire \u0|LessThan0~8_combout ;
wire \u0|led_output~0_combout ;
wire \u0|led_output~q ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_n~input_o ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain~1_combout ;
wire \u1|rst_controller|r_sync_rst_chain~0_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u1|rst_controller|WideOr0~0_combout ;
wire \u1|rst_controller|r_sync_rst~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ;
wire \u1|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ;
wire \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|always2~0_combout ;
wire \u1|rst_controller|r_early_rst~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u1|nios|cpu|Equal0~4_combout ;
wire \u1|nios|cpu|Equal0~14_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ;
wire \u1|nios|cpu|Equal62~5_combout ;
wire \u1|nios|cpu|Equal0~3_combout ;
wire \u1|nios|cpu|D_op_opx_rsv00~0_combout ;
wire \u1|nios|cpu|Equal62~6_combout ;
wire \u1|nios|cpu|Equal62~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \u1|nios|cpu|Equal62~10_combout ;
wire \u1|nios|cpu|Equal62~9_combout ;
wire \u1|nios|cpu|D_op_opx_rsv17~0_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \u1|nios|cpu|Equal62~4_combout ;
wire \u1|nios|cpu|D_op_cmpge~0_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ;
wire \u1|nios|cpu|Equal0~16_combout ;
wire \u1|nios|cpu|Equal0~12_combout ;
wire \u1|nios|cpu|D_ctrl_exception~0_combout ;
wire \u1|nios|cpu|D_ctrl_exception~1_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ;
wire \u1|nios|cpu|Equal0~17_combout ;
wire \u1|nios|cpu|Equal0~11_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \u1|nios|cpu|D_ctrl_exception~2_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~2_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~0_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \u1|nios|cpu|Equal62~1_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~4_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~5_combout ;
wire \u1|nios|cpu|F_valid~0_combout ;
wire \u1|nios|cpu|D_valid~q ;
wire \u1|nios|cpu|R_valid~feeder_combout ;
wire \u1|nios|cpu|R_valid~q ;
wire \u1|nios|cpu|Equal0~5_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~3_combout ;
wire \u1|nios|cpu|E_alu_sub~0_combout ;
wire \u1|nios|cpu|E_alu_sub~q ;
wire \u1|nios|cpu|Add1~15_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~1_combout ;
wire \u1|nios|cpu|R_ctrl_hi_imm16~q ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u1|nios|cpu|Equal62~13_combout ;
wire \u1|nios|cpu|Equal62~14_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~1_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ;
wire \u1|nios|cpu|R_ctrl_force_src2_zero~q ;
wire \u1|nios|cpu|E_src2[10]~15_combout ;
wire \u1|nios|cpu|R_src2_lo[8]~7_combout ;
wire \u1|nios|cpu|Add1~10_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~1_combout ;
wire \u1|nios|cpu|R_ctrl_jmp_direct~q ;
wire \u1|nios|cpu|E_valid_from_R~0_combout ;
wire \u1|nios|cpu|E_valid_from_R~q ;
wire \u1|nios|cpu|R_src1~30_combout ;
wire \u1|nios|cpu|D_ctrl_mem8~1_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~6_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~7_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \u1|nios|cpu|Equal62~12_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~4_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~8_combout ;
wire \u1|nios|cpu|R_ctrl_retaddr~q ;
wire \u1|nios|cpu|R_ctrl_br_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_br_nxt~1_combout ;
wire \u1|nios|cpu|R_ctrl_br~q ;
wire \u1|nios|cpu|R_src1~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ;
wire \u1|nios|cpu|F_iw[25]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ;
wire \u1|led|always0~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ;
wire \u1|nios|cpu|F_iw[31]~55_combout ;
wire \u1|nios|cpu|Equal62~3_combout ;
wire \u1|nios|cpu|D_op_rdctl~combout ;
wire \u1|nios|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u1|nios|cpu|E_alu_result~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~2_combout ;
wire \u1|esc_spi|wr_strobe~q ;
wire \u1|esc_spi|slaveselect_wr_strobe~0_combout ;
wire \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ;
wire \u1|mm_interconnect_0|router|always1~0_combout ;
wire \u1|mm_interconnect_0|router|Equal7~0_combout ;
wire \u1|debug|av_waitrequest~0_combout ;
wire \u1|debug|av_waitrequest~q ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \u1|nios|cpu|F_pc_plus_one[5]~11 ;
wire \u1|nios|cpu|F_pc_plus_one[6]~12_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout ;
wire \u1|nios|cpu|R_src2_lo[9]~6_combout ;
wire \u1|nios|cpu|Add1~9_combout ;
wire \u1|nios|cpu|R_src2_lo[7]~8_combout ;
wire \u1|nios|cpu|Add1~11_combout ;
wire \u1|nios|cpu|R_src2_lo[6]~9_combout ;
wire \u1|nios|cpu|Add1~12_combout ;
wire \u1|nios|cpu|R_src2_lo[5]~10_combout ;
wire \u1|nios|cpu|Add1~13_combout ;
wire \u1|nios|cpu|E_mem_byte_en[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[7]~15_combout ;
wire \u1|nios|cpu|D_ctrl_mem32~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_aligning_data~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ;
wire \u1|debug|av_waitrequest~1_combout ;
wire \u1|debug|fifo_rd~2_combout ;
wire \u1|debug|wr_rfifo~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u1|debug|fifo_rd~3_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|debug|t_dav~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ;
wire \u1|debug|read_0~q ;
wire \u1|debug|pause_irq~0_combout ;
wire \u1|debug|pause_irq~q ;
wire \u1|debug|Add0~1 ;
wire \u1|debug|Add0~3 ;
wire \u1|debug|Add0~5 ;
wire \u1|debug|Add0~6_combout ;
wire \u1|debug|Add0~7 ;
wire \u1|debug|Add0~8_combout ;
wire \u1|debug|LessThan1~1_combout ;
wire \u1|debug|Add0~9 ;
wire \u1|debug|Add0~11 ;
wire \u1|debug|Add0~12_combout ;
wire \u1|debug|Add0~10_combout ;
wire \u1|debug|Add0~2_combout ;
wire \u1|debug|Add0~0_combout ;
wire \u1|debug|Add0~4_combout ;
wire \u1|debug|LessThan1~0_combout ;
wire \u1|debug|LessThan1~2_combout ;
wire \u1|debug|fifo_AF~q ;
wire \u1|debug|ien_AF~feeder_combout ;
wire \u1|nios|cpu|E_new_inst~q ;
wire \u1|nios|cpu|D_ctrl_st~0_combout ;
wire \u1|nios|cpu|R_ctrl_st~q ;
wire \u1|nios|cpu|E_st_stall~combout ;
wire \u1|nios|cpu|d_write~q ;
wire \u1|debug|ien_AE~2_combout ;
wire \u1|debug|ien_AF~q ;
wire \u1|debug|av_readdata[8]~0_combout ;
wire \u1|esc_spi|p1_data_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~3_combout ;
wire \u1|esc_spi|p1_data_wr_strobe~combout ;
wire \u1|esc_spi|data_wr_strobe~q ;
wire \u1|esc_spi|p1_slowcount[1]~1_combout ;
wire \u1|esc_spi|p1_slowcount[2]~0_combout ;
wire \u1|esc_spi|p1_slowcount[0]~2_combout ;
wire \u1|esc_spi|Equal2~0_combout ;
wire \u1|esc_spi|Add1~0_combout ;
wire \u1|esc_spi|always11~0_combout ;
wire \u1|esc_spi|Add1~1 ;
wire \u1|esc_spi|Add1~2_combout ;
wire \u1|esc_spi|state~1_combout ;
wire \u1|esc_spi|Add1~3 ;
wire \u1|esc_spi|Add1~4_combout ;
wire \u1|esc_spi|Add1~5 ;
wire \u1|esc_spi|Add1~6_combout ;
wire \u1|esc_spi|Equal9~0_combout ;
wire \u1|esc_spi|Add1~7 ;
wire \u1|esc_spi|Add1~8_combout ;
wire \u1|esc_spi|state~0_combout ;
wire \u1|esc_spi|transaction_primed~0_combout ;
wire \u1|esc_spi|transaction_primed~q ;
wire \u1|esc_spi|transmitting~0_combout ;
wire \u1|esc_spi|transmitting~q ;
wire \u1|esc_spi|tx_holding_primed~0_combout ;
wire \u1|esc_spi|tx_holding_primed~q ;
wire \u1|esc_spi|TRDY~0_combout ;
wire \u1|esc_spi|status_wr_strobe~combout ;
wire \u1|esc_spi|TOE~0_combout ;
wire \u1|esc_spi|TOE~q ;
wire \u1|esc_spi|p1_data_rd_strobe~0_combout ;
wire \u1|esc_spi|p1_rd_strobe~0_combout ;
wire \u1|esc_spi|rd_strobe~q ;
wire \u1|esc_spi|p1_data_rd_strobe~combout ;
wire \u1|esc_spi|data_rd_strobe~q ;
wire \u1|esc_spi|RRDY~0_combout ;
wire \u1|esc_spi|RRDY~q ;
wire \u1|esc_spi|ROE~0_combout ;
wire \u1|esc_spi|ROE~q ;
wire \u1|esc_spi|E~combout ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~combout ;
wire \u1|esc_spi|data_to_cpu[8]~3_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~7_combout ;
wire \u1|esc_spi|data_to_cpu[8]~2_combout ;
wire \u1|esc_spi|control_wr_strobe~combout ;
wire \u1|esc_spi|iE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[8]~6_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~8_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ;
wire \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \u1|nios|cpu|W_rf_wr_data[11]~12_combout ;
wire \u1|nios|cpu|W_rf_wr_data[12]~11_combout ;
wire \u1|nios|cpu|W_rf_wr_data[13]~10_combout ;
wire \u1|nios|cpu|E_st_data[15]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a79 ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u1|debug|r_val~feeder_combout ;
wire \u1|debug|r_val~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|debug|r_val~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|debug|fifo_wr~0_combout ;
wire \u1|debug|fifo_wr~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~10_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~11_combout ;
wire \u1|nios|cpu|E_mem_byte_en[2]~1_combout ;
wire \u1|nios|cpu|d_byteenable[3]~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u1|nios|cpu|E_src2[21]~12_combout ;
wire \u1|nios|cpu|D_op_opx_rsv63~0_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \u1|nios|cpu|Equal0~6_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u1|nios|cpu|R_src2_hi~0_combout ;
wire \u1|nios|cpu|Add1~69_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \u1|nios|cpu|E_mem_byte_en[3]~2_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~0_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~1_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~q ;
wire \u1|nios|cpu|R_src2_hi[15]~1_combout ;
wire \u1|nios|cpu|R_src2_hi[15]~2_combout ;
wire \u1|nios|cpu|Add1~59_combout ;
wire \u1|nios|cpu|R_src1[31]~34_combout ;
wire \u1|nios|cpu|R_src1[30]~38_combout ;
wire \u1|nios|cpu|E_src2[30]~6_combout ;
wire \u1|nios|cpu|Add1~60_combout ;
wire \u1|nios|cpu|R_src1[29]~36_combout ;
wire \u1|nios|cpu|E_src2[29]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ;
wire \u1|nios|cpu|E_st_data[14]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24_combout ;
wire \u1|nios|cpu|E_st_data[18]~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \u1|nios|cpu|E_st_data[22]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ;
wire \u1|nios|cpu|E_st_data[23]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ;
wire \u1|nios|cpu|d_writedata[25]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \u1|nios|cpu|d_writedata[27]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout ;
wire \u1|nios|cpu|F_iw[19]~40_combout ;
wire \u1|nios|cpu|Add1~61_combout ;
wire \u1|nios|cpu|R_src1[28]~37_combout ;
wire \u1|nios|cpu|E_src2[28]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a82 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ;
wire \u1|nios|cpu|F_iw[18]~41_combout ;
wire \u1|nios|cpu|hbreak_pending_nxt~0_combout ;
wire \u1|nios|cpu|hbreak_pending~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~q ;
wire \u1|nios|cpu|hbreak_req~0_combout ;
wire \u1|nios|cpu|F_iw[18]~58_combout ;
wire \u1|nios|cpu|Add1~62_combout ;
wire \u1|nios|cpu|R_src1[27]~39_combout ;
wire \u1|nios|cpu|E_src2[27]~7_combout ;
wire \u1|nios|cpu|Add1~63_combout ;
wire \u1|nios|cpu|E_src2[26]~8_combout ;
wire \u1|nios|cpu|Add1~64_combout ;
wire \u1|nios|cpu|R_src1[25]~41_combout ;
wire \u1|nios|cpu|R_src1[24]~42_combout ;
wire \u1|nios|cpu|E_src2[23]~11_combout ;
wire \u1|nios|cpu|Add1~67_combout ;
wire \u1|nios|cpu|R_src1[22]~35_combout ;
wire \u1|nios|cpu|R_src1[20]~45_combout ;
wire \u1|nios|cpu|E_src2[20]~13_combout ;
wire \u1|nios|cpu|Add1~70_combout ;
wire \u1|nios|cpu|E_src2[19]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ;
wire \u1|nios|cpu|F_iw[9]~45_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49_combout ;
wire \u1|nios|cpu|F_iw[9]~46_combout ;
wire \u1|nios|cpu|Add1~71_combout ;
wire \u1|nios|cpu|E_src2[18]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \u1|nios|cpu|F_iw[8]~33_combout ;
wire \u1|nios|cpu|F_iw[8]~34_combout ;
wire \u1|nios|cpu|Add1~0_combout ;
wire \u1|nios|cpu|E_src2[17]~1_combout ;
wire \u1|nios|cpu|Add1~1_combout ;
wire \u1|nios|cpu|E_src1[17]~1_combout ;
wire \u1|nios|cpu|E_src1[16]~2_combout ;
wire \u1|nios|cpu|E_src2[16]~2_combout ;
wire \u1|nios|cpu|Add1~2_combout ;
wire \u1|nios|cpu|E_src1[15]~3_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[13]~5_combout ;
wire \u1|nios|cpu|F_pc_plus_one[9]~19 ;
wire \u1|nios|cpu|F_pc_plus_one[10]~21 ;
wire \u1|nios|cpu|F_pc_plus_one[11]~22_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[11]~7_combout ;
wire \u1|nios|cpu|F_pc_plus_one[11]~23 ;
wire \u1|nios|cpu|F_pc_plus_one[12]~25 ;
wire \u1|nios|cpu|F_pc_plus_one[13]~26_combout ;
wire \u1|nios|cpu|R_src2_lo[14]~1_combout ;
wire \u1|nios|cpu|Add1~4_combout ;
wire \u1|nios|cpu|E_src1[13]~5_combout ;
wire \u1|nios|cpu|Add1~6_combout ;
wire \u1|nios|cpu|R_src2_lo[11]~4_combout ;
wire \u1|nios|cpu|Add1~7_combout ;
wire \u1|nios|cpu|Add1~8_combout ;
wire \u1|nios|cpu|E_src1[10]~8_combout ;
wire \u1|nios|cpu|F_pc_plus_one[6]~13 ;
wire \u1|nios|cpu|F_pc_plus_one[7]~15 ;
wire \u1|nios|cpu|F_pc_plus_one[8]~16_combout ;
wire \u1|nios|cpu|Add1~40 ;
wire \u1|nios|cpu|Add1~42 ;
wire \u1|nios|cpu|Add1~44 ;
wire \u1|nios|cpu|Add1~46 ;
wire \u1|nios|cpu|Add1~48 ;
wire \u1|nios|cpu|Add1~50 ;
wire \u1|nios|cpu|Add1~52 ;
wire \u1|nios|cpu|Add1~53_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout ;
wire \u1|nios|cpu|F_pc_plus_one[13]~27 ;
wire \u1|nios|cpu|F_pc_plus_one[14]~28_combout ;
wire \u1|nios|cpu|Add1~54 ;
wire \u1|nios|cpu|Add1~55_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout ;
wire \u1|nios|cpu|F_pc_plus_one[14]~29 ;
wire \u1|nios|cpu|F_pc_plus_one[15]~30_combout ;
wire \u1|nios|cpu|Add1~56 ;
wire \u1|nios|cpu|Add1~58 ;
wire \u1|nios|cpu|Add1~73 ;
wire \u1|nios|cpu|Add1~75 ;
wire \u1|nios|cpu|Add1~77 ;
wire \u1|nios|cpu|Add1~79 ;
wire \u1|nios|cpu|Add1~81 ;
wire \u1|nios|cpu|Add1~83 ;
wire \u1|nios|cpu|Add1~85 ;
wire \u1|nios|cpu|Add1~87 ;
wire \u1|nios|cpu|Add1~89 ;
wire \u1|nios|cpu|Add1~91 ;
wire \u1|nios|cpu|Add1~93 ;
wire \u1|nios|cpu|Add1~95 ;
wire \u1|nios|cpu|Add1~96_combout ;
wire \u1|nios|cpu|E_logic_result[31]~17_combout ;
wire \u1|nios|cpu|W_alu_result[31]~19_combout ;
wire \u1|nios|cpu|Equal62~7_combout ;
wire \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_rot_right~q ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot_right~q ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[18]~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[13]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[12]~6_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[11]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[10]~8_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[9]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[8]~10_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[7]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[5]~12_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[4]~14_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~2_combout ;
wire \u1|nios|cpu|R_ctrl_shift_logical~q ;
wire \u1|nios|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~2_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~3_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot~q ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[31]~22_combout ;
wire \u1|nios|cpu|d_writedata[31]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \u1|nios|cpu|Add1~94_combout ;
wire \u1|nios|cpu|E_logic_result[30]~22_combout ;
wire \u1|nios|cpu|W_alu_result[30]~23_combout ;
wire \u1|nios|cpu|W_rf_wr_data[30]~26_combout ;
wire \u1|nios|cpu|d_writedata[29]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a93 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \u1|nios|cpu|E_logic_result[29]~20_combout ;
wire \u1|nios|cpu|Add1~92_combout ;
wire \u1|nios|cpu|W_alu_result[29]~21_combout ;
wire \u1|nios|cpu|W_rf_wr_data[29]~24_combout ;
wire \u1|nios|cpu|d_writedata[28]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \u1|nios|cpu|E_logic_result[28]~21_combout ;
wire \u1|nios|cpu|Add1~90_combout ;
wire \u1|nios|cpu|W_alu_result[28]~22_combout ;
wire \u1|nios|cpu|W_rf_wr_data[28]~25_combout ;
wire \u1|nios|cpu|d_writedata[26]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a91 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \u1|nios|cpu|E_logic_result[27]~23_combout ;
wire \u1|nios|cpu|Add1~88_combout ;
wire \u1|nios|cpu|W_alu_result[27]~24_combout ;
wire \u1|nios|cpu|W_rf_wr_data[27]~27_combout ;
wire \u1|nios|cpu|R_src1[26]~40_combout ;
wire \u1|nios|cpu|E_logic_result[26]~24_combout ;
wire \u1|nios|cpu|Add1~86_combout ;
wire \u1|nios|cpu|W_alu_result[26]~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[26]~28_combout ;
wire \u1|nios|cpu|E_src2[25]~9_combout ;
wire \u1|nios|cpu|Add1~65_combout ;
wire \u1|nios|cpu|Add1~84_combout ;
wire \u1|nios|cpu|E_logic_result[25]~25_combout ;
wire \u1|nios|cpu|W_alu_result[25]~26_combout ;
wire \u1|nios|cpu|W_rf_wr_data[25]~29_combout ;
wire \u1|nios|cpu|E_src2[24]~10_combout ;
wire \u1|nios|cpu|Add1~66_combout ;
wire \u1|nios|cpu|Add1~82_combout ;
wire \u1|nios|cpu|E_logic_result[24]~26_combout ;
wire \u1|nios|cpu|W_alu_result[24]~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \u1|nios|cpu|W_rf_wr_data[24]~30_combout ;
wire \u1|nios|cpu|R_src1[23]~43_combout ;
wire \u1|nios|cpu|E_logic_result[23]~27_combout ;
wire \u1|nios|cpu|Add1~80_combout ;
wire \u1|nios|cpu|W_alu_result[23]~28_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a87 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~12_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~3_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[23]~31_combout ;
wire \u1|nios|cpu|E_src2[22]~3_combout ;
wire \u1|nios|cpu|Add1~68_combout ;
wire \u1|nios|cpu|Add1~78_combout ;
wire \u1|nios|cpu|E_logic_result[22]~19_combout ;
wire \u1|nios|cpu|W_alu_result[22]~20_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~13_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~9_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~4_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[22]~23_combout ;
wire \u1|nios|cpu|R_src1[21]~44_combout ;
wire \u1|nios|cpu|Add1~76_combout ;
wire \u1|nios|cpu|E_logic_result[21]~28_combout ;
wire \u1|nios|cpu|W_alu_result[21]~29_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~14_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~5_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[21]~32_combout ;
wire \u1|nios|cpu|E_st_data[20]~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~6_combout ;
wire \u1|nios|cpu|E_logic_result[20]~29_combout ;
wire \u1|nios|cpu|Add1~74_combout ;
wire \u1|nios|cpu|W_alu_result[20]~30_combout ;
wire \u1|nios|cpu|W_rf_wr_data[20]~33_combout ;
wire \u1|nios|cpu|R_src1[19]~46_combout ;
wire \u1|nios|cpu|Add1~72_combout ;
wire \u1|nios|cpu|E_logic_result[19]~30_combout ;
wire \u1|nios|cpu|W_alu_result[19]~31_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~15_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~7_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[19]~34_combout ;
wire \u1|nios|cpu|E_src1[18]~0_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[16]~0_combout ;
wire \u1|nios|cpu|Add1~57_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[16]~1_combout ;
wire \u1|nios|cpu|F_pc_plus_one[15]~31 ;
wire \u1|nios|cpu|F_pc_plus_one[16]~32_combout ;
wire \u1|nios|cpu|E_logic_result[18]~0_combout ;
wire \u1|nios|cpu|W_alu_result[18]~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~8_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~0_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[18]~5_combout ;
wire \u1|nios|cpu|E_st_data[17]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~1_combout ;
wire \u1|nios|cpu|E_logic_result[17]~1_combout ;
wire \u1|nios|cpu|W_alu_result[17]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[17]~6_combout ;
wire \u1|nios|cpu|E_st_data[21]~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~2_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[16]~7_combout ;
wire \u1|nios|cpu|E_src1[14]~4_combout ;
wire \u1|nios|cpu|F_pc_plus_one[12]~24_combout ;
wire \u1|nios|cpu|Add1~49_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[12]~6_combout ;
wire \u1|nios|cpu|E_logic_result[14]~4_combout ;
wire \u1|nios|cpu|W_alu_result[14]~4_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ;
wire \u1|debug|rvalid~0_combout ;
wire \u1|debug|rvalid~q ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~9_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ;
wire \u1|esc_spi|data_to_cpu[11]~4_combout ;
wire \u1|esc_spi|p1_data_to_cpu[15]~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~8_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~2_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data_en~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[15]~8_combout ;
wire \u1|nios|cpu|E_st_data[12]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a78 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u1|debug|woverflow~3_combout ;
wire \u1|debug|woverflow~2_combout ;
wire \u1|debug|woverflow~q ;
wire \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[14]~11_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[14]~6_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~3_combout ;
wire \u1|nios|cpu|W_rf_wr_data[14]~9_combout ;
wire \u1|nios|cpu|R_src2_lo[13]~2_combout ;
wire \u1|nios|cpu|Add1~5_combout ;
wire \u1|nios|cpu|Add1~47_combout ;
wire \u1|nios|cpu|E_logic_result[13]~5_combout ;
wire \u1|nios|cpu|W_alu_result[13]~5_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u1|debug|ac~0_combout ;
wire \u1|debug|ac~1_combout ;
wire \u1|debug|ac~q ;
wire \u1|esc_spi|data_to_cpu[7]~1_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[10]~feeder_combout ;
wire \u1|esc_spi|SSO_reg~feeder_combout ;
wire \u1|esc_spi|SSO_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[10]~2_combout ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[10]~3_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[10]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[10]~3_combout ;
wire \u1|nios|cpu|E_src1[12]~6_combout ;
wire \u1|nios|cpu|F_pc_plus_one[10]~20_combout ;
wire \u1|nios|cpu|Add1~45_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[10]~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[9]~13_combout ;
wire \u1|debug|LessThan0~0_combout ;
wire \u1|debug|LessThan0~1_combout ;
wire \u1|debug|fifo_AE~q ;
wire \u1|debug|ien_AE~q ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ;
wire \u1|esc_spi|EOP~8_combout ;
wire \u1|esc_spi|EOP~5_combout ;
wire \u1|esc_spi|EOP~6_combout ;
wire \u1|esc_spi|EOP~7_combout ;
wire \u1|esc_spi|EOP~9_combout ;
wire \u1|esc_spi|SCLK_reg~0_combout ;
wire \u1|esc_spi|SCLK_reg~1_combout ;
wire \u1|esc_spi|SCLK_reg~q ;
wire \u1|esc_spi|shift_reg~2_combout ;
wire \u1|esc_spi|tx_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|write_tx_holding~combout ;
wire \u1|esc_spi|tx_holding_reg[2]~feeder_combout ;
wire \u1|esc_spi|tx_holding_reg[1]~feeder_combout ;
wire \u1|esc_spi|tx_holding_reg[0]~feeder_combout ;
wire \esc_miso_pin_n2~input_o ;
wire \u1|esc_spi|MISO_reg~0_combout ;
wire \u1|esc_spi|MISO_reg~q ;
wire \u1|esc_spi|shift_reg~10_combout ;
wire \u1|esc_spi|shift_reg[4]~11_combout ;
wire \u1|esc_spi|shift_reg~9_combout ;
wire \u1|esc_spi|shift_reg~8_combout ;
wire \u1|esc_spi|shift_reg~7_combout ;
wire \u1|esc_spi|rx_holding_reg[2]~feeder_combout ;
wire \u1|esc_spi|EOP~1_combout ;
wire \u1|esc_spi|shift_reg~6_combout ;
wire \u1|esc_spi|shift_reg~5_combout ;
wire \u1|esc_spi|rx_holding_reg[5]~feeder_combout ;
wire \u1|esc_spi|EOP~2_combout ;
wire \u1|esc_spi|shift_reg~4_combout ;
wire \u1|esc_spi|shift_reg~3_combout ;
wire \u1|esc_spi|rx_holding_reg[7]~feeder_combout ;
wire \u1|esc_spi|EOP~3_combout ;
wire \u1|esc_spi|rx_holding_reg[0]~feeder_combout ;
wire \u1|esc_spi|EOP~0_combout ;
wire \u1|esc_spi|EOP~4_combout ;
wire \u1|esc_spi|EOP~10_combout ;
wire \u1|esc_spi|EOP~12_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ;
wire \u1|esc_spi|EOP~11_combout ;
wire \u1|esc_spi|EOP~13_combout ;
wire \u1|esc_spi|EOP~14_combout ;
wire \u1|esc_spi|EOP~q ;
wire \u1|esc_spi|p1_data_to_cpu[9]~16_combout ;
wire \u1|esc_spi|iEOP_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[9]~15_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~17_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~18_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[9]~14_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[9]~15_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[9]~13_combout ;
wire \u1|nios|cpu|E_src1[11]~7_combout ;
wire \u1|nios|cpu|Add1~43_combout ;
wire \u1|nios|cpu|E_logic_result[11]~7_combout ;
wire \u1|nios|cpu|W_alu_result[11]~7_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[8]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \u1|debug|av_readdata[6]~4_combout ;
wire \u1|esc_spi|iTRDY_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[6]~22_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~23_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~24_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~15_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~16_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~32_combout ;
wire \u1|nios|cpu|av_ld_byte0_data[4]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[6]~16_combout ;
wire \u1|nios|cpu|E_src1[5]~13_combout ;
wire \u1|nios|cpu|F_pc_plus_one[3]~6_combout ;
wire \u1|nios|cpu|Add1~14_combout ;
wire \u1|nios|cpu|R_src2_lo[3]~11_combout ;
wire \u1|nios|cpu|R_src2_lo~12_combout ;
wire \u1|nios|cpu|R_src2_lo[2]~15_combout ;
wire \u1|nios|cpu|Add1~16_combout ;
wire \u1|nios|cpu|R_src2_lo[1]~16_combout ;
wire \u1|nios|cpu|Add1~17_combout ;
wire \u1|nios|cpu|R_src2_lo[0]~17_combout ;
wire \u1|nios|cpu|Add1~18_combout ;
wire \u1|nios|cpu|Add1~20_cout ;
wire \u1|nios|cpu|Add1~22 ;
wire \u1|nios|cpu|Add1~24 ;
wire \u1|nios|cpu|Add1~26 ;
wire \u1|nios|cpu|Add1~28 ;
wire \u1|nios|cpu|Add1~30 ;
wire \u1|nios|cpu|Add1~32 ;
wire \u1|nios|cpu|Add1~34 ;
wire \u1|nios|cpu|Add1~36 ;
wire \u1|nios|cpu|Add1~38 ;
wire \u1|nios|cpu|Add1~39_combout ;
wire \u1|nios|cpu|F_pc_plus_one[7]~14_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a77 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~11_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[13]~12_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~12_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~13_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~4_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a69 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[5]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~25_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~26_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~27_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~28_combout ;
wire \u1|debug|av_readdata[5]~5_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~33_combout ;
wire \u1|nios|cpu|W_rf_wr_data[5]~17_combout ;
wire \u1|nios|cpu|d_writedata[7]~feeder_combout ;
wire \u1|esc_spi|iRRDY_reg~q ;
wire \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~19_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~20_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~21_combout ;
wire \u1|debug|av_readdata[7]~3_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~12_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~13_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~0_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~1_combout ;
wire \u1|nios|cpu|R_ctrl_ld_signed~q ;
wire \u1|nios|cpu|av_fill_bit~0_combout ;
wire \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[12]~13_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~29_combout ;
wire \u1|esc_spi|iTOE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[4]~30_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~31_combout ;
wire \u1|debug|av_readdata[4]~6_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout ;
wire \u1|nios|cpu|W_rf_wr_data[4]~18_combout ;
wire \u1|nios|cpu|E_st_data[10]~0_combout ;
wire \u1|esc_spi|write_shift_reg~0_combout ;
wire \u1|esc_spi|always6~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[11]~14_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[11]~11_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~6_combout ;
wire \u1|esc_spi|iROE_reg~q ;
wire \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~32_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~33_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~34_combout ;
wire \u1|debug|av_readdata[3]~7_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a67 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ;
wire \u1|nios|cpu|W_rf_wr_data[3]~19_combout ;
wire \u1|nios|cpu|d_writedata[30]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a95 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ;
wire \u1|nios|cpu|F_iw[31]~56_combout ;
wire \u1|nios|cpu|R_src1[0]~33_combout ;
wire \u1|nios|cpu|Add1~21_combout ;
wire \u1|nios|cpu|E_logic_result[0]~18_combout ;
wire \u1|nios|cpu|W_alu_result[0]~17_combout ;
wire \u1|nios|cpu|E_logic_result[1]~31_combout ;
wire \u1|nios|cpu|W_alu_result[1]~18_combout ;
wire \u1|nios|cpu|av_ld_rshift8~0_combout ;
wire \u1|nios|cpu|av_ld_rshift8~1_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~4_combout ;
wire \u1|esc_spi|data_to_cpu[2]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~5_combout ;
wire \u1|debug|av_readdata[2]~2_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~9_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~10_combout ;
wire \u1|nios|cpu|W_rf_wr_data[2]~4_combout ;
wire \u1|nios|cpu|E_st_data[13]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ;
wire \u1|nios|cpu|F_iw[30]~53_combout ;
wire \u1|nios|cpu|F_iw[30]~54_combout ;
wire \u1|nios|cpu|E_src1[7]~11_combout ;
wire \u1|nios|cpu|E_logic_result[7]~11_combout ;
wire \u1|nios|cpu|Add1~35_combout ;
wire \u1|nios|cpu|W_alu_result[7]~11_combout ;
wire \u1|mm_interconnect_0|router|Equal2~1_combout ;
wire \u1|mm_interconnect_0|router|Equal2~0_combout ;
wire \u1|mm_interconnect_0|router|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router|Equal1~1_combout ;
wire \u1|mm_interconnect_0|router|Equal2~2_combout ;
wire \u1|esc_spi|p1_wr_strobe~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ;
wire \u1|mm_interconnect_0|router|Equal5~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|esc_spi_cs|always0~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ;
wire \u1|mm_interconnect_0|router|always1~2_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \u1|mm_interconnect_0|router|always1~4_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|router|always1~3_combout ;
wire \u1|mm_interconnect_0|router|always1~1_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~35_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~36_combout ;
wire \u1|debug|av_readdata[1]~8_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a65 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~34_combout ;
wire \u1|nios|cpu|W_ienable_reg[1]~feeder_combout ;
wire \u1|nios|cpu|D_op_wrctl~combout ;
wire \u1|nios|cpu|R_ctrl_wrctl_inst~q ;
wire \u1|nios|cpu|Equal135~0_combout ;
wire \u1|nios|cpu|Equal135~1_combout ;
wire \u1|nios|cpu|W_ienable_reg_nxt~0_combout ;
wire \u1|nios|cpu|E_wrctl_status~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ;
wire \u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[1]~4_combout ;
wire \u1|nios|cpu|E_control_rd_data[1]~5_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~20_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~21_combout ;
wire \u1|nios|cpu|R_src2_lo[15]~0_combout ;
wire \u1|nios|cpu|Add1~3_combout ;
wire \u1|nios|cpu|Add1~51_combout ;
wire \u1|nios|cpu|E_logic_result[15]~3_combout ;
wire \u1|nios|cpu|W_alu_result[15]~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ;
wire \u1|nios|cpu|F_iw[26]~21_combout ;
wire \u1|nios|cpu|F_iw[26]~22_combout ;
wire \u1|nios|cpu|E_st_data[9]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a74 ;
wire \u1|nios|cpu|F_iw[10]~43_combout ;
wire \u1|nios|cpu|F_iw[10]~44_combout ;
wire \u1|nios|cpu|R_src2_lo[4]~13_combout ;
wire \u1|nios|cpu|E_logic_result[4]~14_combout ;
wire \u1|nios|cpu|W_alu_result[4]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ;
wire \u1|nios|cpu|F_iw[6]~37_combout ;
wire \u1|nios|cpu|F_iw[6]~38_combout ;
wire \u1|nios|cpu|E_src1[2]~16_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~0_combout ;
wire \u1|nios|cpu|Add1~25_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a89 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ;
wire \u1|nios|cpu|F_iw[25]~20_combout ;
wire \u1|nios|cpu|E_st_data[11]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ;
wire \u1|nios|cpu|F_iw[29]~51_combout ;
wire \u1|nios|cpu|F_iw[29]~52_combout ;
wire \u1|nios|cpu|R_src1[1]~32_combout ;
wire \u1|nios|cpu|Add1~23_combout ;
wire \u1|nios|cpu|E_mem_byte_en[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ;
wire \u1|nios|cpu|F_iw[28]~49_combout ;
wire \u1|nios|cpu|F_iw[28]~50_combout ;
wire \u1|nios|cpu|E_src1[9]~9_combout ;
wire \u1|nios|cpu|E_logic_result[9]~9_combout ;
wire \u1|nios|cpu|W_alu_result[9]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ;
wire \u1|nios|cpu|F_iw[27]~47_combout ;
wire \u1|nios|cpu|F_iw[27]~48_combout ;
wire \u1|nios|cpu|E_src1[8]~10_combout ;
wire \u1|nios|cpu|Add1~37_combout ;
wire \u1|nios|cpu|E_logic_result[8]~10_combout ;
wire \u1|nios|cpu|W_alu_result[8]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ;
wire \u1|nios|cpu|F_iw[23]~15_combout ;
wire \u1|nios|cpu|F_iw[23]~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a71 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ;
wire \u1|nios|cpu|F_iw[7]~35_combout ;
wire \u1|nios|cpu|F_iw[7]~36_combout ;
wire \u1|nios|cpu|E_src1[3]~15_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~1 ;
wire \u1|nios|cpu|F_pc_plus_one[1]~2_combout ;
wire \u1|nios|cpu|Add1~27_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout ;
wire \u1|nios|cpu|F_pc_plus_one[1]~3 ;
wire \u1|nios|cpu|F_pc_plus_one[2]~5 ;
wire \u1|nios|cpu|F_pc_plus_one[3]~7 ;
wire \u1|nios|cpu|F_pc_plus_one[4]~8_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout ;
wire \u1|nios|cpu|F_pc_plus_one[4]~9 ;
wire \u1|nios|cpu|F_pc_plus_one[5]~10_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ;
wire \u1|nios|cpu|F_iw[22]~13_combout ;
wire \u1|nios|cpu|F_iw[22]~14_combout ;
wire \u1|nios|cpu|E_st_data[16]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a85 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \u1|nios|cpu|F_iw[21]~32_combout ;
wire \u1|nios|cpu|D_dst_regnum[4]~6_combout ;
wire \u1|nios|cpu|E_st_data[19]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a84 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40_combout ;
wire \u1|nios|cpu|F_iw[20]~39_combout ;
wire \u1|nios|cpu|D_dst_regnum[3]~5_combout ;
wire \u1|nios|cpu|d_writedata[24]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ;
wire \u1|nios|cpu|F_iw[24]~17_combout ;
wire \u1|nios|cpu|F_iw[24]~18_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~4_combout ;
wire \u1|nios|cpu|E_src1[6]~12_combout ;
wire \u1|nios|cpu|Add1~33_combout ;
wire \u1|nios|cpu|E_logic_result[6]~13_combout ;
wire \u1|nios|cpu|W_alu_result[6]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \u1|nios|cpu|F_iw[16]~25_combout ;
wire \u1|nios|cpu|Equal62~11_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u1|nios|cpu|D_logic_op_raw[1]~0_combout ;
wire \u1|nios|cpu|D_logic_op_raw[0]~1_combout ;
wire \u1|nios|cpu|Add1~97 ;
wire \u1|nios|cpu|Add1~98_combout ;
wire \u1|nios|cpu|Equal127~7_combout ;
wire \u1|nios|cpu|E_logic_result[2]~16_combout ;
wire \u1|nios|cpu|Equal127~5_combout ;
wire \u1|nios|cpu|Equal127~6_combout ;
wire \u1|nios|cpu|Equal127~8_combout ;
wire \u1|nios|cpu|Equal127~9_combout ;
wire \u1|nios|cpu|Equal127~3_combout ;
wire \u1|nios|cpu|Equal127~0_combout ;
wire \u1|nios|cpu|Equal127~2_combout ;
wire \u1|nios|cpu|Equal127~1_combout ;
wire \u1|nios|cpu|Equal127~4_combout ;
wire \u1|nios|cpu|E_cmp_result~0_combout ;
wire \u1|nios|cpu|E_cmp_result~1_combout ;
wire \u1|nios|cpu|W_cmp_result~q ;
wire \u1|nios|cpu|Equal0~19_combout ;
wire \u1|nios|cpu|R_ctrl_br_uncond~q ;
wire \u1|nios|cpu|F_pc_sel_nxt~0_combout ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u1|nios|cpu|Add1~31_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \u1|nios|cpu|F_iw[11]~23_combout ;
wire \u1|nios|cpu|Equal62~8_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~0_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~1_combout ;
wire \u1|nios|cpu|E_src1[4]~14_combout ;
wire \u1|nios|cpu|F_pc_plus_one[2]~4_combout ;
wire \u1|nios|cpu|Add1~29_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ;
wire \u1|nios|cpu|F_iw[17]~42_combout ;
wire \u1|nios|cpu|F_iw[17]~59_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~3_combout ;
wire \u1|nios|cpu|R_src2_lo[3]~14_combout ;
wire \u1|nios|cpu|E_logic_result[3]~15_combout ;
wire \u1|nios|cpu|W_alu_result[3]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \u1|nios|cpu|F_iw[2]~9_combout ;
wire \u1|nios|cpu|F_iw[2]~10_combout ;
wire \u1|nios|cpu|D_ctrl_mem8~0_combout ;
wire \u1|nios|cpu|E_st_data[8]~10_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \u1|nios|cpu|F_iw[13]~24_combout ;
wire \u1|nios|cpu|Equal62~0_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~5_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~3_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~2_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~4_combout ;
wire \u1|nios|cpu|R_ctrl_br_cmp~q ;
wire \u1|nios|cpu|W_rf_wr_data[0]~0_combout ;
wire \u1|debug|av_readdata[0]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \u1|led|always0~1_combout ;
wire \u1|esc_spi_cs|always0~1_combout ;
wire \u1|esc_spi_cs|data_out~0_combout ;
wire \u1|esc_spi_cs|data_out~q ;
wire \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \esc_eepdone_input_export_pin_n1~input_o ;
wire \u1|esc_eepdone_input|read_mux_out~combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~31_combout ;
wire \u1|nios|cpu|E_wrctl_status~1_combout ;
wire \u1|nios|cpu|E_wrctl_estatus~0_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_estatus_reg~q ;
wire \u1|nios|cpu|E_control_rd_data[0]~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~2_combout ;
wire \u1|nios|cpu|W_bstatus_reg~q ;
wire \u1|nios|cpu|W_ienable_reg[0]~feeder_combout ;
wire \u1|esc_spi|irq_reg~1_combout ;
wire \u1|esc_spi|irq_reg~0_combout ;
wire \u1|esc_spi|irq_reg~2_combout ;
wire \u1|esc_spi|irq_reg~3_combout ;
wire \u1|esc_spi|irq_reg~q ;
wire \u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~1_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~2_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~3_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~2_combout ;
wire \u1|nios|cpu|R_src2_lo[10]~5_combout ;
wire \u1|nios|cpu|E_logic_result[10]~8_combout ;
wire \u1|nios|cpu|Add1~41_combout ;
wire \u1|nios|cpu|W_alu_result[10]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \u1|nios|cpu|F_iw[15]~31_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \u1|nios|cpu|Equal0~15_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \u1|nios|cpu|D_ctrl_exception~3_combout ;
wire \u1|nios|cpu|D_ctrl_exception~6_combout ;
wire \u1|nios|cpu|D_ctrl_exception~4_combout ;
wire \u1|nios|cpu|D_ctrl_exception~5_combout ;
wire \u1|nios|cpu|D_ctrl_exception~7_combout ;
wire \u1|nios|cpu|R_ctrl_exception~q ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout ;
wire \u1|nios|cpu|F_pc_plus_one[8]~17 ;
wire \u1|nios|cpu|F_pc_plus_one[9]~18_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~9_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \u1|ram|wren~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ;
wire \u1|nios|cpu|F_iw[12]~26_combout ;
wire \u1|nios|cpu|F_iw[12]~27_combout ;
wire \u1|nios|cpu|D_ctrl_break~0_combout ;
wire \u1|nios|cpu|R_ctrl_break~q ;
wire \u1|nios|cpu|hbreak_enabled~0_combout ;
wire \u1|nios|cpu|hbreak_enabled~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ;
wire \u1|nios|cpu|F_iw[14]~29_combout ;
wire \u1|nios|cpu|F_iw[14]~30_combout ;
wire \u1|nios|cpu|F_iw[14]~57_combout ;
wire \u1|nios|cpu|D_op_eret~combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \u1|nios|cpu|W_status_reg_pie~q ;
wire \u1|nios|cpu|D_iw[4]~0_combout ;
wire \u1|nios|cpu|D_iw[4]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ;
wire \u1|nios|cpu|F_iw[5]~28_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \u1|nios|cpu|D_logic_op[1]~0_combout ;
wire \u1|nios|cpu|E_logic_result[16]~2_combout ;
wire \u1|nios|cpu|W_alu_result[16]~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ;
wire \u1|nios|cpu|F_iw[0]~6_combout ;
wire \u1|nios|cpu|F_iw[0]~7_combout ;
wire \u1|nios|cpu|Equal0~9_combout ;
wire \u1|nios|cpu|Equal0~10_combout ;
wire \u1|nios|cpu|D_ctrl_logic~0_combout ;
wire \u1|nios|cpu|Equal0~8_combout ;
wire \u1|nios|cpu|D_ctrl_logic~combout ;
wire \u1|nios|cpu|R_ctrl_logic~q ;
wire \u1|nios|cpu|W_alu_result[2]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u1|nios|cpu|F_iw[1]~8_combout ;
wire \u1|nios|cpu|Equal0~2_combout ;
wire \u1|nios|cpu|Equal0~7_combout ;
wire \u1|nios|cpu|D_logic_op[0]~1_combout ;
wire \u1|nios|cpu|E_logic_result[5]~12_combout ;
wire \u1|nios|cpu|W_alu_result[5]~13_combout ;
wire \u1|mm_interconnect_0|router|Equal3~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ;
wire \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ;
wire \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \u1|nios|cpu|i_read_nxt~0_combout ;
wire \u1|nios|cpu|i_read~q ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u1|nios|cpu|F_iw[3]~11_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~1_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~2_combout ;
wire \u1|nios|cpu|Equal0~13_combout ;
wire \u1|nios|cpu|R_src2_use_imm~0_combout ;
wire \u1|nios|cpu|R_src2_use_imm~1_combout ;
wire \u1|nios|cpu|R_src2_use_imm~q ;
wire \u1|nios|cpu|R_src2_lo[12]~3_combout ;
wire \u1|nios|cpu|E_logic_result[12]~6_combout ;
wire \u1|nios|cpu|W_alu_result[12]~6_combout ;
wire \u1|mm_interconnect_0|router|Equal1~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ;
wire \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u1|nios|cpu|F_iw[4]~12_combout ;
wire \u1|nios|cpu|D_ctrl_ld~2_combout ;
wire \u1|nios|cpu|D_ctrl_ld~3_combout ;
wire \u1|nios|cpu|R_ctrl_ld~q ;
wire \u1|nios|cpu|d_read_nxt~combout ;
wire \u1|nios|cpu|d_read~q ;
wire \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ;
wire \u1|nios|cpu|av_ld_waiting_for_data~q ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \u1|nios|cpu|E_stall~3_combout ;
wire \u1|nios|cpu|E_stall~4_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~6 ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~8 ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~10 ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~12 ;
wire \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \u1|nios|cpu|E_stall~1_combout ;
wire \u1|nios|cpu|E_stall~0_combout ;
wire \u1|nios|cpu|E_stall~2_combout ;
wire \u1|nios|cpu|E_stall~5_combout ;
wire \u1|nios|cpu|W_valid~0_combout ;
wire \u1|nios|cpu|W_valid~q ;
wire \u1|nios|cpu|D_wr_dst_reg~0_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~1_combout ;
wire \u1|nios|cpu|Equal0~18_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~2_combout ;
wire \u1|nios|cpu|R_wr_dst_reg~q ;
wire \u1|nios|cpu|W_rf_wren~combout ;
wire \u1|led|always0~2_combout ;
wire \u1|led|data_out~0_combout ;
wire \u1|led|data_out~q ;
wire \u1|esc_spi|Equal9~1_combout ;
wire \u1|esc_spi|stateZero~q ;
wire \u1|esc_spi|SS_n~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [1:0] \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg ;
wire [31:0] \u1|nios|cpu|E_src2 ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr ;
wire [7:0] \u1|nios|cpu|av_ld_byte2_data ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter ;
wire [2:0] \u1|esc_spi|slowcount ;
wire [31:0] \u1|nios|cpu|W_alu_result ;
wire [31:0] \u0|count ;
wire [1:0] \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [10:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata ;
wire [31:0] \u1|nios|cpu|E_src1 ;
wire [31:0] \u1|nios|cpu|E_shift_rot_result ;
wire [31:0] \u1|nios|cpu|W_control_rd_data ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg ;
wire [15:0] \u1|esc_spi|spi_slave_select_holding_reg ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \u1|nios|cpu|av_ld_byte1_data ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [4:0] \u1|nios|cpu|E_shift_rot_cnt ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [1:0] \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [7:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [31:0] \u1|nios|cpu|d_writedata ;
wire [31:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre ;
wire [7:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata ;
wire [15:0] \u1|esc_spi|spi_slave_select_reg ;
wire [10:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg ;
wire [7:0] \u1|esc_spi|shift_reg ;
wire [1:0] \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter ;
wire [4:0] \u1|esc_spi|state ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg ;
wire [0:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg ;
wire [7:0] \u1|esc_spi|tx_holding_reg ;
wire [2:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg ;
wire [1:0] \u1|nios|cpu|R_logic_op ;
wire [0:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [0:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [4:0] \u1|nios|cpu|R_dst_regnum ;
wire [0:0] \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [16:0] \u1|nios|cpu|F_pc ;
wire [1:0] \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [3:0] \u1|rst_controller|r_sync_rst_chain ;
wire [1:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used ;
wire [4:0] \u1|rst_controller|altera_reset_synchronizer_int_chain ;
wire [31:0] \u1|nios|cpu|D_iw ;
wire [9:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count ;
wire [7:0] \u1|nios|cpu|av_ld_byte0_data ;
wire [8:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address ;
wire [31:0] \u1|nios|cpu|W_ipending_reg ;
wire [31:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|address_reg_a ;
wire [6:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir ;
wire [1:0] \u1|nios|cpu|av_ld_align_cycle ;
wire [31:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre ;
wire [31:0] \u1|esc_eepdone_input|readdata ;
wire [31:0] \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [15:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre ;
wire [94:0] \u1|mm_interconnect_0|rsp_mux|src_data ;
wire [1:0] \u1|nios|cpu|R_compare_op ;
wire [31:0] \u1|nios|cpu|E_arith_src1 ;
wire [31:0] \u1|nios|cpu|W_ienable_reg ;
wire [94:0] \u1|mm_interconnect_0|cmd_mux_002|src_data ;
wire [31:0] \u1|debug|av_readdata ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [94:0] \u1|mm_interconnect_0|cmd_mux_003|src_data ;
wire [2:0] \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w ;
wire [3:0] \u1|nios|cpu|d_byteenable ;
wire [2:0] \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata ;
wire [3:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable ;
wire [31:0] \u1|led|readdata ;
wire [15:0] \u1|esc_spi|data_to_cpu ;
wire [31:0] \u1|esc_spi_cs|readdata ;
wire [7:0] \u1|nios|cpu|av_ld_byte3_data ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg ;
wire [15:0] \u1|esc_spi|endofpacketvalue_reg ;
wire [7:0] \u1|esc_spi|rx_holding_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [7:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [1:0] \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg ;
wire [1:0] \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [35:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [35:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a65  = \u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a67  = \u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a69  = \u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [1];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a87  = \u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a89  = \u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a91  = \u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a77  = \u1|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a85  = \u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a78  = \u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a79  = \u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a71  = \u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a84  = \u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a82  = \u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a74  = \u1|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus [1];

assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a93  = \u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a95  = \u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [0] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [1] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [2] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [3] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [4] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [5] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [6] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [7] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: IOOBUF_X54_Y43_N16
cyclone10lp_io_obuf \led~output (
	.i(!\u0|led_output~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cyclone10lp_io_obuf \unused_pin_l6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_l6),
	.obar());
// synopsys translate_off
defparam \unused_pin_l6~output .bus_hold = "false";
defparam \unused_pin_l6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cyclone10lp_io_obuf \led_nios~output (
	.i(\u1|led|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_nios),
	.obar());
// synopsys translate_off
defparam \led_nios~output .bus_hold = "false";
defparam \led_nios~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cyclone10lp_io_obuf \esc_sclk_pin_m2~output (
	.i(!\u1|esc_spi|SCLK_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_sclk_pin_m2),
	.obar());
// synopsys translate_off
defparam \esc_sclk_pin_m2~output .bus_hold = "false";
defparam \esc_sclk_pin_m2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cyclone10lp_io_obuf \esc_ss_n_pin_m1~output (
	.i(\u1|esc_spi|SS_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_ss_n_pin_m1),
	.obar());
// synopsys translate_off
defparam \esc_ss_n_pin_m1~output .bus_hold = "false";
defparam \esc_ss_n_pin_m1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cyclone10lp_io_obuf \esc_cs_export_pin_m4~output (
	.i(!\u1|esc_spi_cs|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_cs_export_pin_m4),
	.obar());
// synopsys translate_off
defparam \esc_cs_export_pin_m4~output .bus_hold = "false";
defparam \esc_cs_export_pin_m4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cyclone10lp_io_obuf \esc_mosi_pin_m3~output (
	.i(\u1|esc_spi|shift_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_mosi_pin_m3),
	.obar());
// synopsys translate_off
defparam \esc_mosi_pin_m3~output .bus_hold = "false";
defparam \esc_mosi_pin_m3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cyclone10lp_io_obuf \unused_pin_p2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p2),
	.obar());
// synopsys translate_off
defparam \unused_pin_p2~output .bus_hold = "false";
defparam \unused_pin_p2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cyclone10lp_io_obuf \unused_pin_p1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p1),
	.obar());
// synopsys translate_off
defparam \unused_pin_p1~output .bus_hold = "false";
defparam \unused_pin_p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cyclone10lp_io_obuf \unused_pin_r2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_r2),
	.obar());
// synopsys translate_off
defparam \unused_pin_r2~output .bus_hold = "false";
defparam \unused_pin_r2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cyclone10lp_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cyclone10lp_lcell_comb \u0|count[0]~32 (
// Equation(s):
// \u0|count[0]~32_combout  = \u0|count [0] $ (VCC)
// \u0|count[0]~33  = CARRY(\u0|count [0])

	.dataa(gnd),
	.datab(\u0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|count[0]~32_combout ),
	.cout(\u0|count[0]~33 ));
// synopsys translate_off
defparam \u0|count[0]~32 .lut_mask = 16'h33CC;
defparam \u0|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \u0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[0] .is_wysiwyg = "true";
defparam \u0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cyclone10lp_lcell_comb \u0|count[1]~34 (
// Equation(s):
// \u0|count[1]~34_combout  = (\u0|count [1] & (!\u0|count[0]~33 )) # (!\u0|count [1] & ((\u0|count[0]~33 ) # (GND)))
// \u0|count[1]~35  = CARRY((!\u0|count[0]~33 ) # (!\u0|count [1]))

	.dataa(gnd),
	.datab(\u0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[0]~33 ),
	.combout(\u0|count[1]~34_combout ),
	.cout(\u0|count[1]~35 ));
// synopsys translate_off
defparam \u0|count[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \u0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[1] .is_wysiwyg = "true";
defparam \u0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cyclone10lp_lcell_comb \u0|count[2]~36 (
// Equation(s):
// \u0|count[2]~36_combout  = (\u0|count [2] & (\u0|count[1]~35  $ (GND))) # (!\u0|count [2] & (!\u0|count[1]~35  & VCC))
// \u0|count[2]~37  = CARRY((\u0|count [2] & !\u0|count[1]~35 ))

	.dataa(gnd),
	.datab(\u0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[1]~35 ),
	.combout(\u0|count[2]~36_combout ),
	.cout(\u0|count[2]~37 ));
// synopsys translate_off
defparam \u0|count[2]~36 .lut_mask = 16'hC30C;
defparam \u0|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \u0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[2] .is_wysiwyg = "true";
defparam \u0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cyclone10lp_lcell_comb \u0|count[3]~38 (
// Equation(s):
// \u0|count[3]~38_combout  = (\u0|count [3] & (!\u0|count[2]~37 )) # (!\u0|count [3] & ((\u0|count[2]~37 ) # (GND)))
// \u0|count[3]~39  = CARRY((!\u0|count[2]~37 ) # (!\u0|count [3]))

	.dataa(\u0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[2]~37 ),
	.combout(\u0|count[3]~38_combout ),
	.cout(\u0|count[3]~39 ));
// synopsys translate_off
defparam \u0|count[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \u0|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[3] .is_wysiwyg = "true";
defparam \u0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cyclone10lp_lcell_comb \u0|count[4]~40 (
// Equation(s):
// \u0|count[4]~40_combout  = (\u0|count [4] & (\u0|count[3]~39  $ (GND))) # (!\u0|count [4] & (!\u0|count[3]~39  & VCC))
// \u0|count[4]~41  = CARRY((\u0|count [4] & !\u0|count[3]~39 ))

	.dataa(gnd),
	.datab(\u0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[3]~39 ),
	.combout(\u0|count[4]~40_combout ),
	.cout(\u0|count[4]~41 ));
// synopsys translate_off
defparam \u0|count[4]~40 .lut_mask = 16'hC30C;
defparam \u0|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \u0|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[4] .is_wysiwyg = "true";
defparam \u0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cyclone10lp_lcell_comb \u0|count[5]~42 (
// Equation(s):
// \u0|count[5]~42_combout  = (\u0|count [5] & (!\u0|count[4]~41 )) # (!\u0|count [5] & ((\u0|count[4]~41 ) # (GND)))
// \u0|count[5]~43  = CARRY((!\u0|count[4]~41 ) # (!\u0|count [5]))

	.dataa(\u0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[4]~41 ),
	.combout(\u0|count[5]~42_combout ),
	.cout(\u0|count[5]~43 ));
// synopsys translate_off
defparam \u0|count[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \u0|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[5] .is_wysiwyg = "true";
defparam \u0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cyclone10lp_lcell_comb \u0|count[6]~44 (
// Equation(s):
// \u0|count[6]~44_combout  = (\u0|count [6] & (\u0|count[5]~43  $ (GND))) # (!\u0|count [6] & (!\u0|count[5]~43  & VCC))
// \u0|count[6]~45  = CARRY((\u0|count [6] & !\u0|count[5]~43 ))

	.dataa(\u0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[5]~43 ),
	.combout(\u0|count[6]~44_combout ),
	.cout(\u0|count[6]~45 ));
// synopsys translate_off
defparam \u0|count[6]~44 .lut_mask = 16'hA50A;
defparam \u0|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \u0|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[6] .is_wysiwyg = "true";
defparam \u0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cyclone10lp_lcell_comb \u0|count[7]~46 (
// Equation(s):
// \u0|count[7]~46_combout  = (\u0|count [7] & (!\u0|count[6]~45 )) # (!\u0|count [7] & ((\u0|count[6]~45 ) # (GND)))
// \u0|count[7]~47  = CARRY((!\u0|count[6]~45 ) # (!\u0|count [7]))

	.dataa(gnd),
	.datab(\u0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[6]~45 ),
	.combout(\u0|count[7]~46_combout ),
	.cout(\u0|count[7]~47 ));
// synopsys translate_off
defparam \u0|count[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \u0|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[7] .is_wysiwyg = "true";
defparam \u0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cyclone10lp_lcell_comb \u0|count[8]~48 (
// Equation(s):
// \u0|count[8]~48_combout  = (\u0|count [8] & (\u0|count[7]~47  $ (GND))) # (!\u0|count [8] & (!\u0|count[7]~47  & VCC))
// \u0|count[8]~49  = CARRY((\u0|count [8] & !\u0|count[7]~47 ))

	.dataa(gnd),
	.datab(\u0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[7]~47 ),
	.combout(\u0|count[8]~48_combout ),
	.cout(\u0|count[8]~49 ));
// synopsys translate_off
defparam \u0|count[8]~48 .lut_mask = 16'hC30C;
defparam \u0|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \u0|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[8] .is_wysiwyg = "true";
defparam \u0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cyclone10lp_lcell_comb \u0|count[9]~50 (
// Equation(s):
// \u0|count[9]~50_combout  = (\u0|count [9] & (!\u0|count[8]~49 )) # (!\u0|count [9] & ((\u0|count[8]~49 ) # (GND)))
// \u0|count[9]~51  = CARRY((!\u0|count[8]~49 ) # (!\u0|count [9]))

	.dataa(gnd),
	.datab(\u0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[8]~49 ),
	.combout(\u0|count[9]~50_combout ),
	.cout(\u0|count[9]~51 ));
// synopsys translate_off
defparam \u0|count[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \u0|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[9] .is_wysiwyg = "true";
defparam \u0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cyclone10lp_lcell_comb \u0|count[10]~52 (
// Equation(s):
// \u0|count[10]~52_combout  = (\u0|count [10] & (\u0|count[9]~51  $ (GND))) # (!\u0|count [10] & (!\u0|count[9]~51  & VCC))
// \u0|count[10]~53  = CARRY((\u0|count [10] & !\u0|count[9]~51 ))

	.dataa(gnd),
	.datab(\u0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[9]~51 ),
	.combout(\u0|count[10]~52_combout ),
	.cout(\u0|count[10]~53 ));
// synopsys translate_off
defparam \u0|count[10]~52 .lut_mask = 16'hC30C;
defparam \u0|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \u0|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[10] .is_wysiwyg = "true";
defparam \u0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cyclone10lp_lcell_comb \u0|count[11]~54 (
// Equation(s):
// \u0|count[11]~54_combout  = (\u0|count [11] & (!\u0|count[10]~53 )) # (!\u0|count [11] & ((\u0|count[10]~53 ) # (GND)))
// \u0|count[11]~55  = CARRY((!\u0|count[10]~53 ) # (!\u0|count [11]))

	.dataa(\u0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[10]~53 ),
	.combout(\u0|count[11]~54_combout ),
	.cout(\u0|count[11]~55 ));
// synopsys translate_off
defparam \u0|count[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \u0|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[11] .is_wysiwyg = "true";
defparam \u0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cyclone10lp_lcell_comb \u0|count[12]~56 (
// Equation(s):
// \u0|count[12]~56_combout  = (\u0|count [12] & (\u0|count[11]~55  $ (GND))) # (!\u0|count [12] & (!\u0|count[11]~55  & VCC))
// \u0|count[12]~57  = CARRY((\u0|count [12] & !\u0|count[11]~55 ))

	.dataa(gnd),
	.datab(\u0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[11]~55 ),
	.combout(\u0|count[12]~56_combout ),
	.cout(\u0|count[12]~57 ));
// synopsys translate_off
defparam \u0|count[12]~56 .lut_mask = 16'hC30C;
defparam \u0|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \u0|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[12] .is_wysiwyg = "true";
defparam \u0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cyclone10lp_lcell_comb \u0|count[13]~58 (
// Equation(s):
// \u0|count[13]~58_combout  = (\u0|count [13] & (!\u0|count[12]~57 )) # (!\u0|count [13] & ((\u0|count[12]~57 ) # (GND)))
// \u0|count[13]~59  = CARRY((!\u0|count[12]~57 ) # (!\u0|count [13]))

	.dataa(\u0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[12]~57 ),
	.combout(\u0|count[13]~58_combout ),
	.cout(\u0|count[13]~59 ));
// synopsys translate_off
defparam \u0|count[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \u0|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[13] .is_wysiwyg = "true";
defparam \u0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cyclone10lp_lcell_comb \u0|count[14]~60 (
// Equation(s):
// \u0|count[14]~60_combout  = (\u0|count [14] & (\u0|count[13]~59  $ (GND))) # (!\u0|count [14] & (!\u0|count[13]~59  & VCC))
// \u0|count[14]~61  = CARRY((\u0|count [14] & !\u0|count[13]~59 ))

	.dataa(gnd),
	.datab(\u0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[13]~59 ),
	.combout(\u0|count[14]~60_combout ),
	.cout(\u0|count[14]~61 ));
// synopsys translate_off
defparam \u0|count[14]~60 .lut_mask = 16'hC30C;
defparam \u0|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \u0|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[14] .is_wysiwyg = "true";
defparam \u0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cyclone10lp_lcell_comb \u0|count[15]~62 (
// Equation(s):
// \u0|count[15]~62_combout  = (\u0|count [15] & (!\u0|count[14]~61 )) # (!\u0|count [15] & ((\u0|count[14]~61 ) # (GND)))
// \u0|count[15]~63  = CARRY((!\u0|count[14]~61 ) # (!\u0|count [15]))

	.dataa(\u0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[14]~61 ),
	.combout(\u0|count[15]~62_combout ),
	.cout(\u0|count[15]~63 ));
// synopsys translate_off
defparam \u0|count[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \u0|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[15] .is_wysiwyg = "true";
defparam \u0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cyclone10lp_lcell_comb \u0|count[16]~64 (
// Equation(s):
// \u0|count[16]~64_combout  = (\u0|count [16] & (\u0|count[15]~63  $ (GND))) # (!\u0|count [16] & (!\u0|count[15]~63  & VCC))
// \u0|count[16]~65  = CARRY((\u0|count [16] & !\u0|count[15]~63 ))

	.dataa(gnd),
	.datab(\u0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[15]~63 ),
	.combout(\u0|count[16]~64_combout ),
	.cout(\u0|count[16]~65 ));
// synopsys translate_off
defparam \u0|count[16]~64 .lut_mask = 16'hC30C;
defparam \u0|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \u0|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[16] .is_wysiwyg = "true";
defparam \u0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cyclone10lp_lcell_comb \u0|count[17]~66 (
// Equation(s):
// \u0|count[17]~66_combout  = (\u0|count [17] & (!\u0|count[16]~65 )) # (!\u0|count [17] & ((\u0|count[16]~65 ) # (GND)))
// \u0|count[17]~67  = CARRY((!\u0|count[16]~65 ) # (!\u0|count [17]))

	.dataa(gnd),
	.datab(\u0|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[16]~65 ),
	.combout(\u0|count[17]~66_combout ),
	.cout(\u0|count[17]~67 ));
// synopsys translate_off
defparam \u0|count[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \u0|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[17] .is_wysiwyg = "true";
defparam \u0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cyclone10lp_lcell_comb \u0|count[18]~68 (
// Equation(s):
// \u0|count[18]~68_combout  = (\u0|count [18] & (\u0|count[17]~67  $ (GND))) # (!\u0|count [18] & (!\u0|count[17]~67  & VCC))
// \u0|count[18]~69  = CARRY((\u0|count [18] & !\u0|count[17]~67 ))

	.dataa(gnd),
	.datab(\u0|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[17]~67 ),
	.combout(\u0|count[18]~68_combout ),
	.cout(\u0|count[18]~69 ));
// synopsys translate_off
defparam \u0|count[18]~68 .lut_mask = 16'hC30C;
defparam \u0|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \u0|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[18] .is_wysiwyg = "true";
defparam \u0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cyclone10lp_lcell_comb \u0|count[19]~70 (
// Equation(s):
// \u0|count[19]~70_combout  = (\u0|count [19] & (!\u0|count[18]~69 )) # (!\u0|count [19] & ((\u0|count[18]~69 ) # (GND)))
// \u0|count[19]~71  = CARRY((!\u0|count[18]~69 ) # (!\u0|count [19]))

	.dataa(\u0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[18]~69 ),
	.combout(\u0|count[19]~70_combout ),
	.cout(\u0|count[19]~71 ));
// synopsys translate_off
defparam \u0|count[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \u0|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[19] .is_wysiwyg = "true";
defparam \u0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cyclone10lp_lcell_comb \u0|count[20]~72 (
// Equation(s):
// \u0|count[20]~72_combout  = (\u0|count [20] & (\u0|count[19]~71  $ (GND))) # (!\u0|count [20] & (!\u0|count[19]~71  & VCC))
// \u0|count[20]~73  = CARRY((\u0|count [20] & !\u0|count[19]~71 ))

	.dataa(gnd),
	.datab(\u0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[19]~71 ),
	.combout(\u0|count[20]~72_combout ),
	.cout(\u0|count[20]~73 ));
// synopsys translate_off
defparam \u0|count[20]~72 .lut_mask = 16'hC30C;
defparam \u0|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \u0|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[20] .is_wysiwyg = "true";
defparam \u0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cyclone10lp_lcell_comb \u0|count[21]~74 (
// Equation(s):
// \u0|count[21]~74_combout  = (\u0|count [21] & (!\u0|count[20]~73 )) # (!\u0|count [21] & ((\u0|count[20]~73 ) # (GND)))
// \u0|count[21]~75  = CARRY((!\u0|count[20]~73 ) # (!\u0|count [21]))

	.dataa(\u0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[20]~73 ),
	.combout(\u0|count[21]~74_combout ),
	.cout(\u0|count[21]~75 ));
// synopsys translate_off
defparam \u0|count[21]~74 .lut_mask = 16'h5A5F;
defparam \u0|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \u0|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[21] .is_wysiwyg = "true";
defparam \u0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cyclone10lp_lcell_comb \u0|count[22]~76 (
// Equation(s):
// \u0|count[22]~76_combout  = (\u0|count [22] & (\u0|count[21]~75  $ (GND))) # (!\u0|count [22] & (!\u0|count[21]~75  & VCC))
// \u0|count[22]~77  = CARRY((\u0|count [22] & !\u0|count[21]~75 ))

	.dataa(\u0|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[21]~75 ),
	.combout(\u0|count[22]~76_combout ),
	.cout(\u0|count[22]~77 ));
// synopsys translate_off
defparam \u0|count[22]~76 .lut_mask = 16'hA50A;
defparam \u0|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \u0|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[22] .is_wysiwyg = "true";
defparam \u0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cyclone10lp_lcell_comb \u0|count[23]~78 (
// Equation(s):
// \u0|count[23]~78_combout  = (\u0|count [23] & (!\u0|count[22]~77 )) # (!\u0|count [23] & ((\u0|count[22]~77 ) # (GND)))
// \u0|count[23]~79  = CARRY((!\u0|count[22]~77 ) # (!\u0|count [23]))

	.dataa(gnd),
	.datab(\u0|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[22]~77 ),
	.combout(\u0|count[23]~78_combout ),
	.cout(\u0|count[23]~79 ));
// synopsys translate_off
defparam \u0|count[23]~78 .lut_mask = 16'h3C3F;
defparam \u0|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \u0|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[23] .is_wysiwyg = "true";
defparam \u0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cyclone10lp_lcell_comb \u0|count[24]~80 (
// Equation(s):
// \u0|count[24]~80_combout  = (\u0|count [24] & (\u0|count[23]~79  $ (GND))) # (!\u0|count [24] & (!\u0|count[23]~79  & VCC))
// \u0|count[24]~81  = CARRY((\u0|count [24] & !\u0|count[23]~79 ))

	.dataa(gnd),
	.datab(\u0|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[23]~79 ),
	.combout(\u0|count[24]~80_combout ),
	.cout(\u0|count[24]~81 ));
// synopsys translate_off
defparam \u0|count[24]~80 .lut_mask = 16'hC30C;
defparam \u0|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \u0|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[24] .is_wysiwyg = "true";
defparam \u0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cyclone10lp_lcell_comb \u0|count[25]~82 (
// Equation(s):
// \u0|count[25]~82_combout  = (\u0|count [25] & (!\u0|count[24]~81 )) # (!\u0|count [25] & ((\u0|count[24]~81 ) # (GND)))
// \u0|count[25]~83  = CARRY((!\u0|count[24]~81 ) # (!\u0|count [25]))

	.dataa(gnd),
	.datab(\u0|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[24]~81 ),
	.combout(\u0|count[25]~82_combout ),
	.cout(\u0|count[25]~83 ));
// synopsys translate_off
defparam \u0|count[25]~82 .lut_mask = 16'h3C3F;
defparam \u0|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \u0|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[25] .is_wysiwyg = "true";
defparam \u0|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cyclone10lp_lcell_comb \u0|count[26]~84 (
// Equation(s):
// \u0|count[26]~84_combout  = (\u0|count [26] & (\u0|count[25]~83  $ (GND))) # (!\u0|count [26] & (!\u0|count[25]~83  & VCC))
// \u0|count[26]~85  = CARRY((\u0|count [26] & !\u0|count[25]~83 ))

	.dataa(gnd),
	.datab(\u0|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[25]~83 ),
	.combout(\u0|count[26]~84_combout ),
	.cout(\u0|count[26]~85 ));
// synopsys translate_off
defparam \u0|count[26]~84 .lut_mask = 16'hC30C;
defparam \u0|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \u0|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[26] .is_wysiwyg = "true";
defparam \u0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cyclone10lp_lcell_comb \u0|count[27]~86 (
// Equation(s):
// \u0|count[27]~86_combout  = (\u0|count [27] & (!\u0|count[26]~85 )) # (!\u0|count [27] & ((\u0|count[26]~85 ) # (GND)))
// \u0|count[27]~87  = CARRY((!\u0|count[26]~85 ) # (!\u0|count [27]))

	.dataa(\u0|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[26]~85 ),
	.combout(\u0|count[27]~86_combout ),
	.cout(\u0|count[27]~87 ));
// synopsys translate_off
defparam \u0|count[27]~86 .lut_mask = 16'h5A5F;
defparam \u0|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \u0|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[27] .is_wysiwyg = "true";
defparam \u0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cyclone10lp_lcell_comb \u0|count[28]~88 (
// Equation(s):
// \u0|count[28]~88_combout  = (\u0|count [28] & (\u0|count[27]~87  $ (GND))) # (!\u0|count [28] & (!\u0|count[27]~87  & VCC))
// \u0|count[28]~89  = CARRY((\u0|count [28] & !\u0|count[27]~87 ))

	.dataa(gnd),
	.datab(\u0|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[27]~87 ),
	.combout(\u0|count[28]~88_combout ),
	.cout(\u0|count[28]~89 ));
// synopsys translate_off
defparam \u0|count[28]~88 .lut_mask = 16'hC30C;
defparam \u0|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \u0|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[28] .is_wysiwyg = "true";
defparam \u0|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cyclone10lp_lcell_comb \u0|count[29]~90 (
// Equation(s):
// \u0|count[29]~90_combout  = (\u0|count [29] & (!\u0|count[28]~89 )) # (!\u0|count [29] & ((\u0|count[28]~89 ) # (GND)))
// \u0|count[29]~91  = CARRY((!\u0|count[28]~89 ) # (!\u0|count [29]))

	.dataa(\u0|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[28]~89 ),
	.combout(\u0|count[29]~90_combout ),
	.cout(\u0|count[29]~91 ));
// synopsys translate_off
defparam \u0|count[29]~90 .lut_mask = 16'h5A5F;
defparam \u0|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \u0|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[29] .is_wysiwyg = "true";
defparam \u0|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cyclone10lp_lcell_comb \u0|count[30]~92 (
// Equation(s):
// \u0|count[30]~92_combout  = (\u0|count [30] & (\u0|count[29]~91  $ (GND))) # (!\u0|count [30] & (!\u0|count[29]~91  & VCC))
// \u0|count[30]~93  = CARRY((\u0|count [30] & !\u0|count[29]~91 ))

	.dataa(gnd),
	.datab(\u0|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[29]~91 ),
	.combout(\u0|count[30]~92_combout ),
	.cout(\u0|count[30]~93 ));
// synopsys translate_off
defparam \u0|count[30]~92 .lut_mask = 16'hC30C;
defparam \u0|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N29
dffeas \u0|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[30] .is_wysiwyg = "true";
defparam \u0|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cyclone10lp_lcell_comb \u0|count[31]~94 (
// Equation(s):
// \u0|count[31]~94_combout  = \u0|count [31] $ (\u0|count[30]~93 )

	.dataa(\u0|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|count[30]~93 ),
	.combout(\u0|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|count[31]~94 .lut_mask = 16'h5A5A;
defparam \u0|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \u0|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[31] .is_wysiwyg = "true";
defparam \u0|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
cyclone10lp_lcell_comb \u0|LessThan0~1 (
// Equation(s):
// \u0|LessThan0~1_combout  = (!\u0|count [29] & (!\u0|count [30] & !\u0|count [31]))

	.dataa(\u0|count [29]),
	.datab(\u0|count [30]),
	.datac(\u0|count [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~1 .lut_mask = 16'h0101;
defparam \u0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
cyclone10lp_lcell_comb \u0|LessThan0~6 (
// Equation(s):
// \u0|LessThan0~6_combout  = (((!\u0|count [19]) # (!\u0|count [20])) # (!\u0|count [21])) # (!\u0|count [18])

	.dataa(\u0|count [18]),
	.datab(\u0|count [21]),
	.datac(\u0|count [20]),
	.datad(\u0|count [19]),
	.cin(gnd),
	.combout(\u0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N22
cyclone10lp_lcell_comb \u0|LessThan0~3 (
// Equation(s):
// \u0|LessThan0~3_combout  = (!\u0|count [6] & (!\u0|count [9] & (!\u0|count [8] & !\u0|count [7])))

	.dataa(\u0|count [6]),
	.datab(\u0|count [9]),
	.datac(\u0|count [8]),
	.datad(\u0|count [7]),
	.cin(gnd),
	.combout(\u0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~3 .lut_mask = 16'h0001;
defparam \u0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N24
cyclone10lp_lcell_comb \u0|LessThan0~2 (
// Equation(s):
// \u0|LessThan0~2_combout  = (((!\u0|count [14]) # (!\u0|count [13])) # (!\u0|count [11])) # (!\u0|count [12])

	.dataa(\u0|count [12]),
	.datab(\u0|count [11]),
	.datac(\u0|count [13]),
	.datad(\u0|count [14]),
	.cin(gnd),
	.combout(\u0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N26
cyclone10lp_lcell_comb \u0|LessThan0~4 (
// Equation(s):
// \u0|LessThan0~4_combout  = (!\u0|count [15] & ((\u0|LessThan0~2_combout ) # ((!\u0|count [10] & \u0|LessThan0~3_combout ))))

	.dataa(\u0|count [10]),
	.datab(\u0|LessThan0~3_combout ),
	.datac(\u0|count [15]),
	.datad(\u0|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~4 .lut_mask = 16'h0F04;
defparam \u0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
cyclone10lp_lcell_comb \u0|LessThan0~5 (
// Equation(s):
// \u0|LessThan0~5_combout  = (!\u0|count [17] & ((\u0|LessThan0~4_combout ) # (!\u0|count [16])))

	.dataa(\u0|LessThan0~4_combout ),
	.datab(gnd),
	.datac(\u0|count [16]),
	.datad(\u0|count [17]),
	.cin(gnd),
	.combout(\u0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~5 .lut_mask = 16'h00AF;
defparam \u0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
cyclone10lp_lcell_comb \u0|LessThan0~7 (
// Equation(s):
// \u0|LessThan0~7_combout  = (!\u0|count [23] & ((\u0|LessThan0~6_combout ) # ((\u0|LessThan0~5_combout ) # (!\u0|count [22]))))

	.dataa(\u0|LessThan0~6_combout ),
	.datab(\u0|count [23]),
	.datac(\u0|count [22]),
	.datad(\u0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~7 .lut_mask = 16'h3323;
defparam \u0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
cyclone10lp_lcell_comb \u0|LessThan0~0 (
// Equation(s):
// \u0|LessThan0~0_combout  = (!\u0|count [28] & (!\u0|count [27] & (!\u0|count [26] & !\u0|count [25])))

	.dataa(\u0|count [28]),
	.datab(\u0|count [27]),
	.datac(\u0|count [26]),
	.datad(\u0|count [25]),
	.cin(gnd),
	.combout(\u0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N14
cyclone10lp_lcell_comb \u0|LessThan0~8 (
// Equation(s):
// \u0|LessThan0~8_combout  = (((!\u0|LessThan0~7_combout  & \u0|count [24])) # (!\u0|LessThan0~0_combout )) # (!\u0|LessThan0~1_combout )

	.dataa(\u0|LessThan0~1_combout ),
	.datab(\u0|LessThan0~7_combout ),
	.datac(\u0|count [24]),
	.datad(\u0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~8 .lut_mask = 16'h75FF;
defparam \u0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
cyclone10lp_lcell_comb \u0|led_output~0 (
// Equation(s):
// \u0|led_output~0_combout  = \u0|LessThan0~8_combout  $ (\u0|led_output~q )

	.dataa(gnd),
	.datab(\u0|LessThan0~8_combout ),
	.datac(\u0|led_output~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_output~0 .lut_mask = 16'h3C3C;
defparam \u0|led_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N17
dffeas \u0|led_output (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|led_output~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_output .is_wysiwyg = "true";
defparam \u0|led_output .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain[3]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \u1|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~1_combout  = (\u1|rst_controller|r_sync_rst_chain [3] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [3]),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \u1|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \u1|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~0_combout  = (\u1|rst_controller|r_sync_rst_chain [2] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(\u1|rst_controller|r_sync_rst_chain [2]),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hCC00;
defparam \u1|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \u1|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u1|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h0F0F;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cyclone10lp_lcell_comb \u1|rst_controller|WideOr0~0 (
// Equation(s):
// \u1|rst_controller|WideOr0~0_combout  = (\u1|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\u1|rst_controller|r_sync_rst_chain [1] & \u1|rst_controller|r_sync_rst~q ))

	.dataa(gnd),
	.datab(\u1|rst_controller|r_sync_rst_chain [1]),
	.datac(\u1|rst_controller|r_sync_rst~q ),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\u1|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|WideOr0~0 .lut_mask = 16'hFF30;
defparam \u1|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \u1|rst_controller|r_sync_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclone10lp_clkctrl \u1|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u1|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|router|Equal1~2_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 16'h0C00;
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N27
dffeas \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hB0B0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout  = (\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~3 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cyclone10lp_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cyclone10lp_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X21_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h7878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 .lut_mask = 16'h444C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hFAD8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hC480;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N19
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\u1|nios|cpu|d_writedata [0] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'h88A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hDD5D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h2322;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFAF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hDDFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 .lut_mask = 16'h005A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h00A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34 .lut_mask = 16'hAA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .lut_mask = 16'hA0A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout  = 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .lut_mask = 16'h0F0F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .lut_mask = 16'h1100;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102 .lut_mask = 16'hABAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .lut_mask = 16'h00A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h1000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .lut_mask = 16'h0088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cyclone10lp_lcell_comb \u1|rst_controller|always2~0 (
// Equation(s):
// \u1|rst_controller|always2~0_combout  = (\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u1|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\u1|rst_controller|r_sync_rst_chain [2]),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u1|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|always2~0 .lut_mask = 16'hFF33;
defparam \u1|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \u1|rst_controller|r_early_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\u1|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(\u1|rst_controller|r_early_rst~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hFF33;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hDDCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~4 (
// Equation(s):
// \u1|nios|cpu|Equal0~4_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [3] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~14 (
// Equation(s):
// \u1|nios|cpu|Equal0~14_combout  = (!\u1|nios|cpu|D_iw [5] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~4_combout ))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~14 .lut_mask = 16'h0500;
defparam \u1|nios|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hE2E2;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout  = \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~5 (
// Equation(s):
// \u1|nios|cpu|Equal62~5_combout  = (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~5 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|Equal0~3_combout  = (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~3 .lut_mask = 16'hC0C0;
defparam \u1|nios|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv00~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv00~0_combout  = (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~3_combout  & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal0~2_combout )))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal0~3_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~6 (
// Equation(s):
// \u1|nios|cpu|Equal62~6_combout  = (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~6 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~2 (
// Equation(s):
// \u1|nios|cpu|Equal62~2_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~2 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = ((!\u1|nios|cpu|Equal62~0_combout  & !\u1|nios|cpu|Equal62~2_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datad(\u1|nios|cpu|Equal62~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'h0F3F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & (((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datac(\u1|nios|cpu|Equal62~6_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'h3700;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~10 (
// Equation(s):
// \u1|nios|cpu|Equal62~10_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~10 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~9 (
// Equation(s):
// \u1|nios|cpu|Equal62~9_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~9 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv17~0_combout  = (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal0~2_combout )))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal0~3_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ((!\u1|nios|cpu|Equal62~10_combout  & !\u1|nios|cpu|Equal62~9_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h05FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~4 (
// Equation(s):
// \u1|nios|cpu|Equal62~4_combout  = (!\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~4 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_cmpge~0 (
// Equation(s):
// \u1|nios|cpu|D_op_cmpge~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_cmpge~0 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ((!\u1|nios|cpu|Equal62~4_combout  & !\u1|nios|cpu|Equal62~8_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|Equal62~8_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h11FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~16 (
// Equation(s):
// \u1|nios|cpu|Equal0~16_combout  = (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~16 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~12 (
// Equation(s):
// \u1|nios|cpu|Equal0~12_combout  = (!\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~12 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~0_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|Equal0~12_combout ) # ((!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~9_combout ))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|Equal0~12_combout ),
	.datac(\u1|nios|cpu|Equal0~9_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~0 .lut_mask = 16'hDC00;
defparam \u1|nios|cpu|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~1_combout  = (!\u1|nios|cpu|D_ctrl_exception~0_combout  & ((\u1|nios|cpu|Equal0~3_combout ) # ((!\u1|nios|cpu|Equal0~16_combout  & !\u1|nios|cpu|Equal0~2_combout ))))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~16_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~1 .lut_mask = 16'h0A0B;
defparam \u1|nios|cpu|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  = (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [2] $ (!\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .lut_mask = 16'h2010;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~17 (
// Equation(s):
// \u1|nios|cpu|Equal0~17_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & \u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~11 (
// Equation(s):
// \u1|nios|cpu|Equal0~11_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~11 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  = (!\u1|nios|cpu|Equal0~17_combout  & (!\u1|nios|cpu|Equal0~11_combout  & ((!\u1|nios|cpu|D_iw [5]) # (!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datab(\u1|nios|cpu|Equal0~17_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0013;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~2_combout  = (\u1|nios|cpu|D_ctrl_exception~1_combout  & (((!\u1|nios|cpu|Equal0~12_combout  & \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout )) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.datac(\u1|nios|cpu|Equal0~12_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~2 .lut_mask = 16'h4C44;
defparam \u1|nios|cpu|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~2 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~2_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout  & (!\u1|nios|cpu|Equal0~14_combout  & (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  & \u1|nios|cpu|D_ctrl_exception~2_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.datab(\u1|nios|cpu|Equal0~14_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~2 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|D_dst_regnum[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~0_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~0 .lut_mask = 16'hC080;
defparam \u1|nios|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~1_combout  = (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_ctrl_mem16~0_combout )

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~1 .lut_mask = 16'h5500;
defparam \u1|nios|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~1 (
// Equation(s):
// \u1|nios|cpu|Equal62~1_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~1 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~4_combout  = (\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal62~2_combout )) # (!\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|Equal62~0_combout ) # (\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|Equal62~2_combout ),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hAFAC;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~5_combout  = (\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|D_ctrl_alu_subtract~4_combout )))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~1_combout  & (\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~1_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~5 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_valid~0 (
// Equation(s):
// \u1|nios|cpu|F_valid~0_combout  = (!\u1|nios|cpu|i_read~q  & ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_valid~0 .lut_mask = 16'h3330;
defparam \u1|nios|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \u1|nios|cpu|D_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_valid~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_valid~feeder (
// Equation(s):
// \u1|nios|cpu|R_valid~feeder_combout  = \u1|nios|cpu|D_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_valid~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|R_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \u1|nios|cpu|R_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~5 (
// Equation(s):
// \u1|nios|cpu|Equal0~5_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [3] & \u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~5 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~2_combout  = (\u1|nios|cpu|D_iw [4] & (((!\u1|nios|cpu|Equal0~4_combout  & !\u1|nios|cpu|Equal0~5_combout )))) # (!\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datab(\u1|nios|cpu|Equal0~4_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'h0535;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~3_combout  = ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )) # (!\u1|nios|cpu|D_ctrl_alu_subtract~2_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hC0FF;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_sub~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_sub~0_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ) # ((\u1|nios|cpu|D_ctrl_alu_subtract~5_combout  & \u1|nios|cpu|Equal0~7_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_alu_subtract~5_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub~0 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N9
dffeas \u1|nios|cpu|E_alu_sub (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~15 (
// Equation(s):
// \u1|nios|cpu|Add1~15_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~15 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~0_combout  = (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [0] & ((\u1|nios|cpu|D_iw [3]) # (\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h000E;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~1_combout  = (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_ctrl_hi_imm16~0_combout  & \u1|nios|cpu|D_iw [2]))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'h8080;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \u1|nios|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\u1|nios|cpu|D_iw [11]) # ((\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15])) # (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [16]))))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hBFBA;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (\u1|nios|cpu|Equal0~7_combout  & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \u1|nios|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout  = ((\u1|nios|cpu|D_iw [15]) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|Equal62~9_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'hFF3F;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~16_combout  & (!\u1|nios|cpu|D_iw [5]))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~2_combout ) # ((\u1|nios|cpu|Equal0~16_combout  & \u1|nios|cpu|D_iw 
// [5]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|Equal0~16_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'h5D48;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~13 (
// Equation(s):
// \u1|nios|cpu|Equal62~13_combout  = (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~13 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~14 (
// Equation(s):
// \u1|nios|cpu|Equal62~14_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~14 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~14_combout ) # ((\u1|nios|cpu|Equal62~13_combout  & !\u1|nios|cpu|D_iw [14]))))

	.dataa(\u1|nios|cpu|Equal62~13_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'hF020;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ) # ((!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal62~11_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'hB0A0;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ) # ((\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ) # ((\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'hEEFE;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & (((!\u1|nios|cpu|Equal62~4_combout  & !\u1|nios|cpu|Equal62~8_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|Equal62~8_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20 .lut_mask = 16'h10F0;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  = (\u1|nios|cpu|D_iw [5]) # ((\u1|nios|cpu|D_iw [4]) # ((!\u1|nios|cpu|Equal0~16_combout  & !\u1|nios|cpu|Equal0~4_combout )))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|Equal0~16_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'hFAFB;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~1_combout  = (!\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~13_combout ) # (\u1|nios|cpu|Equal62~14_combout )))

	.dataa(\u1|nios|cpu|Equal62~13_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .lut_mask = 16'h0F0A;
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~0_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~10_combout ) # (\u1|nios|cpu|Equal62~11_combout )))

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(\u1|nios|cpu|Equal62~11_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hEE00;
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~2_combout  = (\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_retaddr~1_combout ) # (\u1|nios|cpu|D_ctrl_retaddr~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .lut_mask = 16'h8880;
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  & (!\u1|nios|cpu|D_ctrl_retaddr~2_combout  & ((\u1|nios|cpu|D_iw [5]) # (!\u1|nios|cpu|Equal0~2_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'h00B0;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  & 
// \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~9_combout  = ((\u1|nios|cpu|Equal0~12_combout ) # ((\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ))) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout )

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.datab(\u1|nios|cpu|Equal0~12_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~9 .lut_mask = 16'hFDFF;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \u1|nios|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[10]~15 (
// Equation(s):
// \u1|nios|cpu|E_src2[10]~15_combout  = (\u1|nios|cpu|R_ctrl_hi_imm16~q ) # ((\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u1|nios|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[10]~15 .lut_mask = 16'hFFFC;
defparam \u1|nios|cpu|E_src2[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[8]~7 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[8]~7_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datad(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[8]~7 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|R_src2_lo[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \u1|nios|cpu|E_src2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~10 (
// Equation(s):
// \u1|nios|cpu|Add1~10_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [8])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~10 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~0_combout  = (!\u1|nios|cpu|D_iw [5] & !\u1|nios|cpu|D_iw [4])

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h0055;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~1_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [3] & \u1|nios|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \u1|nios|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_valid_from_R~0 (
// Equation(s):
// \u1|nios|cpu|E_valid_from_R~0_combout  = (\u1|nios|cpu|E_stall~5_combout ) # (\u1|nios|cpu|R_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_stall~5_combout ),
	.datad(\u1|nios|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \u1|nios|cpu|E_valid_from_R (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~30 (
// Equation(s):
// \u1|nios|cpu|R_src1~30_combout  = (!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~30 .lut_mask = 16'h0FFF;
defparam \u1|nios|cpu|R_src1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~1_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & !\u1|nios|cpu|D_iw [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~1 .lut_mask = 16'h00F0;
defparam \u1|nios|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~6_combout  = (\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|Equal0~12_combout  & ((\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout )))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~12_combout ) # ((\u1|nios|cpu|Equal0~9_combout 
// ))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|Equal0~12_combout ),
	.datac(\u1|nios|cpu|Equal0~9_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .lut_mask = 16'h7654;
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~7_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_ctrl_retaddr~6_combout ) # ((!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~16_combout )))) # (!\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_ctrl_retaddr~6_combout  & 
// (\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|Equal0~16_combout )))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .lut_mask = 16'h8AC8;
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'h5500;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~12 (
// Equation(s):
// \u1|nios|cpu|Equal62~12_combout  = (\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~12 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~3_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~13_combout ) # ((!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal62~12_combout ))))

	.dataa(\u1|nios|cpu|Equal62~13_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .lut_mask = 16'h2322;
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~4_combout  = (\u1|nios|cpu|D_ctrl_retaddr~3_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & ((\u1|nios|cpu|Equal62~14_combout ) # (\u1|nios|cpu|Equal62~8_combout ))))

	.dataa(\u1|nios|cpu|Equal62~14_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .lut_mask = 16'hFF32;
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~5_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  & ((!\u1|nios|cpu|D_ctrl_retaddr~4_combout ) # (!\u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h44CC;
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~8_combout  = ((\u1|nios|cpu|D_ctrl_retaddr~7_combout  & (!\u1|nios|cpu|D_iw [4])) # (!\u1|nios|cpu|D_ctrl_retaddr~7_combout  & ((\u1|nios|cpu|D_iw [4]) # (\u1|nios|cpu|Equal0~2_combout )))) # 
// (!\u1|nios|cpu|D_ctrl_retaddr~5_combout )

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~8 .lut_mask = 16'h76FF;
defparam \u1|nios|cpu|D_ctrl_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \u1|nios|cpu|R_ctrl_retaddr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_retaddr~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~0_combout  = (\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hFF80;
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~1_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|R_ctrl_br_nxt~0_combout ))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h0808;
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \u1|nios|cpu|R_ctrl_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~31 (
// Equation(s):
// \u1|nios|cpu|R_src1~31_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|R_ctrl_br~q ) # ((\u1|nios|cpu|R_ctrl_retaddr~q  & \u1|nios|cpu|R_valid~q )))) # (!\u1|nios|cpu|E_valid_from_R~q  & (\u1|nios|cpu|R_ctrl_retaddr~q  & 
// (\u1|nios|cpu|R_valid~q )))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|R_ctrl_br~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~31 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|R_src1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .lut_mask = 16'h0022;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'h0808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hA0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~19 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~19_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~19 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N31
dffeas \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 16'h0E00;
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ((\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ))) # (!\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & 
// (!\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 16'hF505;
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [39] = (\u1|nios|cpu|W_alu_result [3] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [3] & 
// (\u1|nios|cpu|F_pc [1] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|F_pc [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h44CC;
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0C00;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|d_read~q )

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .lut_mask = 16'h5050;
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N18
cyclone10lp_lcell_comb \u1|led|always0~0 (
// Equation(s):
// \u1|led|always0~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|Equal3~0_combout  & !\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~0 .lut_mask = 16'h00C0;
defparam \u1|led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & \u1|led|always0~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N23
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1])

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|Add0~0 .lut_mask = 16'h5A5A;
defparam \u1|mm_interconnect_0|led_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|led_s1_translator|Add0~0_combout  & (\u1|led|always0~0_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// !\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|Add0~0_combout ),
	.datab(\u1|led|always0~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & \u1|led|always0~0_combout )))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h060A;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|router|Equal3~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout 
//  & \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & (((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0])))) # (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & !\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hE4F4;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N13
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h50F8;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N9
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & (\u1|mm_interconnect_0|router|Equal3~0_combout  & 
// (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~0 .lut_mask = 16'h00CC;
defparam \u1|esc_spi|p1_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout  = (!\u1|nios|cpu|av_ld_align_cycle [0] & ((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ) # (!\u1|nios|cpu|d_read~q )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h0C0F;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N29
dffeas \u1|nios|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout  = (\u1|nios|cpu|d_read~q  & (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (\u1|nios|cpu|av_ld_align_cycle [1] $ (\u1|nios|cpu|av_ld_align_cycle [0])))) # (!\u1|nios|cpu|d_read~q  & 
// ((\u1|nios|cpu|av_ld_align_cycle [1] $ (\u1|nios|cpu|av_ld_align_cycle [0]))))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h0DD0;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N7
dffeas \u1|nios|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~55 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~55_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~55 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~3 (
// Equation(s):
// \u1|nios|cpu|Equal62~3_combout  = (\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~3 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_rdctl (
// Equation(s):
// \u1|nios|cpu|D_op_rdctl~combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~3_combout  & (\u1|nios|cpu|Equal0~7_combout  & !\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~3_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_rdctl .lut_mask = 16'h0040;
defparam \u1|nios|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \u1|nios|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_result~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_result~0_combout  = (\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ) # (\u1|nios|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_result~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~2 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~2_combout  = (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (!\u1|esc_spi|wr_strobe~q  & \u1|esc_spi|p1_wr_strobe~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datac(\u1|esc_spi|wr_strobe~q ),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~2 .lut_mask = 16'h0400;
defparam \u1|esc_spi|p1_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N17
dffeas \u1|esc_spi|wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_wr_strobe~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|slaveselect_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|slaveselect_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .lut_mask = 16'h4000;
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N17
dffeas \u1|esc_spi|spi_slave_select_holding_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[11]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~0_combout  = (!\u1|nios|cpu|W_alu_result [5] & \u1|nios|cpu|W_alu_result [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~0 .lut_mask = 16'h0F00;
defparam \u1|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal7~0_combout  = (\u1|nios|cpu|W_alu_result [3] & (\u1|mm_interconnect_0|router|Equal2~2_combout  & (\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|always1~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal7~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cyclone10lp_lcell_comb \u1|debug|av_waitrequest~0 (
// Equation(s):
// \u1|debug|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|debug|av_waitrequest~q  & 
// \u1|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_waitrequest~0 .lut_mask = 16'h0800;
defparam \u1|debug|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N3
dffeas \u1|debug|av_waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_waitrequest~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|av_waitrequest .is_wysiwyg = "true";
defparam \u1|debug|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & (\u1|debug|av_waitrequest~q  & \u1|mm_interconnect_0|router|Equal7~0_combout ))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datab(\u1|debug|av_waitrequest~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])))) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ) # ((!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF0BA;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ) # (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h32F0;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h00CC;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u1|mm_interconnect_0|router|Equal7~0_combout  & \u1|debug|av_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(\u1|debug|av_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\u1|nios|cpu|d_writedata [11] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [11]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [41] = (\u1|nios|cpu|W_alu_result [5] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [3])))) # (!\u1|nios|cpu|W_alu_result [5] & 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [3]))))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [42] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [6]) # ((\u1|nios|cpu|F_pc [4] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|F_pc [4] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [4]),
	.datac(\u1|nios|cpu|W_alu_result [6]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [43] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]) # ((\u1|nios|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\u1|nios|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [7]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[5]~10_combout  = (\u1|nios|cpu|F_pc [5] & (!\u1|nios|cpu|F_pc_plus_one[4]~9 )) # (!\u1|nios|cpu|F_pc [5] & ((\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[5]~11  = CARRY((!\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (!\u1|nios|cpu|F_pc [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[4]~9 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[6]~12_combout  = (\u1|nios|cpu|F_pc [6] & (\u1|nios|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\u1|nios|cpu|F_pc [6] & (!\u1|nios|cpu|F_pc_plus_one[5]~11  & VCC))
// \u1|nios|cpu|F_pc_plus_one[6]~13  = CARRY((\u1|nios|cpu|F_pc [6] & !\u1|nios|cpu|F_pc_plus_one[5]~11 ))

	.dataa(\u1|nios|cpu|F_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[5]~11 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[6]~13 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~37_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[6]~12_combout )))))

	.dataa(\u1|nios|cpu|Add1~37_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~13 .lut_mask = 16'h2320;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \u1|nios|cpu|F_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [44] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [6]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [8])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [8]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|F_pc [6]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[9]~6 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[9]~6_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [15]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\u1|nios|cpu|E_src2[10]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[9]~6 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \u1|nios|cpu|E_src2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~9 (
// Equation(s):
// \u1|nios|cpu|Add1~9_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [9])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~9 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[7]~8 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[7]~8_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [13])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|E_src2[10]~15_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[7]~8 .lut_mask = 16'h2230;
defparam \u1|nios|cpu|R_src2_lo[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \u1|nios|cpu|E_src2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~11 (
// Equation(s):
// \u1|nios|cpu|Add1~11_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [7])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~11 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[6]~9 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[6]~9_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [12]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[6]~9 .lut_mask = 16'h00E4;
defparam \u1|nios|cpu|R_src2_lo[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \u1|nios|cpu|E_src2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~12 (
// Equation(s):
// \u1|nios|cpu|Add1~12_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [6])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~12 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[5]~10 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[5]~10_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [11])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[5]~10 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|R_src2_lo[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N27
dffeas \u1|nios|cpu|E_src2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~13 (
// Equation(s):
// \u1|nios|cpu|Add1~13_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~13 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[0]~0_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((!\u1|nios|cpu|Add1~23_combout  & !\u1|nios|cpu|Add1~21_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|nios|cpu|D_ctrl_mem16~1_combout )) # (!\u1|nios|cpu|Add1~23_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|Add1~23_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|Add1~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hB5B7;
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \u1|nios|cpu|d_byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [0] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\u1|nios|cpu|d_byteenable [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hFFA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[7]~15 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[7]~15_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [7])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [7]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [7]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[7]~15 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|W_rf_wr_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem32~0_combout  = (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [0])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem32~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout  = (!\u1|nios|cpu|av_ld_aligning_data~q  & !\u1|nios|cpu|D_ctrl_mem32~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h0303;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout  $ (!\u1|nios|cpu|av_ld_align_cycle [0])) # (!\u1|nios|cpu|av_ld_align_cycle [1])))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'hC44C;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout  = (\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ) # ((\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout  & (!\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hFF20;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N19
dffeas \u1|nios|cpu|av_ld_aligning_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 .lut_mask = 16'h00FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hD5DD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h4454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 .lut_mask = 16'h00F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 .lut_mask = 16'hDF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 .lut_mask = 16'hFF80;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 .lut_mask = 16'h260A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'hA2A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0CA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 .lut_mask = 16'h55F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 .lut_mask = 16'h0022;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h3737;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h5400;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 .lut_mask = 16'h00F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 .lut_mask = 16'hA0A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [5]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [6]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0044;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 .lut_mask = 16'h8000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N14
cyclone10lp_lcell_comb \u1|debug|av_waitrequest~1 (
// Equation(s):
// \u1|debug|av_waitrequest~1_combout  = (!\u1|debug|av_waitrequest~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u1|debug|av_waitrequest~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_waitrequest~1 .lut_mask = 16'h0400;
defparam \u1|debug|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cyclone10lp_lcell_comb \u1|debug|fifo_rd~2 (
// Equation(s):
// \u1|debug|fifo_rd~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\u1|nios|cpu|W_alu_result [2] & (\u1|debug|av_waitrequest~1_combout  & 
// \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|debug|av_waitrequest~1_combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~2 .lut_mask = 16'h2000;
defparam \u1|debug|fifo_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N10
cyclone10lp_lcell_comb \u1|debug|wr_rfifo (
// Equation(s):
// \u1|debug|wr_rfifo~combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u1|debug|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|wr_rfifo .lut_mask = 16'h00F0;
defparam \u1|debug|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\u1|debug|wr_rfifo~combout )))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cyclone10lp_lcell_comb \u1|debug|fifo_rd~3 (
// Equation(s):
// \u1|debug|fifo_rd~3_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|nios|cpu|W_alu_result [2] & (\u1|debug|av_waitrequest~1_combout  & !\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|debug|av_waitrequest~1_combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~3 .lut_mask = 16'h0020;
defparam \u1|debug|fifo_rd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u1|debug|fifo_rd~3_combout  $ 
// (((\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ))))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (((\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|debug|fifo_rd~3_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h8878;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u1|debug|wr_rfifo~combout ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u1|debug|wr_rfifo~combout  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT 
// ))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] 
// & VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u1|debug|wr_rfifo~combout )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u1|debug|wr_rfifo~combout ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [3] $ (\u1|debug|wr_rfifo~combout )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] 
// & VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u1|debug|wr_rfifo~combout )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N27
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u1|debug|fifo_rd~2_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\u1|debug|fifo_rd~2_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N25
dffeas \u1|debug|t_dav (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|t_dav .is_wysiwyg = "true";
defparam \u1|debug|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|t_dav~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h0F0F;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N19
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hF350;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.datab(\u1|debug|t_dav~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hF0F2;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h6000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFF50;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFFFD;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N0
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\u1|debug|wr_rfifo~combout ) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\u1|debug|fifo_rd~3_combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\u1|debug|fifo_rd~3_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFABA;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'hDF20;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N13
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 .lut_mask = 16'h5A5A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.datac(\u1|debug|t_dav~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hC8CC;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hF600;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \u1|debug|read_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|fifo_rd~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|read_0 .is_wysiwyg = "true";
defparam \u1|debug|read_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cyclone10lp_lcell_comb \u1|debug|pause_irq~0 (
// Equation(s):
// \u1|debug|pause_irq~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ) # ((\u1|debug|pause_irq~q  & 
// !\u1|debug|read_0~q )))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (((\u1|debug|pause_irq~q  & !\u1|debug|read_0~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(\u1|debug|pause_irq~q ),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|pause_irq~0 .lut_mask = 16'h88F8;
defparam \u1|debug|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N29
dffeas \u1|debug|pause_irq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|pause_irq .is_wysiwyg = "true";
defparam \u1|debug|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
cyclone10lp_lcell_comb \u1|debug|Add0~0 (
// Equation(s):
// \u1|debug|Add0~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (GND)))
// \u1|debug|Add0~1  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|Add0~0_combout ),
	.cout(\u1|debug|Add0~1 ));
// synopsys translate_off
defparam \u1|debug|Add0~0 .lut_mask = 16'h6611;
defparam \u1|debug|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N18
cyclone10lp_lcell_comb \u1|debug|Add0~2 (
// Equation(s):
// \u1|debug|Add0~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\u1|debug|Add0~1 ) # (GND))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\u1|debug|Add0~1 ))
// \u1|debug|Add0~3  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\u1|debug|Add0~1 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~1 ),
	.combout(\u1|debug|Add0~2_combout ),
	.cout(\u1|debug|Add0~3 ));
// synopsys translate_off
defparam \u1|debug|Add0~2 .lut_mask = 16'hC3CF;
defparam \u1|debug|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N20
cyclone10lp_lcell_comb \u1|debug|Add0~4 (
// Equation(s):
// \u1|debug|Add0~4_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\u1|debug|Add0~3  & VCC)) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|debug|Add0~3  $ (GND)))
// \u1|debug|Add0~5  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\u1|debug|Add0~3 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~3 ),
	.combout(\u1|debug|Add0~4_combout ),
	.cout(\u1|debug|Add0~5 ));
// synopsys translate_off
defparam \u1|debug|Add0~4 .lut_mask = 16'h3C03;
defparam \u1|debug|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cyclone10lp_lcell_comb \u1|debug|Add0~6 (
// Equation(s):
// \u1|debug|Add0~6_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\u1|debug|Add0~5 ) # (GND))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\u1|debug|Add0~5 ))
// \u1|debug|Add0~7  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\u1|debug|Add0~5 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~5 ),
	.combout(\u1|debug|Add0~6_combout ),
	.cout(\u1|debug|Add0~7 ));
// synopsys translate_off
defparam \u1|debug|Add0~6 .lut_mask = 16'hC3CF;
defparam \u1|debug|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cyclone10lp_lcell_comb \u1|debug|Add0~8 (
// Equation(s):
// \u1|debug|Add0~8_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\u1|debug|Add0~7  & VCC)) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u1|debug|Add0~7  $ (GND)))
// \u1|debug|Add0~9  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\u1|debug|Add0~7 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~7 ),
	.combout(\u1|debug|Add0~8_combout ),
	.cout(\u1|debug|Add0~9 ));
// synopsys translate_off
defparam \u1|debug|Add0~8 .lut_mask = 16'h5A05;
defparam \u1|debug|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
cyclone10lp_lcell_comb \u1|debug|LessThan1~1 (
// Equation(s):
// \u1|debug|LessThan1~1_combout  = (\u1|debug|Add0~6_combout ) # (\u1|debug|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|Add0~6_combout ),
	.datad(\u1|debug|Add0~8_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \u1|debug|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
cyclone10lp_lcell_comb \u1|debug|Add0~10 (
// Equation(s):
// \u1|debug|Add0~10_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\u1|debug|Add0~9 )) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\u1|debug|Add0~9  & VCC))
// \u1|debug|Add0~11  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\u1|debug|Add0~9 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~9 ),
	.combout(\u1|debug|Add0~10_combout ),
	.cout(\u1|debug|Add0~11 ));
// synopsys translate_off
defparam \u1|debug|Add0~10 .lut_mask = 16'h3C0C;
defparam \u1|debug|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cyclone10lp_lcell_comb \u1|debug|Add0~12 (
// Equation(s):
// \u1|debug|Add0~12_combout  = \u1|debug|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|Add0~11 ),
	.combout(\u1|debug|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|Add0~12 .lut_mask = 16'hF0F0;
defparam \u1|debug|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cyclone10lp_lcell_comb \u1|debug|LessThan1~0 (
// Equation(s):
// \u1|debug|LessThan1~0_combout  = (\u1|debug|Add0~4_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # ((\u1|debug|Add0~2_combout ) # (\u1|debug|Add0~0_combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|Add0~2_combout ),
	.datac(\u1|debug|Add0~0_combout ),
	.datad(\u1|debug|Add0~4_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~0 .lut_mask = 16'hFE00;
defparam \u1|debug|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cyclone10lp_lcell_comb \u1|debug|LessThan1~2 (
// Equation(s):
// \u1|debug|LessThan1~2_combout  = (!\u1|debug|LessThan1~1_combout  & (!\u1|debug|Add0~12_combout  & (!\u1|debug|Add0~10_combout  & !\u1|debug|LessThan1~0_combout )))

	.dataa(\u1|debug|LessThan1~1_combout ),
	.datab(\u1|debug|Add0~12_combout ),
	.datac(\u1|debug|Add0~10_combout ),
	.datad(\u1|debug|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~2 .lut_mask = 16'h0001;
defparam \u1|debug|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \u1|debug|fifo_AF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_AF .is_wysiwyg = "true";
defparam \u1|debug|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cyclone10lp_lcell_comb \u1|debug|ien_AF~feeder (
// Equation(s):
// \u1|debug|ien_AF~feeder_combout  = \u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|debug|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N29
dffeas \u1|nios|cpu|E_new_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|R_valid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_st~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_st~0_combout  = (!\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_st~0 .lut_mask = 16'h0700;
defparam \u1|nios|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \u1|nios|cpu|R_ctrl_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|nios|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_stall (
// Equation(s):
// \u1|nios|cpu|E_st_stall~combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & ((\u1|nios|cpu|d_write~q ) # ((\u1|nios|cpu|E_new_inst~q  & \u1|nios|cpu|R_ctrl_st~q )))) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & (\u1|nios|cpu|E_new_inst~q  & ((\u1|nios|cpu|R_ctrl_st~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u1|nios|cpu|E_new_inst~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_stall .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N15
dffeas \u1|nios|cpu|d_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_write .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N2
cyclone10lp_lcell_comb \u1|debug|ien_AE~2 (
// Equation(s):
// \u1|debug|ien_AE~2_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|debug|av_waitrequest~1_combout  & (\u1|nios|cpu|d_write~q  & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|debug|av_waitrequest~1_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|debug|ien_AE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ien_AE~2 .lut_mask = 16'h0080;
defparam \u1|debug|ien_AE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N15
dffeas \u1|debug|ien_AF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ien_AF .is_wysiwyg = "true";
defparam \u1|debug|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N2
cyclone10lp_lcell_comb \u1|debug|av_readdata[8]~0 (
// Equation(s):
// \u1|debug|av_readdata[8]~0_combout  = (\u1|debug|ien_AF~q  & ((\u1|debug|pause_irq~q ) # (\u1|debug|fifo_AF~q )))

	.dataa(gnd),
	.datab(\u1|debug|pause_irq~q ),
	.datac(\u1|debug|fifo_AF~q ),
	.datad(\u1|debug|ien_AF~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[8]~0 .lut_mask = 16'hFC00;
defparam \u1|debug|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|W_alu_result [4]))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe~0 .lut_mask = 16'h0404;
defparam \u1|esc_spi|p1_data_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~3 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~3_combout  = (!\u1|esc_spi|wr_strobe~q  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|nios|cpu|d_write~q )))

	.dataa(\u1|esc_spi|wr_strobe~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~3 .lut_mask = 16'h0100;
defparam \u1|esc_spi|p1_wr_strobe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~combout  = (\u1|esc_spi|p1_data_wr_strobe~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & \u1|esc_spi|p1_wr_strobe~3_combout ))

	.dataa(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe .lut_mask = 16'h8080;
defparam \u1|esc_spi|p1_data_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N13
dffeas \u1|esc_spi|data_wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[1]~1 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[1]~1_combout  = (\u1|esc_spi|transmitting~q  & (\u1|esc_spi|slowcount [1] $ (\u1|esc_spi|slowcount [0])))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [1]),
	.datad(\u1|esc_spi|slowcount [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[1]~1 .lut_mask = 16'h0CC0;
defparam \u1|esc_spi|p1_slowcount[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N11
dffeas \u1|esc_spi|slowcount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[2]~0 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[2]~0_combout  = (\u1|esc_spi|transmitting~q  & ((\u1|esc_spi|slowcount [0] & (\u1|esc_spi|slowcount [2] $ (\u1|esc_spi|slowcount [1]))) # (!\u1|esc_spi|slowcount [0] & (\u1|esc_spi|slowcount [2] & \u1|esc_spi|slowcount [1]))))

	.dataa(\u1|esc_spi|slowcount [0]),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [2]),
	.datad(\u1|esc_spi|slowcount [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[2]~0 .lut_mask = 16'h4880;
defparam \u1|esc_spi|p1_slowcount[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N25
dffeas \u1|esc_spi|slowcount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[0]~2 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[0]~2_combout  = (\u1|esc_spi|transmitting~q  & (!\u1|esc_spi|slowcount [0] & ((\u1|esc_spi|slowcount [1]) # (!\u1|esc_spi|slowcount [2]))))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [0]),
	.datad(\u1|esc_spi|slowcount [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[0]~2 .lut_mask = 16'h080C;
defparam \u1|esc_spi|p1_slowcount[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N13
dffeas \u1|esc_spi|slowcount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|Equal2~0 (
// Equation(s):
// \u1|esc_spi|Equal2~0_combout  = (!\u1|esc_spi|slowcount [0] & (\u1|esc_spi|slowcount [2] & !\u1|esc_spi|slowcount [1]))

	.dataa(\u1|esc_spi|slowcount [0]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(gnd),
	.datad(\u1|esc_spi|slowcount [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal2~0 .lut_mask = 16'h0044;
defparam \u1|esc_spi|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cyclone10lp_lcell_comb \u1|esc_spi|Add1~0 (
// Equation(s):
// \u1|esc_spi|Add1~0_combout  = \u1|esc_spi|state [0] $ (VCC)
// \u1|esc_spi|Add1~1  = CARRY(\u1|esc_spi|state [0])

	.dataa(gnd),
	.datab(\u1|esc_spi|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|esc_spi|Add1~0_combout ),
	.cout(\u1|esc_spi|Add1~1 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|esc_spi|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|always11~0 (
// Equation(s):
// \u1|esc_spi|always11~0_combout  = (!\u1|esc_spi|slowcount [0] & (\u1|esc_spi|slowcount [2] & (\u1|esc_spi|transmitting~q  & !\u1|esc_spi|slowcount [1])))

	.dataa(\u1|esc_spi|slowcount [0]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|slowcount [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always11~0 .lut_mask = 16'h0040;
defparam \u1|esc_spi|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N1
dffeas \u1|esc_spi|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cyclone10lp_lcell_comb \u1|esc_spi|Add1~2 (
// Equation(s):
// \u1|esc_spi|Add1~2_combout  = (\u1|esc_spi|state [1] & (!\u1|esc_spi|Add1~1 )) # (!\u1|esc_spi|state [1] & ((\u1|esc_spi|Add1~1 ) # (GND)))
// \u1|esc_spi|Add1~3  = CARRY((!\u1|esc_spi|Add1~1 ) # (!\u1|esc_spi|state [1]))

	.dataa(\u1|esc_spi|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~1 ),
	.combout(\u1|esc_spi|Add1~2_combout ),
	.cout(\u1|esc_spi|Add1~3 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~2 .lut_mask = 16'h5A5F;
defparam \u1|esc_spi|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cyclone10lp_lcell_comb \u1|esc_spi|state~1 (
// Equation(s):
// \u1|esc_spi|state~1_combout  = (\u1|esc_spi|Add1~2_combout  & (((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(\u1|esc_spi|Add1~2_combout ),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~1 .lut_mask = 16'h70F0;
defparam \u1|esc_spi|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N11
dffeas \u1|esc_spi|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi|Add1~4 (
// Equation(s):
// \u1|esc_spi|Add1~4_combout  = (\u1|esc_spi|state [2] & (\u1|esc_spi|Add1~3  $ (GND))) # (!\u1|esc_spi|state [2] & (!\u1|esc_spi|Add1~3  & VCC))
// \u1|esc_spi|Add1~5  = CARRY((\u1|esc_spi|state [2] & !\u1|esc_spi|Add1~3 ))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~3 ),
	.combout(\u1|esc_spi|Add1~4_combout ),
	.cout(\u1|esc_spi|Add1~5 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~4 .lut_mask = 16'hC30C;
defparam \u1|esc_spi|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \u1|esc_spi|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cyclone10lp_lcell_comb \u1|esc_spi|Add1~6 (
// Equation(s):
// \u1|esc_spi|Add1~6_combout  = (\u1|esc_spi|state [3] & (!\u1|esc_spi|Add1~5 )) # (!\u1|esc_spi|state [3] & ((\u1|esc_spi|Add1~5 ) # (GND)))
// \u1|esc_spi|Add1~7  = CARRY((!\u1|esc_spi|Add1~5 ) # (!\u1|esc_spi|state [3]))

	.dataa(\u1|esc_spi|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~5 ),
	.combout(\u1|esc_spi|Add1~6_combout ),
	.cout(\u1|esc_spi|Add1~7 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~6 .lut_mask = 16'h5A5F;
defparam \u1|esc_spi|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y25_N7
dffeas \u1|esc_spi|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~0 (
// Equation(s):
// \u1|esc_spi|Equal9~0_combout  = (!\u1|esc_spi|state [3] & (!\u1|esc_spi|state [2] & !\u1|esc_spi|state [1]))

	.dataa(\u1|esc_spi|state [3]),
	.datab(gnd),
	.datac(\u1|esc_spi|state [2]),
	.datad(\u1|esc_spi|state [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~0 .lut_mask = 16'h0005;
defparam \u1|esc_spi|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|Add1~8 (
// Equation(s):
// \u1|esc_spi|Add1~8_combout  = \u1|esc_spi|Add1~7  $ (!\u1|esc_spi|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|state [4]),
	.cin(\u1|esc_spi|Add1~7 ),
	.combout(\u1|esc_spi|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Add1~8 .lut_mask = 16'hF00F;
defparam \u1|esc_spi|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|state~0 (
// Equation(s):
// \u1|esc_spi|state~0_combout  = (\u1|esc_spi|Add1~8_combout  & (((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|Add1~8_combout ),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~0 .lut_mask = 16'h4CCC;
defparam \u1|esc_spi|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N25
dffeas \u1|esc_spi|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|transaction_primed~0 (
// Equation(s):
// \u1|esc_spi|transaction_primed~0_combout  = (\u1|esc_spi|Equal2~0_combout  & (\u1|esc_spi|state [0] & (\u1|esc_spi|state [4] & \u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|Equal2~0_combout ),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|transaction_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed~0 .lut_mask = 16'h8000;
defparam \u1|esc_spi|transaction_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N15
dffeas \u1|esc_spi|transaction_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transaction_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transaction_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|transaction_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|transmitting~0 (
// Equation(s):
// \u1|esc_spi|transmitting~0_combout  = (!\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|transmitting~q ) # (\u1|esc_spi|tx_holding_primed~q )))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(gnd),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|transmitting~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transmitting~0 .lut_mask = 16'h5550;
defparam \u1|esc_spi|transmitting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N9
dffeas \u1|esc_spi|transmitting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transmitting~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transmitting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transmitting .is_wysiwyg = "true";
defparam \u1|esc_spi|transmitting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_primed~0 (
// Equation(s):
// \u1|esc_spi|tx_holding_primed~0_combout  = (\u1|esc_spi|data_wr_strobe~q ) # ((\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q ))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed~0 .lut_mask = 16'hFFC0;
defparam \u1|esc_spi|tx_holding_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N19
dffeas \u1|esc_spi|tx_holding_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|TRDY~0 (
// Equation(s):
// \u1|esc_spi|TRDY~0_combout  = (\u1|esc_spi|tx_holding_primed~q  & \u1|esc_spi|transmitting~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|TRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TRDY~0 .lut_mask = 16'hC0C0;
defparam \u1|esc_spi|TRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|status_wr_strobe (
// Equation(s):
// \u1|esc_spi|status_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & (!\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|status_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|status_wr_strobe .lut_mask = 16'h0200;
defparam \u1|esc_spi|status_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|TOE~0 (
// Equation(s):
// \u1|esc_spi|TOE~0_combout  = (!\u1|esc_spi|status_wr_strobe~combout  & ((\u1|esc_spi|TOE~q ) # ((\u1|esc_spi|data_wr_strobe~q  & \u1|esc_spi|TRDY~0_combout ))))

	.dataa(\u1|esc_spi|data_wr_strobe~q ),
	.datab(\u1|esc_spi|TRDY~0_combout ),
	.datac(\u1|esc_spi|TOE~q ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|TOE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TOE~0 .lut_mask = 16'h00F8;
defparam \u1|esc_spi|TOE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \u1|esc_spi|TOE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|TOE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|TOE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|TOE .is_wysiwyg = "true";
defparam \u1|esc_spi|TOE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe~0 .lut_mask = 16'h0011;
defparam \u1|esc_spi|p1_data_rd_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_rd_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_rd_strobe~0_combout  = (\u1|esc_spi|p1_wr_strobe~1_combout  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (!\u1|esc_spi|rd_strobe~q  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|esc_spi|rd_strobe~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_rd_strobe~0 .lut_mask = 16'h0200;
defparam \u1|esc_spi|p1_rd_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N31
dffeas \u1|esc_spi|rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & (\u1|esc_spi|p1_data_rd_strobe~0_combout  & !\u1|esc_spi|rd_strobe~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|esc_spi|p1_data_rd_strobe~0_combout ),
	.datad(\u1|esc_spi|rd_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe .lut_mask = 16'h0080;
defparam \u1|esc_spi|p1_data_rd_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N5
dffeas \u1|esc_spi|data_rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|RRDY~0 (
// Equation(s):
// \u1|esc_spi|RRDY~0_combout  = (\u1|esc_spi|transaction_primed~q ) # ((!\u1|esc_spi|data_rd_strobe~q  & (\u1|esc_spi|RRDY~q  & !\u1|esc_spi|status_wr_strobe~combout )))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(\u1|esc_spi|data_rd_strobe~q ),
	.datac(\u1|esc_spi|RRDY~q ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|RRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|RRDY~0 .lut_mask = 16'hAABA;
defparam \u1|esc_spi|RRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N13
dffeas \u1|esc_spi|RRDY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|RRDY~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|RRDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|RRDY .is_wysiwyg = "true";
defparam \u1|esc_spi|RRDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|ROE~0 (
// Equation(s):
// \u1|esc_spi|ROE~0_combout  = (\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|RRDY~q ) # ((!\u1|esc_spi|status_wr_strobe~combout  & \u1|esc_spi|ROE~q )))) # (!\u1|esc_spi|transaction_primed~q  & (!\u1|esc_spi|status_wr_strobe~combout  & 
// (\u1|esc_spi|ROE~q )))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(\u1|esc_spi|status_wr_strobe~combout ),
	.datac(\u1|esc_spi|ROE~q ),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|ROE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|ROE~0 .lut_mask = 16'hBA30;
defparam \u1|esc_spi|ROE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N29
dffeas \u1|esc_spi|ROE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|ROE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|ROE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|ROE .is_wysiwyg = "true";
defparam \u1|esc_spi|ROE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|E (
// Equation(s):
// \u1|esc_spi|E~combout  = (\u1|esc_spi|TOE~q ) # (\u1|esc_spi|ROE~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|TOE~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|E~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|E .lut_mask = 16'hFFCC;
defparam \u1|esc_spi|E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .lut_mask = 16'h2000;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N17
dffeas \u1|esc_spi|endofpacketvalue_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[8]~3 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[8]~3_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8]~3 .lut_mask = 16'hB8B8;
defparam \u1|esc_spi|data_to_cpu[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~7 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~7_combout  = (\u1|nios|cpu|W_alu_result [2] & (((!\u1|esc_spi|data_to_cpu[8]~3_combout )))) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|endofpacketvalue_reg [8]))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (\u1|esc_spi|E~combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|E~combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datad(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .lut_mask = 16'h50EE;
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[8]~2 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[8]~2_combout  = (\u1|nios|cpu|W_alu_result [2] & ((!\u1|nios|cpu|W_alu_result [3]) # (!\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8]~2 .lut_mask = 16'h44CC;
defparam \u1|esc_spi|data_to_cpu[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|control_wr_strobe (
// Equation(s):
// \u1|esc_spi|control_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & (!\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|control_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|control_wr_strobe .lut_mask = 16'h0800;
defparam \u1|esc_spi|control_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N27
dffeas \u1|esc_spi|iE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iE_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N17
dffeas \u1|esc_spi|spi_slave_select_holding_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N31
dffeas \u1|esc_spi|spi_slave_select_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~6 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~6_combout  = (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|spi_slave_select_reg [8])

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .lut_mask = 16'hA0A0;
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~8 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~8_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & (((\u1|esc_spi|p1_data_to_cpu[8]~6_combout )) # (!\u1|esc_spi|data_to_cpu[8]~2_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & 
// (\u1|esc_spi|data_to_cpu[8]~2_combout  & (\u1|esc_spi|iE_reg~q )))

	.dataa(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.datab(\u1|esc_spi|data_to_cpu[8]~2_combout ),
	.datac(\u1|esc_spi|iE_reg~q ),
	.datad(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .lut_mask = 16'hEA62;
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~9 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~9_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~8_combout  & ((\u1|nios|cpu|W_alu_result [2]) # (\u1|nios|cpu|W_alu_result [3])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .lut_mask = 16'hFC00;
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \u1|esc_spi|data_to_cpu[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[8]~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[8]~5_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8]~5 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\u1|nios|cpu|d_writedata [8] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [8]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [46] = (\u1|nios|cpu|W_alu_result [10] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [8] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [10] & 
// (\u1|nios|cpu|F_pc [8] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [10]),
	.datab(\u1|nios|cpu|F_pc [8]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # 
// ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N27
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hE4E4;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  
// & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout )))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N17
dffeas \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hECFC;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N15
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF0F;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N29
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q 
// )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 16'h3F00;
defparam \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\u1|nios|cpu|d_writedata [10] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [10]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[11]~12 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[11]~12_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [3])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [11]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[11]~12 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[12]~11 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[12]~11_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [12] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[12]~11 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[13]~10 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[13]~10_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [5])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [13]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [5]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[13]~10 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 16'hFFA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[15]~8 (
// Equation(s):
// \u1|nios|cpu|E_st_data[15]~8_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[15]~8 .lut_mask = 16'hF0B8;
defparam \u1|nios|cpu|E_st_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \u1|nios|cpu|d_writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = (\u1|nios|cpu|d_writedata [15] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [15]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y34_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w[2] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2] = (!\u1|mm_interconnect_0|cmd_mux_003|src_data [52] & (!\u1|ram|wren~0_combout  & \u1|mm_interconnect_0|cmd_mux_003|src_data [51]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.datab(\u1|ram|wren~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w[2] .lut_mask = 16'h1010;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N3
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|W_alu_result [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\u1|debug|fifo_wr~q )))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] $ (!\u1|debug|fifo_wr~q ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u1|debug|fifo_wr~q ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u1|debug|fifo_wr~q  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT 
// ))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cyclone10lp_lcell_comb \u1|debug|r_val~feeder (
// Equation(s):
// \u1|debug|r_val~feeder_combout  = \u1|debug|r_val~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|r_val~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|r_val~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|r_val~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|r_val~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N13
dffeas \u1|debug|r_val (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|r_val~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|r_val .is_wysiwyg = "true";
defparam \u1|debug|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 .lut_mask = 16'h00FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u1|debug|r_val~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h0555;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 (
	.dataa(\u1|debug|r_val~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hA0A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N5
dffeas \u1|nios|cpu|d_writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \u1|nios|cpu|d_writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \u1|nios|cpu|d_writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \u1|nios|cpu|d_writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cyclone10lp_ram_block \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|debug|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\u1|debug|r_val~0_combout ),
	.ena2(\u1|debug|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|nios|cpu|d_writedata [7],\u1|nios|cpu|d_writedata [6],\u1|nios|cpu|d_writedata [5],\u1|nios|cpu|d_writedata [4],\u1|nios|cpu|d_writedata [3],\u1|nios|cpu|d_writedata [2],
\u1|nios|cpu|d_writedata [1],\u1|nios|cpu|d_writedata [0]}),
	.portaaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_DEBUG:debug|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [7]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hCCF0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 .lut_mask = 16'h4000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h0888;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'h8C8C;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [6]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hDD88;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [5]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hD080;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hF5A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hA2F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [3]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hFA50;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hAE22;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [2]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'h88A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hD080;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hF5A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'h8CAA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hFA50;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hF430;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hFC30;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h5510;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hACFC;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hF870;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hB7FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h00DD;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u1|debug|fifo_wr~q )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] $ (!\u1|debug|fifo_wr~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u1|debug|fifo_wr~q ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u1|debug|fifo_wr~q  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT 
// ))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y31_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] 
// & VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u1|debug|fifo_wr~q )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|fifo_wr~q  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y31_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y31_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N0
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) # 
// (!\u1|debug|r_val~0_combout )

	.dataa(\u1|debug|r_val~0_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFDFF;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u1|debug|fifo_wr~q ) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEA;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cyclone10lp_lcell_comb \u1|debug|r_val~0 (
// Equation(s):
// \u1|debug|r_val~0_combout  = (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ) # (!\u1|debug|r_val~q ))))

	.dataa(\u1|debug|r_val~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u1|debug|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|r_val~0 .lut_mask = 16'h1300;
defparam \u1|debug|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N2
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \u1|debug|r_val~0_combout  $ (\u1|debug|fifo_wr~q )

	.dataa(gnd),
	.datab(\u1|debug|r_val~0_combout ),
	.datac(gnd),
	.datad(\u1|debug|fifo_wr~q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N28
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\u1|debug|fifo_wr~q  & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\u1|debug|fifo_wr~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u1|debug|r_val~0_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|r_val~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cyclone10lp_lcell_comb \u1|debug|fifo_wr~0 (
// Equation(s):
// \u1|debug|fifo_wr~0_combout  = (!\u1|nios|cpu|W_alu_result [2] & (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// \u1|debug|av_waitrequest~1_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_wr~0 .lut_mask = 16'h0400;
defparam \u1|debug|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \u1|debug|fifo_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_wr .is_wysiwyg = "true";
defparam \u1|debug|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N1
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~10_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~10 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~11 .lut_mask = 16'hF5E4;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[2]~1 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[2]~1_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((\u1|nios|cpu|Add1~23_combout  & !\u1|nios|cpu|Add1~21_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// ((\u1|nios|cpu|Add1~23_combout ) # ((!\u1|nios|cpu|D_ctrl_mem16~1_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|Add1~23_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|Add1~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .lut_mask = 16'hE5ED;
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \u1|nios|cpu|d_byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [2] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|d_byteenable [2]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 16'hEEAA;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|d_byteenable[3]~0 (
// Equation(s):
// \u1|nios|cpu|d_byteenable[3]~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem16~0_combout ) # (\u1|nios|cpu|D_ctrl_mem8~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3]~0 .lut_mask = 16'h0E0E;
defparam \u1|nios|cpu|d_byteenable[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h5A05;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hA5AF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h5A05;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N9
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[21]~12 (
// Equation(s):
// \u1|nios|cpu|E_src2[21]~12_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21]~12 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv63~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv63~0_combout  = (\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv63~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|D_op_opx_rsv63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\u1|nios|cpu|Equal62~4_combout  & (((\u1|nios|cpu|D_op_opx_rsv63~0_combout  & \u1|nios|cpu|Equal62~5_combout )) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ))) # 
// (!\u1|nios|cpu|Equal62~4_combout  & (\u1|nios|cpu|D_op_opx_rsv63~0_combout  & (\u1|nios|cpu|Equal62~5_combout )))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datac(\u1|nios|cpu|Equal62~5_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hC0EA;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout  & (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~6 (
// Equation(s):
// \u1|nios|cpu|Equal0~6_combout  = (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|D_iw [0])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~6 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~4_combout ))) # (!\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~6_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~6_combout ),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hA820;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((!\u1|nios|cpu|D_iw [5] & !\u1|nios|cpu|D_ctrl_logic~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.datad(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFAFB;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi~0_combout  = (\u1|nios|cpu|R_ctrl_force_src2_zero~q ) # (\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q )

	.dataa(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \u1|nios|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \u1|nios|cpu|E_src2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[21]~12_combout ),
	.asdata(\u1|nios|cpu|D_iw [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~69 (
// Equation(s):
// \u1|nios|cpu|Add1~69_combout  = \u1|nios|cpu|E_src2 [21] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [21]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~69 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'hFF40;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \u1|nios|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[3]~2 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[3]~2_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((\u1|nios|cpu|Add1~23_combout  & \u1|nios|cpu|Add1~21_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// ((\u1|nios|cpu|Add1~23_combout ) # ((!\u1|nios|cpu|D_ctrl_mem16~1_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|Add1~23_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|Add1~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .lut_mask = 16'hEDE5;
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \u1|nios|cpu|d_byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [3] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|d_byteenable [3]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 16'hEEAA;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~0_combout  = (\u1|nios|cpu|Equal62~0_combout  & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [15] $ (\u1|nios|cpu|D_iw [14]))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h4800;
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~1_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|E_invert_arith_src_msb~0_combout ) # ((!\u1|nios|cpu|D_iw [5] & !\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'hF010;
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N21
dffeas \u1|nios|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~1_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (((\u1|nios|cpu|D_iw [21])))) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|R_ctrl_hi_imm16~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_ctrl_hi_imm16~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(\u1|nios|cpu|D_iw [21]),
	.datad(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~1 .lut_mask = 16'hF0E4;
defparam \u1|nios|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~2_combout  = (!\u1|nios|cpu|R_ctrl_force_src2_zero~q  & (\u1|nios|cpu|R_src2_hi[15]~1_combout  & !\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ))

	.dataa(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.datad(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~2 .lut_mask = 16'h0050;
defparam \u1|nios|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \u1|nios|cpu|E_src2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~59 (
// Equation(s):
// \u1|nios|cpu|Add1~59_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_src2 [31]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datad(\u1|nios|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~59 .lut_mask = 16'hC33C;
defparam \u1|nios|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~22_combout ,\u1|nios|cpu|W_rf_wr_data[30]~26_combout ,\u1|nios|cpu|W_rf_wr_data[29]~24_combout ,\u1|nios|cpu|W_rf_wr_data[28]~25_combout ,\u1|nios|cpu|W_rf_wr_data[27]~27_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~28_combout ,\u1|nios|cpu|W_rf_wr_data[25]~29_combout ,\u1|nios|cpu|W_rf_wr_data[24]~30_combout ,\u1|nios|cpu|W_rf_wr_data[23]~31_combout ,\u1|nios|cpu|W_rf_wr_data[22]~23_combout ,\u1|nios|cpu|W_rf_wr_data[21]~32_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~33_combout ,\u1|nios|cpu|W_rf_wr_data[19]~34_combout ,\u1|nios|cpu|W_rf_wr_data[18]~5_combout ,\u1|nios|cpu|W_rf_wr_data[17]~6_combout ,\u1|nios|cpu|W_rf_wr_data[16]~7_combout ,\u1|nios|cpu|W_rf_wr_data[15]~8_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~9_combout ,\u1|nios|cpu|W_rf_wr_data[13]~10_combout ,\u1|nios|cpu|W_rf_wr_data[12]~11_combout ,\u1|nios|cpu|W_rf_wr_data[11]~12_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~13_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~14_combout ,\u1|nios|cpu|W_rf_wr_data[7]~15_combout ,\u1|nios|cpu|W_rf_wr_data[6]~16_combout ,\u1|nios|cpu|W_rf_wr_data[5]~17_combout ,\u1|nios|cpu|W_rf_wr_data[4]~18_combout ,\u1|nios|cpu|W_rf_wr_data[3]~19_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~4_combout ,\u1|nios|cpu|W_rf_wr_data[1]~21_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [31],\u1|nios|cpu|D_iw [30],\u1|nios|cpu|D_iw [29],\u1|nios|cpu|D_iw [28],\u1|nios|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[31]~34 (
// Equation(s):
// \u1|nios|cpu|R_src1[31]~34_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[31]~34 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \u1|nios|cpu|E_src1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[31]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_arith_src1[31] (
// Equation(s):
// \u1|nios|cpu|E_arith_src1 [31] = \u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_src1 [31])

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src1 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_arith_src1[31] .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[30]~38 (
// Equation(s):
// \u1|nios|cpu|R_src1[30]~38_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[30]~38 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \u1|nios|cpu|E_src1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[30]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y26_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~22_combout ,\u1|nios|cpu|W_rf_wr_data[30]~26_combout ,\u1|nios|cpu|W_rf_wr_data[29]~24_combout ,\u1|nios|cpu|W_rf_wr_data[28]~25_combout ,\u1|nios|cpu|W_rf_wr_data[27]~27_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~28_combout ,\u1|nios|cpu|W_rf_wr_data[25]~29_combout ,\u1|nios|cpu|W_rf_wr_data[24]~30_combout ,\u1|nios|cpu|W_rf_wr_data[23]~31_combout ,\u1|nios|cpu|W_rf_wr_data[22]~23_combout ,\u1|nios|cpu|W_rf_wr_data[21]~32_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~33_combout ,\u1|nios|cpu|W_rf_wr_data[19]~34_combout ,\u1|nios|cpu|W_rf_wr_data[18]~5_combout ,\u1|nios|cpu|W_rf_wr_data[17]~6_combout ,\u1|nios|cpu|W_rf_wr_data[16]~7_combout ,\u1|nios|cpu|W_rf_wr_data[15]~8_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~9_combout ,\u1|nios|cpu|W_rf_wr_data[13]~10_combout ,\u1|nios|cpu|W_rf_wr_data[12]~11_combout ,\u1|nios|cpu|W_rf_wr_data[11]~12_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~13_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~14_combout ,\u1|nios|cpu|W_rf_wr_data[7]~15_combout ,\u1|nios|cpu|W_rf_wr_data[6]~16_combout ,\u1|nios|cpu|W_rf_wr_data[5]~17_combout ,\u1|nios|cpu|W_rf_wr_data[4]~18_combout ,\u1|nios|cpu|W_rf_wr_data[3]~19_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~4_combout ,\u1|nios|cpu|W_rf_wr_data[1]~21_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [26],\u1|nios|cpu|D_iw [25],\u1|nios|cpu|D_iw [24],\u1|nios|cpu|D_iw [23],\u1|nios|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[30]~6 (
// Equation(s):
// \u1|nios|cpu|E_src2[30]~6_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30]~6 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \u1|nios|cpu|E_src2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[30]~6_combout ),
	.asdata(\u1|nios|cpu|D_iw [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~60 (
// Equation(s):
// \u1|nios|cpu|Add1~60_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [30])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~60 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[29]~36 (
// Equation(s):
// \u1|nios|cpu|R_src1[29]~36_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[29]~36 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \u1|nios|cpu|E_src1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[29]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[29]~4 (
// Equation(s):
// \u1|nios|cpu|E_src2[29]~4_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29]~4 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src2[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\u1|nios|cpu|d_writedata [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [4])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [6])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .lut_mask = 16'h0C0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[14]~7 (
// Equation(s):
// \u1|nios|cpu|E_st_data[14]~7_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[14]~7 .lut_mask = 16'hF0B8;
defparam \u1|nios|cpu|E_st_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \u1|nios|cpu|d_writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\u1|nios|cpu|d_writedata [14] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [14]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [3]) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] $ (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .lut_mask = 16'hFF3C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3 .lut_mask = 16'hDD11;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [7]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hCC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24 .lut_mask = 16'h3200;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\u1|nios|cpu|d_writedata [17] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [17]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[18]~13 (
// Equation(s):
// \u1|nios|cpu|E_st_data[18]~13_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[18]~13 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|E_st_data[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \u1|nios|cpu|d_writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[18]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23 .lut_mask = 16'hF0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\u1|nios|cpu|d_writedata [19] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [19]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\u1|nios|cpu|d_writedata [20] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [20]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\u1|nios|cpu|d_writedata [21] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [21]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[22]~1 (
// Equation(s):
// \u1|nios|cpu|E_st_data[22]~1_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[22]~1 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_st_data[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \u1|nios|cpu|d_writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\u1|nios|cpu|d_writedata [22] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [22]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .lut_mask = 16'hF0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[23]~2 (
// Equation(s):
// \u1|nios|cpu|E_st_data[23]~2_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[23]~2 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|E_st_data[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \u1|nios|cpu|d_writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_byteenable [2]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~22_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~23_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~24_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hF0B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103 .lut_mask = 16'hCCDF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27 .lut_mask = 16'hFF50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hC0EA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hCC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\u1|nios|cpu|d_writedata [15] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [15]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\u1|nios|cpu|d_writedata [24] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [24]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[25]~1 (
// Equation(s):
// \u1|nios|cpu|d_writedata[25]~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25]~1 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N3
dffeas \u1|nios|cpu|d_writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hF0B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hCC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hAE0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hCC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hD8D8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[27]~3 (
// Equation(s):
// \u1|nios|cpu|d_writedata[27]~3_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27]~3 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N23
dffeas \u1|nios|cpu|d_writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\u1|nios|cpu|d_writedata [27] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [28])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\u1|nios|cpu|d_writedata [29] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .lut_mask = 16'h0011;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \u1|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|r_sync_rst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h0C00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q 
//  & (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h30FA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\u1|nios|cpu|d_writedata [31] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [31]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [3] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_byteenable [3]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hD888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\u1|nios|cpu|d_writedata [26] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20 .lut_mask = 16'hD0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19 .lut_mask = 16'hFF88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .lut_mask = 16'h0044;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hFA0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hCEC2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hAEA4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .lut_mask = 16'hAA11;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hDDD8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .lut_mask = 16'hAEA4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 .lut_mask = 16'hEC2C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hEA4A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hE5E0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .lut_mask = 16'hEC2C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 .lut_mask = 16'hDAD0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hF0CA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hE6C4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hDA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .lut_mask = 16'h0B08;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hBBB8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .lut_mask = 16'hF0CA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .lut_mask = 16'hE4AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~19_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .lut_mask = 16'hE2E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .lut_mask = 16'hC0E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0003;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A4E0000000000000200802008000000000080000080200002008000080200800000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00007E0000FC31144004A328C11A4B0A61A8485200020A4809B820153042A4800000000000B008660080E51D2B420027037640D2C08010E030ED8019D61E11880018223002812844110880060CC40211004714025890004111449A51000000980111818528101E0BA04D4A4A1462800800800A8602608003EE80AC4084464430B00864580D461604AA322C0A8003C1A0603000000F0C04010800000F018E2031C403000000423551318E803044C1880631C4827E6A682CA14000884045041040240808000080000004EB100070081E200092500201A0555401010810806680440C409962AC40000000093005980020248818FC006805106000000028080D0A00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00201A10C04120000050000000020022464698882440000081904C510300044608009001D550022010A01000144844DFFA19FA00520B5654518820114999909112C4400A120A0C1B9BBB2B699053C370EF2FC800CCC28086500001C02002AA200001A568009140484955AA94620004420443118D4010046182258860D04D48D8CC414001468000008011684201001941941A2D45888003DD48C5148483028004403418A000ADB060A7500000438000AB06000000090001420D58002510438800080108220D4040010E20000002A0220160240014018700018600005208001001C10204108012050011008002000200020560000000057280001C10018B280000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h8C0000A5140000000000074004040658000C00000002000100800AB00C1409D61101944838C8000000200030000004003020000008000010C1121252481430A000000030A0004A201402800000800000060010096C0141080540880585140185500D10140000400040301087D555358088A901008055001112222088A20D4420146060825106210782060000201501003002001058108C00643050014000004000088000200404100000000000000408000B8000C0190000404000000020100000015540042A28AA9287010C00000800000130020035D60855F56000280A4941200020360000C221299C038000800019404000000000004180000000006E50D0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h9727008C00D3808C003EE881F740001108210C08420C080600020000400008010A542A010009AFC014002406032014006948400484000C0015C00001A3054100041000081013C82221BC4979499209000240000140200000404425502A200001170080538000000000140060200032660413000011410A8001008001F000200010000080400200200001000408000440040004000D400043000030444B8090000022020000008400000000040011AD0086800C40008904040005000002A802800038000044003000121082064B00090324015402020D3000020003148020001A510005000110080A8001500024C4027108490290000002148A00400003480000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41 .lut_mask = 16'h00B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~41_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[19]~40 (
// Equation(s):
// \u1|nios|cpu|F_iw[19]~40_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[19]~40 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N15
dffeas \u1|nios|cpu|D_iw[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[19]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \u1|nios|cpu|E_src2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[29]~4_combout ),
	.asdata(\u1|nios|cpu|D_iw [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~61 (
// Equation(s):
// \u1|nios|cpu|Add1~61_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [29])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~61 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[28]~37 (
// Equation(s):
// \u1|nios|cpu|R_src1[28]~37_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[28]~37 .lut_mask = 16'h0444;
defparam \u1|nios|cpu|R_src1[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \u1|nios|cpu|E_src1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[28]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[28]~5 (
// Equation(s):
// \u1|nios|cpu|E_src2[28]~5_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28]~5 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y7_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h000001FE1CFED7578A0F33CCCCBCEE6FF931407094292969B331366130029A800000036C30D018AA6815F2888B420357892A12F2D59430F87F2F3939D61E1188100422280A8129461029C0333CCC0611006414076890504100441853224008980181938F09C03A0DA40D8E5A1553010004804C1822810803F281B08091050CAAE0195D700F155C01B8AEB80880A0E82A050118005F0C04010004028350160A02C0A02300425135595196A0351104980A32D107AEE6B88CA140110C504D0C1082041808100081001004EF100231081C000092500209A05445717110554DEB814524C41062AD400000100AB0BD9080206C0D58FC404805146001000028482D0A00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00209A12400422000050C0001002002226C6CF8024000080819804510333044E08011001D556222010A0100014444492AA81B00412D85654518800114911108000C4400A18002203BAAA2B68905B43F0E924C90088828588500020C0280AAA205081A5EA51C151485B15AA9462080442400B1147C01146140325CC4C98634908C8C1C00146A00002815460C0010219C39C3A3D47898083DD48CDD796E3038204C874198408ADB281B7500008413400AB28100241017811890D180226110490A0080A22880F7A60014F2012000AA022018222000401C60001260020A02080102101000E008012070010030082002000020540000004057000201810008B240000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h8400C0F00000000181080350288102D0000400000002041124826AB00014099611019640784808040000001000000020300000000004001041521252480030A000040030A0004A201402800000800000060010096C0141080560880585140185500D10140000400040311087D555358088A901000055000112222088A20D4420144060825106210782020000A0150100100200101810840064300001400000400004800020040410000000000000020800090000C0190000404000000020100000115560046408AA9287348000000800000148020035D60875F56000280A01412000208900208221219C03820000001140400000044A080A80000000006F51D0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h97A3008C00D1808C002EE88177401004082004084004080406020000400008090A94AA011409AFC012018426032614026958400420000C2015A001A1A305A0844470010C1013590201BDC85B408209000040010150200000420425502A2800011600805300000000001400E0000032660413000011410A8001008403F040000010000080400200040000200400000440008000800FC22003003830444CA090000022020000000400000000040011AC0486800E40018B04040205100802A80CA0043800000480308002000206EB001D03740155CC02A174000230033424C01282D90005200110080A8B035160645660714DC9F094D80012348C0055542B780000;
// synopsys translate_on

// Location: M9K_X40_Y8_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000234840000000010000000000000020080000080000000000800000000000000002008000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43 .lut_mask = 16'h5410;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a82 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a82 ),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~43_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~41 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~41_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18])))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout  & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18])))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~41 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|F_iw[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_pending_nxt~0_combout  = (!\u1|nios|cpu|hbreak_enabled~q  & ((\u1|nios|cpu|hbreak_pending~q ) # (\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_pending~q ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h3330;
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N7
dffeas \u1|nios|cpu|hbreak_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFA70;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hF3F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h4400;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u1|nios|cpu|hbreak_enabled~q ) # 
// ((!\u1|nios|cpu|F_valid~0_combout  & \u1|nios|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u1|nios|cpu|F_valid~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'hDC00;
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \u1|nios|cpu|wait_for_one_post_bret_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_req~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_req~0_combout  = (\u1|nios|cpu|hbreak_pending~q  & ((\u1|nios|cpu|W_valid~q ) # ((!\u1|nios|cpu|wait_for_one_post_bret_inst~q )))) # (!\u1|nios|cpu|hbreak_pending~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q  & ((\u1|nios|cpu|W_valid~q ) # (!\u1|nios|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u1|nios|cpu|hbreak_pending~q ),
	.datab(\u1|nios|cpu|W_valid~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_req~0 .lut_mask = 16'hC8FA;
defparam \u1|nios|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~58 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~58_combout  = (\u1|nios|cpu|F_iw[18]~41_combout  & ((\u1|nios|cpu|D_iw[4]~0_combout ) # ((!\u1|nios|cpu|hbreak_enabled~q  & \u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|F_iw[18]~41_combout  & 
// (((!\u1|nios|cpu|hbreak_enabled~q  & \u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[18]~41_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~0_combout ),
	.datac(\u1|nios|cpu|hbreak_enabled~q ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~58 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|F_iw[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N19
dffeas \u1|nios|cpu|D_iw[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[18]~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \u1|nios|cpu|E_src2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[28]~5_combout ),
	.asdata(\u1|nios|cpu|D_iw [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~62 (
// Equation(s):
// \u1|nios|cpu|Add1~62_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [28])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~62 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[27]~39 (
// Equation(s):
// \u1|nios|cpu|R_src1[27]~39_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[27]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[27]~39 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[27]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \u1|nios|cpu|E_src1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[27]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[27]~7 (
// Equation(s):
// \u1|nios|cpu|E_src2[27]~7_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27]~7 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src2[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \u1|nios|cpu|E_src2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[27]~7_combout ),
	.asdata(\u1|nios|cpu|D_iw [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~63 (
// Equation(s):
// \u1|nios|cpu|Add1~63_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [27])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~63 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[26]~8 (
// Equation(s):
// \u1|nios|cpu|E_src2[26]~8_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26]~8 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src2[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \u1|nios|cpu|E_src2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[26]~8_combout ),
	.asdata(\u1|nios|cpu|D_iw [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~64 (
// Equation(s):
// \u1|nios|cpu|Add1~64_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [26])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~64 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[25]~41 (
// Equation(s):
// \u1|nios|cpu|R_src1[25]~41_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[25]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[25]~41 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[25]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N13
dffeas \u1|nios|cpu|E_src1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[25]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[24]~42 (
// Equation(s):
// \u1|nios|cpu|R_src1[24]~42_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[24]~42 .lut_mask = 16'h0444;
defparam \u1|nios|cpu|R_src1[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \u1|nios|cpu|E_src1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[24]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[23]~11 (
// Equation(s):
// \u1|nios|cpu|E_src2[23]~11_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23]~11 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \u1|nios|cpu|E_src2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[23]~11_combout ),
	.asdata(\u1|nios|cpu|D_iw [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~67 (
// Equation(s):
// \u1|nios|cpu|Add1~67_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [23])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~67 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[22]~35 (
// Equation(s):
// \u1|nios|cpu|R_src1[22]~35_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[22]~35 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \u1|nios|cpu|E_src1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[22]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[20]~45 (
// Equation(s):
// \u1|nios|cpu|R_src1[20]~45_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[20]~45 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \u1|nios|cpu|E_src1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[20]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[20]~13 (
// Equation(s):
// \u1|nios|cpu|E_src2[20]~13_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20]~13 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \u1|nios|cpu|E_src2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[20]~13_combout ),
	.asdata(\u1|nios|cpu|D_iw [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~70 (
// Equation(s):
// \u1|nios|cpu|Add1~70_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [20])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~70 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[19]~14 (
// Equation(s):
// \u1|nios|cpu|E_src2[19]~14_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19]~14 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src2[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N7
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~45 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~45_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~45 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y38_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C120000000380008200A0380E0380E03A0E88002020180804C080000300401004010000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y39_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h0000000000E00630227C401001F18005140683300242A2E006D8580A9598020000000000000C0E02420084212E0703042142300382E080E2310D3931181C82C0628200200A810A04140881932400013142501430601001C900181080006CA8CD09C18980002252282C8098095007087031861C2016853563A292E00408841421A26042530104340040212A01466418460B0809258B0D3E0830A00C901230524208244132A001726041904D3DA136A5587A0906AB428A4899E66B712A21E2009D860B2640FA05981D84A897309200308878940604610FB8268382508180712612962140488D034A81A621B01F1145132202062D624304E1066605C11E22A86230;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h710690A94900221A82B839F046A40B2A345F6BC06506A5715AC2A0AC9E882411214B0B8DACD44B41156440104976D6C221002108990034553DF486AC4D55154004BC43A42C51A34502AA499485D02453B0F0185A88A628E974CCCE0555D966288323A24C00082260A01D2ADF7D21AE130012F144437612047624AC4405410926D1624CCD8B038CCC42B6635802DAE421401AA8550290237848C4244C1BA65884343104C99DA53088E6D6999268083383088A65926401FB1CA5193166D190D1943A40B40C210089E48A020ADCABB4629990BB32853196150D060CC4A806658A7225157F2A88801C9ACC996C24DA0C4B2B30C85FAFF4C6540CC058914ABB20A267;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h441285F08398C949B97B48510828017458457132A127580301800A2020209B2C01C491222F1A39C232D13D51C471AA2307043FF1A08C441C3F1E523F3523B8FF4DB17FB2F7BF4BAE6D94CAC420E0100297589B2B978FD12E32989E3AE13A1DC3A5D667AFCE43E816A5B2137C9044CD2EAAE61C5527D6C9CE4E49F5D75F9D4DA12FF5E4960F4E65377E33419AE904DD8ECC5619BCB63297BC3B94A793B9DCD7EDCE80FE4FDE00C64F6FFFFFFFCFFFA07C02484DA5D42EE20E7A68A1F3115550488ECB39122DF438B5E2970E8A684452347C5FDAE3B80594A951D12599C800116920017108D0802B21E1981188040C9330414E4464511313968A4247E700A64861;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h513235AC10F95D8C1149CA855F1060233144542288A420DCA882B03016060019839920A56A21267EA9A8D40A35E19D116D2F9A8717B254500C9FF111A3081A02C6481339103B4C8203A042C1D480894414466681640022352808044158106E1D4E2906A70F0C2440117F784990B3296C6D0B24E874491A30A160920DDCA44492190B3301602A0C035A200E08000014C1807282611554CA8100C3C8E76037353115C861021A3057082108250C041CBC4BA0A92CE028CC040E18550482C58C315524EEA2E4340975404242080E4F02090724214C098202702E67890E0410980404D4B99F83A487288A80917413A20224D934409CB341998215813B00001141A800;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48 .lut_mask = 16'h00AC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~46 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~46_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[9]~45_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|nios|cpu|F_iw[9]~45_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~49_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~46 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|F_iw[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N19
dffeas \u1|nios|cpu|D_iw[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[9]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \u1|nios|cpu|E_src2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[19]~14_combout ),
	.asdata(\u1|nios|cpu|D_iw [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~71 (
// Equation(s):
// \u1|nios|cpu|Add1~71_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [19])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~71 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[18]~0 (
// Equation(s):
// \u1|nios|cpu|E_src2[18]~0_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src2[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~33 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~33_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~33 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~34 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~34_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[8]~33_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u1|nios|cpu|F_iw[8]~33_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~34 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N15
dffeas \u1|nios|cpu|D_iw[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \u1|nios|cpu|E_src2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[18]~0_combout ),
	.asdata(\u1|nios|cpu|D_iw [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~0 (
// Equation(s):
// \u1|nios|cpu|Add1~0_combout  = \u1|nios|cpu|E_src2 [18] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [18]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~0 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_src2[17]~1_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \u1|nios|cpu|E_src2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[17]~1_combout ),
	.asdata(\u1|nios|cpu|D_iw [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~1 (
// Equation(s):
// \u1|nios|cpu|Add1~1_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [17])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~1 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_src1[17]~1_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [21])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_src1[16]~2_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [20]))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|D_iw [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16]~2 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_src2[16]~2_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16]~2 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \u1|nios|cpu|E_src2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[16]~2_combout ),
	.asdata(\u1|nios|cpu|D_iw [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~2 (
// Equation(s):
// \u1|nios|cpu|Add1~2_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~2 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[15]~3 (
// Equation(s):
// \u1|nios|cpu|E_src1[15]~3_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [19]))

	.dataa(\u1|nios|cpu|D_iw [19]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15]~3 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[13]~5 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[13]~5_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~51_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[13]~26_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.datad(\u1|nios|cpu|Add1~51_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~5 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \u1|nios|cpu|F_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[13]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[9]~18_combout  = (\u1|nios|cpu|F_pc [9] & (!\u1|nios|cpu|F_pc_plus_one[8]~17 )) # (!\u1|nios|cpu|F_pc [9] & ((\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[9]~19  = CARRY((!\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (!\u1|nios|cpu|F_pc [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[8]~17 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[10]~20_combout  = (\u1|nios|cpu|F_pc [10] & (\u1|nios|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\u1|nios|cpu|F_pc [10] & (!\u1|nios|cpu|F_pc_plus_one[9]~19  & VCC))
// \u1|nios|cpu|F_pc_plus_one[10]~21  = CARRY((\u1|nios|cpu|F_pc [10] & !\u1|nios|cpu|F_pc_plus_one[9]~19 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[9]~19 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[11]~22_combout  = (\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc_plus_one[10]~21 )) # (!\u1|nios|cpu|F_pc [11] & ((\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[11]~23  = CARRY((!\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (!\u1|nios|cpu|F_pc [11]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[10]~21 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[11]~7 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[11]~7_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~47_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[11]~22_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|Add1~47_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~7 .lut_mask = 16'h5140;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N25
dffeas \u1|nios|cpu|F_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[12]~24_combout  = (\u1|nios|cpu|F_pc [12] & (\u1|nios|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\u1|nios|cpu|F_pc [12] & (!\u1|nios|cpu|F_pc_plus_one[11]~23  & VCC))
// \u1|nios|cpu|F_pc_plus_one[12]~25  = CARRY((\u1|nios|cpu|F_pc [12] & !\u1|nios|cpu|F_pc_plus_one[11]~23 ))

	.dataa(\u1|nios|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[11]~23 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[13]~26_combout  = (\u1|nios|cpu|F_pc [13] & (!\u1|nios|cpu|F_pc_plus_one[12]~25 )) # (!\u1|nios|cpu|F_pc [13] & ((\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[13]~27  = CARRY((!\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (!\u1|nios|cpu|F_pc [13]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[12]~25 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \u1|nios|cpu|E_src1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[15]~3_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[14]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[14]~1_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [20]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u1|nios|cpu|E_src2[10]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [20]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[14]~1 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \u1|nios|cpu|E_src2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[14]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~4 (
// Equation(s):
// \u1|nios|cpu|Add1~4_combout  = \u1|nios|cpu|E_src2 [14] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [14]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~4 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[13]~5 (
// Equation(s):
// \u1|nios|cpu|E_src1[13]~5_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [17]))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|D_iw [17]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13]~5 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \u1|nios|cpu|E_src1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[13]~5_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~6 (
// Equation(s):
// \u1|nios|cpu|Add1~6_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [12])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~6 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[11]~4 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[11]~4_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [17]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u1|nios|cpu|E_src2[10]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [17]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[11]~4 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \u1|nios|cpu|E_src2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~7 (
// Equation(s):
// \u1|nios|cpu|Add1~7_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [11])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~7 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~8 (
// Equation(s):
// \u1|nios|cpu|Add1~8_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [10])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~8 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[10]~8 (
// Equation(s):
// \u1|nios|cpu|E_src1[10]~8_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [14]))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10]~8 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[7]~14_combout  = (\u1|nios|cpu|F_pc [7] & (!\u1|nios|cpu|F_pc_plus_one[6]~13 )) # (!\u1|nios|cpu|F_pc [7] & ((\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[7]~15  = CARRY((!\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (!\u1|nios|cpu|F_pc [7]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[6]~13 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[8]~16_combout  = (\u1|nios|cpu|F_pc [8] & (\u1|nios|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\u1|nios|cpu|F_pc [8] & (!\u1|nios|cpu|F_pc_plus_one[7]~15  & VCC))
// \u1|nios|cpu|F_pc_plus_one[8]~17  = CARRY((\u1|nios|cpu|F_pc [8] & !\u1|nios|cpu|F_pc_plus_one[7]~15 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[7]~15 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N21
dffeas \u1|nios|cpu|E_src1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[10]~8_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~39 (
// Equation(s):
// \u1|nios|cpu|Add1~39_combout  = ((\u1|nios|cpu|Add1~9_combout  $ (\u1|nios|cpu|E_src1 [9] $ (!\u1|nios|cpu|Add1~38 )))) # (GND)
// \u1|nios|cpu|Add1~40  = CARRY((\u1|nios|cpu|Add1~9_combout  & ((\u1|nios|cpu|E_src1 [9]) # (!\u1|nios|cpu|Add1~38 ))) # (!\u1|nios|cpu|Add1~9_combout  & (\u1|nios|cpu|E_src1 [9] & !\u1|nios|cpu|Add1~38 )))

	.dataa(\u1|nios|cpu|Add1~9_combout ),
	.datab(\u1|nios|cpu|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~38 ),
	.combout(\u1|nios|cpu|Add1~39_combout ),
	.cout(\u1|nios|cpu|Add1~40 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~39 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~41 (
// Equation(s):
// \u1|nios|cpu|Add1~41_combout  = (\u1|nios|cpu|Add1~8_combout  & ((\u1|nios|cpu|E_src1 [10] & (\u1|nios|cpu|Add1~40  & VCC)) # (!\u1|nios|cpu|E_src1 [10] & (!\u1|nios|cpu|Add1~40 )))) # (!\u1|nios|cpu|Add1~8_combout  & ((\u1|nios|cpu|E_src1 [10] & 
// (!\u1|nios|cpu|Add1~40 )) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|Add1~40 ) # (GND)))))
// \u1|nios|cpu|Add1~42  = CARRY((\u1|nios|cpu|Add1~8_combout  & (!\u1|nios|cpu|E_src1 [10] & !\u1|nios|cpu|Add1~40 )) # (!\u1|nios|cpu|Add1~8_combout  & ((!\u1|nios|cpu|Add1~40 ) # (!\u1|nios|cpu|E_src1 [10]))))

	.dataa(\u1|nios|cpu|Add1~8_combout ),
	.datab(\u1|nios|cpu|E_src1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~40 ),
	.combout(\u1|nios|cpu|Add1~41_combout ),
	.cout(\u1|nios|cpu|Add1~42 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~41 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~43 (
// Equation(s):
// \u1|nios|cpu|Add1~43_combout  = ((\u1|nios|cpu|E_src1 [11] $ (\u1|nios|cpu|Add1~7_combout  $ (!\u1|nios|cpu|Add1~42 )))) # (GND)
// \u1|nios|cpu|Add1~44  = CARRY((\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|Add1~7_combout ) # (!\u1|nios|cpu|Add1~42 ))) # (!\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|Add1~7_combout  & !\u1|nios|cpu|Add1~42 )))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~42 ),
	.combout(\u1|nios|cpu|Add1~43_combout ),
	.cout(\u1|nios|cpu|Add1~44 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~43 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~45 (
// Equation(s):
// \u1|nios|cpu|Add1~45_combout  = (\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|Add1~6_combout  & (\u1|nios|cpu|Add1~44  & VCC)) # (!\u1|nios|cpu|Add1~6_combout  & (!\u1|nios|cpu|Add1~44 )))) # (!\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|Add1~6_combout  & 
// (!\u1|nios|cpu|Add1~44 )) # (!\u1|nios|cpu|Add1~6_combout  & ((\u1|nios|cpu|Add1~44 ) # (GND)))))
// \u1|nios|cpu|Add1~46  = CARRY((\u1|nios|cpu|E_src1 [12] & (!\u1|nios|cpu|Add1~6_combout  & !\u1|nios|cpu|Add1~44 )) # (!\u1|nios|cpu|E_src1 [12] & ((!\u1|nios|cpu|Add1~44 ) # (!\u1|nios|cpu|Add1~6_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [12]),
	.datab(\u1|nios|cpu|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~44 ),
	.combout(\u1|nios|cpu|Add1~45_combout ),
	.cout(\u1|nios|cpu|Add1~46 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~45 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~47 (
// Equation(s):
// \u1|nios|cpu|Add1~47_combout  = ((\u1|nios|cpu|Add1~5_combout  $ (\u1|nios|cpu|E_src1 [13] $ (!\u1|nios|cpu|Add1~46 )))) # (GND)
// \u1|nios|cpu|Add1~48  = CARRY((\u1|nios|cpu|Add1~5_combout  & ((\u1|nios|cpu|E_src1 [13]) # (!\u1|nios|cpu|Add1~46 ))) # (!\u1|nios|cpu|Add1~5_combout  & (\u1|nios|cpu|E_src1 [13] & !\u1|nios|cpu|Add1~46 )))

	.dataa(\u1|nios|cpu|Add1~5_combout ),
	.datab(\u1|nios|cpu|E_src1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~46 ),
	.combout(\u1|nios|cpu|Add1~47_combout ),
	.cout(\u1|nios|cpu|Add1~48 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~47 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~49 (
// Equation(s):
// \u1|nios|cpu|Add1~49_combout  = (\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~4_combout  & (\u1|nios|cpu|Add1~48  & VCC)) # (!\u1|nios|cpu|Add1~4_combout  & (!\u1|nios|cpu|Add1~48 )))) # (!\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~4_combout  & 
// (!\u1|nios|cpu|Add1~48 )) # (!\u1|nios|cpu|Add1~4_combout  & ((\u1|nios|cpu|Add1~48 ) # (GND)))))
// \u1|nios|cpu|Add1~50  = CARRY((\u1|nios|cpu|E_src1 [14] & (!\u1|nios|cpu|Add1~4_combout  & !\u1|nios|cpu|Add1~48 )) # (!\u1|nios|cpu|E_src1 [14] & ((!\u1|nios|cpu|Add1~48 ) # (!\u1|nios|cpu|Add1~4_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [14]),
	.datab(\u1|nios|cpu|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~48 ),
	.combout(\u1|nios|cpu|Add1~49_combout ),
	.cout(\u1|nios|cpu|Add1~50 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~49 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~51 (
// Equation(s):
// \u1|nios|cpu|Add1~51_combout  = ((\u1|nios|cpu|Add1~3_combout  $ (\u1|nios|cpu|E_src1 [15] $ (!\u1|nios|cpu|Add1~50 )))) # (GND)
// \u1|nios|cpu|Add1~52  = CARRY((\u1|nios|cpu|Add1~3_combout  & ((\u1|nios|cpu|E_src1 [15]) # (!\u1|nios|cpu|Add1~50 ))) # (!\u1|nios|cpu|Add1~3_combout  & (\u1|nios|cpu|E_src1 [15] & !\u1|nios|cpu|Add1~50 )))

	.dataa(\u1|nios|cpu|Add1~3_combout ),
	.datab(\u1|nios|cpu|E_src1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~50 ),
	.combout(\u1|nios|cpu|Add1~51_combout ),
	.cout(\u1|nios|cpu|Add1~52 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~51 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~53 (
// Equation(s):
// \u1|nios|cpu|Add1~53_combout  = (\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~2_combout  & (\u1|nios|cpu|Add1~52  & VCC)) # (!\u1|nios|cpu|Add1~2_combout  & (!\u1|nios|cpu|Add1~52 )))) # (!\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~2_combout  & 
// (!\u1|nios|cpu|Add1~52 )) # (!\u1|nios|cpu|Add1~2_combout  & ((\u1|nios|cpu|Add1~52 ) # (GND)))))
// \u1|nios|cpu|Add1~54  = CARRY((\u1|nios|cpu|E_src1 [16] & (!\u1|nios|cpu|Add1~2_combout  & !\u1|nios|cpu|Add1~52 )) # (!\u1|nios|cpu|E_src1 [16] & ((!\u1|nios|cpu|Add1~52 ) # (!\u1|nios|cpu|Add1~2_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [16]),
	.datab(\u1|nios|cpu|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~52 ),
	.combout(\u1|nios|cpu|Add1~53_combout ),
	.cout(\u1|nios|cpu|Add1~54 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~53 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[14]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~53_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[14]~28_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|Add1~53_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~4 .lut_mask = 16'h5140;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N27
dffeas \u1|nios|cpu|F_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[14]~28_combout  = (\u1|nios|cpu|F_pc [14] & (\u1|nios|cpu|F_pc_plus_one[13]~27  $ (GND))) # (!\u1|nios|cpu|F_pc [14] & (!\u1|nios|cpu|F_pc_plus_one[13]~27  & VCC))
// \u1|nios|cpu|F_pc_plus_one[14]~29  = CARRY((\u1|nios|cpu|F_pc [14] & !\u1|nios|cpu|F_pc_plus_one[13]~27 ))

	.dataa(\u1|nios|cpu|F_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[13]~27 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \u1|nios|cpu|E_src1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[16]~2_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~55 (
// Equation(s):
// \u1|nios|cpu|Add1~55_combout  = ((\u1|nios|cpu|Add1~1_combout  $ (\u1|nios|cpu|E_src1 [17] $ (!\u1|nios|cpu|Add1~54 )))) # (GND)
// \u1|nios|cpu|Add1~56  = CARRY((\u1|nios|cpu|Add1~1_combout  & ((\u1|nios|cpu|E_src1 [17]) # (!\u1|nios|cpu|Add1~54 ))) # (!\u1|nios|cpu|Add1~1_combout  & (\u1|nios|cpu|E_src1 [17] & !\u1|nios|cpu|Add1~54 )))

	.dataa(\u1|nios|cpu|Add1~1_combout ),
	.datab(\u1|nios|cpu|E_src1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~54 ),
	.combout(\u1|nios|cpu|Add1~55_combout ),
	.cout(\u1|nios|cpu|Add1~56 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~55 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout  = (\u1|nios|cpu|F_pc_plus_one[15]~30_combout  & (!\u1|nios|cpu|R_ctrl_break~q  & ((\u1|nios|cpu|R_ctrl_exception~q ) # (!\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~2 .lut_mask = 16'h008A;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~3 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & (!\u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout  & ((!\u1|nios|cpu|Add1~55_combout ) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~55_combout ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~3 .lut_mask = 16'h0007;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \u1|nios|cpu|F_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[15]~30_combout  = (\u1|nios|cpu|F_pc [15] & ((\u1|nios|cpu|F_pc_plus_one[14]~29 ) # (GND))) # (!\u1|nios|cpu|F_pc [15] & (!\u1|nios|cpu|F_pc_plus_one[14]~29 ))
// \u1|nios|cpu|F_pc_plus_one[15]~31  = CARRY((\u1|nios|cpu|F_pc [15]) # (!\u1|nios|cpu|F_pc_plus_one[14]~29 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[14]~29 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[15]~31 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'hC3CF;
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N11
dffeas \u1|nios|cpu|E_src1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[17]~1_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~57 (
// Equation(s):
// \u1|nios|cpu|Add1~57_combout  = (\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|Add1~0_combout  & (\u1|nios|cpu|Add1~56  & VCC)) # (!\u1|nios|cpu|Add1~0_combout  & (!\u1|nios|cpu|Add1~56 )))) # (!\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|Add1~0_combout  & 
// (!\u1|nios|cpu|Add1~56 )) # (!\u1|nios|cpu|Add1~0_combout  & ((\u1|nios|cpu|Add1~56 ) # (GND)))))
// \u1|nios|cpu|Add1~58  = CARRY((\u1|nios|cpu|E_src1 [18] & (!\u1|nios|cpu|Add1~0_combout  & !\u1|nios|cpu|Add1~56 )) # (!\u1|nios|cpu|E_src1 [18] & ((!\u1|nios|cpu|Add1~56 ) # (!\u1|nios|cpu|Add1~0_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [18]),
	.datab(\u1|nios|cpu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~56 ),
	.combout(\u1|nios|cpu|Add1~57_combout ),
	.cout(\u1|nios|cpu|Add1~58 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~57 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~72 (
// Equation(s):
// \u1|nios|cpu|Add1~72_combout  = ((\u1|nios|cpu|E_src1 [19] $ (\u1|nios|cpu|Add1~71_combout  $ (!\u1|nios|cpu|Add1~58 )))) # (GND)
// \u1|nios|cpu|Add1~73  = CARRY((\u1|nios|cpu|E_src1 [19] & ((\u1|nios|cpu|Add1~71_combout ) # (!\u1|nios|cpu|Add1~58 ))) # (!\u1|nios|cpu|E_src1 [19] & (\u1|nios|cpu|Add1~71_combout  & !\u1|nios|cpu|Add1~58 )))

	.dataa(\u1|nios|cpu|E_src1 [19]),
	.datab(\u1|nios|cpu|Add1~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~58 ),
	.combout(\u1|nios|cpu|Add1~72_combout ),
	.cout(\u1|nios|cpu|Add1~73 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~74 (
// Equation(s):
// \u1|nios|cpu|Add1~74_combout  = (\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|Add1~70_combout  & (\u1|nios|cpu|Add1~73  & VCC)) # (!\u1|nios|cpu|Add1~70_combout  & (!\u1|nios|cpu|Add1~73 )))) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|Add1~70_combout  & 
// (!\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|Add1~70_combout  & ((\u1|nios|cpu|Add1~73 ) # (GND)))))
// \u1|nios|cpu|Add1~75  = CARRY((\u1|nios|cpu|E_src1 [20] & (!\u1|nios|cpu|Add1~70_combout  & !\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|E_src1 [20] & ((!\u1|nios|cpu|Add1~73 ) # (!\u1|nios|cpu|Add1~70_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [20]),
	.datab(\u1|nios|cpu|Add1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~73 ),
	.combout(\u1|nios|cpu|Add1~74_combout ),
	.cout(\u1|nios|cpu|Add1~75 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~76 (
// Equation(s):
// \u1|nios|cpu|Add1~76_combout  = ((\u1|nios|cpu|Add1~69_combout  $ (\u1|nios|cpu|E_src1 [21] $ (!\u1|nios|cpu|Add1~75 )))) # (GND)
// \u1|nios|cpu|Add1~77  = CARRY((\u1|nios|cpu|Add1~69_combout  & ((\u1|nios|cpu|E_src1 [21]) # (!\u1|nios|cpu|Add1~75 ))) # (!\u1|nios|cpu|Add1~69_combout  & (\u1|nios|cpu|E_src1 [21] & !\u1|nios|cpu|Add1~75 )))

	.dataa(\u1|nios|cpu|Add1~69_combout ),
	.datab(\u1|nios|cpu|E_src1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~75 ),
	.combout(\u1|nios|cpu|Add1~76_combout ),
	.cout(\u1|nios|cpu|Add1~77 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~78 (
// Equation(s):
// \u1|nios|cpu|Add1~78_combout  = (\u1|nios|cpu|Add1~68_combout  & ((\u1|nios|cpu|E_src1 [22] & (\u1|nios|cpu|Add1~77  & VCC)) # (!\u1|nios|cpu|E_src1 [22] & (!\u1|nios|cpu|Add1~77 )))) # (!\u1|nios|cpu|Add1~68_combout  & ((\u1|nios|cpu|E_src1 [22] & 
// (!\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|Add1~77 ) # (GND)))))
// \u1|nios|cpu|Add1~79  = CARRY((\u1|nios|cpu|Add1~68_combout  & (!\u1|nios|cpu|E_src1 [22] & !\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|Add1~68_combout  & ((!\u1|nios|cpu|Add1~77 ) # (!\u1|nios|cpu|E_src1 [22]))))

	.dataa(\u1|nios|cpu|Add1~68_combout ),
	.datab(\u1|nios|cpu|E_src1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~77 ),
	.combout(\u1|nios|cpu|Add1~78_combout ),
	.cout(\u1|nios|cpu|Add1~79 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~80 (
// Equation(s):
// \u1|nios|cpu|Add1~80_combout  = ((\u1|nios|cpu|E_src1 [23] $ (\u1|nios|cpu|Add1~67_combout  $ (!\u1|nios|cpu|Add1~79 )))) # (GND)
// \u1|nios|cpu|Add1~81  = CARRY((\u1|nios|cpu|E_src1 [23] & ((\u1|nios|cpu|Add1~67_combout ) # (!\u1|nios|cpu|Add1~79 ))) # (!\u1|nios|cpu|E_src1 [23] & (\u1|nios|cpu|Add1~67_combout  & !\u1|nios|cpu|Add1~79 )))

	.dataa(\u1|nios|cpu|E_src1 [23]),
	.datab(\u1|nios|cpu|Add1~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~79 ),
	.combout(\u1|nios|cpu|Add1~80_combout ),
	.cout(\u1|nios|cpu|Add1~81 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~82 (
// Equation(s):
// \u1|nios|cpu|Add1~82_combout  = (\u1|nios|cpu|Add1~66_combout  & ((\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|Add1~81  & VCC)) # (!\u1|nios|cpu|E_src1 [24] & (!\u1|nios|cpu|Add1~81 )))) # (!\u1|nios|cpu|Add1~66_combout  & ((\u1|nios|cpu|E_src1 [24] & 
// (!\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|Add1~81 ) # (GND)))))
// \u1|nios|cpu|Add1~83  = CARRY((\u1|nios|cpu|Add1~66_combout  & (!\u1|nios|cpu|E_src1 [24] & !\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|Add1~66_combout  & ((!\u1|nios|cpu|Add1~81 ) # (!\u1|nios|cpu|E_src1 [24]))))

	.dataa(\u1|nios|cpu|Add1~66_combout ),
	.datab(\u1|nios|cpu|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~81 ),
	.combout(\u1|nios|cpu|Add1~82_combout ),
	.cout(\u1|nios|cpu|Add1~83 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~84 (
// Equation(s):
// \u1|nios|cpu|Add1~84_combout  = ((\u1|nios|cpu|Add1~65_combout  $ (\u1|nios|cpu|E_src1 [25] $ (!\u1|nios|cpu|Add1~83 )))) # (GND)
// \u1|nios|cpu|Add1~85  = CARRY((\u1|nios|cpu|Add1~65_combout  & ((\u1|nios|cpu|E_src1 [25]) # (!\u1|nios|cpu|Add1~83 ))) # (!\u1|nios|cpu|Add1~65_combout  & (\u1|nios|cpu|E_src1 [25] & !\u1|nios|cpu|Add1~83 )))

	.dataa(\u1|nios|cpu|Add1~65_combout ),
	.datab(\u1|nios|cpu|E_src1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~83 ),
	.combout(\u1|nios|cpu|Add1~84_combout ),
	.cout(\u1|nios|cpu|Add1~85 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~86 (
// Equation(s):
// \u1|nios|cpu|Add1~86_combout  = (\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~64_combout  & (\u1|nios|cpu|Add1~85  & VCC)) # (!\u1|nios|cpu|Add1~64_combout  & (!\u1|nios|cpu|Add1~85 )))) # (!\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~64_combout  & 
// (!\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|Add1~64_combout  & ((\u1|nios|cpu|Add1~85 ) # (GND)))))
// \u1|nios|cpu|Add1~87  = CARRY((\u1|nios|cpu|E_src1 [26] & (!\u1|nios|cpu|Add1~64_combout  & !\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|E_src1 [26] & ((!\u1|nios|cpu|Add1~85 ) # (!\u1|nios|cpu|Add1~64_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [26]),
	.datab(\u1|nios|cpu|Add1~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~85 ),
	.combout(\u1|nios|cpu|Add1~86_combout ),
	.cout(\u1|nios|cpu|Add1~87 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~88 (
// Equation(s):
// \u1|nios|cpu|Add1~88_combout  = ((\u1|nios|cpu|E_src1 [27] $ (\u1|nios|cpu|Add1~63_combout  $ (!\u1|nios|cpu|Add1~87 )))) # (GND)
// \u1|nios|cpu|Add1~89  = CARRY((\u1|nios|cpu|E_src1 [27] & ((\u1|nios|cpu|Add1~63_combout ) # (!\u1|nios|cpu|Add1~87 ))) # (!\u1|nios|cpu|E_src1 [27] & (\u1|nios|cpu|Add1~63_combout  & !\u1|nios|cpu|Add1~87 )))

	.dataa(\u1|nios|cpu|E_src1 [27]),
	.datab(\u1|nios|cpu|Add1~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~87 ),
	.combout(\u1|nios|cpu|Add1~88_combout ),
	.cout(\u1|nios|cpu|Add1~89 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~90 (
// Equation(s):
// \u1|nios|cpu|Add1~90_combout  = (\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~62_combout  & (\u1|nios|cpu|Add1~89  & VCC)) # (!\u1|nios|cpu|Add1~62_combout  & (!\u1|nios|cpu|Add1~89 )))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~62_combout  & 
// (!\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|Add1~62_combout  & ((\u1|nios|cpu|Add1~89 ) # (GND)))))
// \u1|nios|cpu|Add1~91  = CARRY((\u1|nios|cpu|E_src1 [28] & (!\u1|nios|cpu|Add1~62_combout  & !\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|E_src1 [28] & ((!\u1|nios|cpu|Add1~89 ) # (!\u1|nios|cpu|Add1~62_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [28]),
	.datab(\u1|nios|cpu|Add1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~89 ),
	.combout(\u1|nios|cpu|Add1~90_combout ),
	.cout(\u1|nios|cpu|Add1~91 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~92 (
// Equation(s):
// \u1|nios|cpu|Add1~92_combout  = ((\u1|nios|cpu|E_src1 [29] $ (\u1|nios|cpu|Add1~61_combout  $ (!\u1|nios|cpu|Add1~91 )))) # (GND)
// \u1|nios|cpu|Add1~93  = CARRY((\u1|nios|cpu|E_src1 [29] & ((\u1|nios|cpu|Add1~61_combout ) # (!\u1|nios|cpu|Add1~91 ))) # (!\u1|nios|cpu|E_src1 [29] & (\u1|nios|cpu|Add1~61_combout  & !\u1|nios|cpu|Add1~91 )))

	.dataa(\u1|nios|cpu|E_src1 [29]),
	.datab(\u1|nios|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~91 ),
	.combout(\u1|nios|cpu|Add1~92_combout ),
	.cout(\u1|nios|cpu|Add1~93 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~94 (
// Equation(s):
// \u1|nios|cpu|Add1~94_combout  = (\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|Add1~60_combout  & (\u1|nios|cpu|Add1~93  & VCC)) # (!\u1|nios|cpu|Add1~60_combout  & (!\u1|nios|cpu|Add1~93 )))) # (!\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|Add1~60_combout  & 
// (!\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|Add1~60_combout  & ((\u1|nios|cpu|Add1~93 ) # (GND)))))
// \u1|nios|cpu|Add1~95  = CARRY((\u1|nios|cpu|E_src1 [30] & (!\u1|nios|cpu|Add1~60_combout  & !\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|E_src1 [30] & ((!\u1|nios|cpu|Add1~93 ) # (!\u1|nios|cpu|Add1~60_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [30]),
	.datab(\u1|nios|cpu|Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~93 ),
	.combout(\u1|nios|cpu|Add1~94_combout ),
	.cout(\u1|nios|cpu|Add1~95 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~96 (
// Equation(s):
// \u1|nios|cpu|Add1~96_combout  = ((\u1|nios|cpu|Add1~59_combout  $ (\u1|nios|cpu|E_arith_src1 [31] $ (!\u1|nios|cpu|Add1~95 )))) # (GND)
// \u1|nios|cpu|Add1~97  = CARRY((\u1|nios|cpu|Add1~59_combout  & ((\u1|nios|cpu|E_arith_src1 [31]) # (!\u1|nios|cpu|Add1~95 ))) # (!\u1|nios|cpu|Add1~59_combout  & (\u1|nios|cpu|E_arith_src1 [31] & !\u1|nios|cpu|Add1~95 )))

	.dataa(\u1|nios|cpu|Add1~59_combout ),
	.datab(\u1|nios|cpu|E_arith_src1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~95 ),
	.combout(\u1|nios|cpu|Add1~96_combout ),
	.cout(\u1|nios|cpu|Add1~97 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[31]~17 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[31]~17_combout  = (\u1|nios|cpu|E_src1 [31] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [31]))))) # (!\u1|nios|cpu|E_src1 [31] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [31]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [31]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [31]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[31]~17 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[31]~19 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[31]~19_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[31]~17_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~96_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~96_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31]~19 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~7 (
// Equation(s):
// \u1|nios|cpu|Equal62~7_combout  = (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~7 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~7_combout  & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~7_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \u1|nios|cpu|R_ctrl_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout  = (\u1|nios|cpu|D_iw [12] & ((\u1|nios|cpu|D_iw [15]) # ((\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16]))))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'hC0E0;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout  = (\u1|nios|cpu|Equal0~7_combout  & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \u1|nios|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[30]~23 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [31]),
	.datab(\u1|nios|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~23 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \u1|nios|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.asdata(\u1|nios|cpu|E_src1 [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[29]~25 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [30]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [28]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [28]),
	.datab(\u1|nios|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~25 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \u1|nios|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.asdata(\u1|nios|cpu|E_src1 [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[28]~26 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [27]),
	.datab(\u1|nios|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~26 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \u1|nios|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.asdata(\u1|nios|cpu|E_src1 [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[27]~27 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [28])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [26])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [28]),
	.datab(\u1|nios|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~27 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \u1|nios|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.asdata(\u1|nios|cpu|E_src1 [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[26]~28 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [25])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [27]),
	.datab(\u1|nios|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~28 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \u1|nios|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.asdata(\u1|nios|cpu|E_src1 [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[25]~29 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [26]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [24]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [24]),
	.datab(\u1|nios|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~29 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \u1|nios|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.asdata(\u1|nios|cpu|E_src1 [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[24]~30 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [25]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [23]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [23]),
	.datab(\u1|nios|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~30 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \u1|nios|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.asdata(\u1|nios|cpu|E_src1 [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[23]~31 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [24])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [22])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [24]),
	.datab(\u1|nios|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~31 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \u1|nios|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.asdata(\u1|nios|cpu|E_src1 [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[22]~24 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [23])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [21])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [23]),
	.datab(\u1|nios|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~24 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \u1|nios|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.asdata(\u1|nios|cpu|E_src1 [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [22]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [20]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [20]),
	.datab(\u1|nios|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \u1|nios|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\u1|nios|cpu|E_src1 [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[20]~20 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [21]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [19]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [19]),
	.datab(\u1|nios|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~20 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \u1|nios|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.asdata(\u1|nios|cpu|E_src1 [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[19]~17 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [18]),
	.datab(\u1|nios|cpu|E_shift_rot_result [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~17 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \u1|nios|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.asdata(\u1|nios|cpu|E_src1 [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[18]~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[18]~0_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [19]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [17]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [17]),
	.datab(\u1|nios|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \u1|nios|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[18]~0_combout ),
	.asdata(\u1|nios|cpu|E_src1 [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [18]),
	.datab(\u1|nios|cpu|E_shift_rot_result [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~1 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \u1|nios|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[17]~1_combout ),
	.asdata(\u1|nios|cpu|E_src1 [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [17])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [15])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [17]),
	.datab(\u1|nios|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~2 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \u1|nios|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[16]~2_combout ),
	.asdata(\u1|nios|cpu|E_src1 [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[15]~3 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [14]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [14]),
	.datab(\u1|nios|cpu|E_shift_rot_result [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~3 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \u1|nios|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.asdata(\u1|nios|cpu|E_src1 [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[14]~4 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [15]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [13]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~4 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \u1|nios|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.asdata(\u1|nios|cpu|E_src1 [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[13]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[13]~5_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [14]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [12]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [12]),
	.datab(\u1|nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~5 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \u1|nios|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[13]~5_combout ),
	.asdata(\u1|nios|cpu|E_src1 [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[12]~6_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [13]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [11]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [11]),
	.datab(\u1|nios|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \u1|nios|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[12]~6_combout ),
	.asdata(\u1|nios|cpu|E_src1 [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[11]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[11]~7_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [12])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [10])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [12]),
	.datab(\u1|nios|cpu|E_shift_rot_result [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~7 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \u1|nios|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[11]~7_combout ),
	.asdata(\u1|nios|cpu|E_src1 [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[10]~8 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[10]~8_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [11])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [9])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [11]),
	.datab(\u1|nios|cpu|E_shift_rot_result [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~8 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \u1|nios|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[10]~8_combout ),
	.asdata(\u1|nios|cpu|E_src1 [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[9]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[9]~9_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [10]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [8]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [8]),
	.datab(\u1|nios|cpu|E_shift_rot_result [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~9 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \u1|nios|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[9]~9_combout ),
	.asdata(\u1|nios|cpu|E_src1 [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[8]~10 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[8]~10_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [9]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [7]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~10 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \u1|nios|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[8]~10_combout ),
	.asdata(\u1|nios|cpu|E_src1 [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[7]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[7]~11_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [8])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [6])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [8]),
	.datab(\u1|nios|cpu|E_shift_rot_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~11 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \u1|nios|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.asdata(\u1|nios|cpu|E_src1 [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[6]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [7]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [5]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [5]),
	.datab(\u1|nios|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~13 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \u1|nios|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[6]~13_combout ),
	.asdata(\u1|nios|cpu|E_src1 [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[5]~12 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[5]~12_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [6]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|E_shift_rot_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~12 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \u1|nios|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[5]~12_combout ),
	.asdata(\u1|nios|cpu|E_src1 [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[4]~14 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[4]~14_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [5])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [3])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [5]),
	.datab(\u1|nios|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~14 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \u1|nios|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[4]~14_combout ),
	.asdata(\u1|nios|cpu|E_src1 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[3]~15 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~15 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \u1|nios|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.asdata(\u1|nios|cpu|E_src1 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[2]~16 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [3])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~16 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \u1|nios|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.asdata(\u1|nios|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[1]~18 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [0]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~18 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \u1|nios|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.asdata(\u1|nios|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[0]~19 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~19 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \u1|nios|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.asdata(\u1|nios|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~0_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~1_combout  = (\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|Equal62~4_combout ) # (\u1|nios|cpu|Equal62~7_combout )))) # (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.datac(\u1|nios|cpu|Equal62~4_combout ),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hEEE4;
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~2_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_shift_logical~1_combout ))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \u1|nios|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_fill_bit~0_combout  = (!\u1|nios|cpu|R_ctrl_shift_logical~q  & ((\u1|nios|cpu|R_ctrl_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [0])) # (!\u1|nios|cpu|R_ctrl_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [31])))))

	.dataa(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [0]),
	.datac(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.datad(\u1|nios|cpu|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h0D08;
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[31]~21 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_fill_bit~0_combout )) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [30])))

	.dataa(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~21 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \u1|nios|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.asdata(\u1|nios|cpu|E_src1 [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~1_combout  = (\u1|nios|cpu|Equal62~7_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'hAF00;
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~0_combout  = (\u1|nios|cpu|D_op_opx_rsv63~0_combout  & ((\u1|nios|cpu|Equal62~4_combout ) # ((\u1|nios|cpu|Equal62~5_combout ) # (\u1|nios|cpu|Equal62~6_combout ))))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|Equal62~5_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\u1|nios|cpu|Equal62~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hF0E0;
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~2_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~4_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~4_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~3_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_shift_rot~1_combout ) # ((\u1|nios|cpu|D_ctrl_shift_rot~0_combout ) # (\u1|nios|cpu|D_ctrl_shift_rot~2_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hF0E0;
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \u1|nios|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \u1|nios|cpu|W_alu_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[31]~19_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N31
dffeas \u1|nios|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[31]~22 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[31]~22_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [31] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [31]),
	.datab(\u1|nios|cpu|av_ld_byte3_data [7]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[31]~22 .lut_mask = 16'hCC0A;
defparam \u1|nios|cpu|W_rf_wr_data[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[31]~7 (
// Equation(s):
// \u1|nios|cpu|d_writedata[31]~7_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31]~7 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \u1|nios|cpu|d_writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\u1|nios|cpu|d_writedata [31] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [31]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000008007D60D7C3B0EC3F06C1EBE01CFFFCDDBFBF803EFEE07EFF7878000000000000A1FDFBDF9EFFF777B82FF7FEFE75DDBFE7B07800000D61A0166020052C083C71E1A01608437CAC0000009F0083BF800000FC20000000000384473C02320200407C0000198000000000003F8000000000003C5003E0007801801400002800000200000010000003F1C065198CC033CA8A1093648137C708E21D1C43A1C4073A54CA0040421000000000020842000001107534C3FE810008040800800840001EDFE7FE54F000FFD0EE3810E6FA88FE5867F80020000E000000000808002209C02ABFFFC0FF00000414880800020019C06DAE95FFEAAFD872D16C10C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'hEF986DE87D3A5DBFE007C1E100474021180020008800203F6F0000204000040000F80097000000400000000019230C20200800000000000000000000000040000000009485C581E00000801060E0000000402000000002603BFFE037D7A6000000000000000000000000000000000000000000100208B18A280032800040005031161FFEA1107FFE00820000DEEDB00000040280044100028B90000000CC03EE0042C488020020000081FFF0000BFF800007FC0EC78400244003FC0000000003FFC000045800000000078000160F17FE0001FD00FB28B2C651FE1700000BDFDE000421E000F5F88A4000603E8FD9515EE803D143395E007FDAA284B0248194FD;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'hC0402F0003E517F02A523A27D04288074C37FEC5FA121AA8001400012249F009F86E78988403F019A912844A4A10445FA1CDFFFFE051A3970E01290001C30057F4A0370056A53C42A2C57C2A5CBF6EB0115ACAB2017C1835F08C15F03AA9F80004122222845F0CAA84000FE80800400C2202041000084442440841040480A080809412180241041024093FFE0B00C4110610FFCC0282006208432000804050840000080408008000000000000000000400405EFDBB24134039FFF7FFC0023F80338200011A800541684088014802A14BFE2A82A0D980018480000FFF001000A2180804009E0900001000D0210328100002321A220225E52422023FFCC1C0A828;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h2040204004201040080000000007E000FFCA311F94701FB47973EC58FD8B1FC56408000000000004203E42C944080804120080E01182C203880100026078003A0F04007384800018C9022400800940A3021FFE600A02051F38BFD08C0485A047A0B53F00588800240C0150046043E918000002208C90C55C1F6DA03C059A23F982C3FFFED04CFC000368181FE0020E9F80030003383C85C6BDC28A82F04B0FFE021FF4C7A5FF8100000000443B0680F83C1F798004600002045040000C03F1000BD27E7A6F708F2230B18FC018F103E00FD980006000001FF80FCE0000060000007FF00FE7651DD1204C24098201981C0000000007FF800061FFEAABC5000A00;
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000180000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57 .lut_mask = 16'hFCF0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \u1|nios|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[30]~22 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[30]~22_combout  = (\u1|nios|cpu|E_src2 [30] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [30] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [30] & ((\u1|nios|cpu|E_src1 [30] & (\u1|nios|cpu|R_logic_op 
// [1])) # (!\u1|nios|cpu|E_src1 [30] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [30]),
	.datab(\u1|nios|cpu|E_src1 [30]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[30]~22 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[30]~23 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[30]~23_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[30]~22_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~94_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~94_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[30]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30]~23 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \u1|nios|cpu|W_alu_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[30]~23_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[30]~26 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[30]~26_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [30]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [6]),
	.datad(\u1|nios|cpu|W_alu_result [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[30]~26 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[29]~5 (
// Equation(s):
// \u1|nios|cpu|d_writedata[29]~5_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29]~5 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \u1|nios|cpu|d_writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\u1|nios|cpu|d_writedata [29] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y40_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000120A000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y41_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h0000000000800FF819F03F0FC200801DFC036E7BEDDBFBF803BBAE056B77878000000000000C1CDEEFDDE7FF3F7A83F7EB7E7BDFD9DEBB0C0080120023E183DBE6280EDF0108009D260030000DC6E37080078A000000F026102082800000008E0018222E9E940300426000000000003A000000000000080800200018045E71D0BC72A64C3A2A17134153242D60000000000004C0001AE4D835884000000000000000008C0000000000000800000000000000007C2800040010004000000000012218000C0240800A81010800B0000260000820080080800010100926882004808924C8000400000080057F0402000015B85F6020B12402100101020000050142;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h10000A20000000400500002A11085420037A028200029A4010084000AA0C032006800A48200010536C0001541A002C0FE0BD7E05FA0E1EAA1FF7EFE78000283BBAFDC501D93A0809211101CD850026132703980C4440810106002BC0080101422C58F8118E72589345E7BFE1E8A9504C2AA3DD601810000000FE891376AE705202260000C12520021852E25F000241831830380601DB5682B411040180DE03110047804107712004A00B000803F0004200440080288D0E00802200040080003C04000001200604CC02FC206561080900000000000007000008400000000004000001000D260D00000080038104000000000A000042200240001C0000822E0000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h014558000000000054A4000200000188000200000000002EA87547470E11000409288600011500000040000000000000000000000100000000000000002C0A008101400A0018440000001000001A0400040220100000000000000000000100500000000000000000000A200180008000000418000800810C000000000000000060000000000000004000100000020000C8000031940002800000070200000000000000080000000000000000000000000001A1002010000442140000000004800100000000210000000000400000000000000500001E783900200800000F1C0D4001810140800DD2CF702FC81817CFF6008D400049C042414000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h8000D9BF000069BF00004CC00264060C0200002400002403C001000220004600A0000000800000000110001020618000002E00000400000020DC000810C01020110400C20013C56000080154880000000810000084000000C243000000000000070020038000000000000000000000400A02810040011080000000200000000000000050000080004800000301041010000840000020001020000000101008005000000400000044000000002081008040900161A5A2D060D58840000802002F802040000170B800000001060380008302008005801B001001F0003200580074104002F000000502C2405848001C0694010300401400200086002AAB02000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54 .lut_mask = 16'h00AC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y42_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a93  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a93 ),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55 .lut_mask = 16'hEEAA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hCFCA;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \u1|nios|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[29]~20 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[29]~20_combout  = (\u1|nios|cpu|E_src2 [29] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [29] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [29] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [29])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [29] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [29]),
	.datac(\u1|nios|cpu|E_src1 [29]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[29]~20 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[29]~21 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[29]~21_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[29]~20_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~92_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[29]~20_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~92_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29]~21 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \u1|nios|cpu|W_alu_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[29]~21_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[29]~24 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[29]~24_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte3_data [5])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [29]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|av_ld_byte3_data [5]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[29]~24 .lut_mask = 16'h8D88;
defparam \u1|nios|cpu|W_rf_wr_data[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[28]~4 (
// Equation(s):
// \u1|nios|cpu|d_writedata[28]~4_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28]~4 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \u1|nios|cpu|d_writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [28])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y35_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h0000000000C008821918280A0220E4149A02C1300900F8B8034C84054E0406000000000000021F00B14088304412801840002019023C2B37BE3D85D01AF11DE6108ED38BE75EBE01E9B737CACC060309F6DE3BF91905CFDA8E03FCEE3C3CE573DB637CF07627DA18A19865854970EA43FA3E58A4574C93C5627E6227C899816F6402DEB2002DED00016F5A043F1C067198CC033EA845FB31C4277C708E21D1C43A1C4073B5CEA004A7E901FE04791A70FC24F902D31F5BEF3FEE1CD19B599A0C18A5FCF3FDFE7FE57F10EFFD5EF3839FFFE0CFEFF7DF00036060EA693FC9094608DEB69C06AFFFFDEFF69BF8C1F9B1BD75A9419DCEDAE95FFEABFDB72FDBF08C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFBF77C8BFFBDDBFEA9FC7D4826728D5DECFBF01BE1D65BF6F110A01AE7F184888FE15976006E81259D55401437BB3E82331050820CE7EAA670000001777CDC000E446BC36C595F42FFF11BE67A2585C8EFF3FFBBBBC7EF52BFFC53FFFFF01CFEFBEB6DFFF8A6F7BFDF82ADE3D52B9ABC4486EB81FEFFD9A78D4441DBF0AD407B3B1BFFE74D3FFFC87A81FA4FFFDF434434783F0EE4528FAF3B3EF5BFFDF77E7BAF64184FA060707B48BFFF436CFFF907037FE2FC7F6F06649CFFCF0C232E7FBFFD20484583DBF1A856FD5FBBF7F97FE02B5FFC0FB28BEC7D7FEFF00132BDFDE043479E009F5F8CA4D37EC7EFFF953DEFE63FDFF39DE007FFBA28FB1B481FFFF;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'hCEDAAF0C33E597F02A523A27D54E8A77EDB7FEE5FE365AA95794BE79EAE9F3A9FAEF7F9CAC6BF6F9BF1FB4CAFA5A44DFA1CDFFFFE05DA3977FDD29600DC3F5DFF6FC3FF5F7E73CC7E6CFFC7FDCFF7FB6DBDFDFF33D7D9BBDF6FDDDF7BEFFFFA8063BEE6BBCDF8DFFE4F4DFF818015EFC22CA7C7018184EDE5F0BCB240CB1AEF1E19593DF065977B2BC897FFE0B00DE33363CFFDE6ABBC17A3F7B3BFCF078579780188F943FFBF9D00000000000000C47FD565EFDBB2693FBBDFFFFFFD5067FAAB7FA00033E8867CD6BDDB9194D56FFFBFE7FA2A7D985158580C04FFF439D03A279C866769F1F02A17889D0C9276B9AA807739A22073DAF3D2F8FBFFDD1C7BFEA;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h3BCF2640E7E79640E9FFB339FD9FE1C3FFFA311FF4701FB47F73EC58FD8B1FF5670FC03F680FFFC7E67E5BEF5D1E7906F75182EC3BBBDEA39D6303B7EF78433B8F1DFF77B4AC3A1EC90BBC58003F4FA31A1FFE61CE0E9D1FF8FFD79D8FBFE1FFE0B53F605AAA9F7D9D1DF00C60EBEDB8354D366DBCF2EF5DDFEDFF3C57FA23F99EC3FFFEFEFCFD1E036CFD1FE6DB8F9FA3A313A738FFBDC6BFFEEEDFF04BFFFFAF7FFCC7BDFF8D8D2BAAAECD3B368CFA3C1F7BDE7E6C2B9B2C707DDEEC03F33C7FD27FFA7F709F2733B18FE399F933F1CFD981C1E285E5FFFC4FCE2D541E3613DAFFFA4FE77D1DF53FFCA7FF822FDBABBB87AB7BAFFFC069E1FFEAABC50FAA00;
// synopsys translate_on

// Location: M9K_X40_Y39_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C00000030000000000000000000000088000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52 .lut_mask = 16'h3022;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53 .lut_mask = 16'hEAEA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \u1|nios|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[28]~21 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[28]~21_combout  = (\u1|nios|cpu|E_src2 [28] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [28]))))) # (!\u1|nios|cpu|E_src2 [28] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [28]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [28]))))

	.dataa(\u1|nios|cpu|E_src2 [28]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[28]~21 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[28]~22 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[28]~22_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[28]~21_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~90_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[28]~21_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~90_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28]~22 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \u1|nios|cpu|W_alu_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[28]~22_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[28]~25 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[28]~25_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte3_data [4])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [28]))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data [4]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[28]~25 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[26]~2 (
// Equation(s):
// \u1|nios|cpu|d_writedata[26]~2_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N5
dffeas \u1|nios|cpu|d_writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\u1|nios|cpu|d_writedata [26] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\u1|nios|cpu|d_writedata [27] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200400000018000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y35_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h000F800000C000020C0010040340641204010A02045A020000024E0201D10100000000000008009C0DD9034B020882E25644634099C25B07888D10D000F17C2D80CEDDD3C70E1801AE01360AC0804029F68D3BF890C0AFE690030E60203844FFDA3328F05C07C11163D8040001006043F8900320002047FD083E4A17801A8173D862F0EC302E7A12017874253F1C065198CC47BCA8EC1FD1AC277C708E21D1C43A1C48FBA54CA004350D090040D00062A0A0602CF0593B60DFE044118310854004840021FDF000000D108FFC2C183C4E7D80200D87F8000160600223312A08210588516000000000088076CC8000002C10563C017820013FFE010302211BC042;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h1118778179324D808560000B1D08140B1F282D800000223F6B0002010A20030882F004DF00062C536900080002236020C0684E44042280AA00A2A5410888590AA81324BDB5C549E901114101E1B024168402A913BBB862C2EBFFC6BFFFE7008320124E01202A0098143815380000000700000878A248A1CB282A309769242A017371DFFF22813FFC8000521EDEEFF00000000000005B567AF792CB036FDC35E81AB64000FE211820800BFFEDC0ABFFC38207FC0FC7BDF826C547FE8810800467FFC10826782380C084E7A1017E2F17FE0221FC11FB0702C2147CF1000013D7DE012115E080F5FD3028810B7E07800016C4038028000C027FE01C70B0400020FD;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h89450F000005141000001A03C0000340003780C40E36002B109545770611F20F392FF518A001F088010200080A20441FA1C000000000031701D000600DC00508F25C000500007C0000C01C005C9A040600820410807C0001F00001F00407F82809000000401F00006305CF8000010002000838200800008C0000000000000000600000000000000080001FFC000200003000FFE24800010000000BA80000000000057013C00002A000000000000002B803839E7CBB101136C5D70000000034800108000007010005201C30419A0200AA020007A1885A683800A00FFF02021E0D2101C92580020D72A00903081C04D40A05885A227D94929080000FFCC1C004C4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h400F003B00C7803B00040CC02067E600FBCA311F94701F277173EC58FD8B1F8520078007600EED80801E0134103000028408000C0A28082010800112604010380D045443A48C401CC90A640D000940A3021FFE604A22051FFABFC1010001803307003F0383040400406A04006003E4001C07800010003A1CCB0D823C137A23018AC003DCC000FD200000181FC4D18C1FA7800003383D05C638140018D000FF00041E0007050080400000024D3B2288F83C1E5B26052A1188240064D26803F0A3EBD0710A4D70AF0030B18FC41AE003E20F918080E108545FF92FCE45800E2212807FF22FE7601D0400D0801A09919D014103451017FFD01005FFEAABC5008206;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50 .lut_mask = 16'h00AC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a91 ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a91 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # 
// (\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hAFAC;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \u1|nios|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[27]~23 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[27]~23_combout  = (\u1|nios|cpu|E_src2 [27] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [27] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [27] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [27])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [27] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [27]),
	.datac(\u1|nios|cpu|E_src1 [27]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[27]~23 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[27]~24 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[27]~24_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[27]~23_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~88_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[27]~23_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~88_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27]~24 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \u1|nios|cpu|W_alu_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[27]~24_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[27]~27 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[27]~27_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [27]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [3]),
	.datad(\u1|nios|cpu|W_alu_result [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[27]~27 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[26]~40 (
// Equation(s):
// \u1|nios|cpu|R_src1[26]~40_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[26]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[26]~40 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[26]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \u1|nios|cpu|E_src1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[26]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[26]~24 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[26]~24_combout  = (\u1|nios|cpu|E_src1 [26] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [26]))))) # (!\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [26]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [26]))))

	.dataa(\u1|nios|cpu|E_src1 [26]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[26]~24 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[26]~25 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[26]~25_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[26]~24_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~86_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[26]~24_combout ),
	.datab(\u1|nios|cpu|Add1~86_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26]~25 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \u1|nios|cpu|W_alu_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[26]~25_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [26] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \u1|nios|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[26]~28 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[26]~28_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [26])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [26]),
	.datad(\u1|nios|cpu|av_ld_byte3_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[26]~28 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[25]~9 (
// Equation(s):
// \u1|nios|cpu|E_src2[25]~9_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25]~9 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \u1|nios|cpu|E_src2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[25]~9_combout ),
	.asdata(\u1|nios|cpu|D_iw [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~65 (
// Equation(s):
// \u1|nios|cpu|Add1~65_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [25])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~65 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[25]~25 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[25]~25_combout  = (\u1|nios|cpu|E_src1 [25] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [25]))))) # (!\u1|nios|cpu|E_src1 [25] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [25]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [25]))))

	.dataa(\u1|nios|cpu|E_src1 [25]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[25]~25 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[25]~26 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[25]~26_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[25]~25_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~84_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~84_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[25]~25_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25]~26 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \u1|nios|cpu|W_alu_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[25]~26_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[25]~29 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[25]~29_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte3_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [25]))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data [1]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[25]~29 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[24]~10 (
// Equation(s):
// \u1|nios|cpu|E_src2[24]~10_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24]~10 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src2[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \u1|nios|cpu|E_src2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[24]~10_combout ),
	.asdata(\u1|nios|cpu|D_iw [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~66 (
// Equation(s):
// \u1|nios|cpu|Add1~66_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [24])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~66 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[24]~26 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[24]~26_combout  = (\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [24]))))) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [24]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [24]))))

	.dataa(\u1|nios|cpu|E_src1 [24]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[24]~26 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[24]~27 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[24]~27_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[24]~26_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~82_combout ))

	.dataa(\u1|nios|cpu|Add1~82_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[24]~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24]~27 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \u1|nios|cpu|W_alu_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[24]~27_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \u1|nios|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[24]~30 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[24]~30_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [24] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [24]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[24]~30 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[23]~43 (
// Equation(s):
// \u1|nios|cpu|R_src1[23]~43_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[23]~43 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \u1|nios|cpu|E_src1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[23]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[23]~27 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[23]~27_combout  = (\u1|nios|cpu|E_src1 [23] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [23] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [23] & ((\u1|nios|cpu|E_src2 [23] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [23] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [23]),
	.datab(\u1|nios|cpu|E_src2 [23]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[23]~27 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[23]~28 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[23]~28_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[23]~27_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~80_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[23]~27_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~80_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23]~28 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N15
dffeas \u1|nios|cpu|W_alu_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[23]~28_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\u1|nios|cpu|d_writedata [22] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [22]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\u1|nios|cpu|d_writedata [23] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [23]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h0000000000F01000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000062981541B091D80CA0AF795734D6F7DA001095864AC60301895B485539C25E09EC59BA7314DCAA32596D254454FA0A73C870883105AB6C5C213B0BA9690A0605D325922304E220220061840830C0900C68048418D413080050180C6233FA47C040FBD9A4208060900C1200CC227FECAAA68BE0447AA23A3BB17C022070741F4BED29A22FCEBDFEEE108CD0954637B0000F1E0034CC1487C01717A021F4604F0002D0D006EC6AF81B5E46D16598103FFCCEA9F43B6661DEFEBFE887A0007AE0E1299AFDBFD7A1925057;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h9FC604884928D49EF5F1B3CB810B146891322CC35A08264EE17FBBABAAFCECD1F9523171200C6416024AAB05A1B229E1058B04184824AEFEA30000000BBBF14002E22094844101440777001463F0147220501AC9DDCC2A109933400C927700C7A992FAD781CCEB136CA83FEA1508088D00043310120AA98A2CB6889BF3E53403D3B0D336281153340210A6C0EE35163A63A5C2B87522143875A229DB1755D2B6E271689355133301FC1C99A6000CB3D3301A64025542661027A9342C66108314BA76419408A49D18874AC468B355129A1ED1350C710166125AA75B09C411325236D4652B719A98C944167467BAD05152F201F5962B4CA1265C850584C8003533;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'hC22A15000004B00478C00A0140520B96AD9580AC06CFBFC3F2A95F6E210A990894567895843492384B06941258A41141E14000002558893536ED8DA0054070C35CAF0170D0B52842A2C54C2AC9A0ABFF7D7C6AA0944CAD05321E853287AA9B800914EE245C5326AAA07013A808018A55774C2E3808098504EA1D208005D8B420A09ED88202EDA111CA00299D0D806D11181699C01C10818812100D5720107A41000E429812A928A0000000000000072156282FA7DA7E87D936E300002A8238555ABEAA811A8037540DEC280F02A9EFD800AB8012C2C208068A4A94CD95F4218292FA2101814910201000C261C32155500A50E088BFD49F542507803692C28E4A;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'hA9470200814382008ADDD120EE8A61013D58908AB1618BAC3B26A2D1545A29951103557B39F776D160AA0BC20D1DBAB17946AF9459DEFFD3051D01C7B68208188C8AAA81D4E4292ACF036C4F221B178A68899A080CC60C4A1914DA8E859DA0D7A1525320B3750BACCFF650040851ADE8316C3A148431E514792DAFD455F8880D3610018CD7544F8F01386F2CE472CC89F1E101E55857848ADFDDFAFEE0017500869A749BCC002422D6D55AF69B128449240A48E1181040709012AAF5740130042CF0B76AAE00150A85842AD2D9745B696DD30171CF52B0A99A06C2F99F1CEB2554A6760E4B6D9AF7AE94F5D2820F98BBA10388521266C01DC0D4C000C50DFF00;
// synopsys translate_on

// Location: M9K_X58_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 .lut_mask = 16'h00CA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a87  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a87 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 .lut_mask = 16'hEECC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~12_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23])))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~12 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~3_combout  = (\u1|nios|cpu|av_ld_byte2_data[7]~12_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[7]~12_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .lut_mask = 16'hCECC;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \u1|nios|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[23]~31 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[23]~31_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [23] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [23]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[23]~31 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[22]~3 (
// Equation(s):
// \u1|nios|cpu|E_src2[22]~3_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \u1|nios|cpu|E_src2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[22]~3_combout ),
	.asdata(\u1|nios|cpu|D_iw [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~68 (
// Equation(s):
// \u1|nios|cpu|Add1~68_combout  = \u1|nios|cpu|E_src2 [22] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~68 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[22]~19 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[22]~19_combout  = (\u1|nios|cpu|E_src2 [22] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [22]))))) # (!\u1|nios|cpu|E_src2 [22] & ((\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src1 [22] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [22]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [22]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[22]~19 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[22]~20 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[22]~20_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[22]~19_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~78_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~78_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[22]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22]~20 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \u1|nios|cpu|W_alu_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[22]~20_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  $ 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 )

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hA5A5;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y31_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~13_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~13 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~9 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h0000000000F817FE0FAC3F0FC1B0FC0FFC016E7FF5EBFBF803BBBE057B77878000000000001C1CFEEDDDF7DFBFF287F7EF7E7BFFDDDCB00280C5589281B82C316F671F04C666D8000268068AC1A0D06D5B48115A06000AC026018C606F2800516D2104C0FA02C0A8798A00052A6809A958084009000061AD019621058003220C51040E2880818A4C04071496151004010886001408F400E0CBDCAC400021000421004002804CE0000B200A00003240216400200C350F1024CAA04000CDFC010002000002A3B000000C0105541620150A8B810344840502231010066E285019000B0545ED40000000022016648080001F22901C034C88A08AAA04220004000012;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h04102000421209320000014024000003094000930080089A592082220800011D81504059000C0400480000000222C0007010A04010000000005152A08000021DDC088315A44C8124000000828404006220000889DDCC26314955400990C6008000800202102001204808000800000001000000C0280080800C08500A50000820A060D556810015540182001082617000000000000008023875806050375592A8C2745A10543008004000AAA0C008D580A082AC0E15506A209521552C108002069AC2D4D4B80D804097EA8940331512AA065154055706102410AC420400099AD61BD5C16482B0A93144C2706A82800012C2018014000CA02AC018B80824421055;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h808125000000400800000A0140000A0A64958010038A80039960076C0040B51A7106B8820000B0102000004401102203214000000000115508A40020054000855CAA00008000290808D00C800A8000030410220000540001500001500202A8000000000000154000210015800000000A00000800000000040000000000000000200000000000000000000AAC400280000000AAD60080000280010D550000000000003001C00002000000000000000018017047689880095951E3000000003000001A000002118000006C0A65100201D001021488450924D8004A055505F105352EF8AC000040069120004221890010000A6439114ECDC94C828280D680400C44;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h0007015DA043815DA00002680032A3405940100A80200B25B02AA1145422898700234003391776C4400A03C6292D00B11108259419CA1BD3058800C6210014182C002A01914400A25501C08004002010812AAA12411000960C14C080800980170621150308180200014405001002AC60330CE0003401ED14690D8694509110004420018CC000548602003C04C060CC0A912200C3081680A2184D483CC0027500021AB0230000401402000A67DB12845AAC0A4881104C08583800006030015101295133210C00251008084AC4DA609B626D952AD08402202AA90A5653C5084444502AB30AAB601864002880051201092A8020090002AA810161554000C509C303;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 .lut_mask = 16'h00B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~4_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte2_data[2]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[6]~13_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[2]~9_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[6]~13_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .lut_mask = 16'hF4E4;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \u1|nios|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[22]~23 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[22]~23_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [22])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|W_alu_result [22]),
	.datad(\u1|nios|cpu|av_ld_byte2_data [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[22]~23 .lut_mask = 16'hDC10;
defparam \u1|nios|cpu|W_rf_wr_data[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[21]~44 (
// Equation(s):
// \u1|nios|cpu|R_src1[21]~44_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[21]~44 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N11
dffeas \u1|nios|cpu|E_src1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[21]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[21]~28 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[21]~28_combout  = (\u1|nios|cpu|E_src1 [21] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [21]))))) # (!\u1|nios|cpu|E_src1 [21] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [21]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [21]))))

	.dataa(\u1|nios|cpu|E_src1 [21]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[21]~28 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[21]~29 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[21]~29_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[21]~28_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~76_combout ))

	.dataa(\u1|nios|cpu|Add1~76_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[21]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21]~29 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \u1|nios|cpu|W_alu_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[21]~29_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N11
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~14_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~14 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte2_data[2]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[5]~14_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[2]~9_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[5]~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .lut_mask = 16'hDDC8;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N11
dffeas \u1|nios|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[21]~32 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[21]~32_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [21])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [21]),
	.datad(\u1|nios|cpu|av_ld_byte2_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[21]~32 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[20]~11 (
// Equation(s):
// \u1|nios|cpu|E_st_data[20]~11_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[20]~11 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|E_st_data[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \u1|nios|cpu|d_writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[20]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\u1|nios|cpu|d_writedata [20] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [20]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y12_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h0000000000FC1A62110404011018A78081211609C5C9010000019480423004000000048208180498CB15065730B087C02C50220C110480E030ED0019D41C118810182220028128041208800204C00011004014024010004100441011000000980101818100001A08200D0A4A144200000080080002000003E280A00080040420A0084050050414002820280000000000000080005F0C04010400010020000400004010004240355101808030000088003000022E622808A14000084045041000040808000080000004A9100010001400009AD002010055DC010100100060804004400862AC400000000830059C00002400183C00480510200000002800080B00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00201050440020000054C001004240224442088C24600000819004504300040600000001D550022010A01000144844D2AA08700012005654518800114999908000C4400A000000039BBB2B298053C370E82C0800CCC28080500000000002AA200001A568008100480815AA946200044200031105401000000225A86080F10848C4414001060000008010604200001941941A2D45888003DD48C51484830280044030989020ADB000A7500000400000AB00000000010001000D18002410008000080000000D4040010E00000002A0220100200004018600010600000000001001010004008012050010000002000000020540000000057000001810008B200000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h840000A0000000000000034000000250000400000002000100800A200004098611019040384800000000001000000000300000000000001041121252480030A000000030A0004A201402800000800000060010096C0141080540880585140185500D10140000400040301085D555358088A901000055000112222088A20D442014406082510621078202000020140100100200101810840064300001400000400000800020040400000000000000000800080000C0190000404000000020100000015540042008AA9287000000000800000130020035D60855F56000280A01412000200000008221219C039000000011404000000000000080000000006E50D0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h9723008C00D1808C002EE88177400000082004084004080400020000400008010A142A010009AFC010000406032014006908400400000C0014800001A3050000041000081013480201B44841408209000040000140000000000425502A200001160080530000000000140060000032660413000011410A8001008001F000000010000080400200000000000400000440000000000D40000300043044480090000022020000000400000001040011AC0086800C40008904040005000002A800000038000004003000020002064B00090324015400020030000200031400000000500005000110080A8001500024C0007100480090000002148000400003480200;
// synopsys translate_on

// Location: M9K_X58_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001260000000020000000000000000000000010000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a84  & \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a84 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hFCF0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~6_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~9_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N13
dffeas \u1|nios|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[20]~29 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[20]~29_combout  = (\u1|nios|cpu|E_src1 [20] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [20] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|E_src2 [20] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [20] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [20]),
	.datab(\u1|nios|cpu|E_src2 [20]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[20]~29 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[20]~30 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[20]~30_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[20]~29_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~74_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[20]~29_combout ),
	.datab(\u1|nios|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20]~30 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N31
dffeas \u1|nios|cpu|W_alu_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[20]~30_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[20]~33 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[20]~33_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [4])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [20]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data [4]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[20]~33 .lut_mask = 16'h8D88;
defparam \u1|nios|cpu|W_rf_wr_data[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[19]~46 (
// Equation(s):
// \u1|nios|cpu|R_src1[19]~46_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[19]~46 .lut_mask = 16'h002A;
defparam \u1|nios|cpu|R_src1[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \u1|nios|cpu|E_src1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[19]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[19]~30 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[19]~30_combout  = (\u1|nios|cpu|E_src2 [19] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [19]))))) # (!\u1|nios|cpu|E_src2 [19] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [19]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [19]))))

	.dataa(\u1|nios|cpu|E_src2 [19]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[19]~30 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[19]~31 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[19]~31_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[19]~30_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~72_combout ))

	.dataa(\u1|nios|cpu|Add1~72_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[19]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19]~31 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \u1|nios|cpu|W_alu_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[19]~31_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N7
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~15_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~15 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte2_data[2]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[3]~15_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[2]~9_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~42_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[3]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .lut_mask = 16'hDDC8;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \u1|nios|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[19]~34 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[19]~34_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [19])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [19]),
	.datad(\u1|nios|cpu|av_ld_byte2_data [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[19]~34 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[18]~0 (
// Equation(s):
// \u1|nios|cpu|E_src1[18]~0_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [22])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datab(\u1|nios|cpu|D_iw [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[18]~0 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[16]~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[16]~0_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|F_pc_plus_one[16]~32_combout  & !\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[16]~32_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~0 .lut_mask = 16'h3302;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[16]~1 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[16]~1_combout  = (\u1|nios|cpu|F_pc_no_crst_nxt[16]~0_combout ) # ((!\u1|nios|cpu|R_ctrl_exception~q  & (\u1|nios|cpu|F_pc_sel_nxt~0_combout  & \u1|nios|cpu|Add1~57_combout )))

	.dataa(\u1|nios|cpu|F_pc_no_crst_nxt[16]~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|Add1~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~1 .lut_mask = 16'hBAAA;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \u1|nios|cpu|F_pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[16]~32 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[16]~32_combout  = \u1|nios|cpu|F_pc [16] $ (!\u1|nios|cpu|F_pc_plus_one[15]~31 )

	.dataa(\u1|nios|cpu|F_pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|nios|cpu|F_pc_plus_one[15]~31 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[16]~32 .lut_mask = 16'hA5A5;
defparam \u1|nios|cpu|F_pc_plus_one[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \u1|nios|cpu|E_src1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[18]~0_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[16]~32_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[18]~0 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[18]~0_combout  = (\u1|nios|cpu|E_src1 [18] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [18] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|E_src2 [18] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [18] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [18]),
	.datab(\u1|nios|cpu|E_src2 [18]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[18]~0 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[18]~0 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[18]~0_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[18]~0_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~57_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[18]~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \u1|nios|cpu|W_alu_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[18]~0_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N5
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~8_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~8 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte2_data[2]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[2]~8_combout ) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout  & \u1|nios|cpu|av_ld_byte2_data[2]~9_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~44_combout ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[2]~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~0 .lut_mask = 16'hCFC8;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[2]~0_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte2_data[2]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \u1|nios|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[18]~5 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[18]~5_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [18] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [18]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[18]~5 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[17]~14 (
// Equation(s):
// \u1|nios|cpu|E_st_data[17]~14_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[17]~14 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|E_st_data[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N15
dffeas \u1|nios|cpu|d_writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[17]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\u1|nios|cpu|d_writedata [17] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [17]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y11_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h000001E102FED13D862737CDC89C5B492130665965C91959B11228617A3610800000036C30DC0C108508C00E0B8284926C00095AC8C0A0E0352D3939D61C1188000C22200A8129461008C03334C8041102721402E0909041114492132244289809C1818909501A0C860D8A4B1543090000820F1A12A50013F680B6C8D5460432F008707805065E04A8383C0280A168AA251190830F0C04010C040285509A0A1340A1320808513551218AA0301440880431540AAEE2280CA140000850450C1023240808100081001004AD100051001600009AD002118054CD3131101509EE80432CC08462AD4000004008308D9600106C00583C40680516200000002840490B00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00211250C4042200005400010042402204428D8424200100819004500300040E00000101D556022010B5555454404492FA08720012115654518800114919108110C4400A1800140BFABABF28805B43D8AA2549208C92808250000140200AAA201001A568008100481A15AA9462000442000311CFC01004508325A844D8C70A18C0494001460400008010684101001DD3DD3ABD57A98003DD48C55584A30292044874188008ADB030A7500000426000AB03000001013811830D1800361105B000080822080D4040010E20020002A022012228002101870021260020902880102140090C1000120500128905020004000205D8000084057080001C18088B200000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h840040F2880840098108035008810250000400100526400100800A20180409C6110190423AC8000000A0413000002200300200000A080018C152125B6A1030A000040030A0004A201502820000800002060010096C81410A05408A0585140185508D11140220400040305085D555358088A9010025550001126230CAB20D442816406082D906214782220000A0140108104300101810A40064304001410000601FE980002004041FFFFFFFFFFFFFF488019A0000C0190000404008001500102A80015540046408AA9287148001540800000148020035D60A55F56000280A0141200020DB00208221219C038200000011404001112442000380000000186E51D0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h9722008C00D1008C002AE8815740000908210E08420E080602020000400008010A142A011009AFE01800842683A014026988400500100C201780FD81A305B080043000081013C80201B44841408209000040000140208000020427502A201481170080538200010001140460100032660453104411410A8001008301F001100010040080420300004804018400408460008850140D400023400831444D20900000220220400004CD28AAA08D0011AC0086800C40008904040005004022A804080039000104003000020002064B0009032401548B8226720003A0035430B8048CD00007900110080A80035100645202714049C29400000216840040000B78A000;
// synopsys translate_on

// Location: M9K_X58_Y10_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B4860008003808003A0E83A0E83A0E8380E048000E0380E07A0E83A0E0380E0380E8000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~45_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hFAAA;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~1 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \u1|nios|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[1]~1_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[17]~1_combout  = (\u1|nios|cpu|E_src2 [17] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [17]))))) # (!\u1|nios|cpu|E_src2 [17] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [17]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [17]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [17]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[17]~1 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[17]~1 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[17]~1_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[17]~1_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~55_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[17]~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~55_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \u1|nios|cpu|W_alu_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[17]~1_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[17]~6 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[17]~6_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [17]))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data [1]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[17]~6 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[21]~9 (
// Equation(s):
// \u1|nios|cpu|E_st_data[21]~9_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[21]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_st_data[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N3
dffeas \u1|nios|cpu|d_writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\u1|nios|cpu|d_writedata [21] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [21]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00307FC0E2FFD2B98AAE18860DB813671D203E3F3122F2F1B2AB026409679F200000024C30941854A5C89799A64282A7E67449998C5D84F07BEF8219D61E1188111822382A9109C6990AC1F73C0C073100679407FAD0F04111449A5322400A980199938F29F0360FA66DCEDA15E3810804804F9E23E98803FE81BCD89DC70CA8F01945780F551E05BAA2BC0A80A3E1A8643190C05F0C04010C40028F519E2A33C4A3320C5273355931AEA03454C1880635D48B7EE37E6CAD60189C404544106B24080818008F7FF546EF100373EB9F6002A88FE019A7019F1111F81048E480432C462DFEAFEBFFFC57783005DFC890E488787DDC6EDFFE6001AAFCAD4C4D0B8C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'hEEA11A52C44C323F687505D50843E83246539C8EAC601000859804500301040600088101001C22201035555555084492AA80381052131654118800114991108000C4C00A18029C1BFBAABF79905BC3D8A76BC820C892C1A6D40021C028020A205081A1EA00C141484A55AA9462000442000313C7C010147183258860D0F94A98CC49400142B440029091E84701001DD3DD3EBFD7AD8083DD48CD9686C302800440B4188028ADB070A7F0001853F000AB07000260095011C30F5802371547B820080308A30F6860014F20020042A02A01602C017101AFB005E78206D229881821C00F24100412078A5388E782887FD94B2DF85343BD5772803ABE9C01AFED9400;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'hFC00E0F79FE803E2AB5B677C3DC7DEDF5C4C7E01F4265A9120824AB03C5C0956D1409EC83CCA0011A830C47240120440363DFFFFEA7BA090CF137B53481330F704A03730F6A54A62B607E02A02A56AB21758DAAB6D0159BE05ECDC05BFBC0185541F323686405CAACC3110EA8A00548C22A20415A05C6452574A69ACA68DE6B494D476DB5B4735DFA6BF20033B15C7B11652001D3A9AFD666CFB72A9CA4450D44004880628048410000000000000020C014BC081C03D02407868FFFFD5531B2AB28355699CA30FEADAC7A8444154A941FC2B880A55B5D78CF5F56000281A49E3B80824771E29C221399CD3AB03A80011427200006EEB3DEFA2427000186EF8F9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'hB76220CC14F110CC182AEC855740103D0C210C08420C08940C0A0002400048414E5CAA011409AFE43821E6EFC7A81C047B88C0E59192CE039EC10089A33D7186065000381813C82321BDC1CB4C8029108340011551008080C64435DCAEE434C5B7B58053DA8981260D1556E424483B7F045312609FD5CFC21560A303F4C020F85027FCA2524F00204B6D0184284286E0040314140FC2A053C5FA9BC66BEB90FE0203F6C0E0FF85CD28AAA28D0015AD04C6812EC001CB04060255104826A80FA8803A0E70668330A3121082276B192D13B4495782022D3200027003F4A020029A510005700117085A8A0350406DF60271495DC29490001AB69E00555429788000;
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036C70002000010000000000000000000200850000080200802000020080200802008000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~23_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24 .lut_mask = 16'hFCF0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~2_combout  = (\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~2 .lut_mask = 16'hAEAA;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[0]~2_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte2_data[0]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N9
dffeas \u1|nios|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[16]~7 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[16]~7_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [16] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [16]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[16]~7 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[14]~4 (
// Equation(s):
// \u1|nios|cpu|E_src1[14]~4_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [18])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14]~4 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N23
dffeas \u1|nios|cpu|E_src1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[14]~4_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[12]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[12]~6_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~49_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[12]~24_combout )))))

	.dataa(\u1|nios|cpu|Add1~49_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~6 .lut_mask = 16'h0A0C;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N31
dffeas \u1|nios|cpu|F_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[14]~4 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[14]~4_combout  = (\u1|nios|cpu|E_src1 [14] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [14]))))) # (!\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|E_src2 [14] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [14] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [14]),
	.datac(\u1|nios|cpu|E_src2 [14]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[14]~4 .lut_mask = 16'h7C81;
defparam \u1|nios|cpu|E_logic_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[14]~4 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[14]~4_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[14]~4_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~49_combout ))

	.dataa(\u1|nios|cpu|Add1~49_combout ),
	.datab(\u1|nios|cpu|E_logic_result[14]~4_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14]~4 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \u1|nios|cpu|W_alu_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[14]~4_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[50] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [50] = (\u1|nios|cpu|F_pc [12] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|nios|cpu|W_alu_result [14] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\u1|nios|cpu|F_pc [12] & 
// (\u1|nios|cpu|W_alu_result [14] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|nios|cpu|F_pc [12]),
	.datab(\u1|nios|cpu|W_alu_result [14]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[50] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000003800080200820080200802008014020802008028080200A0280A0280A0000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000002000401000010000000400000000000004000008000800000000000000000000000000000004000000000000000000F87EEFA219561E1188101C22380A912846110881C72C04021100479407D890F04111449A53220002980119938F29903E0B826D4EDA15E2810804804B8E23688803EE81AC5884474CBAF0197D780F575E05BABEBC0A8043D9A6633088C00F0C04010C04010F218E2431C443110C10426159318E883545C5980631C58BFEEAF8ACA140108C50450410E0350948180080000004EB100270081E600088D00011A055D971700855CDEF81430CC49D62AC000000400BB0BD8EA0102C8D587C006921126001000028086D0B00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00219A52C44020000874C4151842E83246D79F8E25641000819844514333040600008101C01E202010201001104C44DEA0907A1452CB54545188A0050BF9B00206C4D20A1A223E1BFFFBBF69905BC3D8AF2FC921DCD2C18ED40021C0280AA2005081A5EA41D1514859452A8462080040001B13CFC01446758225EC6CD8FB4BD8CC49400146A400028055684701021941941A2D45888083DD48CD9686C24282044074198428ADB0F0B77000085BF000AB0F000271097811428F5802351443A8A0080B2AAB0F7A60014F2010004AA06A01602C0070018700018600205209001001C00A0C1004120701330B87820006880305F0000080057280201C18018B6C0000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h9C00C0A71C00000200014748260456D8104C00000002001124826AB01C1409C6110196483AC8000000A0013000020400362200000A2E0018C152525B6A1430A000040030A0004A201502820000800000460010096481018A0560CA0585140185508D11142220500048315097D755210088090105A5512011136038E2920D0634126044C3590631EF92B60001B0150188304300105818FC0464B8500149050070400D8040200405100000000000000688898B8000C0190000404000000071100000100538846F088A928635C400000800000140020035D60820F46000280A4941200021FF4020C221299C039230800011454000006CC818C980404000004F51D1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h97A2008C10D1009C102AEC855740103F08210C48420C4806000203064020C8010A44A8011409AEE01E01242683A6140269D84005A4111C2017E200B9AB0541040450010C1013D92221BDC17B698009000240010550208000C24425703A280C81170080D38000A000201400E2200832660613800013490AA001028403F0402400100C00814003006400872004180024600C801C800FC22053403C30444B8090000022020040009600000002040419AF04C7800E40018B04040205180C02A80AA880380000448C30801A18C2064B0089032405578A020D7600027003F4A0A0021AD90005700110480A8B0351606DF6627149DDF29498001AB69E00555421480800;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30 .lut_mask = 16'h00AC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a79 ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a79 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~30_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N20
cyclone10lp_lcell_comb \u1|debug|rvalid~0 (
// Equation(s):
// \u1|debug|rvalid~0_combout  = (\u1|debug|fifo_rd~3_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (!\u1|debug|fifo_rd~3_combout  & (\u1|debug|rvalid~q ))

	.dataa(gnd),
	.datab(\u1|debug|fifo_rd~3_combout ),
	.datac(\u1|debug|rvalid~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u1|debug|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|rvalid~0 .lut_mask = 16'hFC30;
defparam \u1|debug|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N21
dffeas \u1|debug|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|rvalid .is_wysiwyg = "true";
defparam \u1|debug|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|rvalid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 16'hFFFF;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~9_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~9 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout  = \u1|nios|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \u1|esc_spi|spi_slave_select_holding_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[15]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N11
dffeas \u1|esc_spi|spi_slave_select_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[11]~4 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[11]~4_combout  = (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [3] $ (\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[11]~4 .lut_mask = 16'h2288;
defparam \u1|esc_spi|data_to_cpu[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N19
dffeas \u1|esc_spi|endofpacketvalue_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[15]~10 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[15]~10_combout  = (\u1|esc_spi|data_to_cpu[11]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [15])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [15])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [15]),
	.datab(\u1|esc_spi|data_to_cpu[11]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[15]~10 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N27
dffeas \u1|esc_spi|data_to_cpu[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[15]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~8_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~8 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~10_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[7]~9_combout ) # 
// (\u1|nios|cpu|av_ld_byte1_data[7]~8_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[7]~9_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[7]~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~10 .lut_mask = 16'hAFAC;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~2_combout  = (\u1|nios|cpu|av_ld_byte1_data[7]~10_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[7]~10_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .lut_mask = 16'hCECC;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[7]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data_en~0_combout  = (\u1|nios|cpu|D_iw [4]) # ((\u1|nios|cpu|av_ld_rshift8~0_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q ) # (!\u1|nios|cpu|D_ctrl_mem16~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hEFFF;
defparam \u1|nios|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N5
dffeas \u1|nios|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[15]~8 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[15]~8_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [15] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [15]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[15]~8 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_st_data[12]~6_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[12]~6 .lut_mask = 16'hEF20;
defparam \u1|nios|cpu|E_st_data[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N1
dffeas \u1|nios|cpu|d_writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [12])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\u1|nios|cpu|d_writedata [14] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y36_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000007FE2FFC771DC1F1FC0DFE07EB72FF7AFAF806FD7E0FFFDD878000000000000C1F67D6EEFFFFFFDF073FBB777DF7EFFFD4E0302D3939541C11880000222022812904982B80320CC4021102701402E0100041004410110044289809C1918100003A0C200D880B1573080800820920D6050013E780A200D004443AA0087450055754042ABA280200E0380E070118015F0C04010800038070100E0200E0230042D0601141B0883400000808760016BE631E48AD600818404F4D100904294A00008E7FE546A9100112E3950002F20FE2090750061111E01100628042044234FC02EBFFFC1778B08DC14990A401387D9C6EDAF82000AAFCA50428008C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'hEEA090344009303F60D101D11027A83224D749A0AC040080851004504301040E000801011556000010A11000150444D36A09300412485654510840011D15B01134C4C2080A2A80030A2303308052415028440D0488C295A050000800000A0A204001A5E8108010481905AA84623001504CD3134D0011100002258C0480674800C0416001061040009190E04000021941941E2FC58C80035940C55594A3038404DA39188488ADB200A7D00010400000AB20000000010011088D18002410008080080822080D4060010E0010000AA02201022A012001BEB10D47820600000C1801000C2C000012058A52086402885DD94A2DD05343B95774001AFA9C42AFA1DE00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'hE400A0A20BF00BE12A5363641042DA575C447F03F0021A8100800A20B0CC0986D34198E03C4A0B13A81084D245118860361DFFFFE279E4900E416953480730F704A637BAF6A54A62B607E02A20A56AB05758DAA24D00593E04CC9C04BFFC0185541F323686404CAAC63070E9DD54540C220A051520596443466A6384A68DE4AC94B4769A4B4525592739A003BB54C5911752001C3B92B5660CF32A01884454C440188D160D00D100000000000000084E205C4081C4BD2A407868F7FFC4731B02329605199CE4256248C49C984500A945FD7FF1477195058CC5616000281201EB780837885E1FAA65F19CD3BD0368089C13F2055502212524AA4A7000006EF9F9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h374220CC14E110CC192AE885574000210C244408488408D5088A102042440841441C2A03000927E4382042CFC7385D067F09C0EF1192CE239C810211AB3D90020670013818134903013042C95480A954A5400091614012A0040435FC7EA632859EBD00075C8860242C15506F92443B7A061382229DD9CFC01562A001F04554624123FCA3504E0040138A0004300226C0081B48080DC22223400033C66C4B90FE0223F7A062FF0500002000040091AC0086800C40008904040005080402A80040003D0005060C70414242022FCB0A3913E4015609820270000380039410980404D00007800195680A80015000044240710448A09040000A748000400003788804;
// synopsys translate_on

// Location: M9K_X40_Y38_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001808380E01A0681806018060C0020601806010060180401004010040000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a78  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a78 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hF080;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N20
cyclone10lp_lcell_comb \u1|debug|woverflow~3 (
// Equation(s):
// \u1|debug|woverflow~3_combout  = (!\u1|nios|cpu|W_alu_result [2] & (\u1|debug|av_waitrequest~1_combout  & (\u1|nios|cpu|d_write~q  & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|debug|av_waitrequest~1_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|debug|woverflow~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|woverflow~3 .lut_mask = 16'h0040;
defparam \u1|debug|woverflow~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cyclone10lp_lcell_comb \u1|debug|woverflow~2 (
// Equation(s):
// \u1|debug|woverflow~2_combout  = (\u1|debug|woverflow~3_combout  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (!\u1|debug|woverflow~3_combout  & ((\u1|debug|woverflow~q )))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|woverflow~q ),
	.datad(\u1|debug|woverflow~3_combout ),
	.cin(gnd),
	.combout(\u1|debug|woverflow~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|woverflow~2 .lut_mask = 16'hCCF0;
defparam \u1|debug|woverflow~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \u1|debug|woverflow (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|woverflow~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|woverflow .is_wysiwyg = "true";
defparam \u1|debug|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|woverflow~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N3
dffeas \u1|esc_spi|spi_slave_select_holding_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N13
dffeas \u1|esc_spi|spi_slave_select_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N29
dffeas \u1|esc_spi|endofpacketvalue_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[14]~11 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[14]~11_combout  = (\u1|esc_spi|data_to_cpu[11]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [14])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [14])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [14]),
	.datab(\u1|esc_spi|data_to_cpu[11]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[14]~11 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N5
dffeas \u1|esc_spi|data_to_cpu[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[14]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N15
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[14]~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[14]~6_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14]~6 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[14] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [14] = (\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[14]~6_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[14]~6_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [14]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14] .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~3_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data [14])))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N15
dffeas \u1|nios|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[14]~9 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[14]~9_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [6])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [14]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[14]~9 .lut_mask = 16'h8D88;
defparam \u1|nios|cpu|W_rf_wr_data[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[13]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[13]~2_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [19]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u1|nios|cpu|E_src2[10]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [19]),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[13]~2 .lut_mask = 16'h3022;
defparam \u1|nios|cpu|R_src2_lo[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \u1|nios|cpu|E_src2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[13]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~5 (
// Equation(s):
// \u1|nios|cpu|Add1~5_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~5 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[13]~5 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[13]~5_combout  = (\u1|nios|cpu|E_src1 [13] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [13]))))) # (!\u1|nios|cpu|E_src1 [13] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [13]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [13]))))

	.dataa(\u1|nios|cpu|E_src1 [13]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[13]~5 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[13]~5 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[13]~5_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[13]~5_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~47_combout ))

	.dataa(\u1|nios|cpu|Add1~47_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[13]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \u1|nios|cpu|W_alu_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[13]~5_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [49] = (\u1|nios|cpu|W_alu_result [13] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [11] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [13] 
// & (\u1|nios|cpu|F_pc [11] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|nios|cpu|W_alu_result [13]),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y36_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h0000000000C004862EAC641901B1EC01CA076A02AC388080043D2A0D524D0700000000000004172570E61B90C89C062A9A057CA222D2D0E0302D3938503813800020022002A148941008881215C8857100C0150A00300810024010100400809C0301008000401208000C0A421042005108901C3086900082B280F0A0800014012C08001631000400480048001100004018040010A60D1801200821002020140402400020254025C3CBF0F93118148049761112AE638E48AFE1E350010341208B05284820750947B7C61C50F191B0B580AFA011E1EF0402440000900000608482A40242643D22157DB0382005500810E010383C58C9839CA61EA32EB951982CCE;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h1EBE702540B66FD4297B4106003B2C272D6208A12806867744800440C308162200030F09EBE41320359554101172D682A8002028301054545BD2C949FD11B1A20485533AA841A14602A36984E5714C7260B01C58A8C4A2A1D93C0E30839254290041A540000120CC8A052A86D61056320812514140D4B18E052588000141082AC0624C3D8B51CC3C8092E35802C585874C70BD5383B4021BCCA434441302841541A108C900A9B002A59407904C000FAB40621C9622010D898908F02450AC804E781826082D4486E88A0808742280E28680B10F24485EA10927A2C2A0028C102105100600881280108CB80402085D436B14980685B4777403D07A16428FA1341D;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h5114205A88708B43AD5A23D408C98B5314440F23A022028100800A2030400906D1409820020680D798989B4264288860200A47DE60A94418452B6B020A28A8A009128020804849008D0922E920E0904253983AC8FC40CB190344890280108512C90C000C4030C40901A03094854A41D2C07B0D5018424AC70E01A288A03C2C697441D78AD09F21493F0BA078B646C721172707B61B90A27E4790830BB81D0743C0483174E101182800001000800064302A40641CC4BEEA477A68CFE0D520136A8005A9100EE425965A864C99E154A3443D75C1473101D70C156527872810934B28082388068F9A25F1DD3411060C20B1564E164442A114208242789C19B260E9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'hD13AB0BE147D58AE1869E8045E420821080444280884284480821020420408594F892221C801AEE42A60D41E95B25802699880870211CE203CA10011A328B280C471002198334C0742644241506489440449E0836401222C001C114D12945619AEAD11F74E8861440D14042786C48264465391CA1099CE60A5C0D11096A5509A1908F0A372AE4293DA60078400409448526AC07C0D408A23000046454C24304F57C393A0320F05CD02AA898D04BD8E028781AC8000C8140E20700844A46904437C3D0005060E3076414212064F1309072469140082203141E200CE0410080000500785086512085A909D52120002249330009C9202780214E08740000B482000;
// synopsys translate_on

// Location: M9K_X58_Y35_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010122000000001808380E0180601A0681806880020882206854060180D03C0701C0F0000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47 .lut_mask = 16'h00E4;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a74 ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a74 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hAA80;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cyclone10lp_lcell_comb \u1|debug|ac~0 (
// Equation(s):
// \u1|debug|ac~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ) # (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q )

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ac~0 .lut_mask = 16'hEEEE;
defparam \u1|debug|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N30
cyclone10lp_lcell_comb \u1|debug|ac~1 (
// Equation(s):
// \u1|debug|ac~1_combout  = (\u1|debug|ac~0_combout ) # ((\u1|debug|ac~q  & ((!\u1|debug|ien_AE~2_combout ) # (!\u1|nios|cpu|d_writedata [10]))))

	.dataa(\u1|nios|cpu|d_writedata [10]),
	.datab(\u1|debug|ac~0_combout ),
	.datac(\u1|debug|ac~q ),
	.datad(\u1|debug|ien_AE~2_combout ),
	.cin(gnd),
	.combout(\u1|debug|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ac~1 .lut_mask = 16'hDCFC;
defparam \u1|debug|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N31
dffeas \u1|debug|ac (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ac .is_wysiwyg = "true";
defparam \u1|debug|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N25
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|ac~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N21
dffeas \u1|esc_spi|endofpacketvalue_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[7]~1 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[7]~1_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3] $ (\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7]~1 .lut_mask = 16'h4848;
defparam \u1|esc_spi|data_to_cpu[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[10]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[10]~feeder_combout  = \u1|nios|cpu|d_writedata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N9
dffeas \u1|esc_spi|spi_slave_select_holding_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N13
dffeas \u1|esc_spi|spi_slave_select_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|SSO_reg~feeder (
// Equation(s):
// \u1|esc_spi|SSO_reg~feeder_combout  = \u1|nios|cpu|d_writedata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|SSO_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|SSO_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \u1|esc_spi|SSO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SSO_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SSO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SSO_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~2 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~2_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi|SSO_reg~q ))) # (!\u1|nios|cpu|W_alu_result [3] & (\u1|esc_spi|spi_slave_select_reg [10]))))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [10]),
	.datad(\u1|esc_spi|SSO_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .lut_mask = 16'hC840;
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [2] & \u1|nios|cpu|W_alu_result [3])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .lut_mask = 16'h3300;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~3 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~3_combout  = (\u1|esc_spi|p1_data_to_cpu[10]~2_combout ) # ((\u1|nios|cpu|W_alu_result [4] & (\u1|esc_spi|endofpacketvalue_reg [10] & \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [10]),
	.datac(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .lut_mask = 16'hF8F0;
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N9
dffeas \u1|esc_spi|data_to_cpu[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10]~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[10]~4_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~4 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [10] = (\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[10]~4_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[10]~4_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [10]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10] .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data [10])))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N17
dffeas \u1|nios|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[10]~3 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[10]~3_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [10]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [2]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .lut_mask = 16'hCC50;
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_src1[12]~6_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [16]))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N9
dffeas \u1|nios|cpu|E_src1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[12]~6_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[10]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[10]~8_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~45_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[10]~20_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|Add1~45_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~8 .lut_mask = 16'h4450;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \u1|nios|cpu|F_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [48] = (\u1|nios|cpu|W_alu_result [12] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [10] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [12] 
// & (\u1|nios|cpu|F_pc [10] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|F_pc [10]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a73 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[9]~13 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[9]~13_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~48_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~13 .lut_mask = 16'hFF88;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N24
cyclone10lp_lcell_comb \u1|debug|LessThan0~0 (
// Equation(s):
// \u1|debug|LessThan0~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan0~0 .lut_mask = 16'hCCC8;
defparam \u1|debug|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N28
cyclone10lp_lcell_comb \u1|debug|LessThan0~1 (
// Equation(s):
// \u1|debug|LessThan0~1_combout  = (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\u1|debug|LessThan0~0_combout  & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\u1|debug|LessThan0~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u1|debug|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan0~1 .lut_mask = 16'h0001;
defparam \u1|debug|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N29
dffeas \u1|debug|fifo_AE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_AE .is_wysiwyg = "true";
defparam \u1|debug|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N11
dffeas \u1|debug|ien_AE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ien_AE .is_wysiwyg = "true";
defparam \u1|debug|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N28
cyclone10lp_lcell_comb \u1|debug|av_readdata[9] (
// Equation(s):
// \u1|debug|av_readdata [9] = (\u1|debug|fifo_AE~q  & \u1|debug|ien_AE~q )

	.dataa(gnd),
	.datab(\u1|debug|fifo_AE~q ),
	.datac(gnd),
	.datad(\u1|debug|ien_AE~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[9] .lut_mask = 16'hCC00;
defparam \u1|debug|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N29
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[9]~12 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~12 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N17
dffeas \u1|esc_spi|endofpacketvalue_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|EOP~8 (
// Equation(s):
// \u1|esc_spi|EOP~8_combout  = (\u1|nios|cpu|d_writedata [7] & (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6])))) # (!\u1|nios|cpu|d_writedata [7] & (!\u1|esc_spi|endofpacketvalue_reg [7] & 
// (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6]))))

	.dataa(\u1|nios|cpu|d_writedata [7]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datac(\u1|nios|cpu|d_writedata [6]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~8 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \u1|esc_spi|endofpacketvalue_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \u1|esc_spi|endofpacketvalue_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|EOP~5 (
// Equation(s):
// \u1|esc_spi|EOP~5_combout  = (\u1|nios|cpu|d_writedata [1] & (\u1|esc_spi|endofpacketvalue_reg [1] & (\u1|nios|cpu|d_writedata [0] $ (!\u1|esc_spi|endofpacketvalue_reg [0])))) # (!\u1|nios|cpu|d_writedata [1] & (!\u1|esc_spi|endofpacketvalue_reg [1] & 
// (\u1|nios|cpu|d_writedata [0] $ (!\u1|esc_spi|endofpacketvalue_reg [0]))))

	.dataa(\u1|nios|cpu|d_writedata [1]),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~5 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N27
dffeas \u1|esc_spi|endofpacketvalue_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N31
dffeas \u1|esc_spi|endofpacketvalue_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|EOP~6 (
// Equation(s):
// \u1|esc_spi|EOP~6_combout  = (\u1|nios|cpu|d_writedata [2] & (\u1|esc_spi|endofpacketvalue_reg [2] & (\u1|nios|cpu|d_writedata [3] $ (!\u1|esc_spi|endofpacketvalue_reg [3])))) # (!\u1|nios|cpu|d_writedata [2] & (!\u1|esc_spi|endofpacketvalue_reg [2] & 
// (\u1|nios|cpu|d_writedata [3] $ (!\u1|esc_spi|endofpacketvalue_reg [3]))))

	.dataa(\u1|nios|cpu|d_writedata [2]),
	.datab(\u1|nios|cpu|d_writedata [3]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~6 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \u1|esc_spi|endofpacketvalue_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N19
dffeas \u1|esc_spi|endofpacketvalue_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cyclone10lp_lcell_comb \u1|esc_spi|EOP~7 (
// Equation(s):
// \u1|esc_spi|EOP~7_combout  = (\u1|nios|cpu|d_writedata [4] & (\u1|esc_spi|endofpacketvalue_reg [4] & (\u1|esc_spi|endofpacketvalue_reg [5] $ (!\u1|nios|cpu|d_writedata [5])))) # (!\u1|nios|cpu|d_writedata [4] & (!\u1|esc_spi|endofpacketvalue_reg [4] & 
// (\u1|esc_spi|endofpacketvalue_reg [5] $ (!\u1|nios|cpu|d_writedata [5]))))

	.dataa(\u1|nios|cpu|d_writedata [4]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datac(\u1|nios|cpu|d_writedata [5]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~7 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~9 (
// Equation(s):
// \u1|esc_spi|EOP~9_combout  = (\u1|esc_spi|EOP~8_combout  & (\u1|esc_spi|EOP~5_combout  & (\u1|esc_spi|EOP~6_combout  & \u1|esc_spi|EOP~7_combout )))

	.dataa(\u1|esc_spi|EOP~8_combout ),
	.datab(\u1|esc_spi|EOP~5_combout ),
	.datac(\u1|esc_spi|EOP~6_combout ),
	.datad(\u1|esc_spi|EOP~7_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~9 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~0 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~0_combout  = (\u1|esc_spi|state [4] $ (\u1|esc_spi|state [0])) # (!\u1|esc_spi|Equal9~0_combout )

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(gnd),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~0 .lut_mask = 16'h77DD;
defparam \u1|esc_spi|SCLK_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~1 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~1_combout  = (\u1|esc_spi|SCLK_reg~q  & (!\u1|esc_spi|transaction_primed~q  & ((!\u1|esc_spi|SCLK_reg~0_combout ) # (!\u1|esc_spi|always11~0_combout )))) # (!\u1|esc_spi|SCLK_reg~q  & (\u1|esc_spi|always11~0_combout  & 
// ((\u1|esc_spi|SCLK_reg~0_combout ))))

	.dataa(\u1|esc_spi|always11~0_combout ),
	.datab(\u1|esc_spi|transaction_primed~q ),
	.datac(\u1|esc_spi|SCLK_reg~q ),
	.datad(\u1|esc_spi|SCLK_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~1 .lut_mask = 16'h1A30;
defparam \u1|esc_spi|SCLK_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N19
dffeas \u1|esc_spi|SCLK_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SCLK_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SCLK_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SCLK_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~2 (
// Equation(s):
// \u1|esc_spi|shift_reg~2_combout  = ((\u1|esc_spi|SCLK_reg~q ) # ((!\u1|esc_spi|state [4] & \u1|esc_spi|Equal9~0_combout ))) # (!\u1|esc_spi|Equal2~0_combout )

	.dataa(\u1|esc_spi|Equal2~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(\u1|esc_spi|Equal9~0_combout ),
	.datad(\u1|esc_spi|SCLK_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~2 .lut_mask = 16'hFF75;
defparam \u1|esc_spi|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|write_tx_holding (
// Equation(s):
// \u1|esc_spi|write_tx_holding~combout  = (\u1|esc_spi|data_wr_strobe~q  & ((!\u1|esc_spi|transmitting~q ) # (!\u1|esc_spi|tx_holding_primed~q )))

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|write_tx_holding~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_tx_holding .lut_mask = 16'h3F00;
defparam \u1|esc_spi|write_tx_holding .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N19
dffeas \u1|esc_spi|tx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N22
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[2]~feeder_combout  = \u1|nios|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N23
dffeas \u1|esc_spi|tx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[1]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[1]~feeder_combout  = \u1|nios|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \u1|esc_spi|tx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[0]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[0]~feeder_combout  = \u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \u1|esc_spi|tx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N15
cyclone10lp_io_ibuf \esc_miso_pin_n2~input (
	.i(esc_miso_pin_n2),
	.ibar(gnd),
	.o(\esc_miso_pin_n2~input_o ));
// synopsys translate_off
defparam \esc_miso_pin_n2~input .bus_hold = "false";
defparam \esc_miso_pin_n2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cyclone10lp_lcell_comb \u1|esc_spi|MISO_reg~0 (
// Equation(s):
// \u1|esc_spi|MISO_reg~0_combout  = (\u1|esc_spi|Equal2~0_combout  & ((\u1|esc_spi|SCLK_reg~q  & (\esc_miso_pin_n2~input_o )) # (!\u1|esc_spi|SCLK_reg~q  & ((\u1|esc_spi|MISO_reg~q ))))) # (!\u1|esc_spi|Equal2~0_combout  & (((\u1|esc_spi|MISO_reg~q ))))

	.dataa(\u1|esc_spi|Equal2~0_combout ),
	.datab(\esc_miso_pin_n2~input_o ),
	.datac(\u1|esc_spi|MISO_reg~q ),
	.datad(\u1|esc_spi|SCLK_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|MISO_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg~0 .lut_mask = 16'hD8F0;
defparam \u1|esc_spi|MISO_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N27
dffeas \u1|esc_spi|MISO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|MISO_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|MISO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|MISO_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~10 (
// Equation(s):
// \u1|esc_spi|shift_reg~10_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [0])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|MISO_reg~q )))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_reg [0]),
	.datac(\u1|esc_spi|MISO_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~10 .lut_mask = 16'hD8D8;
defparam \u1|esc_spi|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg[4]~11 (
// Equation(s):
// \u1|esc_spi|shift_reg[4]~11_combout  = ((\u1|esc_spi|tx_holding_primed~q  & !\u1|esc_spi|transmitting~q )) # (!\u1|esc_spi|shift_reg~2_combout )

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4]~11 .lut_mask = 16'h55DD;
defparam \u1|esc_spi|shift_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N3
dffeas \u1|esc_spi|shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~9 (
// Equation(s):
// \u1|esc_spi|shift_reg~9_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [1])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [0])))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_reg [1]),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~9 .lut_mask = 16'hDD88;
defparam \u1|esc_spi|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \u1|esc_spi|shift_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~8 (
// Equation(s):
// \u1|esc_spi|shift_reg~8_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [2])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [1])))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|tx_holding_reg [2]),
	.datad(\u1|esc_spi|shift_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~8 .lut_mask = 16'hF5A0;
defparam \u1|esc_spi|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N21
dffeas \u1|esc_spi|shift_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~7 (
// Equation(s):
// \u1|esc_spi|shift_reg~7_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [3])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [2])))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(\u1|esc_spi|tx_holding_reg [3]),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~7 .lut_mask = 16'hDD88;
defparam \u1|esc_spi|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N17
dffeas \u1|esc_spi|shift_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \u1|esc_spi|rx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[2]~feeder_combout  = \u1|esc_spi|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \u1|esc_spi|rx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|EOP~1 (
// Equation(s):
// \u1|esc_spi|EOP~1_combout  = (\u1|esc_spi|endofpacketvalue_reg [3] & (\u1|esc_spi|rx_holding_reg [3] & (\u1|esc_spi|endofpacketvalue_reg [2] $ (!\u1|esc_spi|rx_holding_reg [2])))) # (!\u1|esc_spi|endofpacketvalue_reg [3] & (!\u1|esc_spi|rx_holding_reg [3] 
// & (\u1|esc_spi|endofpacketvalue_reg [2] $ (!\u1|esc_spi|rx_holding_reg [2]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datac(\u1|esc_spi|rx_holding_reg [3]),
	.datad(\u1|esc_spi|rx_holding_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~1 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N31
dffeas \u1|esc_spi|tx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N4
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~6 (
// Equation(s):
// \u1|esc_spi|shift_reg~6_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [4])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [3])))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|tx_holding_reg [4]),
	.datad(\u1|esc_spi|shift_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~6 .lut_mask = 16'hF5A0;
defparam \u1|esc_spi|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N5
dffeas \u1|esc_spi|shift_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N27
dffeas \u1|esc_spi|tx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~5 (
// Equation(s):
// \u1|esc_spi|shift_reg~5_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [5]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [4]))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg [4]),
	.datad(\u1|esc_spi|tx_holding_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~5 .lut_mask = 16'hFA50;
defparam \u1|esc_spi|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N9
dffeas \u1|esc_spi|shift_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N14
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[5]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[5]~feeder_combout  = \u1|esc_spi|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N15
dffeas \u1|esc_spi|rx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \u1|esc_spi|rx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~2 (
// Equation(s):
// \u1|esc_spi|EOP~2_combout  = (\u1|esc_spi|rx_holding_reg [5] & (\u1|esc_spi|endofpacketvalue_reg [5] & (\u1|esc_spi|rx_holding_reg [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4])))) # (!\u1|esc_spi|rx_holding_reg [5] & (!\u1|esc_spi|endofpacketvalue_reg [5] 
// & (\u1|esc_spi|rx_holding_reg [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4]))))

	.dataa(\u1|esc_spi|rx_holding_reg [5]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datac(\u1|esc_spi|rx_holding_reg [4]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~2 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N7
dffeas \u1|esc_spi|tx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~4 (
// Equation(s):
// \u1|esc_spi|shift_reg~4_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [6]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [5]))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg [5]),
	.datad(\u1|esc_spi|tx_holding_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~4 .lut_mask = 16'hFA50;
defparam \u1|esc_spi|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \u1|esc_spi|shift_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N31
dffeas \u1|esc_spi|rx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N11
dffeas \u1|esc_spi|tx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~3 (
// Equation(s):
// \u1|esc_spi|shift_reg~3_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [7]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [6]))

	.dataa(\u1|esc_spi|shift_reg~2_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg [6]),
	.datad(\u1|esc_spi|tx_holding_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~3 .lut_mask = 16'hFA50;
defparam \u1|esc_spi|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \u1|esc_spi|shift_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[7]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[7]~feeder_combout  = \u1|esc_spi|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N3
dffeas \u1|esc_spi|rx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|EOP~3 (
// Equation(s):
// \u1|esc_spi|EOP~3_combout  = (\u1|esc_spi|endofpacketvalue_reg [6] & (\u1|esc_spi|rx_holding_reg [6] & (\u1|esc_spi|endofpacketvalue_reg [7] $ (!\u1|esc_spi|rx_holding_reg [7])))) # (!\u1|esc_spi|endofpacketvalue_reg [6] & (!\u1|esc_spi|rx_holding_reg [6] 
// & (\u1|esc_spi|endofpacketvalue_reg [7] $ (!\u1|esc_spi|rx_holding_reg [7]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datac(\u1|esc_spi|rx_holding_reg [6]),
	.datad(\u1|esc_spi|rx_holding_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~3 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \u1|esc_spi|rx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[0]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[0]~feeder_combout  = \u1|esc_spi|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \u1|esc_spi|rx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cyclone10lp_lcell_comb \u1|esc_spi|EOP~0 (
// Equation(s):
// \u1|esc_spi|EOP~0_combout  = (\u1|esc_spi|endofpacketvalue_reg [0] & (\u1|esc_spi|rx_holding_reg [0] & (\u1|esc_spi|endofpacketvalue_reg [1] $ (!\u1|esc_spi|rx_holding_reg [1])))) # (!\u1|esc_spi|endofpacketvalue_reg [0] & (!\u1|esc_spi|rx_holding_reg [0] 
// & (\u1|esc_spi|endofpacketvalue_reg [1] $ (!\u1|esc_spi|rx_holding_reg [1]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datac(\u1|esc_spi|rx_holding_reg [1]),
	.datad(\u1|esc_spi|rx_holding_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~0 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cyclone10lp_lcell_comb \u1|esc_spi|EOP~4 (
// Equation(s):
// \u1|esc_spi|EOP~4_combout  = (\u1|esc_spi|EOP~1_combout  & (\u1|esc_spi|EOP~2_combout  & (\u1|esc_spi|EOP~3_combout  & \u1|esc_spi|EOP~0_combout )))

	.dataa(\u1|esc_spi|EOP~1_combout ),
	.datab(\u1|esc_spi|EOP~2_combout ),
	.datac(\u1|esc_spi|EOP~3_combout ),
	.datad(\u1|esc_spi|EOP~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~4 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|EOP~10 (
// Equation(s):
// \u1|esc_spi|EOP~10_combout  = (\u1|esc_spi|EOP~9_combout  & ((\u1|esc_spi|p1_data_wr_strobe~combout ) # ((\u1|esc_spi|EOP~4_combout  & \u1|esc_spi|p1_data_rd_strobe~combout )))) # (!\u1|esc_spi|EOP~9_combout  & (\u1|esc_spi|EOP~4_combout  & 
// (\u1|esc_spi|p1_data_rd_strobe~combout )))

	.dataa(\u1|esc_spi|EOP~9_combout ),
	.datab(\u1|esc_spi|EOP~4_combout ),
	.datac(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.datad(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~10 .lut_mask = 16'hEAC0;
defparam \u1|esc_spi|EOP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N3
dffeas \u1|esc_spi|endofpacketvalue_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N1
dffeas \u1|esc_spi|endofpacketvalue_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N0
cyclone10lp_lcell_comb \u1|esc_spi|EOP~12 (
// Equation(s):
// \u1|esc_spi|EOP~12_combout  = (!\u1|esc_spi|endofpacketvalue_reg [9] & (!\u1|esc_spi|endofpacketvalue_reg [8] & (!\u1|esc_spi|endofpacketvalue_reg [11] & !\u1|esc_spi|endofpacketvalue_reg [10])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [11]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~12 .lut_mask = 16'h0001;
defparam \u1|esc_spi|EOP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N10
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N31
dffeas \u1|esc_spi|endofpacketvalue_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N30
cyclone10lp_lcell_comb \u1|esc_spi|EOP~11 (
// Equation(s):
// \u1|esc_spi|EOP~11_combout  = (!\u1|esc_spi|endofpacketvalue_reg [13] & (!\u1|esc_spi|endofpacketvalue_reg [15] & (!\u1|esc_spi|endofpacketvalue_reg [12] & !\u1|esc_spi|endofpacketvalue_reg [14])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [15]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~11 .lut_mask = 16'h0001;
defparam \u1|esc_spi|EOP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N14
cyclone10lp_lcell_comb \u1|esc_spi|EOP~13 (
// Equation(s):
// \u1|esc_spi|EOP~13_combout  = (\u1|esc_spi|EOP~12_combout  & \u1|esc_spi|EOP~11_combout )

	.dataa(gnd),
	.datab(\u1|esc_spi|EOP~12_combout ),
	.datac(gnd),
	.datad(\u1|esc_spi|EOP~11_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~13 .lut_mask = 16'hCC00;
defparam \u1|esc_spi|EOP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|EOP~14 (
// Equation(s):
// \u1|esc_spi|EOP~14_combout  = (!\u1|esc_spi|status_wr_strobe~combout  & ((\u1|esc_spi|EOP~q ) # ((\u1|esc_spi|EOP~10_combout  & \u1|esc_spi|EOP~13_combout ))))

	.dataa(\u1|esc_spi|EOP~10_combout ),
	.datab(\u1|esc_spi|EOP~13_combout ),
	.datac(\u1|esc_spi|EOP~q ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~14 .lut_mask = 16'h00F8;
defparam \u1|esc_spi|EOP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N31
dffeas \u1|esc_spi|EOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|EOP~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|EOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|EOP .is_wysiwyg = "true";
defparam \u1|esc_spi|EOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~16 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~16_combout  = (\u1|nios|cpu|W_alu_result [2] & (((!\u1|esc_spi|data_to_cpu[8]~3_combout )))) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|endofpacketvalue_reg [9]))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (\u1|esc_spi|EOP~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|EOP~q ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datad(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~16 .lut_mask = 16'h50EE;
defparam \u1|esc_spi|p1_data_to_cpu[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N25
dffeas \u1|esc_spi|iEOP_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iEOP_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iEOP_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iEOP_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N15
dffeas \u1|esc_spi|spi_slave_select_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~15 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~15_combout  = (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|spi_slave_select_reg [9])

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~15 .lut_mask = 16'hA0A0;
defparam \u1|esc_spi|p1_data_to_cpu[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~17 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~17_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~16_combout  & (((\u1|esc_spi|p1_data_to_cpu[9]~15_combout )) # (!\u1|esc_spi|data_to_cpu[8]~2_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[9]~16_combout  & 
// (\u1|esc_spi|data_to_cpu[8]~2_combout  & (\u1|esc_spi|iEOP_reg~q )))

	.dataa(\u1|esc_spi|p1_data_to_cpu[9]~16_combout ),
	.datab(\u1|esc_spi|data_to_cpu[8]~2_combout ),
	.datac(\u1|esc_spi|iEOP_reg~q ),
	.datad(\u1|esc_spi|p1_data_to_cpu[9]~15_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~17 .lut_mask = 16'hEA62;
defparam \u1|esc_spi|p1_data_to_cpu[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~18 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~18_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~17_combout  & ((\u1|nios|cpu|W_alu_result [2]) # (\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[9]~17_combout ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~18 .lut_mask = 16'hA8A8;
defparam \u1|esc_spi|p1_data_to_cpu[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N5
dffeas \u1|esc_spi|data_to_cpu[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[9]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N3
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[9]~14 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[9]~14_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~14 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[9]~15 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[9]~15_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[9]~14_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|rsp_mux|src_data[9]~13_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[9]~13_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[9]~14_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~15 .lut_mask = 16'hFFF8;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data[9]~15_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[9]~15_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N7
dffeas \u1|nios|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[9]~13 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[9]~13_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [9]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [1]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[9]~13 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[11]~7 (
// Equation(s):
// \u1|nios|cpu|E_src1[11]~7_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [15]))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11]~7 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N27
dffeas \u1|nios|cpu|E_src1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[11]~7_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[11]~7 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[11]~7_combout  = (\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [11]))))) # (!\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [11]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [11]))))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[11]~7 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[11]~7 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[11]~7_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[11]~7_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~43_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~43_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[11]~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11]~7 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \u1|nios|cpu|W_alu_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[11]~7_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [47] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [9]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [11])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [11]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [9]),
	.datad(\u1|nios|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y37_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000E003EE2570771DC3C17C1CF0064170CD3A9AD804343C0D7B8C83800000000000000F02B62EFF2DF9CD0615297225E66993D02090C500883938D28A0220816082850E86548C8D429408053116580550213002D0C81A408C90F189B859E00190022291184109916E7809523151381C0002916507E094E201C880902420200010110CB492404069201A280A42914A012AFE0F2B0D208A14A01470828E1128C0335E0820240E81FD28B2328070983A40AD5203D9F9E2AE70818141941A9FCE2383B12028A14405F1549501100A0B474A236347D00008080000026000AAE40040E0004A4894A6A820048001D960000B2C03C949E422AA0B40D040AA2888;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'hB0B6B4255A2464DA406839F068A40366044A08A0A012245A4840145493088EA0101E2F3CE814C848316144440011C6E2A30421099B546DF0606908650911756084A453B0E915C06392222BBCAF52265720F01C1E88A318B1D055562F90D5AA37C166B76C02082668A29B3C181AE218518A929150029298800B6D88000041980BD2674555BB038555BE9A7078AA716C01C21EAA908E84239D510020689BAA603C243803C9D42D750CA5502AA16000D50750C2A88C2502AB95A11C55ECD0AC871E92880640B84092C69280AC12B1C1302B0CD85726522618256F16CA05408B0A941D500D4592302C108CBD046918DD02D998990CECE2B680155318B208EB30BEAB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h720A16028860C2685CE632A450C3027458508E313324184309880A646004AD26B102A1C21B1A541028D1B152602822451053F9F0238911495E287850D264B59615D3713FA7EC605D6778470708245852C6895F68BC14E3585B14885A80602DBD7366E65CEDA5C0A0D33EF5549C08E232006E1C10488ACFC50A812099401C8C20A408E7AEB00F6121FB42CAAA205CE7340D2FAAB43FB082A843370DAFB038064B9E08358CE580570FAFF74FF7AFF7305B6ACC4569C83E8A6AFEA2266D05021842868FF84111A02DDCCAC488085D42B3EA8E5FA0074195558C80D406AA03E215E330F1F480CE800371A5DCE2EC3D37D454107C09AA09902394A949542B49D28943;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h4352BFCE32DD1EFC30EBEB8C4E38A86151A0063B40063A049020C104D8209971550115B5695932D508421A8E21F8446C7FA90521461C1C8A9E9008179633AA9396A301B0B27B6C125AA44441408949A31182AA634E1A3516089085D00451551516101ABB100210731014E4701FA1707746438609D9D5CD6638FAF204DD928AA192CD552A78E0179301C01E80A79F8682F279C2670458D00F108341C74C02B69247C6445100512E40292A05C112B18C508FC2C053B288A9A880A10804A3B8541171681630880B36220E0C66864B51094325495028B260B002AA0A4514128B0800522AAD08A3C24A0BB0B15217B2430C3B0060841100AA871C81550000814D2800;
// synopsys translate_on

// Location: M9K_X58_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000A000003808083C0D02409020080240F0D0020700C0804C09024070140D014050000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34 .lut_mask = 16'h00CA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hEA00;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[8] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [8] = (\u1|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [8]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8] .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data [8])))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N27
dffeas \u1|nios|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[8]~14 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[8]~14_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [0])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [8]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [0]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[8]~14 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|W_rf_wr_data[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \u1|nios|cpu|d_writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hF0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y33_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y33_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y33_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y33_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y33_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y33_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hF0F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N13
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y32_N0
cyclone10lp_ram_block \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|debug|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\u1|debug|wr_rfifo~combout ),
	.ena1(\u1|debug|fifo_rd~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [7],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [6],
\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [5],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [4],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [3],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [2],
\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [1],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_DEBUG:debug|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cyclone10lp_lcell_comb \u1|debug|av_readdata[6]~4 (
// Equation(s):
// \u1|debug|av_readdata[6]~4_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(gnd),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[6]~4 .lut_mask = 16'hCC00;
defparam \u1|debug|av_readdata[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N27
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N19
dffeas \u1|esc_spi|iTRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTRDY_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N17
dffeas \u1|esc_spi|spi_slave_select_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \u1|esc_spi|spi_slave_select_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~22 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~22_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|nios|cpu|W_alu_result [2])))) # (!\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [6]))) # 
// (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|TRDY~0_combout ))))

	.dataa(\u1|esc_spi|TRDY~0_combout ),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [6]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~22 .lut_mask = 16'hFC11;
defparam \u1|esc_spi|p1_data_to_cpu[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~23 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~23_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[6]~22_combout  & ((\u1|esc_spi|iTRDY_reg~q ))) # (!\u1|esc_spi|p1_data_to_cpu[6]~22_combout  & (\u1|esc_spi|endofpacketvalue_reg [6])))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~22_combout ))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datab(\u1|esc_spi|iTRDY_reg~q ),
	.datac(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[6]~22_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~23 .lut_mask = 16'hCFA0;
defparam \u1|esc_spi|p1_data_to_cpu[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~24 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~24_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~23_combout )))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[6]~23_combout ))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|esc_spi|rx_holding_reg [6]))))

	.dataa(\u1|esc_spi|rx_holding_reg [6]),
	.datab(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datac(\u1|esc_spi|p1_data_to_cpu[6]~23_combout ),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~24 .lut_mask = 16'hF0E2;
defparam \u1|esc_spi|p1_data_to_cpu[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \u1|esc_spi|data_to_cpu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N17
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~15_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~15 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~16_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~15_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~15_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~16 .lut_mask = 16'hFEFA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~32 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~32_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout  & ((\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data [6]))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[6]~16_combout )))) # (!\u1|nios|cpu|av_ld_rshift8~0_combout  & (\u1|nios|cpu|av_ld_byte0_data_nxt[6]~16_combout ))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~16_combout ),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~32 .lut_mask = 16'hE2AA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data[4]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data[4]~0_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout ) # (!\u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[4]~0 .lut_mask = 16'hCCFF;
defparam \u1|nios|cpu|av_ld_byte0_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \u1|nios|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[6]~16 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[6]~16_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [6])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [6]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [6]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[6]~16 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[5]~13 (
// Equation(s):
// \u1|nios|cpu|E_src1[5]~13_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [9])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u1|nios|cpu|D_iw [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5]~13 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[3]~6_combout  = (\u1|nios|cpu|F_pc [3] & (!\u1|nios|cpu|F_pc_plus_one[2]~5 )) # (!\u1|nios|cpu|F_pc [3] & ((\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[3]~7  = CARRY((!\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (!\u1|nios|cpu|F_pc [3]))

	.dataa(\u1|nios|cpu|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[2]~5 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \u1|nios|cpu|E_src1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[5]~13_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~14 (
// Equation(s):
// \u1|nios|cpu|Add1~14_combout  = \u1|nios|cpu|E_src2 [4] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [4]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~14 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~11 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~11_combout  = (!\u1|nios|cpu|R_ctrl_force_src2_zero~q  & !\u1|nios|cpu|R_ctrl_hi_imm16~q )

	.dataa(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~11 .lut_mask = 16'h0055;
defparam \u1|nios|cpu|R_src2_lo[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo~12 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo~12_combout  = (\u1|nios|cpu|R_src2_use_imm~q ) # (\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo~12 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|R_src2_lo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[2]~15 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[2]~15_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [8]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datac(\u1|nios|cpu|D_iw [8]),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[2]~15 .lut_mask = 16'hC088;
defparam \u1|nios|cpu|R_src2_lo[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N9
dffeas \u1|nios|cpu|E_src2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~16 (
// Equation(s):
// \u1|nios|cpu|Add1~16_combout  = \u1|nios|cpu|E_src2 [2] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~16 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[1]~16 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[1]~16_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [7]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[1]~16 .lut_mask = 16'hC088;
defparam \u1|nios|cpu|R_src2_lo[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N15
dffeas \u1|nios|cpu|E_src2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~17 (
// Equation(s):
// \u1|nios|cpu|Add1~17_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [1])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~17 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[0]~17 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[0]~17_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [6]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[0]~17 .lut_mask = 16'hC0A0;
defparam \u1|nios|cpu|R_src2_lo[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N7
dffeas \u1|nios|cpu|E_src2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~18 (
// Equation(s):
// \u1|nios|cpu|Add1~18_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [0])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~18 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~20 (
// Equation(s):
// \u1|nios|cpu|Add1~20_cout  = CARRY(\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1|nios|cpu|Add1~20_cout ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~20 .lut_mask = 16'h00AA;
defparam \u1|nios|cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~21 (
// Equation(s):
// \u1|nios|cpu|Add1~21_combout  = (\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|Add1~18_combout  & (\u1|nios|cpu|Add1~20_cout  & VCC)) # (!\u1|nios|cpu|Add1~18_combout  & (!\u1|nios|cpu|Add1~20_cout )))) # (!\u1|nios|cpu|E_src1 [0] & 
// ((\u1|nios|cpu|Add1~18_combout  & (!\u1|nios|cpu|Add1~20_cout )) # (!\u1|nios|cpu|Add1~18_combout  & ((\u1|nios|cpu|Add1~20_cout ) # (GND)))))
// \u1|nios|cpu|Add1~22  = CARRY((\u1|nios|cpu|E_src1 [0] & (!\u1|nios|cpu|Add1~18_combout  & !\u1|nios|cpu|Add1~20_cout )) # (!\u1|nios|cpu|E_src1 [0] & ((!\u1|nios|cpu|Add1~20_cout ) # (!\u1|nios|cpu|Add1~18_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~20_cout ),
	.combout(\u1|nios|cpu|Add1~21_combout ),
	.cout(\u1|nios|cpu|Add1~22 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~21 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~23 (
// Equation(s):
// \u1|nios|cpu|Add1~23_combout  = ((\u1|nios|cpu|E_src1 [1] $ (\u1|nios|cpu|Add1~17_combout  $ (!\u1|nios|cpu|Add1~22 )))) # (GND)
// \u1|nios|cpu|Add1~24  = CARRY((\u1|nios|cpu|E_src1 [1] & ((\u1|nios|cpu|Add1~17_combout ) # (!\u1|nios|cpu|Add1~22 ))) # (!\u1|nios|cpu|E_src1 [1] & (\u1|nios|cpu|Add1~17_combout  & !\u1|nios|cpu|Add1~22 )))

	.dataa(\u1|nios|cpu|E_src1 [1]),
	.datab(\u1|nios|cpu|Add1~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~22 ),
	.combout(\u1|nios|cpu|Add1~23_combout ),
	.cout(\u1|nios|cpu|Add1~24 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~23 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~25 (
// Equation(s):
// \u1|nios|cpu|Add1~25_combout  = (\u1|nios|cpu|E_src1 [2] & ((\u1|nios|cpu|Add1~16_combout  & (\u1|nios|cpu|Add1~24  & VCC)) # (!\u1|nios|cpu|Add1~16_combout  & (!\u1|nios|cpu|Add1~24 )))) # (!\u1|nios|cpu|E_src1 [2] & ((\u1|nios|cpu|Add1~16_combout  & 
// (!\u1|nios|cpu|Add1~24 )) # (!\u1|nios|cpu|Add1~16_combout  & ((\u1|nios|cpu|Add1~24 ) # (GND)))))
// \u1|nios|cpu|Add1~26  = CARRY((\u1|nios|cpu|E_src1 [2] & (!\u1|nios|cpu|Add1~16_combout  & !\u1|nios|cpu|Add1~24 )) # (!\u1|nios|cpu|E_src1 [2] & ((!\u1|nios|cpu|Add1~24 ) # (!\u1|nios|cpu|Add1~16_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [2]),
	.datab(\u1|nios|cpu|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~24 ),
	.combout(\u1|nios|cpu|Add1~25_combout ),
	.cout(\u1|nios|cpu|Add1~26 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~25 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~27 (
// Equation(s):
// \u1|nios|cpu|Add1~27_combout  = ((\u1|nios|cpu|Add1~15_combout  $ (\u1|nios|cpu|E_src1 [3] $ (!\u1|nios|cpu|Add1~26 )))) # (GND)
// \u1|nios|cpu|Add1~28  = CARRY((\u1|nios|cpu|Add1~15_combout  & ((\u1|nios|cpu|E_src1 [3]) # (!\u1|nios|cpu|Add1~26 ))) # (!\u1|nios|cpu|Add1~15_combout  & (\u1|nios|cpu|E_src1 [3] & !\u1|nios|cpu|Add1~26 )))

	.dataa(\u1|nios|cpu|Add1~15_combout ),
	.datab(\u1|nios|cpu|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~26 ),
	.combout(\u1|nios|cpu|Add1~27_combout ),
	.cout(\u1|nios|cpu|Add1~28 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~27 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~29 (
// Equation(s):
// \u1|nios|cpu|Add1~29_combout  = (\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~14_combout  & (\u1|nios|cpu|Add1~28  & VCC)) # (!\u1|nios|cpu|Add1~14_combout  & (!\u1|nios|cpu|Add1~28 )))) # (!\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~14_combout  & 
// (!\u1|nios|cpu|Add1~28 )) # (!\u1|nios|cpu|Add1~14_combout  & ((\u1|nios|cpu|Add1~28 ) # (GND)))))
// \u1|nios|cpu|Add1~30  = CARRY((\u1|nios|cpu|E_src1 [4] & (!\u1|nios|cpu|Add1~14_combout  & !\u1|nios|cpu|Add1~28 )) # (!\u1|nios|cpu|E_src1 [4] & ((!\u1|nios|cpu|Add1~28 ) # (!\u1|nios|cpu|Add1~14_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [4]),
	.datab(\u1|nios|cpu|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~28 ),
	.combout(\u1|nios|cpu|Add1~29_combout ),
	.cout(\u1|nios|cpu|Add1~30 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~29 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~31 (
// Equation(s):
// \u1|nios|cpu|Add1~31_combout  = ((\u1|nios|cpu|Add1~13_combout  $ (\u1|nios|cpu|E_src1 [5] $ (!\u1|nios|cpu|Add1~30 )))) # (GND)
// \u1|nios|cpu|Add1~32  = CARRY((\u1|nios|cpu|Add1~13_combout  & ((\u1|nios|cpu|E_src1 [5]) # (!\u1|nios|cpu|Add1~30 ))) # (!\u1|nios|cpu|Add1~13_combout  & (\u1|nios|cpu|E_src1 [5] & !\u1|nios|cpu|Add1~30 )))

	.dataa(\u1|nios|cpu|Add1~13_combout ),
	.datab(\u1|nios|cpu|E_src1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~30 ),
	.combout(\u1|nios|cpu|Add1~31_combout ),
	.cout(\u1|nios|cpu|Add1~32 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~31 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~33 (
// Equation(s):
// \u1|nios|cpu|Add1~33_combout  = (\u1|nios|cpu|E_src1 [6] & ((\u1|nios|cpu|Add1~12_combout  & (\u1|nios|cpu|Add1~32  & VCC)) # (!\u1|nios|cpu|Add1~12_combout  & (!\u1|nios|cpu|Add1~32 )))) # (!\u1|nios|cpu|E_src1 [6] & ((\u1|nios|cpu|Add1~12_combout  & 
// (!\u1|nios|cpu|Add1~32 )) # (!\u1|nios|cpu|Add1~12_combout  & ((\u1|nios|cpu|Add1~32 ) # (GND)))))
// \u1|nios|cpu|Add1~34  = CARRY((\u1|nios|cpu|E_src1 [6] & (!\u1|nios|cpu|Add1~12_combout  & !\u1|nios|cpu|Add1~32 )) # (!\u1|nios|cpu|E_src1 [6] & ((!\u1|nios|cpu|Add1~32 ) # (!\u1|nios|cpu|Add1~12_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [6]),
	.datab(\u1|nios|cpu|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~32 ),
	.combout(\u1|nios|cpu|Add1~33_combout ),
	.cout(\u1|nios|cpu|Add1~34 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~33 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~35 (
// Equation(s):
// \u1|nios|cpu|Add1~35_combout  = ((\u1|nios|cpu|Add1~11_combout  $ (\u1|nios|cpu|E_src1 [7] $ (!\u1|nios|cpu|Add1~34 )))) # (GND)
// \u1|nios|cpu|Add1~36  = CARRY((\u1|nios|cpu|Add1~11_combout  & ((\u1|nios|cpu|E_src1 [7]) # (!\u1|nios|cpu|Add1~34 ))) # (!\u1|nios|cpu|Add1~11_combout  & (\u1|nios|cpu|E_src1 [7] & !\u1|nios|cpu|Add1~34 )))

	.dataa(\u1|nios|cpu|Add1~11_combout ),
	.datab(\u1|nios|cpu|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~34 ),
	.combout(\u1|nios|cpu|Add1~35_combout ),
	.cout(\u1|nios|cpu|Add1~36 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~35 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~37 (
// Equation(s):
// \u1|nios|cpu|Add1~37_combout  = (\u1|nios|cpu|Add1~10_combout  & ((\u1|nios|cpu|E_src1 [8] & (\u1|nios|cpu|Add1~36  & VCC)) # (!\u1|nios|cpu|E_src1 [8] & (!\u1|nios|cpu|Add1~36 )))) # (!\u1|nios|cpu|Add1~10_combout  & ((\u1|nios|cpu|E_src1 [8] & 
// (!\u1|nios|cpu|Add1~36 )) # (!\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|Add1~36 ) # (GND)))))
// \u1|nios|cpu|Add1~38  = CARRY((\u1|nios|cpu|Add1~10_combout  & (!\u1|nios|cpu|E_src1 [8] & !\u1|nios|cpu|Add1~36 )) # (!\u1|nios|cpu|Add1~10_combout  & ((!\u1|nios|cpu|Add1~36 ) # (!\u1|nios|cpu|E_src1 [8]))))

	.dataa(\u1|nios|cpu|Add1~10_combout ),
	.datab(\u1|nios|cpu|E_src1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~36 ),
	.combout(\u1|nios|cpu|Add1~37_combout ),
	.cout(\u1|nios|cpu|Add1~38 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~37 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[7]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~39_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[7]~14_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~39_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~12 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N1
dffeas \u1|nios|cpu|F_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [45] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [9]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [7])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [7]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [9]),
	.datad(\u1|nios|cpu|F_pc [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\u1|nios|cpu|d_writedata [13] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [13]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a75 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000120000000003808380E01A068180601806040020601806010060180401004010040000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h0000000000800DF03FE07F1FC2010019AC07DEDBDFFBBBB807FF760FBDFF878000000000000C17FBFE7F7AEEDFF707D9B1B33FFFFFFCFFE4302D3939541D1189000022A323892905B82BF0321408041182701E0240100052000410110044289E09C1A1A104441A080408824B145308020012181012155013F3A0B280C01C0560A00AC850052414002924280020E0300C060118000F0D04910000428050100A0200A023000050754041B0203110341808361144AE632EC8ADF00350405B4D100E0428080000CE7FE547AD180393E3958102B20FE2610750024141E05400682502A48262FC26EBFFFCA77A2024514891E81038BF9CCEDAEC3000AAFEBD44A822AE;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'hEEA690234089303F68598DC40807A822244248A0AC0404C0858100418238042A04830B09E014002011B45555511044DB7A19A0001010075451824D011D15919334D5430A0828200092AB01A685500F13A834181888E0148156000E000012A2000000A168500000400A01EA84429345424C531545001100045325C8080045880FC0636001870820008112705800001C11C51AAD55A8C50A9C489041B0AB0BA515CF3218C902A5B200A7D10010400000AB20040080218408890D0A002651A490040C0826082840C0418E04080522A8230182B801040166300547C2662020081C0105142600811705BB741A6402C45D514B3DC257C7B95764401AD89402BB21B400;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'hA44028A003F083E12A522366104282574C067F21F0021BA900940A21828509865B299060601101122800F891002100402010082E41880010401B1B13482030B08B008030A948CE62B607F02800DF6EB20643D1F1BC01C902020480079FB50195410410154200C5CFC13210D4D555140204414840205700860E412088801D24283440F082480D21251F2BB002B2500101234E00315991864A473081AB7018A6419FF8A290A03C040FFFFFFFFFFFFFF81882180001E41BA000425CF81F512017E8BB0151400065088E80C7C4C0A0540E01C00B70021095548855416800000A01212101368818908223619D1B8004580019544E0111022005A480002000186F58D0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h4382008E00D1008E0048C081574400010A20442C40842C04C003120062400E192B852A214801A7C21450101603A4110069C9400D33938E0037820301AB45A060C534006A10334B0203B440411000090404100081640830000007357C6ABE1AD56E08A077060001043D15546210003B7C4453106155410A8035328721F484449A100800D04206800490E0A187004084D00098C0940D608203E5C298C6584BB8FE06E3FE44C0FF07CD288AA28D2095AC8086912DC004E90406045D40402EAA0541243A4E702575B86343021327EF993D97F66980018222315003800214101804845040078001126D5A80D1501A24422431040894104400021480006AAB19782804;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21 .lut_mask = 16'h00B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a77  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a77 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~21_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~11_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~11 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N29
dffeas \u1|esc_spi|spi_slave_select_holding_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[13]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N15
dffeas \u1|esc_spi|spi_slave_select_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[13]~12 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[13]~12_combout  = (\u1|esc_spi|data_to_cpu[11]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [13])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [13])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [13]),
	.datab(\u1|esc_spi|data_to_cpu[11]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[13]~12 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N25
dffeas \u1|esc_spi|data_to_cpu[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[13]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~12_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~12 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[5]~11_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[5]~12_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[5]~11_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[5]~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~13 .lut_mask = 16'hCFCA;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~4_combout  = (\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .lut_mask = 16'hFF20;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N9
dffeas \u1|nios|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = (\u1|nios|cpu|d_writedata [4] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [4]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [0] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u1|nios|cpu|d_byteenable [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 16'hFF88;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\u1|nios|cpu|d_writedata [5] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [5]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y11_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h000F7C0000F899F11BE03C0F0000011F3D839EF79BB7F7F123DF5D47DFE70F000000902D24141FBF5BF3DEFECEF305FEFF9FDEBBB7FCEF1C4E42CE202B23945A563C13DB21082469AD6370040B359AC68507CA059880F01211088A5A22821206141C322E2D9C3C4B9260449081F0852A04054B8EA96ACC106F210D58267BD9DFD433BFEA1A7BFB1593DFF62AA003C1A0603044C1001A3D396D8C400F018E2031C403088C08220008300E024444E1100601C4995088502402101486110A0800607811D4D80040800A8143280060082A600048E00010A0019970700845CDCF01A108A49F0004000000400390B88E8001089D46D021A12002500100000008450100;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00010A6084410040068CC00D126478404295970C066D5080000C40014433080800848000400A3000040AB2AAA008830D529DCA9462CB08001A502AA29222043556088200F32A1C186C44D46B120882CD0F8FC53511108506820029C02808000050C0008271545188D1420006940AA8A0D558228A80E544719000642C5CBEC2D10E88A00054E42002816188872102020820824048984B94E28019C712E44323119A4701346A02A27510230008B3F000022754026108FD10421E460211C44368E0040308A3023B2080452410034828090062240250040108018840A0520B300400C022D8100505020129638380242200A004660828422002C021042801104C0900;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h0ED0C80D5402000054A4040A27040488000A00000088A03825166491CEB104F00AA9070828A104C0102128A0200A04800020000009060000814400600C14C508801408C50140040140029054005A1405A482255128008088026048030057062802080001000011056AC5C01212010A500008080080110A18190088200801021141000041040010A28884100100010222B02400006808481030085154400001100097429312AB28585008B008C008CBA15597800020000010841400002A84449545500022250AD0800100313684A9002000000105001250312080480002025A044101437700244C808A200BFA248000AC04800000244808490000000006051100;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h8A84001202020012009124808904101D02010844420844024401020220404600A24080029400CD80465120240006000200500004A40100201160BAEC04404724111CAB46000095202009813A090400000210010610289000C2430411080A40A041002000801282C01088A9A02208004208A24C1922001280408014E24060200008000050018181342405A0630B2C503026843680C2A378502039540113904800A8A0080410008832D4555032A040418440100302852200882608522918020AAC8000408051F0888510108121A0883490D20083E21CCD4EB0007030F0AE21DB1AA9C00070180805000362006C49B44220599562059C0018E31E003FFF20895505;
// synopsys translate_on

// Location: M9K_X40_Y10_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A3E0000000383008100C01002010060280A00402018060A03A0881802010080200E0000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a69  & \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a69 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17 .lut_mask = 16'hF8F8;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5])))) # (!\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[5]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[5]~feeder_combout  = \u1|nios|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \u1|esc_spi|spi_slave_select_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~25 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~25_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4] & ((\u1|esc_spi|spi_slave_select_reg [5]))) # (!\u1|nios|cpu|W_alu_result [4] & (\u1|esc_spi|rx_holding_reg [5])))) # (!\u1|nios|cpu|W_alu_result 
// [2] & (\u1|esc_spi|rx_holding_reg [5]))

	.dataa(\u1|esc_spi|rx_holding_reg [5]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|spi_slave_select_reg [5]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~25 .lut_mask = 16'hE2AA;
defparam \u1|esc_spi|p1_data_to_cpu[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~26 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~26_combout  = (\u1|nios|cpu|W_alu_result [4] & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|rx_holding_reg [5])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [5])))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|rx_holding_reg [5]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~26 .lut_mask = 16'hC480;
defparam \u1|esc_spi|p1_data_to_cpu[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~27 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~27_combout  = (!\u1|nios|cpu|W_alu_result [2] & (!\u1|nios|cpu|W_alu_result [4] & (!\u1|esc_spi|transmitting~q  & !\u1|esc_spi|tx_holding_primed~q )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~27 .lut_mask = 16'h0001;
defparam \u1|esc_spi|p1_data_to_cpu[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~28 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~28_combout  = (\u1|nios|cpu|W_alu_result [3] & (((\u1|esc_spi|p1_data_to_cpu[5]~26_combout ) # (\u1|esc_spi|p1_data_to_cpu[5]~27_combout )))) # (!\u1|nios|cpu|W_alu_result [3] & (\u1|esc_spi|p1_data_to_cpu[5]~25_combout ))

	.dataa(\u1|esc_spi|p1_data_to_cpu[5]~25_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[5]~26_combout ),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|esc_spi|p1_data_to_cpu[5]~27_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~28 .lut_mask = 16'hFACA;
defparam \u1|esc_spi|p1_data_to_cpu[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \u1|esc_spi|data_to_cpu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cyclone10lp_lcell_comb \u1|debug|av_readdata[5]~5 (
// Equation(s):
// \u1|debug|av_readdata[5]~5_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[5]~5 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N1
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0_combout  = !\u1|nios|cpu|W_alu_result [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0 .lut_mask = 16'h0F0F;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [11]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~33 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~33_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_rshift8~0_combout  & (\u1|nios|cpu|av_ld_byte1_data [5])) # (!\u1|nios|cpu|av_ld_rshift8~0_combout  & 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ))))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [5]),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~33 .lut_mask = 16'hBF80;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N3
dffeas \u1|nios|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[5]~17 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[5]~17_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [5])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [5]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [5]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[5]~17 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[7]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[7]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N23
dffeas \u1|nios|cpu|d_writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \u1|esc_spi|iRRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iRRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iRRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iRRDY_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout  = \u1|nios|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N11
dffeas \u1|esc_spi|spi_slave_select_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~19 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~19_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|nios|cpu|W_alu_result [2])))) # (!\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [7]))) # 
// (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|RRDY~q ))))

	.dataa(\u1|esc_spi|RRDY~q ),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [7]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~19 .lut_mask = 16'hFC22;
defparam \u1|esc_spi|p1_data_to_cpu[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~20 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~20_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[7]~19_combout  & (\u1|esc_spi|iRRDY_reg~q )) # (!\u1|esc_spi|p1_data_to_cpu[7]~19_combout  & ((\u1|esc_spi|endofpacketvalue_reg [7]))))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|esc_spi|p1_data_to_cpu[7]~19_combout ))))

	.dataa(\u1|esc_spi|iRRDY_reg~q ),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datad(\u1|esc_spi|p1_data_to_cpu[7]~19_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~20 .lut_mask = 16'hBBC0;
defparam \u1|esc_spi|p1_data_to_cpu[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~21 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~21_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (\u1|esc_spi|p1_data_to_cpu[7]~20_combout )) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[7]~20_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|rx_holding_reg [7])))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[7]~20_combout ),
	.datab(\u1|esc_spi|rx_holding_reg [7]),
	.datac(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~21 .lut_mask = 16'hAAAC;
defparam \u1|esc_spi|p1_data_to_cpu[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N7
dffeas \u1|esc_spi|data_to_cpu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N5
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cyclone10lp_lcell_comb \u1|debug|av_readdata[7]~3 (
// Equation(s):
// \u1|debug|av_readdata[7]~3_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[7]~3 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N7
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~11_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~11 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~12_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7])))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~12 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~13_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [7])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~11_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~12_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~11_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~12_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~13 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N31
dffeas \u1|nios|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~0_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h40C0;
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~1_combout  = (\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hCC00;
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \u1|nios|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|av_fill_bit~0_combout  = (\u1|nios|cpu|R_ctrl_ld_signed~q  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|av_ld_byte1_data [7]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|av_ld_byte0_data [7]))))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data [7]),
	.datac(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datad(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_fill_bit~0 .lut_mask = 16'hE400;
defparam \u1|nios|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N15
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N7
dffeas \u1|esc_spi|spi_slave_select_holding_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[12]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \u1|esc_spi|spi_slave_select_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[12]~13 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[12]~13_combout  = (\u1|esc_spi|data_to_cpu[11]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [12]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [12]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[11]~4_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datad(\u1|esc_spi|spi_slave_select_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[12]~13 .lut_mask = 16'hC840;
defparam \u1|esc_spi|p1_data_to_cpu[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N13
dffeas \u1|esc_spi|data_to_cpu[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder_combout  = \u1|esc_spi|data_to_cpu [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|data_to_cpu [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N7
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~7_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~7 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~9 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024000000000002808380E01A0601A0681A06894020681A068120681A0481204812048000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000000080023234C04110438124141C0588B21242A2E004E8400BA4D904800000000000081004048800F11716012632C54195CC2C04E834ED2410101011CC800422202AA14B04D8AFC033340804110270140260150041004000110004209C094181810000120C040C020100120A5000D21810160400137380B280C1044432A068785034065500603C2A0040E0300C060110000E0504410004038070100E0200E02200005061404190A835111410083211122C6AAA48ABE00258100B49108E15294800108E7FE04624100393E7B41102B05FE2610304466160E055852BA182A4A2F0F822A9FFFDA75BB0BD516890E80520FF9CCE5B7C2800EAFEBDC4883A2E;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'hEE8610174089302F68F0CAC01A06002684570BA0BE15C4C085904641E37A070804020B493556022131904014545444DFF219F22410D8555401AE20041D15913316C5410A0A2AA201022B038485534652B0B01C0A88E285A9D103CA30503CAA204001A5C0519010401B052A9069AA045244DB5148401552040124EC4C0847494BC06650039300100015D6E178C002185191140E84AC90029D488355942241BA15CB7019C988A13284B6900011640000A328000081212819898118002ED18CD08408082648AD12A041860018142AA022000298020401DE8108060060002024100005304C0080120411A49B040248048803068806A4C0042000003A10408FA02000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'hE40080A0800088000001434002005350000400220422000104802A2000040906110090001E5A00C5809115D344788820341DF7D1A2DDE4984F4A32204C2732E70FA43730F6AD4A201102820222A0000257181A0A9501D13407C89C02A51E05955717322EC440C96477B270BC8801488E2A5B1C15005B64C44A39618CA79984ACB494C29A524C25573B008000B940C7B02536003D5332A22C3BD3ABABF85CD2C7D1A9B844DFC68100D008A008700890DCBEDC4080C03F8240FA600FE0813318608892505998EC456EDA851D80C050A3443D21C1476115550C90C040006A101183390820884689A227F5D9E0151774801952FD044408813000A20210000863B178;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h75EAA0CC04F110CE086BE8004F4000030C240468480468D688820220404408130B31002148092F40164016C341BE50067BD9026526101C2387A2FC21A315A0008430012410235D06037042754160894010400003442422200004009014384E71E6B58073588A602010140C66804432664641868A9898CFC12150A500F4800498110400A350480044036220841000A500089B4A8C0D40800385C6BB44644BB0FF16C3FFC0A2FF1480000AA08D049DAC00878128C000C000062055281426A80553743E0E743604302302400227EF1B3D17F469504182A274000380021414181484D80007800192485281905032000264311088B49108000A758000400019480800;
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25 .lut_mask = 16'h5140;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~8 .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[12]~7_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[12]~7_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~10 .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N19
dffeas \u1|nios|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028360A0000030080830020200C03A0A808020C0020A82A0C07A068220202002018000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00007FC000F81918046219864208110AA0A04C43508222A0000225002063808000000264009400C2000100C811FA04010122003C45C20F5DEE6ACAE02303C71456BED1FF654AB271E9E773CC4A351A8EBBDFEAFF99C4FF82FFA3FFE6FF1FF66AEF7E3A3E2FBDED73DBF265B5EBB0FFFEFE3BF3EF7F7EDBD40D2F6F7F6EFF49FED853FF6C2A77DA05D3BFB40EEF1FC7A1E0F047FDA012023C6DAF5D7F2F8FE5F1FC5F08FFAD268008300E038444E1104601C4E9508850260017F8AE901819146468202C7AED56386579424BFC6E4A0AFE6F088E0FD6FC819B70706965CD8F05250884BD18028FE211C9E380B80FF120088D5CD18426148357FF0BD1362F57F188;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'hF13D6FC0BDFB5DB18824C7311C44409DDA94B70E3072B1BF6A5D4A01607713688EB89CD6000AA041208EE7FEF86A192DD099CA9540CB500044A2A545066460977611823C16CF1DFD64CC945170AAF8A8CF6FE36233345746AEFFE5D9FFAC00095284048A535455005154001128A951425DD8469A8781E5FBEC00642C59BE4AF41D8D2FFE6CB7EFFE15419BA74FEFA38E38E0710E1355E8050F18C312688D0B618F460534AA04467311A17FF917FFFF046735FF6FCEFCD4421242FED944732EABF5C308A7523F270E412DB07C5C4B9D7E6204FCD0FE210000C05C2052090385CEC00288F00DE57E2121438BBC45AA531C4826A04139CA02DFEA844A01104C42FD;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h094DCB05740201E02A521C2AF70E0588003A8000F2A8E03A6416E0D1AE9972D9AA6B668800C97000042800A08042040700E0000009060303E050000000DC0A00BA44000A2012B48404481401081A040120032010103D0280F42140F40401785008218848308F1050080B6F03020014A000C070609800001001030A2000300A500001814500185280108457FD0003180020087FC34029490004285AA80020061200BF8500355051984008B008D008CFC3A9939E7C281800A6009500003BA0249541100020020A92080219312728ED448000540000000C281020200BFF41ED480800F00177E03241424E61223A10D7BA08010910006CCC98C908080CFCC7810180;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h108CD9200086692001A20C011065F41FF2E118558228552254216212AC4256E4644680041402000786173AF9581E610656510068A4201023A962CBFA4C70452F0B055556A01AB124600BB13A89200A001A17FF069021C01FFA7B4100032AA1CA01002F5080109C998080018860ABC04088A249106263000D8A0544EF47F823E00003FF54AD31BEA4244D387B6CB34B37D4843483F2AEB5D4ADFBD80893CB8BB1513C640585F0807FDE5F787BA96649BEF857F3DD776AFB73C7F053299C02FABAD7C05E7A69F08B8133B18D61B0A836B0DA9083E27CCDCF57FC7FFCF0AE27DB1BABDFF87FFE3015501B62036C49B5DAA269956A269DFF98A31FFFBFFF648AFF07;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'h2230;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hFFA0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout  = \u1|nios|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N5
dffeas \u1|esc_spi|spi_slave_select_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N13
dffeas \u1|esc_spi|spi_slave_select_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~29 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~29_combout  = (\u1|nios|cpu|W_alu_result [2] & (((\u1|esc_spi|spi_slave_select_reg [4]) # (\u1|esc_spi|data_to_cpu[8]~3_combout )))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|TOE~q  & 
// ((!\u1|esc_spi|data_to_cpu[8]~3_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|TOE~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [4]),
	.datad(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~29 .lut_mask = 16'hAAE4;
defparam \u1|esc_spi|p1_data_to_cpu[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N15
dffeas \u1|esc_spi|iTOE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTOE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTOE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTOE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~30 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~30_combout  = (\u1|esc_spi|p1_data_to_cpu[4]~29_combout  & (((\u1|esc_spi|iTOE_reg~q )) # (!\u1|esc_spi|data_to_cpu[8]~3_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[4]~29_combout  & (\u1|esc_spi|data_to_cpu[8]~3_combout  & 
// ((\u1|esc_spi|endofpacketvalue_reg [4]))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[4]~29_combout ),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|iTOE_reg~q ),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~30 .lut_mask = 16'hE6A2;
defparam \u1|esc_spi|p1_data_to_cpu[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~31 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~31_combout  = (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (((\u1|esc_spi|p1_data_to_cpu[4]~30_combout )))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|data_to_cpu[7]~1_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[4]~30_combout ))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & (\u1|esc_spi|rx_holding_reg [4]))))

	.dataa(\u1|esc_spi|rx_holding_reg [4]),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[4]~30_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~31 .lut_mask = 16'hFE02;
defparam \u1|esc_spi|p1_data_to_cpu[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \u1|esc_spi|data_to_cpu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[4]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N19
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cyclone10lp_lcell_comb \u1|debug|av_readdata[4]~6 (
// Equation(s):
// \u1|debug|av_readdata[4]~6_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(gnd),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[4]~6 .lut_mask = 16'hCC00;
defparam \u1|debug|av_readdata[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N21
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [4])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [4]),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23 .lut_mask = 16'hAAFC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \u1|nios|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[4]~18 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[4]~18_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[4]~18 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[10]~0 (
// Equation(s):
// \u1|nios|cpu|E_st_data[10]~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[10]~0 .lut_mask = 16'hEF20;
defparam \u1|nios|cpu|E_st_data[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \u1|nios|cpu|d_writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|write_shift_reg~0 (
// Equation(s):
// \u1|esc_spi|write_shift_reg~0_combout  = (\u1|esc_spi|tx_holding_primed~q  & !\u1|esc_spi|transmitting~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|write_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_shift_reg~0 .lut_mask = 16'h0C0C;
defparam \u1|esc_spi|write_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|always6~0 (
// Equation(s):
// \u1|esc_spi|always6~0_combout  = (\u1|esc_spi|write_shift_reg~0_combout ) # ((\u1|nios|cpu|d_writedata [10] & (!\u1|esc_spi|SSO_reg~q  & \u1|esc_spi|control_wr_strobe~combout )))

	.dataa(\u1|nios|cpu|d_writedata [10]),
	.datab(\u1|esc_spi|SSO_reg~q ),
	.datac(\u1|esc_spi|write_shift_reg~0_combout ),
	.datad(\u1|esc_spi|control_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always6~0 .lut_mask = 16'hF2F0;
defparam \u1|esc_spi|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N27
dffeas \u1|esc_spi|spi_slave_select_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[11]~14 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[11]~14_combout  = (\u1|esc_spi|data_to_cpu[11]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [11])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [11])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [11]),
	.datab(\u1|esc_spi|data_to_cpu[11]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[11]~14 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N23
dffeas \u1|esc_spi|data_to_cpu[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[11]~11 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[11]~11_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [11]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] 
// & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[11]~11 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101200000000000083C0F01C0701E0781E070DC020F83E078300701C0401004030040000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h0000000000C00588222C511441B19009620402400120400004100C0C300881800000000000040660E448130E9D0C0219802039474AD3CB747AEF8610161F18C8101C22BB03892FC7718CB02608C6632180479E05B8B0F04211408AD222C00A9E0199B3AF2DF43C1B866DC4DA11A3811A04405B9EE379D803BCA1BCD88CDF09E8F493C5FA4E753E35B3A2FC6AFF63D9B6633082FC020524118C047C8F919E2233C423104F8002754873BE00B044F1800E37C49B7CE37C2CA5D81ACC010101106424096A9810C23FC025631C0EF00E3FE7000ACFEA71A451991011290048A484838C246D64168FD444E12030041EA3112088582C85E8B08271FF48FEB08ECD0102;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'hEE871A43C4482011005D0D1500E340B246429C8C166C144FEA18021086091602828A8F49600C20013104514551185686A084681053034654419128525D13B12026F4530AB9841CBAFAA7FDED955BD4FFEF1FDA2E8BD2E08752FC2BC1AF9200001081A0EA21414144C851AA9044C810D2889B91C2C51404718224886055F90A9BCC6A63FDC7A623FE8433E87F072DA9D3993C1BC32DCDCB98C0DC8A864AE2AB04547E18C9222D1472BE71806957F98021076403E139D409420B5F0E77D5C3FC25841B0EE3AA6980C1CF24080062282B0060BC01F501B7390DC7C246522B041C00C51F24108C17029EC738E782845790E339F257CE891572E03A9CDE41BB6DB400;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'hAC4048273FE88AA10200262A340EDFDF5C4E7E2354065AF921964EB18EDD09E65B299F8824D900102C21DC3015328CC0303FB78188FAE490CB481A179233BFC787E43737F6AF4E0954129017209A0446531A1F53BF03D1E60AADFC0FE00D05F8255722B7C760D9654DBD90BEDA15160EE2414840F29F24B7CFEB6FB5E69CC7FDBCBCE0F77A4D3FEF9EE51805290D01149077807918BEEB0C4BFF71033AFD57DFCE543D00CD10F51F2FF75FF78FF76E7F430B8280608908A6425C87E091221CC88193816998A348E61A856844E04402043C75304775010628B8D50C7FCAB859C1395932F706BF5267B999D3AF03B8001512FE055466683D6DA048407CC006E0D1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'hF54201EE14C101FC184AAC055404143D0E250C2C4A0C2C44C083002260044E51E55F88A55C09AF462031702A15A059006D89828F93925E000EC3FF89A36841269754545A5831C82723ADD34BC884814012581F055400B223DA4325E02E524CF9A710A0239304C8322176008CA6EC2025671BA34BFBD7CDC321C0A323F4C0249811000CF258E980208165000708001530040956080AE3B052E5EADB4477CB38FE47E3F5C4E2FF9509280AA20464999784C4900F0025AB040006044D86C8020BA9A4364E7467F2F8801050830E4B8289832605D78B020F32181FF600F4A0B0069E51607FF602976D0A82D3505A7DF606115975C614960793979E70BFFF23688006;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20 .lut_mask = 16'h00B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ) # 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout  & \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hF080;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[11] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [11] = (\u1|mm_interconnect_0|rsp_mux|src_data[11]~11_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[11]~11_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [11]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[11] .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~6_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data [11]))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data [11]),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N13
dffeas \u1|nios|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N1
dffeas \u1|esc_spi|iROE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iROE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iROE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iROE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \u1|esc_spi|spi_slave_select_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~32 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~32_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[8]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [3])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[8]~3_combout  & 
// ((\u1|esc_spi|ROE~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [3]),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~32 .lut_mask = 16'hB9A8;
defparam \u1|esc_spi|p1_data_to_cpu[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~33 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~33_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[3]~32_combout  & (\u1|esc_spi|iROE_reg~q )) # (!\u1|esc_spi|p1_data_to_cpu[3]~32_combout  & ((\u1|esc_spi|endofpacketvalue_reg [3]))))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|esc_spi|p1_data_to_cpu[3]~32_combout ))))

	.dataa(\u1|esc_spi|iROE_reg~q ),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datad(\u1|esc_spi|p1_data_to_cpu[3]~32_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~33 .lut_mask = 16'hBBC0;
defparam \u1|esc_spi|p1_data_to_cpu[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~34 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~34_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (\u1|esc_spi|p1_data_to_cpu[3]~33_combout )) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[3]~33_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|rx_holding_reg [3])))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[3]~33_combout ),
	.datab(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datac(\u1|esc_spi|rx_holding_reg [3]),
	.datad(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~34 .lut_mask = 16'hAAB8;
defparam \u1|esc_spi|p1_data_to_cpu[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N11
dffeas \u1|esc_spi|data_to_cpu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N17
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cyclone10lp_lcell_comb \u1|debug|av_readdata[3]~7 (
// Equation(s):
// \u1|debug|av_readdata[3]~7_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(gnd),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[3]~7 .lut_mask = 16'hCC00;
defparam \u1|debug|av_readdata[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N23
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3] & 
// (((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26 .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\u1|nios|cpu|d_writedata [3] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h0040000000FC0C020B14220889D0A54102C2801090040C0803314305950410000000002400041712B2231A04CE010198391204C3A745FF1C6E0A8600022B6B0590DC029B21082059AD2370040804020080C78A05DD8BF02E13089AD22680830203183A3E2F942C138260449041B0834A049053AE67789C100D216C78045F69FA5033FD281A774A1793BE942FA003C1A0603000C0000102D68C34400F018E2031C403000C0002000836AF01EEC4D13DC6D5E4E95ADB576C4DB012D57C29EB566C263E283E1040020031426800F0083BF18008A10271A18199F4F40DCDFDFF175BCADDDF4400001801E407F1BE8EB55C1F8DD9E40170842250010022300ACD31C2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h04271A41C4C100020DADF67B9D4957DEC7E69FCF30739FC0102A710FD6BB5BB95782AF68200EEC57FBC008001A597C8FF1FBFF5DDCEBFCFEE5F7E5E50D573BD3329F65E89A1A5C1962AA95C7955AEC9AAF3FD92BAAB07D97560027CE2859010EF7BEEECFDFFA77727D7F3FB97DF9794F4CCA7DEA8D1B4471C0B2FCBFFBFE66D7EC7FE001C7A6A0021F5B797F111245B75B75BBB667D5FAB7E819C713EE9F1F148FE705CDBE173772F521000FD7F40043772C03E128FCFA42074A02FD14F3AFB404030CA3223AAB56C764389CE918A9007FD400D0000534069EC0715E89000C00FD920C1DAE0D0231A5178FC15422020012220494008002C02014DF01AB4FE202;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h094FD805340080000000040A270C8CFFED8A002004041ABFACF76BF78ED103D44B298E0C01DD0220266C12A2986604080025E7C008978000F8D8200000356ED48F4D646EE43AC48404081003D03BA6E6571B1A10940103800431C0049B8103700127CC4CF880D070096F70638A0094FA00C470609808859403032AA000388E70A011C3C7001C73815284500328011910680A0031D439CB881F385EAB307846579ED5ED09AD71D3B7FFFFEFFFFFFFEAF6BB93A1012212816F431417F800020C88B1B800211CAA454D6ADDB9147200B7513C558282D18D2D0CA0600800400D4D8F1000A4777FF243736D51E40219F7CF5A017DE00037796F7DEE8E9303000387E0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'hD1CADDF9C1E56DF9C17B9E71DCF4179E06310C64220C6402C7410A4221484630214F80677FAB66CBA7B178361D37F9D3655FBC8CE63C577835EF3ABD1AC8412581055FE6343BBB2EA009DD7F893B03821A100145DC27EC00C2430380873A01180531207A9B0D9D39C167029821B80938E709A364DEF3DD41B0406F2302402001168000723E79812F030566030A08013025E315E002A32050203800AE1380E80575610004080484002100840020300D8740B083602FAE10083E205D8EC8020ABFF420408041F0B88313108127A3983493D2408382020D7770067000E4A020021ADB400C70001005801FDA03FB49B6461BCB95E63CBC007AB6DE003FFF20000004;
// synopsys translate_on

// Location: M9K_X58_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C488000A002810082A08010020300A018080180200010060120800A0681A0C8380C0000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'h5410;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a67  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a67 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hEAEA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [3])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datab(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27 .lut_mask = 16'hBBB8;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \u1|nios|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[3]~19 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[3]~19_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[3]~19 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[30]~6 (
// Equation(s):
// \u1|nios|cpu|d_writedata[30]~6_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30]~6 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \u1|nios|cpu|d_writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h0000000000000000000000000200001000000000000000000000000000000000000000000000000000000000000000000000000000000B07800000D0000100000002C083C71E1A01608437CAC0000009F8083BF99CCA0FC261880110C3B94673E02320200407C423099A6030228C9187FA80A3EDA070C7F50D3F0C07801801400002800000200000010000003F1E0771D8EC433CA800001000037C788F21F1E43E1E4873A54CA0043C2D1100E8D227A384A8600111477FFDFFE8B12CA0E2CF5C0C86D013FDFE7FE54F129FFDFEFBBD1FFFAC0FED87DF80038484ECA0481212B9DE0F79FC06ABFFFC8FF00046C34CCCA202203D9D5EDAEBBFFFAFFF87351FD55E;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'hFF987FA1B93A5DBFE16133E25D19472B9F6A2FC0CA0D66FF6F62310E1080409151F8A0B72009048C830008000123402000460052062180558000000008885300000228D544C5CDFD211141D1E4B432110743FB4C00040267EFFFE837D7A601422C18B011AC02481B44602AC00000000800000830BA58B1EBACD0000010080AF0F3765FFFEBB47FFE80837810DEEFB00000040280044100078390000000CC09E0050200000271F86CE58BFFFFC00BFF9786CFFF8FC78400664E23FE4D34434843FFE549365800000000078800160F37FE5D41FD11FB28B2C651FE174E801BDFDEB98625E080F5FDBBE104E03E8FDB517EE803D143395E0AFFFAA2F4B16FF9B4FD;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'hC0402F0187ED17F02A523A27F24288074C37FEC5FA121AA8001400012249F45BF86E78988403F019A9128E4A4A34445FA9CDFFFFE0D1A3978E01290001D30057FCA0370056A5BC42A2C57C2A5CBF6EB0115ACAB2817C1835F08C15F03AA9F8000D162226C45FCCAA87010FE988015ADE220A3C30080944DE440861840488A080E094521802450411A6093FFF2B03C5113612FFFE5A82016218432B01804050C400057A97DAA9AAA000000000000002BD57C25EFDBB24134039FFF7FFC0023F80338200011B82054168408805FA02A14BFE2A82A0D9C0018480000FFF01F000A218F80D37BF4900001000D301032C30080232BA227BA5F7A5A2023FFFD9C0A82C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h784020400420104008C000000007F000FFCB3F5F967E5FB47973EE58FDCB1FC56448004013A0001C20BE62C9440808D51200BCE0D186C35B880100026078003A0F04007384800018C90AE52F890940A30A1FFF63CE23651F38BFD08C0485A047A0B53F78598D00244C635E346353E91AC00002208C90C55C3F6DA03D859A23F982C3FFFED04CFEA303681F9FE0020E9FD4630077383CC5C6BDC28A82F24B0FFE029FF4C7A5FF8100000000443B0691F93C7FF98004600002045040000C03FB800BD27E7A6F708F2230B18FC018F103E00FD98380611D161FFB8FCEE080062272197FF68FE7651DD1204C24098B919E9C41034E4017FFFE3CE1FFEAABC5000A00;
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58 .lut_mask = 16'h00D8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a95  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a95 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~56 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~56_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[31]~55_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[31]~55_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~56 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \u1|nios|cpu|D_iw[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[31]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[0]~33 (
// Equation(s):
// \u1|nios|cpu|R_src1[0]~33_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[0]~33 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \u1|nios|cpu|E_src1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[0]~18 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[0]~18_combout  = (\u1|nios|cpu|E_src1 [0] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [0] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|E_src2 [0] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src2 [0] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|E_src2 [0]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[0]~18 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[0]~17 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[0]~17_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[0]~18_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~21_combout ))

	.dataa(\u1|nios|cpu|Add1~21_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[0]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0]~17 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \u1|nios|cpu|W_alu_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[0]~17_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[1]~31 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[1]~31_combout  = (\u1|nios|cpu|E_src2 [1] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [1]))))) # (!\u1|nios|cpu|E_src2 [1] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [1]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [1]),
	.datad(\u1|nios|cpu|E_src1 [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[1]~31 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[1]~18 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[1]~18_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[1]~31_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~23_combout ))

	.dataa(\u1|nios|cpu|Add1~23_combout ),
	.datab(\u1|nios|cpu|E_logic_result[1]~31_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1]~18 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \u1|nios|cpu|W_alu_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[1]~18_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~0_combout  = (\u1|nios|cpu|av_ld_align_cycle [1] & (\u1|nios|cpu|W_alu_result [0] & (\u1|nios|cpu|W_alu_result [1] & !\u1|nios|cpu|av_ld_align_cycle [0]))) # (!\u1|nios|cpu|av_ld_align_cycle [1] & ((\u1|nios|cpu|W_alu_result 
// [1]) # ((\u1|nios|cpu|W_alu_result [0] & !\u1|nios|cpu|av_ld_align_cycle [0]))))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datab(\u1|nios|cpu|W_alu_result [0]),
	.datac(\u1|nios|cpu|W_alu_result [1]),
	.datad(\u1|nios|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~0 .lut_mask = 16'h50D4;
defparam \u1|nios|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~1_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout  & \u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~1 .lut_mask = 16'hAA00;
defparam \u1|nios|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N9
dffeas \u1|esc_spi|spi_slave_select_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~4 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~4_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [2])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [2])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .lut_mask = 16'hF5A0;
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[2]~0 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[2]~0_combout  = \u1|nios|cpu|W_alu_result [3] $ (((\u1|nios|cpu|W_alu_result [2] & \u1|nios|cpu|W_alu_result [4])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[2]~0 .lut_mask = 16'h3CCC;
defparam \u1|esc_spi|data_to_cpu[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~5 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~5_combout  = (\u1|esc_spi|data_to_cpu[2]~0_combout  & (((\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|p1_data_to_cpu[2]~4_combout )))) # (!\u1|esc_spi|data_to_cpu[2]~0_combout  & (\u1|esc_spi|rx_holding_reg [2]))

	.dataa(\u1|esc_spi|rx_holding_reg [2]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.datad(\u1|esc_spi|data_to_cpu[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .lut_mask = 16'hC0AA;
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N19
dffeas \u1|esc_spi|data_to_cpu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N3
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cyclone10lp_lcell_comb \u1|debug|av_readdata[2]~2 (
// Equation(s):
// \u1|debug|av_readdata[2]~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[2]~2 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N19
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~8_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~8 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018110000803A10083806008080080A000060C20206038070380803C0E01006008000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y9_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h0020401010FC6066C909A669B3A66D882A9B9B56874DBDBEDBEFF5B38DD0E840000001B6DB681399FB76086C50B105C95C3986E4322460E3B0FD5DFFFD7CFFFFEFE3FF64D6F7DEB456DC87CAC7F3F9FF7F9875FA473D0FF9EEFF75BDDDBFF5FDFE67CDD1C22BC3F0799F3B6FFE4E7ED5FBFFB061DC1673EFC2DEC327EAA4B625AFEC42D7F58CB5FA6C616BF55F5C16559ACEEF3FFFFFBFEFF3FBBD70AE61D5CC3B5CDDF3FFECFFF78BC0DFB88A30EED1780A522F762A5BF3CFEE7BE777B57B1DD5ED6BA1FDBEFFEFECB9D7FD9EF7F48FEFD75FFFA75FFE668F8FE7BA0270FECE976B62FBFEFFF77729EC1F45F167773552BB3FBFDF75F9AFFEFFFFEFB79AEEFF;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFA75BD7BBAFDFFFBFA0DF6EBBEAFB71D7328B32596A77FEBF79FFEBFCCF6F7FE7E7F9FFFF5DBFB35FFFFFFF7F2D6F2AF2421ABBB0477AB75AFDD5D7DDDF5EEEDF55F3FEDF501E79BBB6BBEEDF37F77F0F03E5EEEE7FAC1FDFFDE17D7F6FFFD8F6FB77CA60DAEEEA89DEADD6BF7575BBBB7D5557FF6A18A7EDD8B518741B82FF1675FFFBB5BDFFDFE32F3785EFDBB6DB6DB6D6DDAB46BDD5FE73CEC9BAAFCFF75B9FAFB91FDFC06AFDEFFF5640BFFBFC063FD8EF703AD34FDBDFDEC9AA8C54FFBF49544FDC5D6EDBE9BEC75B6E7B6FF1DB1FE8FFFAECCF15F3FD80DD663F3DF3FF5D5EFF8F2FDF69CF43C7E53C977BEFF4DEDFD7BFFF93FDFBB533CDFB06AFF;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h853607A8E3EFE7FC7EF6BBE5D07A2B760E35FEF9FFFFFFC7D3899E68612EFF2FB5D6F1D7395CF6E1D64D3A56B3EC739FF9CDFFFFF5993BF75BBB9FD249EABABE7B5BFABAAF5AFBBD5CFAADD59FC5F37DBEEDB54FED7D7F39F5D799F5BFD4FDD7FF2D545F689FEF5557BA3FD5F5FFB5AFFFBDD7DA10779B8FF63EE38CABEF7CE3757F799E55F7E727D60B4FFE7FB67362DAAAFFFFBCF387DBEF33AEAB767BFDC7A04ABD7AED56D768000010008000755EAA6C3FFFDBDFDFAFCFCBFFFFFFACF37FFC6DFFC66FB1FEBFFEF7C27BFFFDDFB3FFD5B53F1FF5D7EF5FFFF7FFFFEAB77BEFF7FF00DFD6BB7FE5DF2FBDFC56FFF7FDCD53BBD994D290DE3E3FFCFFFE7EDC;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'hD73B95AF0FDDCDAF0F6EFAC377D3EE02F9F2B7BBE577BBBDBA7EED9DDDB3B9F7DF3D7FFDCBFFBB56904E57DB737857FDBF297FFA5AF97DDFEC92D953EB3F1E5BBE935439F7F76E96DFF678C5E6F67F3BF1EFFE7B4FDD39DF3DBCFF57AA31E17B56C6DF7B63F314D117BDAF795BB3FFE67CFF5DFD71C37A9DABCDD8DDFFBB9FFDFCF3FFAEE9AA7F986C78D9FCE7FFDF4FF30C6317FD5DDDAFDFC7FCFDC85FB7FF555E6EFBFDFF6DFFFFFFFFFFDBF7FC7ABECFFCDFF2D9FFFFE1FFA371B7FDF11373FBBFFBBC00373CAEAD7ED65B65CB6B2D9F7C75FFD2B94FFF8FFF1F1F5FFD65763FFF8FFF719AFED0B5DA16B6439DF730688DF303FFE75DA1FFC000C7CFFF03;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'h0B08;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~9_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~9 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~10_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [2])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~8_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[2]~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [2]),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~8_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~10 .lut_mask = 16'hDDD8;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \u1|nios|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[2]~4 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[2]~4_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [2])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [2]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .lut_mask = 16'hAA0C;
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[13]~4 (
// Equation(s):
// \u1|nios|cpu|E_st_data[13]~4_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[13]~4 .lut_mask = 16'hFB40;
defparam \u1|nios|cpu|E_st_data[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \u1|nios|cpu|d_writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\u1|nios|cpu|d_writedata [13] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\u1|nios|cpu|d_writedata [12] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [12]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~53 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~53_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~53 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~54 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~54_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[30]~53_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[30]~53_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~54 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \u1|nios|cpu|D_iw[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[30]~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[7]~11 (
// Equation(s):
// \u1|nios|cpu|E_src1[7]~11_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7]~11 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src1[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \u1|nios|cpu|E_src1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[7]~11_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[7]~11 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[7]~11_combout  = (\u1|nios|cpu|E_src1 [7] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [7]))))) # (!\u1|nios|cpu|E_src1 [7] & ((\u1|nios|cpu|E_src2 [7] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src2 [7] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [7]),
	.datac(\u1|nios|cpu|E_src2 [7]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[7]~11 .lut_mask = 16'h7C81;
defparam \u1|nios|cpu|E_logic_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[7]~11 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[7]~11_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[7]~11_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~35_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[7]~11_combout ),
	.datab(\u1|nios|cpu|Add1~35_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7]~11 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N21
dffeas \u1|nios|cpu|W_alu_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[7]~11_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~1_combout  = (!\u1|nios|cpu|W_alu_result [8] & !\u1|nios|cpu|W_alu_result [7])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h0033;
defparam \u1|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~0_combout  = (\u1|nios|cpu|W_alu_result [12] & (!\u1|nios|cpu|W_alu_result [11] & (!\u1|nios|cpu|W_alu_result [10] & !\u1|nios|cpu|W_alu_result [9])))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0002;
defparam \u1|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~0_combout  = (!\u1|nios|cpu|W_alu_result [15] & (!\u1|nios|cpu|W_alu_result [17] & (\u1|nios|cpu|W_alu_result [18] & !\u1|nios|cpu|W_alu_result [16])))

	.dataa(\u1|nios|cpu|W_alu_result [15]),
	.datab(\u1|nios|cpu|W_alu_result [17]),
	.datac(\u1|nios|cpu|W_alu_result [18]),
	.datad(\u1|nios|cpu|W_alu_result [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0010;
defparam \u1|mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~1_combout  = (!\u1|nios|cpu|W_alu_result [13] & !\u1|nios|cpu|W_alu_result [14])

	.dataa(\u1|nios|cpu|W_alu_result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~1 .lut_mask = 16'h0055;
defparam \u1|mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~2_combout  = (\u1|mm_interconnect_0|router|Equal2~1_combout  & (\u1|mm_interconnect_0|router|Equal2~0_combout  & (\u1|mm_interconnect_0|router|Equal1~0_combout  & \u1|mm_interconnect_0|router|Equal1~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~2 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~1 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~1_combout  = (\u1|esc_spi|p1_wr_strobe~0_combout  & (!\u1|nios|cpu|W_alu_result [5] & (\u1|mm_interconnect_0|router|Equal2~2_combout  & !\u1|nios|cpu|W_alu_result [6])))

	.dataa(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~1 .lut_mask = 16'h0020;
defparam \u1|esc_spi|p1_wr_strobe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & 
// \u1|esc_spi|p1_wr_strobe~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .lut_mask = 16'h0A00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .lut_mask = 16'h1A1A;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  & 
// \u1|esc_spi|p1_wr_strobe~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .lut_mask = 16'hA000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]) # ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter 
// [0]) # (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .lut_mask = 16'hBFBF;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u1|nios|cpu|W_alu_result [6] & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  & (!\u1|nios|cpu|W_alu_result [5] & 
// \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0100;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hBB00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u1|esc_spi|p1_wr_strobe~1_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout )))

	.dataa(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hCCEC;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout  = (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  
// & (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  & \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hBAFA;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N7
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout  = (!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N21
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal5~0_combout  = (\u1|nios|cpu|W_alu_result [6] & (!\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal5~0 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|router|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|mm_interconnect_0|router|Equal5~0_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'h88CC;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|esc_spi_cs|always0~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|esc_spi_cs|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAAA;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N25
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h54F0;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N11
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N12
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~0 (
// Equation(s):
// \u1|esc_spi_cs|always0~0_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|router|Equal5~0_combout ))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~0 .lut_mask = 16'h4400;
defparam \u1|esc_spi_cs|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout  = (\u1|esc_spi_cs|always0~0_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter 
// [0] & !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u1|esc_spi_cs|always0~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0008;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N9
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 .lut_mask = 16'h3C3C;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0_combout  = (\u1|esc_spi_cs|always0~0_combout  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u1|esc_spi_cs|always0~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N23
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & \u1|esc_spi_cs|always0~0_combout )))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|esc_spi_cs|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h1444;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  & 
// (\u1|nios|cpu|d_read~q  & \u1|esc_spi_cs|always0~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|esc_spi_cs|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N7
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~2_combout  = (\u1|nios|cpu|W_alu_result [5] & !\u1|nios|cpu|W_alu_result [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~2 .lut_mask = 16'h00F0;
defparam \u1|mm_interconnect_0|router|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) # ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] $ 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hC00C;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1])

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0 .lut_mask = 16'h5A5A;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & !\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout )))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N5
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout )))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 16'h1222;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~4 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~4_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|W_alu_result [4]))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~4 .lut_mask = 16'h2020;
defparam \u1|mm_interconnect_0|router|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~2_combout  & (\u1|mm_interconnect_0|router|always1~4_combout  & 
// \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|always1~2_combout ),
	.datac(\u1|mm_interconnect_0|router|always1~4_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ))) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout  & 
// (((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h5850;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N17
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~2_combout  & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|router|always1~3_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|always1~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] & !\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0 .lut_mask = 16'h0008;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N11
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 16'h1200;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & !\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h0001;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h4505;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// !\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ) # 
// ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  & \u1|nios|cpu|d_read~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 .lut_mask = 16'hC8C0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N27
dffeas \u1|mm_interconnect_0|nios_data_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~3_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~3 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|router|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~1_combout  = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [5] & \u1|nios|cpu|W_alu_result [6]))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~1 .lut_mask = 16'h0500;
defparam \u1|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFABA;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] $ 
// (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hC030;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|router|always1~1_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~4_combout  & 
// \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|router|always1~4_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout  = \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] $ (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout  & (!\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N15
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout )))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 16'h0708;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  & (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ))) # (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  & 
// (((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h5850;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~3_combout  & (\u1|mm_interconnect_0|router|always1~1_combout  & 
// !\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datac(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  $ 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h0208;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N19
dffeas \u1|esc_spi|spi_slave_select_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N21
dffeas \u1|esc_spi|spi_slave_select_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~35 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~35_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [1])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [1])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [1]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~35 .lut_mask = 16'hF5A0;
defparam \u1|esc_spi|p1_data_to_cpu[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~36 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~36_combout  = (\u1|esc_spi|data_to_cpu[2]~0_combout  & (((\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|p1_data_to_cpu[1]~35_combout )))) # (!\u1|esc_spi|data_to_cpu[2]~0_combout  & (\u1|esc_spi|rx_holding_reg [1]))

	.dataa(\u1|esc_spi|rx_holding_reg [1]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|p1_data_to_cpu[1]~35_combout ),
	.datad(\u1|esc_spi|data_to_cpu[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~36 .lut_mask = 16'hC0AA;
defparam \u1|esc_spi|p1_data_to_cpu[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N31
dffeas \u1|esc_spi|data_to_cpu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[1]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N12
cyclone10lp_lcell_comb \u1|debug|av_readdata[1]~8 (
// Equation(s):
// \u1|debug|av_readdata[1]~8_combout  = (\u1|debug|read_0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\u1|debug|read_0~q  & ((\u1|debug|ien_AE~q )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\u1|debug|read_0~q ),
	.datac(gnd),
	.datad(\u1|debug|ien_AE~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[1]~8 .lut_mask = 16'hBB88;
defparam \u1|debug|av_readdata[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\u1|nios|cpu|d_writedata [0] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012000A000098080403000020020080000164020080202008010000080802000020480000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h005C719C80FE400E8C611D4771847D808092D41D09961616D02161A1A5A540C0000001B6DB501250060C2086014B0380908021084B866FDDEE2A86094EAF575E549EE7DF610A2651AD2773C449048240B6878AFFDDA3F0371FCCFBFF3F98E30EDA18BF3F3FB5ED338A654FFA75F0935EFCDE73EFF57CD810CF2F4C784CDFDDFFDE7BFFEF3F7FFB97FBFFF72BEF03C1A0603000C005187F356D275C0F018E2031C403000C00061559362F818664EB9166C5E4DB528975240E37F48C198A4B906433236ABC0250804FE3EB4BFC60082BE0127AD00F90A8D5DD71710955FDCFA59148B4BF1EACC6A889477BF0BB9EE9898ABD5AD225A7BF1257FF01112A0F456BA0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h11390AF48DF11C418AADFC351AE5E895429D976EED769980149864514533122A07B48CA4D55AB665EEA010001469B23DDADFDE7567EBD154D4AAAD5554446EB3321332FEF7EFDC1FF888FE7B500FFBCD9FEFC7F6223ED77686FFEDF02809AA2B72D54DAB7BF3559DD57455352AAB5556CCC84CBFC7EDFC79F62374EE7DBECEFD0C1D2FFC7CFFEFFED5E99F27C1024D54D54EA7D5AE55E9C52C5DD737E8BB2B719F4F0104AE8CE77E53E37FEB37F8006E77EDFF6108FD97420E56FED9A46B6CF805C348B3077F6EBD4D6DB1F549FB897F6264FFD000A13A0788DCA7520B280DCFC02278F00E0D7E0D6923CB81CDB213E84D62986A5BE352DFE184CE81304FDE00;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h4D54FBAD340010007EF6054AE70C85A9E18A80040000003A6D7665D7EEFD76F0CAEB0FC8BCCB74D83D3BACA8E85A04C010E0000009468003C552325248D58A69BEF48D8A79F786E7F64FD47F407ABCE6C5936FF9683D428CF5694CF507FD7C55523B3279A4CF11FFDA8B607F5F5575A088AB5140905D4E5911228A28AE25CA51D5C12345571252B6B08677FD00159633B4387FC16A294D306468DAA8C2210512001D8556255655500000000000000EC2A997C00028314066B435000000064C8007D35563370A49EA92137915AC023068007E0385C034D221F5B56BFF6A1ADAC851095377C03FE946DC45FBAE37FEBAAD57BBB8007FFD3FFD29898003002DD1B2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'hB6E8B362E2B45B62E1222DB9114DF5DE06E90845D2084502550162422C4846A0EA54AA84B408890EB7F734B1561FCD021457C00AA5279222216F03B818C5432D131555CEA012956C20BDB53EC9AD08801257FF06102B9400C24365D92EAEE16CF131AF50980E9575584AF8ED22E8125E0B12A789EF5397CD94A4772F6AF820000A0000543AE7BDB70305A6034B8D13F7B6E316E007AFFC51293ACE233B9F8B015321FE051400880000000000292029BF4276A762FF6F1C9C3E3D5D8ECEAAFABAD80850B873F08B8712908161A0B834B0D2C0D782000D4757FC7001F0E020021A8B5FF87000340519376B26ED6DFDC2EAFBDF6AAFBDFF98E35E003FFF60490004;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'h4450;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & \u1|ram|the_altsyncram|auto_generated|ram_block1a65 
// ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a65 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hFFA0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30 .lut_mask = 16'hFEEE;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~34 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~34_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_rshift8~0_combout  & ((\u1|nios|cpu|av_ld_byte1_data [1]))) # (!\u1|nios|cpu|av_ld_rshift8~0_combout  & 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~34 .lut_mask = 16'hEA2A;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N29
dffeas \u1|nios|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg[1]~feeder (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg[1]~feeder_combout  = \u1|nios|cpu|E_src1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src1 [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|W_ienable_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_wrctl (
// Equation(s):
// \u1|nios|cpu|D_op_wrctl~combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~3_combout  & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~3_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_wrctl .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \u1|nios|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal135~0 (
// Equation(s):
// \u1|nios|cpu|Equal135~0_combout  = (!\u1|nios|cpu|D_iw [9] & !\u1|nios|cpu|D_iw [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [9]),
	.datad(\u1|nios|cpu|D_iw [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal135~0 .lut_mask = 16'h000F;
defparam \u1|nios|cpu|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal135~1 (
// Equation(s):
// \u1|nios|cpu|Equal135~1_combout  = (\u1|nios|cpu|D_iw [6] & (!\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|Equal135~0_combout  & \u1|nios|cpu|D_iw [7])))

	.dataa(\u1|nios|cpu|D_iw [6]),
	.datab(\u1|nios|cpu|D_iw [8]),
	.datac(\u1|nios|cpu|Equal135~0_combout ),
	.datad(\u1|nios|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal135~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal135~1 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|Equal135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_wrctl_inst~q  & (\u1|nios|cpu|E_valid_from_R~q  & \u1|nios|cpu|Equal135~1_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N7
dffeas \u1|nios|cpu|W_ienable_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ienable_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_status~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_status~0_combout  = (!\u1|nios|cpu|D_iw [6] & !\u1|nios|cpu|D_iw [7])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_status~0 .lut_mask = 16'h0303;
defparam \u1|nios|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0 .lut_mask = 16'h0F0F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[1]~0 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout  = (\u1|nios|cpu|W_ienable_reg [1] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1] & ((\u1|debug|av_readdata [9]) # 
// (\u1|debug|av_readdata[8]~0_combout ))))

	.dataa(\u1|nios|cpu|W_ienable_reg [1]),
	.datab(\u1|debug|av_readdata [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datad(\u1|debug|av_readdata[8]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[1]~0 .lut_mask = 16'h0A08;
defparam \u1|nios|cpu|W_ipending_reg_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N9
dffeas \u1|nios|cpu|W_ipending_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[1]~4 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[1]~4_combout  = (\u1|nios|cpu|E_wrctl_status~0_combout  & (\u1|nios|cpu|W_ipending_reg [1] & (\u1|nios|cpu|Equal135~0_combout  & \u1|nios|cpu|D_iw [8])))

	.dataa(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.datab(\u1|nios|cpu|W_ipending_reg [1]),
	.datac(\u1|nios|cpu|Equal135~0_combout ),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[1]~4 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|E_control_rd_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[1]~5 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[1]~5_combout  = (\u1|nios|cpu|E_control_rd_data[1]~4_combout ) # ((\u1|nios|cpu|W_ienable_reg [1] & \u1|nios|cpu|Equal135~1_combout ))

	.dataa(\u1|nios|cpu|W_ienable_reg [1]),
	.datab(\u1|nios|cpu|E_control_rd_data[1]~4_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[1]~5 .lut_mask = 16'hEECC;
defparam \u1|nios|cpu|E_control_rd_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \u1|nios|cpu|W_control_rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~20 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~20_combout  = (!\u1|nios|cpu|R_ctrl_br_cmp~q  & ((\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_control_rd_data [1]))) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_alu_result [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [1]),
	.datab(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|W_control_rd_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~20 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|W_rf_wr_data[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~21 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~21_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|W_rf_wr_data[1]~20_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte0_data [1]),
	.datad(\u1|nios|cpu|W_rf_wr_data[1]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~21 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|W_rf_wr_data[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[15]~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[15]~0_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(\u1|nios|cpu|D_iw [21]),
	.datad(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[15]~0 .lut_mask = 16'h00E4;
defparam \u1|nios|cpu|R_src2_lo[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \u1|nios|cpu|E_src2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~3 (
// Equation(s):
// \u1|nios|cpu|Add1~3_combout  = \u1|nios|cpu|E_src2 [15] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [15]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~3 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[15]~3 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[15]~3_combout  = (\u1|nios|cpu|E_src2 [15] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [15]))))) # (!\u1|nios|cpu|E_src2 [15] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [15]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [15]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [15]),
	.datad(\u1|nios|cpu|E_src1 [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[15]~3 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[15]~3 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[15]~3_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[15]~3_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~51_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~51_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[15]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15]~3 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \u1|nios|cpu|W_alu_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[15]~3_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[51] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [51] = (\u1|nios|cpu|W_alu_result [15] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [13] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [15] 
// & (\u1|nios|cpu|F_pc [13] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|nios|cpu|W_alu_result [15]),
	.datab(\u1|nios|cpu|F_pc [13]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[51] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w[2] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2] = (!\u1|mm_interconnect_0|cmd_mux_003|src_data [52] & (!\u1|ram|wren~0_combout  & !\u1|mm_interconnect_0|cmd_mux_003|src_data [51]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.datab(\u1|ram|wren~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w[2] .lut_mask = 16'h0101;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00307FFFFEE005060064300C03906C1EB4000E6F89D31B580102220709F581000000000000080D5E24A84BCB565902733F6EC10D8A145003820000D00000000000000000C60618000000060AC0000009700831FA00000FC080000080003C00F1C02300000003C000019A002040000389F8104009100023ED025E8007800000000000000000000000000000001F1804110082003C0800000000003C400001000021000003804CA000000000000032320000002001000040B4EFE800000000091006000000FFB000000C0007FC0E60350FFF81018000072A230000006000004100800225ED40000010200000000080000000100C024880E00FFE02640000000008;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h260000003200001A000001C004040002001000D300800CBFFF00000000000000007800170AA101880000000002000000000000020000000100000008200002000000080100000000000000000C040000000038800001000141FFD031D7A65450080010100000080000000040000002000000000038000000000000000020022020621FFE00001FFD20000418C6EDF0000000000000000002C3800000004406E00080000000704A087480FFF0C00BFF94A083FC8ED70000000001FD001880000FFBC004047800000000038000162736FE0B01FC0FFF000000003C0004000B93DE090001E482F0F932B000003E0380001EC0018000000CA83FC8003800177B90FD;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h80000700C00A000000001A81C00000000035800002020000000000000000F41F700630000000F000000002C40010000729C00000000003170000000001C00000700000000000780000C00C000880000000000004007C2001F00001F00000F802A8020000801F200001000F80800A084A00100800000200840000000000000000202000000000000000000FFE100280000000FFC600800002810001011008800080003021C0000200000000000000001803705F7C9800000000C3000000003000000000000400400000008000180200000000000001000000000007FF0000000000000D018080000000000000000000082000100064090908A29000FFDFD00004;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h0810000000080000004000000003E800F9C0163B80263B243022E810DD0219850400000000000000000E000000000000000000000000000000000002600000180C000001800000004140800800400000002FFE03C410601F381CC0000001800300005F2800000000000007100103E000C00000000000001C0F0D801C800004000000038CC0007C00000019FCC0000C0F80000017F89C308618000000C0000700004E000300000000000000441B02907ABC4E780000000000000000000155F00003D030000C00070000011EC0186003600D912B800000100FF98FFEF000000440143FF38FFF60180000000000122001040024096803FFE70C21FFC000C5000F00;
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~21 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~21_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~21 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~22 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~22_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[26]~21_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[26]~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~22 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \u1|nios|cpu|D_iw[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[26]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[9]~15 (
// Equation(s):
// \u1|nios|cpu|E_st_data[9]~15_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u1|nios|cpu|D_iw [4] & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[9]~15 .lut_mask = 16'hAAE2;
defparam \u1|nios|cpu|E_st_data[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \u1|nios|cpu|d_writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[9]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~43 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~43_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a74 ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a74 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~47_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~43 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~44 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~44_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[10]~43_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[10]~43_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~44 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \u1|nios|cpu|D_iw[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[10]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[4]~13 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[4]~13_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & (\u1|nios|cpu|D_iw [10])) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))))

	.dataa(\u1|nios|cpu|D_iw [10]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[4]~13 .lut_mask = 16'hA0C0;
defparam \u1|nios|cpu|R_src2_lo[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N31
dffeas \u1|nios|cpu|E_src2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[4]~14 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[4]~14_combout  = (\u1|nios|cpu|E_src1 [4] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [4]))))) # (!\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|E_src2 [4] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src2 [4] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [4]),
	.datac(\u1|nios|cpu|E_src2 [4]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[4]~14 .lut_mask = 16'h7C81;
defparam \u1|nios|cpu|E_logic_result[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[4]~14 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[4]~14_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[4]~14_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~29_combout ))

	.dataa(\u1|nios|cpu|Add1~29_combout ),
	.datab(\u1|nios|cpu|E_logic_result[4]~14_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4]~14 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \u1|nios|cpu|W_alu_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[4]~14_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [40] = (\u1|nios|cpu|F_pc [2] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [4])))) # (!\u1|nios|cpu|F_pc [2] & 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [4]))))

	.dataa(\u1|nios|cpu|F_pc [2]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000001E00F00D7E0FFC370DC3F0FE09AE03FF5FFFFFBFB803FFF607BDF78A8000000000001C17FBFF7F3AEEDFFB07D9F5BBBFFFFFF7F42011953004105020A00801082010A14024105008311008048401404400005000000000000000421000050440C040481088040080008005040000010C000A8200082040A100222062122104301080824448041808940080280A0501300342C5800202008200400008000080260058B108064190262811100228321024284A000981C00340808100850244C8900310014110120410019100D0000021005061000A002828122205224822A40AD06141300060A00002C4601810E005A16C48580004000030081040880005;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h08461001400482003000000080000022044248900081044004000000A20C04000003030822224800114AA2AA20944C8225002304989C24002B001200091111440DAC410102008200022201848F50041220101808888100A9500012080050108481220244001892603389000AC00480011036B10820105200010002000A427102C26240018300000108D66058201002892890580A1082123A400020481204400620B020DB50011880A41400004000001188000080202828B971A800261B949304000464082092B042A2101E02A00020008092012C044EC2F0270340A12090002007188600C10000D886507440B800AC001014068404008D00047B10BE8FA02502;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h708320524A57F41F8109E0100A91705012404BFC09D8A00110880A28100001040100802341320807C154D00500A471504E0A0028F4A8006014898C8902202481010940249008400000000080800001092A24108495808D2602169402A0080120A11445245A60C20001241000A02AC00355560CBF2420E0E4AA557184045A14AC2282D8920A2DA5096B38A000A6A0C5800ED7003416D292EA93100503B1180AC18000300CD0210288000000009000401912684182442EA2186A206000AAF900554028229C804C201405A4158800A9020A03AB68020049244802428000800121110E062808208806A92112000180000010A844400180024002D070400006020C45;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h4912208D1041108D164980464C000221001AE7E035D7E002800010000200001801810439401126404800810289201000E90800141BDAA4044680E4018202A480C02228041325780212004071114001040400008164202800000008021190161086C6402360F0228C82940104044004A0D4A5481010282800640208C0900000061400000105140048A49240601020600009042900C04000000201014404203040A4C0100800021432D4555112805006008080000000900000000282211154044520200100000B7040C102101E0304000B000000180E303CA00200300D4980E1A178800700188AE2270190E0320000451504A0255048000F3C8000000018200500;
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028404000000001808380C0280E03008038081C402060380804A0C828020000C010040000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~37 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~37_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [6] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~37 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~38 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~38_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[6]~37_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ),
	.datad(\u1|nios|cpu|F_iw[6]~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~38 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \u1|nios|cpu|D_iw[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[2]~16 (
// Equation(s):
// \u1|nios|cpu|E_src1[2]~16_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [6]))

	.dataa(\u1|nios|cpu|D_iw [6]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2]~16 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[0]~0_combout  = \u1|nios|cpu|F_pc [0] $ (VCC)
// \u1|nios|cpu|F_pc_plus_one[0]~1  = CARRY(\u1|nios|cpu|F_pc [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \u1|nios|cpu|E_src1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[2]~16_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[0]~19 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~25_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[0]~0_combout 
// )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~25_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~19 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N3
dffeas \u1|nios|cpu|F_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [38] = (\u1|nios|cpu|W_alu_result [2] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [0] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [2] & 
// (((\u1|nios|cpu|F_pc [0] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001210C00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00307FFFE0E00312000C1906433064182802CB520052E2E0026F8A00E652038000000000000A1249B000256B230A024A00C18410C02860028000009410602200A0028000C60618000000060AC000000950081108000008400000000000280051402100000002400000880000000000010800000000000081001200048000000000000000000000000000000011000000000000100A834042100224000000000000000002004CA0000000000000000000000000000000000008200000000000000000000020B000000C00040400000002008406018610000000000000000040008002000000000000000000000000000000000000000001280600400621100400;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h60186100202044A000801000601700000000000000000001410000041401000C005000910AA001000000000008000405601BC50000000000000000082000000000000000208400A0000000028800000000000000000100402100D2005002541000000000000000000000000000000200000000000000000000005200008002000002100C0000100D2000000002009000000000000000000041804010204402AA0A04FE3A000000080000806000018080000204020100000000010400000000008A4000040800000000028000120512820001040041000000002400000001125200000120009088000000002202800012C0018000000C00204000000000000001;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h800005000000000000000A0140000000001580000202000000000000000090081006300000009000000000000000000121400000000001150000000001400000500000000000280000C00C0008800000000000000044000110000110000088000000000000110000000001800000000000000000000000000000000000000000000000000000000000000804000000000000804000000000000000000000000000000000000000000000000000000000000002009800000000C300000000300000000000000000000000000000000000000000000000000000000403000000000000000000000000000000180000200020000000000000000010000C00400000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000000000000220001940100A80200B243022A010540209850000000000000000000A000000000000000000000000000000000002200000180C00000180000000410000000000000000080600800000010804C000000180030000110000000000000000000000A0000000000000000014090D8014000000000000018CC000440000000804C0000C08800000010814008218000000C0000500000A000300000000000000441B028048240A4800000000000000000000011000005030000C00050000000AC0186003600D91000000000008080202000000000000201002016018000000000000000004000000280201800000304000C5000F00;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 .lut_mask = 16'h5140;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a89  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a89 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~20 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~20_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[25]~19_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ))))

	.dataa(\u1|nios|cpu|F_iw[25]~19_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~20 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \u1|nios|cpu|D_iw[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[25]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[11]~3 (
// Equation(s):
// \u1|nios|cpu|E_st_data[11]~3_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[11]~3 .lut_mask = 16'hEF20;
defparam \u1|nios|cpu|E_st_data[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \u1|nios|cpu|d_writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [11])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hF444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .lut_mask = 16'hAA0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .lut_mask = 16'h88B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\u1|nios|cpu|d_writedata [10] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [10]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~51 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~51_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~51 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~52 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~52_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[29]~51_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|nios|cpu|F_iw[29]~51_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~52 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|F_iw[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N23
dffeas \u1|nios|cpu|D_iw[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[29]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[1]~32 (
// Equation(s):
// \u1|nios|cpu|R_src1[1]~32_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~31_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[1]~32 .lut_mask = 16'h0444;
defparam \u1|nios|cpu|R_src1[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \u1|nios|cpu|E_src1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[1]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[1]~3 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[1]~3_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((!\u1|nios|cpu|Add1~23_combout  & \u1|nios|cpu|Add1~21_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|nios|cpu|D_ctrl_mem16~1_combout )) # (!\u1|nios|cpu|Add1~23_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|Add1~23_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|Add1~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .lut_mask = 16'hB7B5;
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N15
dffeas \u1|nios|cpu|d_byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|nios|cpu|d_byteenable [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\u1|nios|cpu|d_byteenable [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hECEC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .lut_mask = 16'hAC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~49 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~49_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~49 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~50 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~50_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[28]~49_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|nios|cpu|F_iw[28]~49_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~50 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|F_iw[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N29
dffeas \u1|nios|cpu|D_iw[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[28]~50_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[9]~9 (
// Equation(s):
// \u1|nios|cpu|E_src1[9]~9_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [13])))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \u1|nios|cpu|E_src1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[9]~9_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[9]~9 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[9]~9_combout  = (\u1|nios|cpu|E_src1 [9] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [9]))))) # (!\u1|nios|cpu|E_src1 [9] & ((\u1|nios|cpu|E_src2 [9] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src2 [9] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [9]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [9]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[9]~9 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[9]~9 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[9]~9_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[9]~9_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~39_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[9]~9_combout ),
	.datab(\u1|nios|cpu|Add1~39_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9]~9 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N25
dffeas \u1|nios|cpu|W_alu_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[9]~9_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [45] = (\u1|nios|cpu|W_alu_result [9] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [7])))) # (!\u1|nios|cpu|W_alu_result [9] & 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [7]))))

	.dataa(\u1|nios|cpu|W_alu_result [9]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~47 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~47_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~47 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~48 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~48_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[27]~47_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[27]~47_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~48 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \u1|nios|cpu|D_iw[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[27]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[8]~10 (
// Equation(s):
// \u1|nios|cpu|E_src1[8]~10_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8]~10 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \u1|nios|cpu|E_src1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[8]~10_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[8]~10 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[8]~10_combout  = (\u1|nios|cpu|E_src2 [8] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [8]))))) # (!\u1|nios|cpu|E_src2 [8] & ((\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src1 [8] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [8]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [8]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[8]~10 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[8]~10 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[8]~10_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[8]~10_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~37_combout ))

	.dataa(\u1|nios|cpu|Add1~37_combout ),
	.datab(\u1|nios|cpu|E_logic_result[8]~10_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8]~10 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N19
dffeas \u1|nios|cpu|W_alu_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[8]~10_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [44] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [6]) # ((\u1|nios|cpu|W_alu_result [8] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|nios|cpu|W_alu_result [8] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [8]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~15 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~15_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~15 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~16 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~16_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[23]~15_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ))))

	.dataa(\u1|nios|cpu|F_iw[23]~15_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~16 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \u1|nios|cpu|D_iw[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[23]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N27
dffeas \u1|nios|cpu|d_writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [6] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [6]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y12_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042815C5282010100080004000200881012C1050880012391C8601604400041000200000000000021000058400800048104C1000000080040400000108000A0200082040A100322000002000001000000400000008000020080201000002120500000010008010100202002000000A2108004DB1326AB21A4409B63820A9730DD8C5E00352B251D0281ACC0C8140100845000204100191801100002020C0610100000A0A82081020082AF500406500200D42A4002C0600005A604201241248022C2000A00C1140880004;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h0A46100940002002045010489501122A044208C0088004400404D0A48A0E24803003632822874C94D14AAAAAA11045C2214021CE9C3CA4CC294100802911114840E649800A12A000022201848F50041220101808888109A15000020C00504454AD32C255000E3A7037A9330A5040200121039948101A100401A0990000415442E2724001830000002A9260583010028B28B15A2A51AA1610500020491714400C203002C951631000A4140000C800000100000090200228A951080024508483040020B4082000B05292C05E02A000600088920104045E910E17025B25104468001514A6018000001084580440180588411084241480108400107A34F2CFB13002;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h70A2200041775C1A000140800020505278C02DD60999AA0106C93A2210000104010080260712082388D055584E308A0806016AB5E2CC5C881C286108002270850523627094294102A90542887500202133489822978091740290B402E8A8038285164D26C840CC0285701008A880C0462246AE150C2AF0C64E097184049AA5A62284C6BA82CC2D416E192000E720C5C10E96003C1656B2EF03D62543BD1E32C1EF23302CC0282A0F3FF75FF71FF7419816484180476EB7187B28B2CB2AFB8255528C881DC074A51429CC86A802ABA34F5A0B6E52AB8B2D9C884A9000140521A7220224080BC006A123B89040410940120056AC4600234122F476520026020B6B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h6942608C794930CC7448901C448008E1000E67601CD660D281DC1CE9039D2018118140314B4166E0008000068120B270218A1705021886CC1684CC659702AC00E02088A01EA9680B960046411209F1FFCC200089E48263E0010000281450081406A500234B9C29A2689451028000003154A54A10901C0942306200C090000002311800011748000026800060002040800005A000C040000000011244200060482CC09180220A1732D4555132845846008180000000800000000002A15104040120240004020430584142100643134803204A20080F203C80030030044880E5417800070018804083E4907C92000264110200B41020000E3C8000000018805501;
// synopsys translate_on

// Location: M9K_X24_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000380008280C020080280E0380801802080200806A028380200008020000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a71  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a71 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~35_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~35 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~35_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~35 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~36 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~36_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[7]~35_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ),
	.datac(\u1|nios|cpu|F_iw[7]~35_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~36 .lut_mask = 16'hA8A0;
defparam \u1|nios|cpu|F_iw[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N3
dffeas \u1|nios|cpu|D_iw[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[7]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[3]~15 (
// Equation(s):
// \u1|nios|cpu|E_src1[3]~15_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [7]))

	.dataa(\u1|nios|cpu|D_iw [7]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3]~15 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[1]~2_combout  = (\u1|nios|cpu|F_pc [1] & (!\u1|nios|cpu|F_pc_plus_one[0]~1 )) # (!\u1|nios|cpu|F_pc [1] & ((\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[1]~3  = CARRY((!\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (!\u1|nios|cpu|F_pc [1]))

	.dataa(\u1|nios|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[0]~1 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \u1|nios|cpu|E_src1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[3]~15_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[1]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~27_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[1]~2_combout 
// )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|Add1~27_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~18 .lut_mask = 16'h3120;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N9
dffeas \u1|nios|cpu|F_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[2]~4_combout  = (\u1|nios|cpu|F_pc [2] & (\u1|nios|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\u1|nios|cpu|F_pc [2] & (!\u1|nios|cpu|F_pc_plus_one[1]~3  & VCC))
// \u1|nios|cpu|F_pc_plus_one[2]~5  = CARRY((\u1|nios|cpu|F_pc [2] & !\u1|nios|cpu|F_pc_plus_one[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[1]~3 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[4]~8_combout  = (\u1|nios|cpu|F_pc [4] & (\u1|nios|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\u1|nios|cpu|F_pc [4] & (!\u1|nios|cpu|F_pc_plus_one[3]~7  & VCC))
// \u1|nios|cpu|F_pc_plus_one[4]~9  = CARRY((\u1|nios|cpu|F_pc [4] & !\u1|nios|cpu|F_pc_plus_one[3]~7 ))

	.dataa(\u1|nios|cpu|F_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[3]~7 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[4]~15 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~33_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[4]~8_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~33_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~15 .lut_mask = 16'h2230;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N11
dffeas \u1|nios|cpu|F_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[5]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~35_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[5]~10_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~14 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N5
dffeas \u1|nios|cpu|F_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [43] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [5])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|nios|cpu|F_pc [5])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~13 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~13_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~13 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~14 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~14_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[22]~13_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[22]~13_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~14 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \u1|nios|cpu|D_iw[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[22]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[16]~5 (
// Equation(s):
// \u1|nios|cpu|E_st_data[16]~5_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[16]~5 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|E_st_data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \u1|nios|cpu|d_writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012C0000000038000200802008000000200800000080200000008020000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h0000000000F81FF01FF03F0FC008020DBF63DB72DDFBFBFA42B97E07FF55878000012010411C1F66C6CCFFFFFFFB0737BBF779FFCFDFF0E0316D7319D41C1188000022200A912B86508C89F33008052102709403E010F0410044101100442A9809C981810060180C062D8ACB14C3080000820D18138D0813F380B298D9840420A0084050050414002820280000A0280A050110C00F0C04010000038070100E0200E0220C0051355141B0A8311104980836110FAEE3AEC8AD60091040454410AB04080818008F7FF546ED100313E39D6002B25FE2190755570101F0100060804024422CFEAFEBFFFC57783005DB4880E400783DDC4EDFFE2000AAFCAD44680A0C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'hEEA19012400C323F605101C0000300226446CD88AC401080858004500300040600090001D558022010B55555554C44D2AA00201012105654518800114999908008C4400A0000B203FBBBBF38805BC3F8E86C0920CCD280A8500001C00802AA200001A568000140484A15AA946200044200231105401016040325886080410B48C4494001063440008094684701001D51D51EAFD5AC8003DD48C51484830280044230588000ADB090B7F000105BF000AB09000071090001898F5800361504B020080822090D4040010E00020042A06A01802A016501FEB10D678206A0218C1821010D26008412058B72886382885DD94B2DD85343BD5774001AFA9C42AFED9400;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'hF40020F28BF80BE3AB5B637C1BC3DA575C447F03F4265A8100800A20314E0186D55198E07E4A0917A890C5D344138860361FFFFFE273E4984F137B5FFA0330F704A03730F6A54A62B707E22A20A56AB25758DAAB6F8359FE0DECFE0DFFBC018554DF33B687605CAACC3150EFDF55758CAAAB051567DD646357EA7DFFF68DE7BC9ED476FBFB473DDFA7FBA003AB5DC59D1753001C1B9EF4666CFF2001C9C450FC4001880428048410000000000000008C01DBC081C43D22407868FFFFD5731B2AB28355599CE52DEADAC78CC84154A945FC2BC84271B5D78CD5F56000281A01E3380824C91E098221319CD391032800114272044422232526A2427000186EF8F9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'hB76320CC14F190CC182EEC857740002C0C244448488448D408821222424448494E9C3E01000FBB643820C6CBC7A81C043388C2E11182CE038E810009A33DB082467000381813480301B4C24150808F440440008570208220C24435FC7EE43E45BEBD80D75E88E1262D1554E6844C3B7F065392629FDDCFE21572A301F48440FA110FFCA3524F0040DBEE01843042A6E0081BD81C0D40821385C2BBDE6C6B90FE0223F7C0A2FF17CD28AAA28D049CAE00C7812CC000C904060055084426A80568803E0E74260F70624242020E4F130907246957898222320003F003F410980484510007F0019768DBA00D7401AFE020790C5D1090C0000AB6FE0040001978A000;
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32 .lut_mask = 16'h0A0C;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a85 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a85 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~32_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33 .lut_mask = 16'hFFA0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[21]~32 (
// Equation(s):
// \u1|nios|cpu|F_iw[21]~32_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout )

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~33_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[21]~32 .lut_mask = 16'hFDF5;
defparam \u1|nios|cpu|F_iw[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \u1|nios|cpu|D_iw[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[21]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[4]~6 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[4]~6_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [26]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|D_dst_regnum[0]~2_combout )

	.dataa(\u1|nios|cpu|D_dst_regnum[0]~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|D_iw [21]),
	.datad(\u1|nios|cpu|D_iw [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[4]~6 .lut_mask = 16'hFD75;
defparam \u1|nios|cpu|D_dst_regnum[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \u1|nios|cpu|R_dst_regnum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[19]~12 (
// Equation(s):
// \u1|nios|cpu|E_st_data[19]~12_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[19]~12 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|E_st_data[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \u1|nios|cpu|d_writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[19]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a84  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a84 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~39_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40 .lut_mask = 16'hFCF0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[20]~39 (
// Equation(s):
// \u1|nios|cpu|F_iw[20]~39_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~40_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[20]~39 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N17
dffeas \u1|nios|cpu|D_iw[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[20]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[3]~5_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [25]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [20]))) # (!\u1|nios|cpu|D_dst_regnum[0]~2_combout )

	.dataa(\u1|nios|cpu|D_dst_regnum[0]~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|D_iw [20]),
	.datad(\u1|nios|cpu|D_iw [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[3]~5 .lut_mask = 16'hFD75;
defparam \u1|nios|cpu|D_dst_regnum[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \u1|nios|cpu|R_dst_regnum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[24]~0 (
// Equation(s):
// \u1|nios|cpu|d_writedata[24]~0_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \u1|nios|cpu|d_writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\u1|nios|cpu|d_writedata [24] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h000000001EF0055614240B02C2D0EC182401C7C9C4CB0B0801CB4400A031808000000000000A0A9F99D126663179806F7FAFE64C51A2001080E01C8201E00091C00C1F70440210AC476803C84FF7FBFE10080008060008003789BF602308444040201094902042E008800000009220040800000000004080000200040883000CB0A0064810C1963406032426014010441A0C8810003080A0080405002060040C0040D1020004C0000C011E000A004001802A000F030018100060400040000001C00E0000601000404811803C90320006A8040C89031628000E0E006210C041209D0E22800080000026624E00E000002E0287B005141AC0807E00440014088400;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h6208510168132919000A0180401400010D580043800140875E00002BA81C0100001042180AA00901F90000AA0823C40F747BFDC09C048E000B5572AAA000081DDFEEE74138DDC1E4000001868C000000C0003800000106A0080FD02251A4545008201090592A886000A38040D454AA20777BAAE018B1310A004C010002201E00002200FDA30000FD298A40185A0DE081081018020088028055014410A04602350801B8E000700008600007E000098F0000801C8722100834F0080C0008008001804090448009004237F889823001100601000C024826D0760404240014416842000180200080080000C0002000802410480C8040100A0101C01B801CF621000D;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h008121000001601C021288004020A069421080580350000009418104004010080102A80301021000E05000080380730100400000108039E108482000006905041300440500082118087005800F00000002001000000400101000001000000828000000000001C00000048140A0A040000002888200205044000000000002000220000208000000002000007C60228040648007F6C24002210043010184020000200000040000000000000000000000000020061C09C01C00498100000028A00000000004403180000000027000000000038036B80E0B2CDE8000003F01E50437BCF48000200006B933BA16600809555AA0265BBBA42969A07030007D600100A0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h40806DDD68A035DD6400025A003022C01042918085310139903C259D04B3A086402000004000001C0502002D6060004C806C00002200000CD198000201001C482A00000083C942D05C0001C00E007039C1807E3AC78001C71DA840000000800206E7010368C8000000000000180080100E83C000380018440805000400039800E0700104800004006F00080042890A00800F6001000400A808220000800B01002809E071000060148100054149C3400820A2400468CC2B0B2840140A0000110100439091880031380C0C68461321C223089E01059C00180079863C864059C4402401F3863E201000402C080582019D8682000C68201F80002073800046800000;
// synopsys translate_on

// Location: M9K_X58_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~17 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~17_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~18 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~18_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[24]~17_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.datac(\u1|nios|cpu|F_iw[24]~17_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~18 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|F_iw[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \u1|nios|cpu|D_iw[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[24]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~4 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~4_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [24])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [19])))) # (!\u1|nios|cpu|D_dst_regnum[0]~2_combout )

	.dataa(\u1|nios|cpu|D_dst_regnum[0]~2_combout ),
	.datab(\u1|nios|cpu|D_iw [24]),
	.datac(\u1|nios|cpu|D_iw [19]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~4 .lut_mask = 16'hDDF5;
defparam \u1|nios|cpu|D_dst_regnum[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \u1|nios|cpu|R_dst_regnum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[6]~12 (
// Equation(s):
// \u1|nios|cpu|E_src1[6]~12_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [10])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u1|nios|cpu|D_iw [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6]~12 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \u1|nios|cpu|E_src1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[6]~12_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[6]~13 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[6]~13_combout  = (\u1|nios|cpu|E_src2 [6] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [6] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [6] & ((\u1|nios|cpu|E_src1 [6] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src1 [6] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [6]),
	.datab(\u1|nios|cpu|E_src1 [6]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[6]~13 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[6]~12 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[6]~12_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[6]~13_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~33_combout ))

	.dataa(\u1|nios|cpu|Add1~33_combout ),
	.datab(\u1|nios|cpu|E_logic_result[6]~13_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6]~12 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \u1|nios|cpu|W_alu_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[6]~12_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [42] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [4]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|W_alu_result [6])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|nios|cpu|W_alu_result [6])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [6]),
	.datad(\u1|nios|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [5]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hF780;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hEC4C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[16]~25 (
// Equation(s):
// \u1|nios|cpu|F_iw[16]~25_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[16]~25 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N31
dffeas \u1|nios|cpu|D_iw[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[16]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~11 (
// Equation(s):
// \u1|nios|cpu|Equal62~11_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~11 .lut_mask = 16'h0040;
defparam \u1|nios|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\u1|nios|cpu|Equal62~11_combout  & (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~11_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'h80C0;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout  = (\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFFAF;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \u1|nios|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[1]~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|D_iw [15]) # (!\u1|nios|cpu|Equal0~2_combout )) # (!\u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hAA2A;
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \u1|nios|cpu|R_compare_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[0]~1_combout  = (\u1|nios|cpu|Equal0~2_combout  & ((\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|D_iw [3])))) # (!\u1|nios|cpu|Equal0~2_combout  & 
// (\u1|nios|cpu|D_iw [3]))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hCAAA;
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \u1|nios|cpu|R_compare_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~98 (
// Equation(s):
// \u1|nios|cpu|Add1~98_combout  = \u1|nios|cpu|Add1~97  $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(\u1|nios|cpu|Add1~97 ),
	.combout(\u1|nios|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~7 (
// Equation(s):
// \u1|nios|cpu|Equal127~7_combout  = (!\u1|nios|cpu|E_logic_result[26]~24_combout  & (!\u1|nios|cpu|E_logic_result[24]~26_combout  & (!\u1|nios|cpu|E_logic_result[25]~25_combout  & !\u1|nios|cpu|E_logic_result[23]~27_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[26]~24_combout ),
	.datab(\u1|nios|cpu|E_logic_result[24]~26_combout ),
	.datac(\u1|nios|cpu|E_logic_result[25]~25_combout ),
	.datad(\u1|nios|cpu|E_logic_result[23]~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[2]~16 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[2]~16_combout  = (\u1|nios|cpu|E_src2 [2] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [2]))))) # (!\u1|nios|cpu|E_src2 [2] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [2]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [2]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [2]),
	.datad(\u1|nios|cpu|E_src1 [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[2]~16 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~5 (
// Equation(s):
// \u1|nios|cpu|Equal127~5_combout  = (!\u1|nios|cpu|E_logic_result[2]~16_combout  & (!\u1|nios|cpu|E_logic_result[31]~17_combout  & (!\u1|nios|cpu|E_logic_result[0]~18_combout  & !\u1|nios|cpu|E_logic_result[22]~19_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[2]~16_combout ),
	.datab(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.datac(\u1|nios|cpu|E_logic_result[0]~18_combout ),
	.datad(\u1|nios|cpu|E_logic_result[22]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~6 (
// Equation(s):
// \u1|nios|cpu|Equal127~6_combout  = (!\u1|nios|cpu|E_logic_result[30]~22_combout  & (!\u1|nios|cpu|E_logic_result[27]~23_combout  & (!\u1|nios|cpu|E_logic_result[29]~20_combout  & !\u1|nios|cpu|E_logic_result[28]~21_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[30]~22_combout ),
	.datab(\u1|nios|cpu|E_logic_result[27]~23_combout ),
	.datac(\u1|nios|cpu|E_logic_result[29]~20_combout ),
	.datad(\u1|nios|cpu|E_logic_result[28]~21_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~8 (
// Equation(s):
// \u1|nios|cpu|Equal127~8_combout  = (!\u1|nios|cpu|E_logic_result[1]~31_combout  & (!\u1|nios|cpu|E_logic_result[19]~30_combout  & (!\u1|nios|cpu|E_logic_result[20]~29_combout  & !\u1|nios|cpu|E_logic_result[21]~28_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[1]~31_combout ),
	.datab(\u1|nios|cpu|E_logic_result[19]~30_combout ),
	.datac(\u1|nios|cpu|E_logic_result[20]~29_combout ),
	.datad(\u1|nios|cpu|E_logic_result[21]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~9 (
// Equation(s):
// \u1|nios|cpu|Equal127~9_combout  = (\u1|nios|cpu|Equal127~7_combout  & (\u1|nios|cpu|Equal127~5_combout  & (\u1|nios|cpu|Equal127~6_combout  & \u1|nios|cpu|Equal127~8_combout )))

	.dataa(\u1|nios|cpu|Equal127~7_combout ),
	.datab(\u1|nios|cpu|Equal127~5_combout ),
	.datac(\u1|nios|cpu|Equal127~6_combout ),
	.datad(\u1|nios|cpu|Equal127~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~3 (
// Equation(s):
// \u1|nios|cpu|Equal127~3_combout  = (!\u1|nios|cpu|E_logic_result[3]~15_combout  & (!\u1|nios|cpu|E_logic_result[4]~14_combout  & (!\u1|nios|cpu|E_logic_result[5]~12_combout  & !\u1|nios|cpu|E_logic_result[6]~13_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[3]~15_combout ),
	.datab(\u1|nios|cpu|E_logic_result[4]~14_combout ),
	.datac(\u1|nios|cpu|E_logic_result[5]~12_combout ),
	.datad(\u1|nios|cpu|E_logic_result[6]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~0 (
// Equation(s):
// \u1|nios|cpu|Equal127~0_combout  = (!\u1|nios|cpu|E_logic_result[15]~3_combout  & (!\u1|nios|cpu|E_logic_result[16]~2_combout  & (!\u1|nios|cpu|E_logic_result[18]~0_combout  & !\u1|nios|cpu|E_logic_result[17]~1_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[15]~3_combout ),
	.datab(\u1|nios|cpu|E_logic_result[16]~2_combout ),
	.datac(\u1|nios|cpu|E_logic_result[18]~0_combout ),
	.datad(\u1|nios|cpu|E_logic_result[17]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~2 (
// Equation(s):
// \u1|nios|cpu|Equal127~2_combout  = (!\u1|nios|cpu|E_logic_result[9]~9_combout  & (!\u1|nios|cpu|E_logic_result[8]~10_combout  & (!\u1|nios|cpu|E_logic_result[10]~8_combout  & !\u1|nios|cpu|E_logic_result[7]~11_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[9]~9_combout ),
	.datab(\u1|nios|cpu|E_logic_result[8]~10_combout ),
	.datac(\u1|nios|cpu|E_logic_result[10]~8_combout ),
	.datad(\u1|nios|cpu|E_logic_result[7]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~1 (
// Equation(s):
// \u1|nios|cpu|Equal127~1_combout  = (!\u1|nios|cpu|E_logic_result[11]~7_combout  & (!\u1|nios|cpu|E_logic_result[13]~5_combout  & (!\u1|nios|cpu|E_logic_result[12]~6_combout  & !\u1|nios|cpu|E_logic_result[14]~4_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[11]~7_combout ),
	.datab(\u1|nios|cpu|E_logic_result[13]~5_combout ),
	.datac(\u1|nios|cpu|E_logic_result[12]~6_combout ),
	.datad(\u1|nios|cpu|E_logic_result[14]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~4 (
// Equation(s):
// \u1|nios|cpu|Equal127~4_combout  = (\u1|nios|cpu|Equal127~3_combout  & (\u1|nios|cpu|Equal127~0_combout  & (\u1|nios|cpu|Equal127~2_combout  & \u1|nios|cpu|Equal127~1_combout )))

	.dataa(\u1|nios|cpu|Equal127~3_combout ),
	.datab(\u1|nios|cpu|Equal127~0_combout ),
	.datac(\u1|nios|cpu|Equal127~2_combout ),
	.datad(\u1|nios|cpu|Equal127~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~0 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~0_combout  = (\u1|nios|cpu|R_compare_op [1] & (\u1|nios|cpu|R_compare_op [0] & ((!\u1|nios|cpu|Equal127~4_combout ) # (!\u1|nios|cpu|Equal127~9_combout )))) # (!\u1|nios|cpu|R_compare_op [1] & (\u1|nios|cpu|Equal127~9_combout  & 
// (\u1|nios|cpu|Equal127~4_combout  & !\u1|nios|cpu|R_compare_op [0])))

	.dataa(\u1|nios|cpu|Equal127~9_combout ),
	.datab(\u1|nios|cpu|Equal127~4_combout ),
	.datac(\u1|nios|cpu|R_compare_op [1]),
	.datad(\u1|nios|cpu|R_compare_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~0 .lut_mask = 16'h7008;
defparam \u1|nios|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~1 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~1_combout  = (\u1|nios|cpu|E_cmp_result~0_combout ) # ((\u1|nios|cpu|R_compare_op [1] & (!\u1|nios|cpu|R_compare_op [0] & \u1|nios|cpu|Add1~98_combout )) # (!\u1|nios|cpu|R_compare_op [1] & (\u1|nios|cpu|R_compare_op [0] & 
// !\u1|nios|cpu|Add1~98_combout )))

	.dataa(\u1|nios|cpu|R_compare_op [1]),
	.datab(\u1|nios|cpu|R_compare_op [0]),
	.datac(\u1|nios|cpu|Add1~98_combout ),
	.datad(\u1|nios|cpu|E_cmp_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~1 .lut_mask = 16'hFF24;
defparam \u1|nios|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \u1|nios|cpu|W_cmp_result (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~19 (
// Equation(s):
// \u1|nios|cpu|Equal0~19_combout  = (!\u1|nios|cpu|D_iw [5] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~19 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \u1|nios|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|Equal0~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\u1|nios|cpu|R_ctrl_br_uncond~q ) # ((\u1|nios|cpu|R_ctrl_br~q  & \u1|nios|cpu|W_cmp_result~q )))

	.dataa(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(\u1|nios|cpu|R_ctrl_br~q ),
	.datac(\u1|nios|cpu|W_cmp_result~q ),
	.datad(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~0_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & (\u1|nios|cpu|F_pc_sel_nxt~0_combout  & !\u1|nios|cpu|R_ctrl_break~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[3]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout  = (\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ) # ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~31_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[3]~6_combout 
// ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~31_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~16 .lut_mask = 16'hFFD8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N13
dffeas \u1|nios|cpu|F_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [41] = (\u1|nios|cpu|W_alu_result [5] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [3])))) # (!\u1|nios|cpu|W_alu_result [5] & 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [3]))))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ) # 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout  & \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 16'hF080;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[11]~23 (
// Equation(s):
// \u1|nios|cpu|F_iw[11]~23_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]))) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout )

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[11]~23 .lut_mask = 16'hFFB3;
defparam \u1|nios|cpu|F_iw[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \u1|nios|cpu|D_iw[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[11]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~8 (
// Equation(s):
// \u1|nios|cpu|Equal62~8_combout  = (\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~8 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  = (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & ((\u1|nios|cpu|D_iw [11]) # (!\u1|nios|cpu|D_iw [12]))))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 .lut_mask = 16'h8C00;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  = (\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal62~8_combout  $ ((\u1|nios|cpu|Equal62~13_combout )))) # (!\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|Equal62~8_combout  & 
// ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ))))

	.dataa(\u1|nios|cpu|Equal62~8_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal62~13_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 .lut_mask = 16'h5948;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|Equal62~8_combout  $ (((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  & !\u1|nios|cpu|D_iw [15])))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal62~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 .lut_mask = 16'hD020;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~0_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [23])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [18])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [23]),
	.datac(\u1|nios|cpu|D_iw [18]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~1_combout  = (\u1|nios|cpu|Equal0~14_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  & (\u1|nios|cpu|D_ctrl_exception~3_combout  & \u1|nios|cpu|D_dst_regnum[1]~0_combout )))

	.dataa(\u1|nios|cpu|Equal0~14_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~1 .lut_mask = 16'hBAAA;
defparam \u1|nios|cpu|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \u1|nios|cpu|R_dst_regnum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[4]~14 (
// Equation(s):
// \u1|nios|cpu|E_src1[4]~14_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [8])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4]~14 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \u1|nios|cpu|E_src1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[4]~14_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[2]~17 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~29_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[2]~4_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~29_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~17 .lut_mask = 16'h2230;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N15
dffeas \u1|nios|cpu|F_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [40] = (\u1|nios|cpu|F_pc [2] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\u1|nios|cpu|F_pc [2] & 
// (\u1|nios|cpu|W_alu_result [4] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(\u1|nios|cpu|F_pc [2]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .lut_mask = 16'hAC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~42 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~42_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~46_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~42 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|F_iw[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~59 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~59_combout  = (\u1|nios|cpu|D_iw[4]~0_combout  & (\u1|nios|cpu|F_iw[17]~42_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|D_iw[4]~0_combout  & ((\u1|nios|cpu|hbreak_enabled~q 
// ) # ((!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|F_iw[17]~42_combout ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~59 .lut_mask = 16'hC4F5;
defparam \u1|nios|cpu|F_iw[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \u1|nios|cpu|D_iw[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[17]~59_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~3 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~3_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [22]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [17]))) # (!\u1|nios|cpu|D_dst_regnum[0]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [17]),
	.datab(\u1|nios|cpu|D_iw [22]),
	.datac(\u1|nios|cpu|D_dst_regnum[0]~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~3 .lut_mask = 16'hCFAF;
defparam \u1|nios|cpu|D_dst_regnum[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \u1|nios|cpu|R_dst_regnum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~14 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~14_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [9]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datac(\u1|nios|cpu|D_iw [9]),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~14 .lut_mask = 16'hC088;
defparam \u1|nios|cpu|R_src2_lo[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N5
dffeas \u1|nios|cpu|E_src2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[3]~15 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[3]~15_combout  = (\u1|nios|cpu|E_src2 [3] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [3]))))) # (!\u1|nios|cpu|E_src2 [3] & ((\u1|nios|cpu|E_src1 [3] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src1 [3] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [3]),
	.datac(\u1|nios|cpu|E_src1 [3]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[3]~15 .lut_mask = 16'h7C81;
defparam \u1|nios|cpu|E_logic_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[3]~15 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[3]~15_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[3]~15_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~27_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[3]~15_combout ),
	.datab(\u1|nios|cpu|Add1~27_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3]~15 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \u1|nios|cpu|W_alu_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[3]~15_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [39] = (\u1|nios|cpu|W_alu_result [3] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [1])))) # (!\u1|nios|cpu|W_alu_result [3] & 
// (((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u1|nios|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] 
// $ (VCC)
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hF780;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hEC4C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hEC4C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hF0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hCCC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hCC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .lut_mask = 16'hF444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hDC50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~9 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~9_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~10 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~10_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[2]~9_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[2]~9_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~10 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \u1|nios|cpu|D_iw[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~0_combout  = (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & ((\u1|nios|cpu|D_iw [1]) # (\u1|nios|cpu|D_iw [2]))))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~0 .lut_mask = 16'h5040;
defparam \u1|nios|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[8]~10 (
// Equation(s):
// \u1|nios|cpu|E_st_data[8]~10_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[8]~10 .lut_mask = 16'hF0B8;
defparam \u1|nios|cpu|E_st_data[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N27
dffeas \u1|nios|cpu|d_writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\u1|nios|cpu|d_writedata [8] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [8]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hCC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hFE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hDF80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [8] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] 
// & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hF870;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hF870;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h10B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h3320;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 16'h8080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hFAD0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'h7430;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hE040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h00FE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hA020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15 .lut_mask = 16'hEFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h8084;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0070;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h4C4C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h20F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h4050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h0B08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hCBC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 .lut_mask = 16'hCDCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y29_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h1608;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hB382;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h411A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h1E20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h8DB6;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h0110;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h933D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h4C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h3388;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0082;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hE2C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFAC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFBFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hFF54;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h3230;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34]~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hEC4C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h505C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q )))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h7200;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q 
//  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hEEAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[13]~24 (
// Equation(s):
// \u1|nios|cpu|F_iw[13]~24_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[13]~24 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \u1|nios|cpu|D_iw[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[13]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~0 (
// Equation(s):
// \u1|nios|cpu|Equal62~0_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~5_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~0_combout ) # ((!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~1_combout )))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hDF88;
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~3_combout  = (\u1|nios|cpu|R_ctrl_br_nxt~1_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~5_combout  & \u1|nios|cpu|Equal0~7_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hF8F8;
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~2_combout  = (\u1|nios|cpu|Equal0~6_combout  & (((\u1|nios|cpu|Equal0~4_combout  & !\u1|nios|cpu|D_ctrl_jmp_direct~0_combout )) # (!\u1|nios|cpu|Equal0~3_combout ))) # (!\u1|nios|cpu|Equal0~6_combout  & 
// (\u1|nios|cpu|Equal0~4_combout  & ((!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ))))

	.dataa(\u1|nios|cpu|Equal0~6_combout ),
	.datab(\u1|nios|cpu|Equal0~4_combout ),
	.datac(\u1|nios|cpu|Equal0~3_combout ),
	.datad(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h0ACE;
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~4_combout  = (\u1|nios|cpu|D_ctrl_br_cmp~3_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~2_combout ) # ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N3
dffeas \u1|nios|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~0_combout  = (\u1|nios|cpu|R_ctrl_br_cmp~q  & \u1|nios|cpu|W_cmp_result~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datac(\u1|nios|cpu|W_cmp_result~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hC0C0;
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cyclone10lp_lcell_comb \u1|debug|av_readdata[0]~1 (
// Equation(s):
// \u1|debug|av_readdata[0]~1_combout  = (\u1|debug|read_0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\u1|debug|read_0~q  & ((\u1|debug|ien_AF~q )))

	.dataa(\u1|debug|read_0~q ),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\u1|debug|ien_AF~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[0]~1 .lut_mask = 16'hF5A0;
defparam \u1|debug|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N25
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1 .lut_mask = 16'h00FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .lut_mask = 16'hCC0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N4
cyclone10lp_lcell_comb \u1|led|always0~1 (
// Equation(s):
// \u1|led|always0~1_combout  = (!\u1|nios|cpu|W_alu_result [2] & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|nios|cpu|d_write~q  & !\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~1 .lut_mask = 16'h0010;
defparam \u1|led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N2
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~1 (
// Equation(s):
// \u1|esc_spi_cs|always0~1_combout  = (\u1|led|always0~1_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & \u1|esc_spi_cs|always0~0_combout )))

	.dataa(\u1|led|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|esc_spi_cs|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~1 .lut_mask = 16'h0200;
defparam \u1|esc_spi_cs|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cyclone10lp_lcell_comb \u1|esc_spi_cs|data_out~0 (
// Equation(s):
// \u1|esc_spi_cs|data_out~0_combout  = (\u1|esc_spi_cs|always0~1_combout  & (!\u1|nios|cpu|d_writedata [0])) # (!\u1|esc_spi_cs|always0~1_combout  & ((\u1|esc_spi_cs|data_out~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|esc_spi_cs|data_out~q ),
	.datad(\u1|esc_spi_cs|always0~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out~0 .lut_mask = 16'h33F0;
defparam \u1|esc_spi_cs|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \u1|esc_spi_cs|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_cs|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out .is_wysiwyg = "true";
defparam \u1|esc_spi_cs|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi_cs|readdata[0] (
// Equation(s):
// \u1|esc_spi_cs|readdata [0] = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|esc_spi_cs|data_out~q  & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|esc_spi_cs|data_out~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|readdata[0] .lut_mask = 16'h0003;
defparam \u1|esc_spi_cs|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[0]~0 (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout  = !\u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .lut_mask = 16'h00FF;
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N25
dffeas \u1|esc_spi|spi_slave_select_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \u1|esc_spi|spi_slave_select_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~0 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~0_combout  = (\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|spi_slave_select_reg [0])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [0])))

	.dataa(gnd),
	.datab(\u1|esc_spi|spi_slave_select_reg [0]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .lut_mask = 16'h3F30;
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~1 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~1_combout  = (\u1|esc_spi|data_to_cpu[2]~0_combout  & (((\u1|esc_spi|p1_data_to_cpu[0]~0_combout  & \u1|nios|cpu|W_alu_result [4])))) # (!\u1|esc_spi|data_to_cpu[2]~0_combout  & (\u1|esc_spi|rx_holding_reg [0]))

	.dataa(\u1|esc_spi|rx_holding_reg [0]),
	.datab(\u1|esc_spi|data_to_cpu[2]~0_combout ),
	.datac(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .lut_mask = 16'hE222;
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \u1|esc_spi|data_to_cpu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 16'hFFEA;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cyclone10lp_io_ibuf \esc_eepdone_input_export_pin_n1~input (
	.i(esc_eepdone_input_export_pin_n1),
	.ibar(gnd),
	.o(\esc_eepdone_input_export_pin_n1~input_o ));
// synopsys translate_off
defparam \esc_eepdone_input_export_pin_n1~input .bus_hold = "false";
defparam \esc_eepdone_input_export_pin_n1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cyclone10lp_lcell_comb \u1|esc_eepdone_input|read_mux_out (
// Equation(s):
// \u1|esc_eepdone_input|read_mux_out~combout  = (!\u1|nios|cpu|W_alu_result [2] & (\esc_eepdone_input_export_pin_n1~input_o  & !\u1|nios|cpu|W_alu_result [3]))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\esc_eepdone_input_export_pin_n1~input_o ),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_eepdone_input|read_mux_out~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_eepdone_input|read_mux_out .lut_mask = 16'h0050;
defparam \u1|esc_eepdone_input|read_mux_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \u1|esc_eepdone_input|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_eepdone_input|read_mux_out~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_eepdone_input|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_eepdone_input|readdata[0] .is_wysiwyg = "true";
defparam \u1|esc_eepdone_input|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_eepdone_input|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cyclone10lp_lcell_comb \u1|led|readdata[0] (
// Equation(s):
// \u1|led|readdata [0] = (!\u1|nios|cpu|W_alu_result [2] & (!\u1|nios|cpu|W_alu_result [3] & \u1|led|data_out~q ))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|led|data_out~q ),
	.cin(gnd),
	.combout(\u1|led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|led|readdata[0] .lut_mask = 16'h1100;
defparam \u1|led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [0] = (\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [0]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 16'hFEFC;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~31 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~31_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout  & ((\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data [0]))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data 
// [0])))) # (!\u1|nios|cpu|av_ld_rshift8~0_combout  & (\u1|mm_interconnect_0|rsp_mux|src_data [0]))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data [0]),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [0]),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~31 .lut_mask = 16'hE2AA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N1
dffeas \u1|nios|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_status~1 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_status~1_combout  = (\u1|nios|cpu|R_ctrl_wrctl_inst~q  & (!\u1|nios|cpu|D_iw [10] & (!\u1|nios|cpu|D_iw [9] & !\u1|nios|cpu|D_iw [8])))

	.dataa(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.datab(\u1|nios|cpu|D_iw [10]),
	.datac(\u1|nios|cpu|D_iw [9]),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_status~1 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|E_wrctl_status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_estatus~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_estatus~0_combout  = (\u1|nios|cpu|D_iw [6] & (!\u1|nios|cpu|D_iw [7] & \u1|nios|cpu|E_wrctl_status~1_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_estatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_estatus~0 .lut_mask = 16'h0C00;
defparam \u1|nios|cpu|E_wrctl_estatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|E_wrctl_estatus~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|E_wrctl_estatus~0_combout  & ((\u1|nios|cpu|W_estatus_reg~q )))))

	.dataa(\u1|nios|cpu|E_wrctl_estatus~0_combout ),
	.datab(\u1|nios|cpu|E_src1 [0]),
	.datac(\u1|nios|cpu|W_estatus_reg~q ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ) # ((\u1|nios|cpu|W_status_reg_pie~q  & \u1|nios|cpu|R_ctrl_exception~q ))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hEECC;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \u1|nios|cpu|W_estatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~0_combout  = (!\u1|nios|cpu|D_iw [8] & ((\u1|nios|cpu|D_iw [6] & ((\u1|nios|cpu|W_estatus_reg~q ))) # (!\u1|nios|cpu|D_iw [6] & (\u1|nios|cpu|W_status_reg_pie~q ))))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|W_estatus_reg~q ),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .lut_mask = 16'h00E2;
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|W_bstatus_reg~q  & ((\u1|nios|cpu|D_iw [6]) # ((!\u1|nios|cpu|E_wrctl_status~1_combout ) # (!\u1|nios|cpu|D_iw [7]))))

	.dataa(\u1|nios|cpu|W_bstatus_reg~q ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'h8AAA;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout  = (\u1|nios|cpu|E_wrctl_status~1_combout  & (!\u1|nios|cpu|D_iw [6] & (\u1|nios|cpu|D_iw [7] & \u1|nios|cpu|E_src1 [0])))

	.dataa(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~2 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~2_combout  = (\u1|nios|cpu|R_ctrl_break~q  & (((\u1|nios|cpu|W_status_reg_pie~q )))) # (!\u1|nios|cpu|R_ctrl_break~q  & ((\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ) # ((\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout 
// ))))

	.dataa(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datad(\u1|nios|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~2 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \u1|nios|cpu|W_bstatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_bstatus_reg_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg[0]~feeder_combout  = \u1|nios|cpu|E_src1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|W_ienable_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \u1|nios|cpu|W_ienable_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ienable_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~1 (
// Equation(s):
// \u1|esc_spi|irq_reg~1_combout  = (\u1|esc_spi|EOP~q  & ((\u1|esc_spi|iEOP_reg~q ) # ((\u1|esc_spi|iRRDY_reg~q  & \u1|esc_spi|RRDY~q )))) # (!\u1|esc_spi|EOP~q  & (((\u1|esc_spi|iRRDY_reg~q  & \u1|esc_spi|RRDY~q ))))

	.dataa(\u1|esc_spi|EOP~q ),
	.datab(\u1|esc_spi|iEOP_reg~q ),
	.datac(\u1|esc_spi|iRRDY_reg~q ),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~1 .lut_mask = 16'hF888;
defparam \u1|esc_spi|irq_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~0 (
// Equation(s):
// \u1|esc_spi|irq_reg~0_combout  = (\u1|esc_spi|iE_reg~q  & ((\u1|esc_spi|TOE~q ) # ((\u1|esc_spi|ROE~q )))) # (!\u1|esc_spi|iE_reg~q  & (\u1|esc_spi|TOE~q  & (\u1|esc_spi|iTOE_reg~q )))

	.dataa(\u1|esc_spi|iE_reg~q ),
	.datab(\u1|esc_spi|TOE~q ),
	.datac(\u1|esc_spi|iTOE_reg~q ),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~0 .lut_mask = 16'hEAC8;
defparam \u1|esc_spi|irq_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~2 (
// Equation(s):
// \u1|esc_spi|irq_reg~2_combout  = (\u1|esc_spi|ROE~q  & ((\u1|esc_spi|iROE_reg~q ) # ((!\u1|esc_spi|TRDY~0_combout  & \u1|esc_spi|iTRDY_reg~q )))) # (!\u1|esc_spi|ROE~q  & (!\u1|esc_spi|TRDY~0_combout  & (\u1|esc_spi|iTRDY_reg~q )))

	.dataa(\u1|esc_spi|ROE~q ),
	.datab(\u1|esc_spi|TRDY~0_combout ),
	.datac(\u1|esc_spi|iTRDY_reg~q ),
	.datad(\u1|esc_spi|iROE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~2 .lut_mask = 16'hBA30;
defparam \u1|esc_spi|irq_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~3 (
// Equation(s):
// \u1|esc_spi|irq_reg~3_combout  = (\u1|esc_spi|irq_reg~1_combout ) # ((\u1|esc_spi|irq_reg~0_combout ) # (\u1|esc_spi|irq_reg~2_combout ))

	.dataa(\u1|esc_spi|irq_reg~1_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|irq_reg~0_combout ),
	.datad(\u1|esc_spi|irq_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~3 .lut_mask = 16'hFFFA;
defparam \u1|esc_spi|irq_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \u1|esc_spi|irq_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|irq_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|irq_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|irq_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|irq_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[0]~1 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0] & (\u1|nios|cpu|W_ienable_reg [0] & \u1|esc_spi|irq_reg~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(\u1|nios|cpu|W_ienable_reg [0]),
	.datac(\u1|esc_spi|irq_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~1 .lut_mask = 16'h4040;
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \u1|nios|cpu|W_ipending_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~1_combout  = (\u1|nios|cpu|D_iw [7] & (\u1|nios|cpu|W_bstatus_reg~q  & ((!\u1|nios|cpu|D_iw [8])))) # (!\u1|nios|cpu|D_iw [7] & (((\u1|nios|cpu|W_ipending_reg [0] & \u1|nios|cpu|D_iw [8]))))

	.dataa(\u1|nios|cpu|W_bstatus_reg~q ),
	.datab(\u1|nios|cpu|W_ipending_reg [0]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .lut_mask = 16'h0CA0;
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~2_combout  = (\u1|nios|cpu|D_iw [6] & (\u1|nios|cpu|E_control_rd_data[0]~0_combout  & (!\u1|nios|cpu|D_iw [7]))) # (!\u1|nios|cpu|D_iw [6] & ((\u1|nios|cpu|E_control_rd_data[0]~1_combout ) # 
// ((\u1|nios|cpu|E_control_rd_data[0]~0_combout  & !\u1|nios|cpu|D_iw [7]))))

	.dataa(\u1|nios|cpu|D_iw [6]),
	.datab(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .lut_mask = 16'h5D0C;
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~3_combout  = (\u1|nios|cpu|E_control_rd_data[0]~2_combout  & ((\u1|nios|cpu|Equal135~0_combout ) # ((\u1|nios|cpu|W_ienable_reg [0] & \u1|nios|cpu|Equal135~1_combout )))) # (!\u1|nios|cpu|E_control_rd_data[0]~2_combout  & 
// (((\u1|nios|cpu|W_ienable_reg [0] & \u1|nios|cpu|Equal135~1_combout ))))

	.dataa(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.datab(\u1|nios|cpu|Equal135~0_combout ),
	.datac(\u1|nios|cpu|W_ienable_reg [0]),
	.datad(\u1|nios|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~3 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \u1|nios|cpu|W_control_rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~1_combout  = (!\u1|nios|cpu|R_ctrl_br_cmp~q  & ((\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_control_rd_data [0]))) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_alu_result [0]))))

	.dataa(\u1|nios|cpu|W_alu_result [0]),
	.datab(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|W_control_rd_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~2_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|W_rf_wr_data[0]~0_combout ) # ((\u1|nios|cpu|W_rf_wr_data[0]~1_combout ))))

	.dataa(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte0_data [0]),
	.datad(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hF3E2;
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[10]~5 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[10]~5_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [16]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(\u1|nios|cpu|D_iw [16]),
	.datad(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[10]~5 .lut_mask = 16'h00E4;
defparam \u1|nios|cpu|R_src2_lo[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \u1|nios|cpu|E_src2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[10]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[10]~8 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[10]~8_combout  = (\u1|nios|cpu|E_src2 [10] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [10]))))) # (!\u1|nios|cpu|E_src2 [10] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [10]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [10]))))

	.dataa(\u1|nios|cpu|E_src2 [10]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[10]~8 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[10]~8 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[10]~8_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[10]~8_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~41_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[10]~8_combout ),
	.datab(\u1|nios|cpu|Add1~41_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10]~8 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \u1|nios|cpu|W_alu_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[10]~8_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [46] = (\u1|nios|cpu|W_alu_result [10] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [8])))) # (!\u1|nios|cpu|W_alu_result [10] & 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [8]))))

	.dataa(\u1|nios|cpu|W_alu_result [10]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[15]~31 (
// Equation(s):
// \u1|nios|cpu|F_iw[15]~31_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[15]~31 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \u1|nios|cpu|D_iw[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[15]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (((!\u1|nios|cpu|D_iw [15] & !\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|Equal62~12_combout )) # (!\u1|nios|cpu|Equal0~7_combout )

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal62~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'h1FFF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (((!\u1|nios|cpu|Equal62~13_combout  & !\u1|nios|cpu|Equal62~3_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~0_combout )) # (!\u1|nios|cpu|Equal0~7_combout )

	.dataa(\u1|nios|cpu|Equal62~13_combout ),
	.datab(\u1|nios|cpu|Equal62~3_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'h1FFF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~15 (
// Equation(s):
// \u1|nios|cpu|Equal0~15_combout  = (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [0])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~15 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  & (!\u1|nios|cpu|Equal0~15_combout  & ((!\u1|nios|cpu|Equal62~6_combout ) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout ))))

	.dataa(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\u1|nios|cpu|Equal62~6_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datad(\u1|nios|cpu|Equal0~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (((!\u1|nios|cpu|Equal62~1_combout  & !\u1|nios|cpu|Equal62~9_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~0_combout )) # (!\u1|nios|cpu|Equal0~7_combout )

	.dataa(\u1|nios|cpu|Equal62~1_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h37FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = ((!\u1|nios|cpu|Equal62~11_combout  & !\u1|nios|cpu|Equal62~5_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\u1|nios|cpu|Equal62~11_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h5577;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  & (((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datab(\u1|nios|cpu|Equal62~5_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|Equal62~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'h0A2A;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~3_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  & \u1|nios|cpu|D_ctrl_exception~2_combout 
// )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~3 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~6_combout  = (\u1|nios|cpu|Equal62~14_combout  & ((\u1|nios|cpu|D_op_opx_rsv63~0_combout ) # ((\u1|nios|cpu|Equal62~8_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout )))) # (!\u1|nios|cpu|Equal62~14_combout  & 
// (((\u1|nios|cpu|Equal62~8_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ))))

	.dataa(\u1|nios|cpu|Equal62~14_combout ),
	.datab(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~6 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~4_combout  = (\u1|nios|cpu|D_iw [13] & (((\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~4 .lut_mask = 16'h2F00;
defparam \u1|nios|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~5_combout  = (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_ctrl_exception~4_combout ))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~5 .lut_mask = 16'h2200;
defparam \u1|nios|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~7_combout  = ((\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_exception~6_combout ) # (\u1|nios|cpu|D_ctrl_exception~5_combout )))) # (!\u1|nios|cpu|D_ctrl_exception~3_combout )

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~7 .lut_mask = 16'hBBB3;
defparam \u1|nios|cpu|D_ctrl_exception~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \u1|nios|cpu|R_ctrl_exception (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_exception~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~1_combout  = (\u1|nios|cpu|R_ctrl_exception~q ) # (\u1|nios|cpu|R_ctrl_break~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[8]~11 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~41_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[8]~16_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|Add1~41_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~11 .lut_mask = 16'h5140;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N21
dffeas \u1|nios|cpu|F_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~9 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~9_combout  = (\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|nios|cpu|F_pc_plus_one[9]~18_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt~0_combout  & ((\u1|nios|cpu|Add1~43_combout ))) 
// # (!\u1|nios|cpu|F_pc_sel_nxt~0_combout  & (\u1|nios|cpu|F_pc_plus_one[9]~18_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|Add1~43_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~9 .lut_mask = 16'hBA8A;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|R_ctrl_break~q ) # (\u1|nios|cpu|F_pc_no_crst_nxt[9]~9_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|F_pc_no_crst_nxt[9]~9_combout ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~10 .lut_mask = 16'h00FC;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \u1|nios|cpu|F_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~1_combout  = (\u1|nios|cpu|F_pc [9] & (!\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc [10] & !\u1|nios|cpu|F_pc [12])))

	.dataa(\u1|nios|cpu|F_pc [9]),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(\u1|nios|cpu|F_pc [10]),
	.datad(\u1|nios|cpu|F_pc [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0002;
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  = (!\u1|nios|cpu|F_pc [14] & (\u1|nios|cpu|F_pc [15] & (\u1|nios|cpu|F_pc [16] & !\u1|nios|cpu|F_pc [13])))

	.dataa(\u1|nios|cpu|F_pc [14]),
	.datab(\u1|nios|cpu|F_pc [15]),
	.datac(\u1|nios|cpu|F_pc [16]),
	.datad(\u1|nios|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h0040;
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & ((!\u1|mm_interconnect_0|router_001|Equal1~0_combout 
// ) # (!\u1|mm_interconnect_0|router_001|Equal1~1_combout ))))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 16'h2A00;
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ) # (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hEE00;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N13
dffeas \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & 
// !\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 16'hAB00;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout  & (((\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1] & !\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~3_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 16'h22A2;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
cyclone10lp_lcell_comb \u1|ram|wren~0 (
// Equation(s):
// \u1|ram|wren~0_combout  = (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout )) # (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout )

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u1|ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|wren~0 .lut_mask = 16'hF7FF;
defparam \u1|ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|src_data [52] & (!\u1|ram|wren~0_combout  & !\u1|mm_interconnect_0|cmd_mux_003|src_data [51]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.datab(\u1|ram|wren~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 .lut_mask = 16'h0202;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~25_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~26 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~26_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~26 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~27 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~27_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[12]~26_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ),
	.datab(\u1|nios|cpu|F_iw[12]~26_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~27 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N21
dffeas \u1|nios|cpu|D_iw[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[12]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_break~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_break~0_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_op_opx_rsv17~0_combout  & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_break~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N5
dffeas \u1|nios|cpu|R_ctrl_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_enabled~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_enabled~0_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|hbreak_enabled~q  & ((!\u1|nios|cpu|D_op_cmpge~0_combout ) # (!\u1|nios|cpu|Equal62~9_combout ))))

	.dataa(\u1|nios|cpu|hbreak_enabled~q ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|Equal62~9_combout ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled~0 .lut_mask = 16'hCEEE;
defparam \u1|nios|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \u1|nios|cpu|hbreak_enabled (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\u1|nios|cpu|hbreak_enabled~q  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|hbreak_enabled~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~29 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~29_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a78  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a78 ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~29 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~30 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~30_combout  = (\u1|nios|cpu|F_iw[14]~29_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datac(\u1|nios|cpu|F_iw[14]~29_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~30 .lut_mask = 16'hFCF0;
defparam \u1|nios|cpu|F_iw[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~57 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~57_combout  = (\u1|nios|cpu|D_iw[4]~0_combout  & (\u1|nios|cpu|F_iw[14]~30_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|D_iw[4]~0_combout  & (((\u1|nios|cpu|hbreak_enabled~q 
// ) # (!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[4]~0_combout ),
	.datab(\u1|nios|cpu|F_iw[14]~30_combout ),
	.datac(\u1|nios|cpu|hbreak_enabled~q ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~57 .lut_mask = 16'hD0DD;
defparam \u1|nios|cpu|F_iw[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N9
dffeas \u1|nios|cpu|D_iw[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_eret (
// Equation(s):
// \u1|nios|cpu|D_op_eret~combout  = (!\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|Equal62~9_combout )))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal62~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_eret .lut_mask = 16'h1000;
defparam \u1|nios|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\u1|nios|cpu|E_wrctl_status~0_combout  & ((\u1|nios|cpu|E_wrctl_status~1_combout  & ((\u1|nios|cpu|E_src1 [0]))) # (!\u1|nios|cpu|E_wrctl_status~1_combout  & (\u1|nios|cpu|W_status_reg_pie~q )))) # 
// (!\u1|nios|cpu|E_wrctl_status~0_combout  & (\u1|nios|cpu|W_status_reg_pie~q ))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|E_src1 [0]),
	.datac(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.datad(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hCAAA;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\u1|nios|cpu|Equal62~9_combout  & ((\u1|nios|cpu|D_op_cmpge~0_combout  & (\u1|nios|cpu|W_bstatus_reg~q )) # (!\u1|nios|cpu|D_op_cmpge~0_combout  & ((\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout 
// ))))) # (!\u1|nios|cpu|Equal62~9_combout  & (((\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|W_bstatus_reg~q ),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hBF80;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|D_op_eret~combout  & ((\u1|nios|cpu|W_estatus_reg~q ))) # (!\u1|nios|cpu|D_op_eret~combout  & (\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout 
// ))))

	.dataa(\u1|nios|cpu|D_op_eret~combout ),
	.datab(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datac(\u1|nios|cpu|W_estatus_reg~q ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h00E4;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \u1|nios|cpu|W_status_reg_pie (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[4]~0 (
// Equation(s):
// \u1|nios|cpu|D_iw[4]~0_combout  = ((!\u1|nios|cpu|W_ipending_reg [1] & !\u1|nios|cpu|W_ipending_reg [0])) # (!\u1|nios|cpu|W_status_reg_pie~q )

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_ipending_reg [1]),
	.datad(\u1|nios|cpu|W_ipending_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[4]~0 .lut_mask = 16'h555F;
defparam \u1|nios|cpu|D_iw[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[4]~1 (
// Equation(s):
// \u1|nios|cpu|D_iw[4]~1_combout  = (\u1|nios|cpu|D_iw[4]~0_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(\u1|nios|cpu|D_iw[4]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|hbreak_enabled~q ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[4]~1 .lut_mask = 16'hA0AA;
defparam \u1|nios|cpu|D_iw[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a69  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a69 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28 .lut_mask = 16'hF8F8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[5]~28 (
// Equation(s):
// \u1|nios|cpu|F_iw[5]~28_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ))) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout )

	.dataa(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[5]~28 .lut_mask = 16'hFDDD;
defparam \u1|nios|cpu|F_iw[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \u1|nios|cpu|D_iw[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~5_combout ) # ((\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~4_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|Equal0~4_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'h0F08;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~0_combout  & (\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout  = (\u1|nios|cpu|D_op_cmpge~0_combout  & ((\u1|nios|cpu|Equal62~0_combout ) # ((!\u1|nios|cpu|Equal0~3_combout  & \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout )))) # (!\u1|nios|cpu|D_op_cmpge~0_combout  & 
// (((!\u1|nios|cpu|Equal0~3_combout  & \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|Equal0~3_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[1]~0_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # (\u1|nios|cpu|D_logic_op_raw[1]~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datac(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[1]~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \u1|nios|cpu|R_logic_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[16]~2_combout  = (\u1|nios|cpu|E_src2 [16] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [16]))))) # (!\u1|nios|cpu|E_src2 [16] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [16]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [16]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [16]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[16]~2 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[16]~2 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[16]~2_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[16]~2_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~53_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[16]~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~53_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \u1|nios|cpu|W_alu_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[16]~2_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[52] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [52] = (\u1|nios|cpu|W_alu_result [16] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [14] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [16] 
// & (\u1|nios|cpu|F_pc [14] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|nios|cpu|W_alu_result [16]),
	.datab(\u1|nios|cpu|F_pc [14]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[52] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \u1|ram|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000593A5F80000108080400004010060100401124020080000000008000000200002000080000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h001A2B1A58FE7426C7DDB76FE076ED018E99F20CBB71292EDAD95337BD916AE000000134D36C037BFD7F32628D1803C0AD8BBFCB7E73E001800000C2218084104622D5044442930240840BC9400000083A1820F8040A0FA4ECA36524D95D6468E86204809061C120499221252A007884FA2AA041100403C4000E0207598000000000000000000000000000000F1C060180C0473CA0324028418B1C700E01C1C0381C08F3A514800404210002A00A25A0842000001107424C27E8392CA0E2C20802860005EF1E7FE54A0003FD0EE3810E7F200FED865F00028484E488301012184213209C02AFFFFC0FF46102414CCC932020019C06DAE907FEAFFD872512C01C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'hFF986580393A5DBFE00131C00001030118082040C800283F7E72310E10804091513820B600000416CA1545544323202000621440042080FE8000000000004A00000224D404C5C1E40000001060A41000004022C0000C027028FFC037D7A501022418E8018CA2001304203FA00000000C000008300A08B98A2CB2989320000C2031100FFE28114FFC00880600DEEDE41041048290240000002700000100100060000000000410410840887FF6000BFF441089FC0EC60006000000FC002000001BF1E4411450040C18004981E01553147E1D42FD00FA283286519E170C800B89EE388422ED22E8788A4004603D89D9515D6800D143395A001FDAA084A0208394FD;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h7000330003E417E02A523824D0428807EDB0FE85FE245A84C861810630487009E0426890840270192912844A4810005F82CDFFFFE051830B0E01290002C3005734A0370056A53042A345642A58256AB25158CAA201BC1826F08C16F03AA8780004122222846F0CAA84000F680800400C2202041000084442440841040480A0808094121002410410240927FE0B00C41106117FCC0282006208402000804050840008080408008000000000000000040400405EFD0A24034039A9FFFFD5022B2AB28200011A800541684088014956A14BFC2A8280D1800184800003FF01F000A218F804009F4900001000D001032830000232B8000225A5242383BFFFC180A82A;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h20402240E4201240E80001380009E1C0F4C8301190601120196068508D0A10C44408004023A0000C21A642C9440988D51206BCE05186C35B880D010250B8000A0A6000B084000048C0022400000900820007FE400802041F3838508C0484A046A0310F001B0C01244D6350044043C9182308A2608C90C56C1E75230C059803F90283FF26924C3E8303681E1864930A87D0630063300C85848DC28A82A04B03FE021DF481A5FF01CD2B2AAC490D060039386770BD5844EB73D9D02C964400F0000BC01E7A2A0F430220A10C401430022008D0004060920007F80FCC0244061464001FF00FE6A510D3A408748100099888A202080A21FFE00041FF800044020000;
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h0A0C;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~6 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~6_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~6 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~7 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~7_combout  = (\u1|nios|cpu|D_iw[4]~1_combout  & ((\u1|nios|cpu|F_iw[0]~6_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[0]~6_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~7 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|F_iw[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \u1|nios|cpu|D_iw[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~9 (
// Equation(s):
// \u1|nios|cpu|Equal0~9_combout  = (!\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [0] & \u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~9 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~10 (
// Equation(s):
// \u1|nios|cpu|Equal0~10_combout  = (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [0] & \u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~10 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~0_combout  = (!\u1|nios|cpu|Equal0~10_combout  & ((!\u1|nios|cpu|Equal0~9_combout ) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal0~9_combout ),
	.datad(\u1|nios|cpu|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic~0 .lut_mask = 16'h005F;
defparam \u1|nios|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~8 (
// Equation(s):
// \u1|nios|cpu|Equal0~8_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~8 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~combout  = ((\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [12] & \u1|nios|cpu|Equal0~8_combout ))) # (!\u1|nios|cpu|D_ctrl_logic~0_combout )

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic .lut_mask = 16'hB333;
defparam \u1|nios|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \u1|nios|cpu|R_ctrl_logic (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[2]~16 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[2]~16_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[2]~16_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~25_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~25_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2]~16 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \u1|nios|cpu|W_alu_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[2]~16_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [38] = (\u1|nios|cpu|W_alu_result [2] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [0])))) # (!\u1|nios|cpu|W_alu_result [2] & 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [1]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .lut_mask = 16'hCC0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[1]~8 (
// Equation(s):
// \u1|nios|cpu|F_iw[1]~8_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[1]~8 .lut_mask = 16'hEAFF;
defparam \u1|nios|cpu|F_iw[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \u1|nios|cpu|D_iw[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|Equal0~2_combout  = (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~2 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~7 (
// Equation(s):
// \u1|nios|cpu|Equal0~7_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|D_iw [5]))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~7 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[0]~1_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[0]~1 .lut_mask = 16'hFFD8;
defparam \u1|nios|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \u1|nios|cpu|R_logic_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[5]~12 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[5]~12_combout  = (\u1|nios|cpu|E_src2 [5] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [5]))))) # (!\u1|nios|cpu|E_src2 [5] & ((\u1|nios|cpu|E_src1 [5] & ((\u1|nios|cpu|R_logic_op [1]))) 
// # (!\u1|nios|cpu|E_src1 [5] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [5]),
	.datac(\u1|nios|cpu|E_src1 [5]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[5]~12 .lut_mask = 16'h7C81;
defparam \u1|nios|cpu|E_logic_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[5]~13 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[5]~13_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[5]~12_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~31_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[5]~12_combout ),
	.datab(\u1|nios|cpu|Add1~31_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5]~13 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \u1|nios|cpu|W_alu_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[5]~13_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~0_combout  = (\u1|nios|cpu|W_alu_result [5] & (\u1|mm_interconnect_0|router|Equal2~2_combout  & (!\u1|nios|cpu|W_alu_result [4] & !\u1|nios|cpu|W_alu_result [6])))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h0008;
defparam \u1|mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u1|mm_interconnect_0|router|Equal3~0_combout  & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ))

	.dataa(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'h2200;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|router|always1~0_combout  & (!\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|router|always1~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'h5050;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & 
// \u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout )))) # (!\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & (\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & (\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|debug|av_waitrequest~q  & \u1|mm_interconnect_0|router|Equal7~0_combout ))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|debug|av_waitrequest~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h4400;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ) # ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 16'hDCDC;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\u1|mm_interconnect_0|router|Equal1~2_combout  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 16'h0010;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ) # 
// (\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & ((\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # 
// (\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 .lut_mask = 16'hFE00;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # 
// ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  & \u1|nios|cpu|d_write~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .lut_mask = 16'hF800;
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N17
dffeas \u1|mm_interconnect_0|nios_data_master_translator|write_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent|m0_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|nios|cpu|d_write~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~0 .lut_mask = 16'h3030;
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  = (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant 
// [0] & !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  & (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h2022;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout  = 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h08FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hFF07;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0055;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hEAAA;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF0F;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|i_read_nxt~0 (
// Equation(s):
// \u1|nios|cpu|i_read_nxt~0_combout  = (!\u1|nios|cpu|W_valid~q  & ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\u1|nios|cpu|i_read~q ) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|W_valid~q ),
	.datac(\u1|nios|cpu|i_read~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|i_read_nxt~0 .lut_mask = 16'h3332;
defparam \u1|nios|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \u1|nios|cpu|i_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|i_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((!\u1|mm_interconnect_0|router_001|Equal1~1_combout ) # 
// (!\u1|mm_interconnect_0|router_001|Equal1~0_combout ))))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .lut_mask = 16'h004C;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  = (!\u1|nios|cpu|i_read~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// ((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ) # (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ))))

	.dataa(\u1|nios|cpu|i_read~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .lut_mask = 16'h4440;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout  = (!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (!\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ) # (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ))))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .lut_mask = 16'h0032;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  = (!\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & !\u1|nios|cpu|i_read~q )

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .lut_mask = 16'h0055;
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant 
// [0] & \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout )))) # (!\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & (((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0CCC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hF0F2;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N21
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0054;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))) # (!\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hCF03;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout  = (!\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|nios|cpu|i_read~q ))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1 .lut_mask = 16'h0044;
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hA8A8;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N13
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (((!\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1])) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h7500;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N27
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// !\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datab(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'hA0B0;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[3]~11 (
// Equation(s):
// \u1|nios|cpu|F_iw[3]~11_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[3]~11 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \u1|nios|cpu|D_iw[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~1_combout  = (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_iw [5]) # (\u1|nios|cpu|D_iw [2])))) # (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hA840;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~0_combout  = (\u1|nios|cpu|D_iw [3] & (((\u1|nios|cpu|D_iw [2]) # (!\u1|nios|cpu|D_iw [4])) # (!\u1|nios|cpu|D_iw [5]))) # (!\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [4]) # (\u1|nios|cpu|D_iw [5] $ (\u1|nios|cpu|D_iw 
// [2]))))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hF7BE;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~2_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ) # (!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout )))) # (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & 
// ((!\u1|nios|cpu|D_iw [0]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & (!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h43C5;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~13 (
// Equation(s):
// \u1|nios|cpu|Equal0~13_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [3] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~13 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~0_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ) # ((\u1|nios|cpu|Equal0~13_combout ) # ((!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~11_combout )))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|Equal0~13_combout ),
	.datad(\u1|nios|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~0 .lut_mask = 16'hFDFC;
defparam \u1|nios|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~1_combout  = (\u1|nios|cpu|R_src2_use_imm~0_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u1|nios|cpu|R_ctrl_br_nxt~1_combout  & \u1|nios|cpu|R_valid~q )))

	.dataa(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~1 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \u1|nios|cpu|R_src2_use_imm (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[12]~3 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[12]~3_combout  = (!\u1|nios|cpu|E_src2[10]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [18])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [18]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datad(\u1|nios|cpu|E_src2[10]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[12]~3 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|R_src2_lo[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \u1|nios|cpu|E_src2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[12]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[12]~6_combout  = (\u1|nios|cpu|E_src2 [12] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [12] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [12] & ((\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src1 [12] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [12]),
	.datab(\u1|nios|cpu|E_src1 [12]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[12]~6 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[12]~6 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[12]~6_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[12]~6_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~45_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[12]~6_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~45_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12]~6 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \u1|nios|cpu|W_alu_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[12]~6_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~2_combout  = (\u1|nios|cpu|W_alu_result [12]) # (((!\u1|mm_interconnect_0|router|Equal1~1_combout ) # (!\u1|mm_interconnect_0|router|Equal1~0_combout )) # (!\u1|nios|cpu|W_alu_result [11]))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~2 .lut_mask = 16'hBFFF;
defparam \u1|mm_interconnect_0|router|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  = (\u1|nios|cpu|W_alu_result [5]) # (((\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [6])) # (!\u1|mm_interconnect_0|router|Equal2~2_combout ))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 16'hFBBB;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  = (\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & (((!\u1|mm_interconnect_0|router|always1~1_combout  & !\u1|mm_interconnect_0|router|always1~2_combout )) # 
// (!\u1|mm_interconnect_0|router|always1~3_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datac(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u1|mm_interconnect_0|router|always1~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~1 .lut_mask = 16'h222A;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout  = (\u1|mm_interconnect_0|router|Equal1~2_combout  & (\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  & (!\u1|mm_interconnect_0|router|Equal7~0_combout  & 
// !\u1|mm_interconnect_0|router|Equal3~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~2 .lut_mask = 16'h0008;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  = (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout  & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((!\u1|mm_interconnect_0|router_001|Equal1~0_combout ) # 
// (!\u1|mm_interconnect_0|router_001|Equal1~1_combout ))))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~1_combout ),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_valid~0 .lut_mask = 16'h4C00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src2_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~1 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout  & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 16'hECCC;
defparam \u1|mm_interconnect_0|cmd_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ))

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h30F8;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N23
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N5
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q )) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF5A0;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N11
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 16'hA000;
defparam \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[4]~12 (
// Equation(s):
// \u1|nios|cpu|F_iw[4]~12_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ))) # 
// (!\u1|nios|cpu|D_iw[4]~1_combout )

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[4]~1_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[4]~12 .lut_mask = 16'hFFB3;
defparam \u1|nios|cpu|F_iw[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \u1|nios|cpu|D_iw[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~2_combout  = (!\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [1]))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~2 .lut_mask = 16'h1010;
defparam \u1|nios|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~3_combout  = (\u1|nios|cpu|D_ctrl_ld~2_combout  & ((\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )))) # (!\u1|nios|cpu|D_ctrl_ld~2_combout  & (\u1|nios|cpu|D_iw [2] & 
// ((\u1|nios|cpu|D_ctrl_ld_signed~0_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~3 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \u1|nios|cpu|R_ctrl_ld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|d_read_nxt (
// Equation(s):
// \u1|nios|cpu|d_read_nxt~combout  = (\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|E_new_inst~q ) # ((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & \u1|nios|cpu|d_read~q )))) # (!\u1|nios|cpu|R_ctrl_ld~q  & 
// (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (\u1|nios|cpu|d_read~q )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_read_nxt .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N17
dffeas \u1|nios|cpu|d_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_agent|always2~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  = (\u1|nios|cpu|d_read~q  & (((\u1|nios|cpu|d_write~q  & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q )) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ))) # (!\u1|nios|cpu|d_read~q  & (((\u1|nios|cpu|d_write~q  & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ))))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_agent|always2~0 .lut_mask = 16'h22F2;
defparam \u1|mm_interconnect_0|nios_data_master_agent|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  & ((\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ) # 
// (\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .lut_mask = 16'h00FC;
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ) # (\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ))

	.dataa(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .lut_mask = 16'hFFFA;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # ((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .lut_mask = 16'hFF80;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  = (\u1|nios|cpu|d_read~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout )))) # (!\u1|nios|cpu|d_read~q  & (((!\u1|nios|cpu|d_write~q )) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 .lut_mask = 16'hCC5F;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \u1|nios|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & \u1|nios|cpu|E_new_inst~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hCC00;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_waiting_for_data~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout )) # (!\u1|nios|cpu|d_read~q ))) # (!\u1|nios|cpu|av_ld_waiting_for_data~q  & 
// (((\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.datad(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hDFD0;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~3 (
// Equation(s):
// \u1|nios|cpu|E_stall~3_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((!\u1|nios|cpu|D_ctrl_mem32~0_combout  & \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~3 .lut_mask = 16'h8A88;
defparam \u1|nios|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~4 (
// Equation(s):
// \u1|nios|cpu|E_stall~4_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|E_stall~3_combout ) # ((\u1|nios|cpu|E_new_inst~q )))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|E_new_inst~q  & \u1|nios|cpu|R_ctrl_st~q ))))

	.dataa(\u1|nios|cpu|E_stall~3_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_new_inst~q ),
	.datad(\u1|nios|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~4 .lut_mask = 16'hF8C8;
defparam \u1|nios|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout  = \u1|nios|cpu|E_shift_rot_cnt [0] $ (VCC)
// \u1|nios|cpu|E_shift_rot_cnt[0]~6  = CARRY(\u1|nios|cpu|E_shift_rot_cnt [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N21
dffeas \u1|nios|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\u1|nios|cpu|E_src2 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout  = (\u1|nios|cpu|E_shift_rot_cnt [1] & (\u1|nios|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [1] & (!\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))
// \u1|nios|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [1] & !\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hA505;
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y27_N23
dffeas \u1|nios|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\u1|nios|cpu|E_src2 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout  = (\u1|nios|cpu|E_shift_rot_cnt [2] & ((GND) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))) # (!\u1|nios|cpu|E_shift_rot_cnt [2] & (\u1|nios|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \u1|nios|cpu|E_shift_rot_cnt[2]~10  = CARRY((\u1|nios|cpu|E_shift_rot_cnt [2]) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y27_N25
dffeas \u1|nios|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\u1|nios|cpu|E_src2 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout  = (\u1|nios|cpu|E_shift_rot_cnt [3] & (\u1|nios|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [3] & (!\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))
// \u1|nios|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [3] & !\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y27_N27
dffeas \u1|nios|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\u1|nios|cpu|E_src2 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout  = \u1|nios|cpu|E_shift_rot_cnt[3]~12  $ (\u1|nios|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y27_N29
dffeas \u1|nios|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\u1|nios|cpu|E_src2 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~1 (
// Equation(s):
// \u1|nios|cpu|E_stall~1_combout  = (\u1|nios|cpu|E_shift_rot_cnt [3]) # (\u1|nios|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~1 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~0 (
// Equation(s):
// \u1|nios|cpu|E_stall~0_combout  = (\u1|nios|cpu|E_shift_rot_cnt [0]) # ((\u1|nios|cpu|E_shift_rot_cnt [2]) # ((\u1|nios|cpu|E_shift_rot_cnt [1]) # (\u1|nios|cpu|E_new_inst~q )))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u1|nios|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~2 (
// Equation(s):
// \u1|nios|cpu|E_stall~2_combout  = (\u1|nios|cpu|E_valid_from_R~q  & (\u1|nios|cpu|R_ctrl_shift_rot~q  & ((\u1|nios|cpu|E_stall~1_combout ) # (\u1|nios|cpu|E_stall~0_combout ))))

	.dataa(\u1|nios|cpu|E_stall~1_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.datad(\u1|nios|cpu|E_stall~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~2 .lut_mask = 16'hC080;
defparam \u1|nios|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~5 (
// Equation(s):
// \u1|nios|cpu|E_stall~5_combout  = (\u1|nios|cpu|E_stall~4_combout ) # ((\u1|nios|cpu|E_stall~2_combout ) # ((\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & \u1|nios|cpu|d_write~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u1|nios|cpu|E_stall~4_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|E_stall~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~5 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_valid~0 (
// Equation(s):
// \u1|nios|cpu|W_valid~0_combout  = (!\u1|nios|cpu|E_stall~5_combout  & \u1|nios|cpu|E_valid_from_R~q )

	.dataa(\u1|nios|cpu|E_stall~5_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_valid~0 .lut_mask = 16'h5050;
defparam \u1|nios|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \u1|nios|cpu|W_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~11_combout ) # ((!\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~12_combout ))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~12_combout ),
	.datad(\u1|nios|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~0 .lut_mask = 16'h5510;
defparam \u1|nios|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~1_combout  = (\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|R_ctrl_br_nxt~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|Equal0~13_combout ),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~1 .lut_mask = 16'hCCEC;
defparam \u1|nios|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~18 (
// Equation(s):
// \u1|nios|cpu|Equal0~18_combout  = (!\u1|nios|cpu|D_dst_regnum[2]~4_combout  & (!\u1|nios|cpu|D_dst_regnum[3]~5_combout  & (!\u1|nios|cpu|D_dst_regnum[0]~3_combout  & !\u1|nios|cpu|D_dst_regnum[1]~1_combout )))

	.dataa(\u1|nios|cpu|D_dst_regnum[2]~4_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[0]~3_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~18 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~2_combout  = (!\u1|nios|cpu|D_wr_dst_reg~0_combout  & (!\u1|nios|cpu|D_wr_dst_reg~1_combout  & ((\u1|nios|cpu|D_dst_regnum[4]~6_combout ) # (!\u1|nios|cpu|Equal0~18_combout ))))

	.dataa(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.datab(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.datac(\u1|nios|cpu|Equal0~18_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~2 .lut_mask = 16'h1101;
defparam \u1|nios|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \u1|nios|cpu|R_wr_dst_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wren (
// Equation(s):
// \u1|nios|cpu|W_rf_wren~combout  = (\u1|rst_controller|r_sync_rst~q ) # ((\u1|nios|cpu|W_valid~q  & \u1|nios|cpu|R_wr_dst_reg~q ))

	.dataa(\u1|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_valid~q ),
	.datad(\u1|nios|cpu|R_wr_dst_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wren .lut_mask = 16'hFAAA;
defparam \u1|nios|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \u1|nios|cpu|d_writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cyclone10lp_lcell_comb \u1|led|always0~2 (
// Equation(s):
// \u1|led|always0~2_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\u1|led|always0~1_combout  & \u1|led|always0~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datac(\u1|led|always0~1_combout ),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|led|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~2 .lut_mask = 16'h1000;
defparam \u1|led|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cyclone10lp_lcell_comb \u1|led|data_out~0 (
// Equation(s):
// \u1|led|data_out~0_combout  = (\u1|led|always0~2_combout  & (\u1|nios|cpu|d_writedata [0])) # (!\u1|led|always0~2_combout  & ((\u1|led|data_out~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|led|data_out~q ),
	.datad(\u1|led|always0~2_combout ),
	.cin(gnd),
	.combout(\u1|led|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|data_out~0 .lut_mask = 16'hCCF0;
defparam \u1|led|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N17
dffeas \u1|led|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|led|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|led|data_out .is_wysiwyg = "true";
defparam \u1|led|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~1 (
// Equation(s):
// \u1|esc_spi|Equal9~1_combout  = ((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(gnd),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~1 .lut_mask = 16'h77FF;
defparam \u1|esc_spi|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N29
dffeas \u1|esc_spi|stateZero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|stateZero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|stateZero .is_wysiwyg = "true";
defparam \u1|esc_spi|stateZero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|SS_n~0 (
// Equation(s):
// \u1|esc_spi|SS_n~0_combout  = (\u1|esc_spi|spi_slave_select_reg [0]) # ((!\u1|esc_spi|SSO_reg~q  & ((!\u1|esc_spi|transmitting~q ) # (!\u1|esc_spi|stateZero~q ))))

	.dataa(\u1|esc_spi|stateZero~q ),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [0]),
	.datad(\u1|esc_spi|SSO_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|SS_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SS_n~0 .lut_mask = 16'hF0F7;
defparam \u1|esc_spi|SS_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cyclone10lp_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N1
cyclone10lp_io_ibuf \reserved_reset_n~input (
	.i(reserved_reset_n),
	.ibar(gnd),
	.o(\reserved_reset_n~input_o ));
// synopsys translate_off
defparam \reserved_reset_n~input .bus_hold = "false";
defparam \reserved_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
