
FC_inzynierka_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e88  080001e0  080001e0  000011e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e90  08009068  08009068  0000a068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aef8  0800aef8  0000c05c  2**0
                  CONTENTS
  4 .ARM          00000008  0800aef8  0800aef8  0000bef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af00  0800af00  0000c05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af00  0800af00  0000bf00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af04  0800af04  0000bf04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800af08  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c4  20000060  0800af64  0000c060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000824  0800af64  0000c824  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e46  00000000  00000000  0000c08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002541  00000000  00000000  0001fed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  00022418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000103b  00000000  00000000  000238b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000231de  00000000  00000000  000248f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ac0  00000000  00000000  00047ad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de0db  00000000  00000000  0005e591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013c66c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c5c  00000000  00000000  0013c6b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0014230c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009050 	.word	0x08009050

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08009050 	.word	0x08009050

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	@ 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	3a01      	subs	r2, #1
 8000b16:	bf28      	it	cs
 8000b18:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b1c:	d2ed      	bcs.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <a_mpu6500_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mpu6500_read(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	607a      	str	r2, [r7, #4]
 8000f72:	461a      	mov	r2, r3
 8000f74:	460b      	mov	r3, r1
 8000f76:	72fb      	strb	r3, [r7, #11]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                     /* if iic interface */
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d10e      	bne.n	8000fa4 <a_mpu6500_read+0x3c>
    {
        if (handle->iic_read(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* read data */
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	68dc      	ldr	r4, [r3, #12]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	7818      	ldrb	r0, [r3, #0]
 8000f8e:	893b      	ldrh	r3, [r7, #8]
 8000f90:	7af9      	ldrb	r1, [r7, #11]
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	47a0      	blx	r4
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <a_mpu6500_read+0x38>
        {
            return 1;                                                                 /* return error */
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e010      	b.n	8000fc2 <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e00e      	b.n	8000fc2 <a_mpu6500_read+0x5a>
        }
    }
    else                                                                              /* spi interface */
    {
        if (handle->spi_read(reg | 0x80, (uint8_t *)buf, len) != 0)                   /* read data */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	69db      	ldr	r3, [r3, #28]
 8000fa8:	7afa      	ldrb	r2, [r7, #11]
 8000faa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000fae:	b2d0      	uxtb	r0, r2
 8000fb0:	893a      	ldrh	r2, [r7, #8]
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	4798      	blx	r3
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <a_mpu6500_read+0x58>
        {
            return 1;                                                                 /* return error */
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e000      	b.n	8000fc2 <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000fc0:	2300      	movs	r3, #0
        }
    }
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd90      	pop	{r4, r7, pc}

08000fca <a_mpu6500_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mpu6500_write(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000fca:	b590      	push	{r4, r7, lr}
 8000fcc:	b085      	sub	sp, #20
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	60f8      	str	r0, [r7, #12]
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	72fb      	strb	r3, [r7, #11]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                      /* if iic interface */
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d10e      	bne.n	8001006 <a_mpu6500_write+0x3c>
    {
        if (handle->iic_write(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* write data */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	691c      	ldr	r4, [r3, #16]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	7818      	ldrb	r0, [r3, #0]
 8000ff0:	893b      	ldrh	r3, [r7, #8]
 8000ff2:	7af9      	ldrb	r1, [r7, #11]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	47a0      	blx	r4
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <a_mpu6500_write+0x38>
        {
            return 1;                                                                  /* return error */
 8000ffe:	2301      	movs	r3, #1
 8001000:	e010      	b.n	8001024 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 8001002:	2300      	movs	r3, #0
 8001004:	e00e      	b.n	8001024 <a_mpu6500_write+0x5a>
        }
    }
    else                                                                               /* spi interface */
    {
        if (handle->spi_write(reg & (~0x80), (uint8_t *)buf, len) != 0)                /* write data */
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	6a1b      	ldr	r3, [r3, #32]
 800100a:	7afa      	ldrb	r2, [r7, #11]
 800100c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001010:	b2d0      	uxtb	r0, r2
 8001012:	893a      	ldrh	r2, [r7, #8]
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	4798      	blx	r3
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <a_mpu6500_write+0x58>
        {
            return 1;                                                                  /* return error */
 800101e:	2301      	movs	r3, #1
 8001020:	e000      	b.n	8001024 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 8001022:	2300      	movs	r3, #0
        }
    }
}
 8001024:	4618      	mov	r0, r3
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	bd90      	pop	{r4, r7, pc}

0800102c <a_mpu6500_deinit>:
 *            - 0 success
 *            - 1 deinit failed
 * @note      none
 */
static uint8_t a_mpu6500_deinit(mpu6500_handle_t *handle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)        /* if iic interface */
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800103a:	2b00      	cmp	r3, #0
 800103c:	d109      	bne.n	8001052 <a_mpu6500_deinit+0x26>
    {
        if (handle->iic_deinit() != 0)                   /* iic deinit */
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	4798      	blx	r3
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <a_mpu6500_deinit+0x22>
        {
            return 1;                                    /* return error */
 800104a:	2301      	movs	r3, #1
 800104c:	e00a      	b.n	8001064 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800104e:	2300      	movs	r3, #0
 8001050:	e008      	b.n	8001064 <a_mpu6500_deinit+0x38>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                   /* if spi interface */
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	699b      	ldr	r3, [r3, #24]
 8001056:	4798      	blx	r3
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <a_mpu6500_deinit+0x36>
        {
            return 1;                                    /* return error */
 800105e:	2301      	movs	r3, #1
 8001060:	e000      	b.n	8001064 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 8001062:	2300      	movs	r3, #0
        }
    }
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <mpu6500_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_interface(mpu6500_handle_t *handle, mpu6500_interface_t interface)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <mpu6500_set_interface+0x16>
    {
        return 2;                                /* return error */
 800107e:	2302      	movs	r3, #2
 8001080:	e004      	b.n	800108c <mpu6500_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;        /* set interface */
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	78fa      	ldrb	r2, [r7, #3]
 8001086:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
    return 0;                                    /* success return 0 */
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <mpu6500_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_addr_pin(mpu6500_handle_t *handle, mpu6500_address_t addr_pin)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d101      	bne.n	80010ae <mpu6500_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 80010aa:	2302      	movs	r3, #2
 80010ac:	e003      	b.n	80010b6 <mpu6500_set_addr_pin+0x1e>
    }

    handle->iic_addr = (uint8_t)addr_pin;        /* set iic addr */
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	78fa      	ldrb	r2, [r7, #3]
 80010b2:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <mpu6500_init>:
 *            - 4 reset failed
 *            - 5 id is invalid
 * @note      none
 */
uint8_t mpu6500_init(mpu6500_handle_t *handle)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;
    uint32_t timeout;
  
    if (handle == NULL)                                                             /* check handle */
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <mpu6500_init+0x12>
    {
        return 2;                                                                   /* return error */
 80010d2:	2302      	movs	r3, #2
 80010d4:	e0fb      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d101      	bne.n	80010e2 <mpu6500_init+0x1e>
    {
        return 3;                                                                   /* return error */
 80010de:	2303      	movs	r3, #3
 80010e0:	e0f5      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d105      	bne.n	80010f6 <mpu6500_init+0x32>
    {
        handle->debug_print("mpu6500: iic_init is null.\n");                        /* iic_init is null */
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ee:	487a      	ldr	r0, [pc, #488]	@ (80012d8 <mpu6500_init+0x214>)
 80010f0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80010f2:	2303      	movs	r3, #3
 80010f4:	e0eb      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d105      	bne.n	800110a <mpu6500_init+0x46>
    {
        handle->debug_print("mpu6500: iic_deinit is null.\n");                      /* iic_deinit is null */
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001102:	4876      	ldr	r0, [pc, #472]	@ (80012dc <mpu6500_init+0x218>)
 8001104:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001106:	2303      	movs	r3, #3
 8001108:	e0e1      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->iic_read == NULL)                                                   /* check iic_read */
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d105      	bne.n	800111e <mpu6500_init+0x5a>
    {
        handle->debug_print("mpu6500: iic_read is null.\n");                        /* iic_read is null */
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	4872      	ldr	r0, [pc, #456]	@ (80012e0 <mpu6500_init+0x21c>)
 8001118:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800111a:	2303      	movs	r3, #3
 800111c:	e0d7      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->iic_write == NULL)                                                  /* check iic_write */
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d105      	bne.n	8001132 <mpu6500_init+0x6e>
    {
        handle->debug_print("mpu6500: iic_write is null.\n");                       /* iic_write is null */
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800112a:	486e      	ldr	r0, [pc, #440]	@ (80012e4 <mpu6500_init+0x220>)
 800112c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800112e:	2303      	movs	r3, #3
 8001130:	e0cd      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->spi_init == NULL)                                                   /* check spi_init */
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d105      	bne.n	8001146 <mpu6500_init+0x82>
    {
        handle->debug_print("mpu6500: spi_init is null.\n");                        /* spi_init is null */
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113e:	486a      	ldr	r0, [pc, #424]	@ (80012e8 <mpu6500_init+0x224>)
 8001140:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001142:	2303      	movs	r3, #3
 8001144:	e0c3      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->spi_deinit == NULL)                                                 /* check spi_deinit */
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d105      	bne.n	800115a <mpu6500_init+0x96>
    {
        handle->debug_print("mpu6500: spi_deinit is null.\n");                      /* spi_deinit is null */
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001152:	4866      	ldr	r0, [pc, #408]	@ (80012ec <mpu6500_init+0x228>)
 8001154:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001156:	2303      	movs	r3, #3
 8001158:	e0b9      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->spi_read == NULL)                                                   /* check spi_read */
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d105      	bne.n	800116e <mpu6500_init+0xaa>
    {
        handle->debug_print("mpu6500: spi_read is null.\n");                        /* spi_read is null */
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001166:	4862      	ldr	r0, [pc, #392]	@ (80012f0 <mpu6500_init+0x22c>)
 8001168:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800116a:	2303      	movs	r3, #3
 800116c:	e0af      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->spi_write == NULL)                                                  /* check spi_write */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d105      	bne.n	8001182 <mpu6500_init+0xbe>
    {
        handle->debug_print("mpu6500: spi_write is null.\n");                       /* spi_write is null */
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117a:	485e      	ldr	r0, [pc, #376]	@ (80012f4 <mpu6500_init+0x230>)
 800117c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800117e:	2303      	movs	r3, #3
 8001180:	e0a5      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <mpu6500_init+0xd2>
    {
        handle->debug_print("mpu6500: delay_ms is null.\n");                        /* delay_ms is null */
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	485a      	ldr	r0, [pc, #360]	@ (80012f8 <mpu6500_init+0x234>)
 8001190:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001192:	2303      	movs	r3, #3
 8001194:	e09b      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (handle->receive_callback == NULL)                                           /* check receive_callback */
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <mpu6500_init+0xe6>
    {
        handle->debug_print("mpu6500: receive_callback is null.\n");                /* receive_callback is null */
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a2:	4856      	ldr	r0, [pc, #344]	@ (80012fc <mpu6500_init+0x238>)
 80011a4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011a6:	2303      	movs	r3, #3
 80011a8:	e091      	b.n	80012ce <mpu6500_init+0x20a>
    }
    
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                   /* if iic interface */
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d10d      	bne.n	80011d0 <mpu6500_init+0x10c>
    {
        res = handle->iic_init();                                                   /* iic init */
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	4798      	blx	r3
 80011ba:	4603      	mov	r3, r0
 80011bc:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80011be:	7afb      	ldrb	r3, [r7, #11]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d013      	beq.n	80011ec <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: iic init failed.\n");                     /* iic init failed */
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011c8:	484d      	ldr	r0, [pc, #308]	@ (8001300 <mpu6500_init+0x23c>)
 80011ca:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 80011cc:	2301      	movs	r3, #1
 80011ce:	e07e      	b.n	80012ce <mpu6500_init+0x20a>
        }
    }
    else                                                                            /* if spi interface */
    {
        res = handle->spi_init();                                                   /* spi init */
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4798      	blx	r3
 80011d6:	4603      	mov	r3, r0
 80011d8:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80011da:	7afb      	ldrb	r3, [r7, #11]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d005      	beq.n	80011ec <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: spi init failed.\n");                     /* spi init failed */
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e4:	4847      	ldr	r0, [pc, #284]	@ (8001304 <mpu6500_init+0x240>)
 80011e6:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 80011e8:	2301      	movs	r3, #1
 80011ea:	e070      	b.n	80012ce <mpu6500_init+0x20a>
        }
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_WHO_AM_I, &prev, 1);                   /* read who am I */
 80011ec:	f107 020a 	add.w	r2, r7, #10
 80011f0:	2301      	movs	r3, #1
 80011f2:	2175      	movs	r1, #117	@ 0x75
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff feb7 	bl	8000f68 <a_mpu6500_read>
 80011fa:	4603      	mov	r3, r0
 80011fc:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 80011fe:	7afb      	ldrb	r3, [r7, #11]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d008      	beq.n	8001216 <mpu6500_init+0x152>
    {
        handle->debug_print("mpu6500: read who am i failed.\n");                    /* read who am I failed */
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001208:	483f      	ldr	r0, [pc, #252]	@ (8001308 <mpu6500_init+0x244>)
 800120a:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f7ff ff0d 	bl	800102c <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 8001212:	2305      	movs	r3, #5
 8001214:	e05b      	b.n	80012ce <mpu6500_init+0x20a>
    }
    if (prev != 0x70)                                                               /* check the id */
 8001216:	7abb      	ldrb	r3, [r7, #10]
 8001218:	2b70      	cmp	r3, #112	@ 0x70
 800121a:	d008      	beq.n	800122e <mpu6500_init+0x16a>
    {
        handle->debug_print("mpu6500: id is invalid.\n");                           /* id is invalid */
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001220:	483a      	ldr	r0, [pc, #232]	@ (800130c <mpu6500_init+0x248>)
 8001222:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff ff01 	bl	800102c <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 800122a:	2305      	movs	r3, #5
 800122c:	e04f      	b.n	80012ce <mpu6500_init+0x20a>
    }
    
    prev = 1 << 7;                                                                  /* reset the device */
 800122e:	2380      	movs	r3, #128	@ 0x80
 8001230:	72bb      	strb	r3, [r7, #10]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);                /* write pwr mgmt 1 */
 8001232:	f107 020a 	add.w	r2, r7, #10
 8001236:	2301      	movs	r3, #1
 8001238:	216b      	movs	r1, #107	@ 0x6b
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff fec5 	bl	8000fca <a_mpu6500_write>
 8001240:	4603      	mov	r3, r0
 8001242:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 8001244:	7afb      	ldrb	r3, [r7, #11]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d008      	beq.n	800125c <mpu6500_init+0x198>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");                 /* write pwr mgmt 1 failed */
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800124e:	4830      	ldr	r0, [pc, #192]	@ (8001310 <mpu6500_init+0x24c>)
 8001250:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff feea 	bl	800102c <a_mpu6500_deinit>
        
        return 4;                                                                   /* return error */
 8001258:	2304      	movs	r3, #4
 800125a:	e038      	b.n	80012ce <mpu6500_init+0x20a>
    }
    handle->delay_ms(10);                                                           /* delay 10 ms */
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001260:	200a      	movs	r0, #10
 8001262:	4798      	blx	r3
    timeout = 100;                                                                  /* set the timeout 1000 ms */
 8001264:	2364      	movs	r3, #100	@ 0x64
 8001266:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 8001268:	e029      	b.n	80012be <mpu6500_init+0x1fa>
    {
        res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);             /* read pwr mgmt 1 */
 800126a:	f107 020a 	add.w	r2, r7, #10
 800126e:	2301      	movs	r3, #1
 8001270:	216b      	movs	r1, #107	@ 0x6b
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff fe78 	bl	8000f68 <a_mpu6500_read>
 8001278:	4603      	mov	r3, r0
 800127a:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 800127c:	7afb      	ldrb	r3, [r7, #11]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d008      	beq.n	8001294 <mpu6500_init+0x1d0>
        {
            handle->debug_print("mpu6500: read pwr mgmt 1 failed.\n");              /* read pwr mgmt 1 failed */
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001286:	4823      	ldr	r0, [pc, #140]	@ (8001314 <mpu6500_init+0x250>)
 8001288:	4798      	blx	r3
            (void)a_mpu6500_deinit(handle);                                         /* iic or spi deinit */
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff fece 	bl	800102c <a_mpu6500_deinit>
            
            return 4;                                                               /* return error */
 8001290:	2304      	movs	r3, #4
 8001292:	e01c      	b.n	80012ce <mpu6500_init+0x20a>
        }
        if ((prev & (1 << 7)) == 0)                                                 /* check the result */
 8001294:	7abb      	ldrb	r3, [r7, #10]
 8001296:	b25b      	sxtb	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	db09      	blt.n	80012b0 <mpu6500_init+0x1ec>
        {
            handle->inited = 1;                                                     /* flag the inited bit */
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2201      	movs	r2, #1
 80012a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            handle->dmp_inited = 0;                                                 /* flag closed */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            
            return 0;                                                               /* success return 0 */
 80012ac:	2300      	movs	r3, #0
 80012ae:	e00e      	b.n	80012ce <mpu6500_init+0x20a>
        }
        handle->delay_ms(10);                                                       /* delay 10 ms */
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b4:	200a      	movs	r0, #10
 80012b6:	4798      	blx	r3
        timeout--;                                                                  /* timeout-- */
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d1d2      	bne.n	800126a <mpu6500_init+0x1a6>
    }
    
    handle->debug_print("mpu6500: reset failed.\n");                                /* reset failed */
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c8:	4813      	ldr	r0, [pc, #76]	@ (8001318 <mpu6500_init+0x254>)
 80012ca:	4798      	blx	r3
   
    return 4;                                                                       /* return error */
 80012cc:	2304      	movs	r3, #4
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	08009484 	.word	0x08009484
 80012dc:	080094a0 	.word	0x080094a0
 80012e0:	080094c0 	.word	0x080094c0
 80012e4:	080094dc 	.word	0x080094dc
 80012e8:	080094fc 	.word	0x080094fc
 80012ec:	08009518 	.word	0x08009518
 80012f0:	08009538 	.word	0x08009538
 80012f4:	08009554 	.word	0x08009554
 80012f8:	08009574 	.word	0x08009574
 80012fc:	08009590 	.word	0x08009590
 8001300:	080095b4 	.word	0x080095b4
 8001304:	080095d0 	.word	0x080095d0
 8001308:	080095ec 	.word	0x080095ec
 800130c:	0800960c 	.word	0x0800960c
 8001310:	08009628 	.word	0x08009628
 8001314:	0800964c 	.word	0x0800964c
 8001318:	08009670 	.word	0x08009670

0800131c <mpu6500_deinit>:
 *            - 3 handle is not initialized
 *            - 4 enter sleep mode failed
 * @note      none
 */
uint8_t mpu6500_deinit(mpu6500_handle_t *handle)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                         /* check handle */
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <mpu6500_deinit+0x12>
    {
        return 2;                                                               /* return error */
 800132a:	2302      	movs	r3, #2
 800132c:	e031      	b.n	8001392 <mpu6500_deinit+0x76>
    }
    if (handle->inited != 1)                                                    /* check handle initialization */
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001334:	2b01      	cmp	r3, #1
 8001336:	d001      	beq.n	800133c <mpu6500_deinit+0x20>
    {
        return 3;                                                               /* return error */
 8001338:	2303      	movs	r3, #3
 800133a:	e02a      	b.n	8001392 <mpu6500_deinit+0x76>
    }
    
    prev = (1 << 6) | (1 << 3) | (7 << 0);                                      /* enter sleep mode */
 800133c:	234f      	movs	r3, #79	@ 0x4f
 800133e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);            /* write pwr mgmt 1 */
 8001340:	f107 020e 	add.w	r2, r7, #14
 8001344:	2301      	movs	r3, #1
 8001346:	216b      	movs	r1, #107	@ 0x6b
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff fe3e 	bl	8000fca <a_mpu6500_write>
 800134e:	4603      	mov	r3, r0
 8001350:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d005      	beq.n	8001364 <mpu6500_deinit+0x48>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");             /* write pwr mgmt 1 failed */
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135c:	480f      	ldr	r0, [pc, #60]	@ (800139c <mpu6500_deinit+0x80>)
 800135e:	4798      	blx	r3
       
        return 4;                                                               /* return error */
 8001360:	2304      	movs	r3, #4
 8001362:	e016      	b.n	8001392 <mpu6500_deinit+0x76>
    }
    res = a_mpu6500_deinit(handle);                                             /* deinit */
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fe61 	bl	800102c <a_mpu6500_deinit>
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <mpu6500_deinit+0x64>
    {
        handle->debug_print("mpu6500: deinit failed.\n");                       /* deinit failed */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001378:	4809      	ldr	r0, [pc, #36]	@ (80013a0 <mpu6500_deinit+0x84>)
 800137a:	4798      	blx	r3
       
        return 1;                                                               /* return error */
 800137c:	2301      	movs	r3, #1
 800137e:	e008      	b.n	8001392 <mpu6500_deinit+0x76>
    }
    handle->inited = 0;                                                         /* flag closed */
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2200      	movs	r2, #0
 8001384:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    handle->dmp_inited = 0;                                                     /* flag closed */
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    return 0;                                                                   /* success return 0 */
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	08009628 	.word	0x08009628
 80013a0:	08009688 	.word	0x08009688

080013a4 <mpu6500_read>:
uint8_t mpu6500_read(mpu6500_handle_t *handle,
                     int16_t (*accel_raw)[3], float (*accel_g)[3],
                     int16_t (*gyro_raw)[3], float (*gyro_dps)[3],
                     uint16_t *len
                    )
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t accel_conf;
    uint8_t gyro_conf;
    
    if (handle == NULL)                                                                            /* check handle */
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d102      	bne.n	80013be <mpu6500_read+0x1a>
    {
        return 2;                                                                                  /* return error */
 80013b8:	2302      	movs	r3, #2
 80013ba:	f000 be7c 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    if (handle->inited != 1)                                                                       /* check handle initialization */
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d002      	beq.n	80013ce <mpu6500_read+0x2a>
    {
        return 3;                                                                                  /* return error */
 80013c8:	2303      	movs	r3, #3
 80013ca:	f000 be74 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    if ((*len) == 0)                                                                               /* check length */
 80013ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d106      	bne.n	80013e4 <mpu6500_read+0x40>
    {
        handle->debug_print("mpu6500: length is zero.\n");                                         /* length is zero */
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013da:	486a      	ldr	r0, [pc, #424]	@ (8001584 <mpu6500_read+0x1e0>)
 80013dc:	4798      	blx	r3
                                                                                                  
        return 4;                                                                                  /* return error */
 80013de:	2304      	movs	r3, #4
 80013e0:	f000 be69 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    if (handle->dmp_inited != 0)                                                                   /* check dmp initialization */
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d006      	beq.n	80013fc <mpu6500_read+0x58>
    {
        handle->debug_print("mpu6500: dmp is running.\n");                                         /* dmp is running */
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f2:	4865      	ldr	r0, [pc, #404]	@ (8001588 <mpu6500_read+0x1e4>)
 80013f4:	4798      	blx	r3
        
        return 5;                                                                                  /* return error */
 80013f6:	2305      	movs	r3, #5
 80013f8:	f000 be5d 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);                      /* read config */
 80013fc:	f107 0219 	add.w	r2, r7, #25
 8001400:	2301      	movs	r3, #1
 8001402:	216a      	movs	r1, #106	@ 0x6a
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f7ff fdaf 	bl	8000f68 <a_mpu6500_read>
 800140a:	4603      	mov	r3, r0
 800140c:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 800140e:	7f7b      	ldrb	r3, [r7, #29]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d006      	beq.n	8001422 <mpu6500_read+0x7e>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                                  /* read user ctrl failed */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001418:	485c      	ldr	r0, [pc, #368]	@ (800158c <mpu6500_read+0x1e8>)
 800141a:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 800141c:	2301      	movs	r3, #1
 800141e:	f000 be4a 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&accel_conf, 1);             /* read accel config */
 8001422:	f107 0218 	add.w	r2, r7, #24
 8001426:	2301      	movs	r3, #1
 8001428:	211c      	movs	r1, #28
 800142a:	68f8      	ldr	r0, [r7, #12]
 800142c:	f7ff fd9c 	bl	8000f68 <a_mpu6500_read>
 8001430:	4603      	mov	r3, r0
 8001432:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001434:	7f7b      	ldrb	r3, [r7, #29]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d006      	beq.n	8001448 <mpu6500_read+0xa4>
    {
        handle->debug_print("mpu6500: read accel config failed.\n");                               /* read accel config failed */
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800143e:	4854      	ldr	r0, [pc, #336]	@ (8001590 <mpu6500_read+0x1ec>)
 8001440:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 8001442:	2301      	movs	r3, #1
 8001444:	f000 be37 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&gyro_conf, 1);               /* read gyro config */
 8001448:	f107 0217 	add.w	r2, r7, #23
 800144c:	2301      	movs	r3, #1
 800144e:	211b      	movs	r1, #27
 8001450:	68f8      	ldr	r0, [r7, #12]
 8001452:	f7ff fd89 	bl	8000f68 <a_mpu6500_read>
 8001456:	4603      	mov	r3, r0
 8001458:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 800145a:	7f7b      	ldrb	r3, [r7, #29]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d006      	beq.n	800146e <mpu6500_read+0xca>
    {
        handle->debug_print("mpu6500: read gyro config failed.\n");                                /* read gyro config failed */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001464:	484b      	ldr	r0, [pc, #300]	@ (8001594 <mpu6500_read+0x1f0>)
 8001466:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 8001468:	2301      	movs	r3, #1
 800146a:	f000 be24 	b.w	80020b6 <mpu6500_read+0xd12>
    }
    accel_conf = (accel_conf >> 3) & 0x3;                                                          /* get the accel conf */
 800146e:	7e3b      	ldrb	r3, [r7, #24]
 8001470:	08db      	lsrs	r3, r3, #3
 8001472:	b2db      	uxtb	r3, r3
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	b2db      	uxtb	r3, r3
 800147a:	763b      	strb	r3, [r7, #24]
    gyro_conf = (gyro_conf >> 3) & 0x3;                                                            /* get the gyro conf */
 800147c:	7dfb      	ldrb	r3, [r7, #23]
 800147e:	08db      	lsrs	r3, r3, #3
 8001480:	b2db      	uxtb	r3, r3
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	b2db      	uxtb	r3, r3
 8001488:	75fb      	strb	r3, [r7, #23]
    if ((prev & (1 << 6)) != 0)                                                                    /* if fifo mode */
 800148a:	7e7b      	ldrb	r3, [r7, #25]
 800148c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 8430 	beq.w	8001cf6 <mpu6500_read+0x952>
        uint8_t conf;
        uint8_t buf[2];
        uint16_t count;
        uint16_t i;
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&conf, 1);                    /* read fifo enable */
 8001496:	f107 0216 	add.w	r2, r7, #22
 800149a:	2301      	movs	r3, #1
 800149c:	2123      	movs	r1, #35	@ 0x23
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f7ff fd62 	bl	8000f68 <a_mpu6500_read>
 80014a4:	4603      	mov	r3, r0
 80014a6:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80014a8:	7f7b      	ldrb	r3, [r7, #29]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d006      	beq.n	80014bc <mpu6500_read+0x118>
        {
            handle->debug_print("mpu6500: read fifo enable failed.\n");                            /* read fifo enable failed */
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b2:	4839      	ldr	r0, [pc, #228]	@ (8001598 <mpu6500_read+0x1f4>)
 80014b4:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80014b6:	2301      	movs	r3, #1
 80014b8:	f000 bdfd 	b.w	80020b6 <mpu6500_read+0xd12>
        }
        if (conf != 0x78)                                                                          /* check the conf */
 80014bc:	7dbb      	ldrb	r3, [r7, #22]
 80014be:	2b78      	cmp	r3, #120	@ 0x78
 80014c0:	d006      	beq.n	80014d0 <mpu6500_read+0x12c>
        {
            handle->debug_print("mpu6500: fifo conf is error.\n");                                 /* fifo conf is error */
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	4835      	ldr	r0, [pc, #212]	@ (800159c <mpu6500_read+0x1f8>)
 80014c8:	4798      	blx	r3
                                                                                                      
            return 6;                                                                              /* return error */
 80014ca:	2306      	movs	r3, #6
 80014cc:	f000 bdf3 	b.w	80020b6 <mpu6500_read+0xd12>
        }
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_COUNTH, (uint8_t *)buf, 2);                  /* read fifo count */
 80014d0:	f107 0214 	add.w	r2, r7, #20
 80014d4:	2302      	movs	r3, #2
 80014d6:	2172      	movs	r1, #114	@ 0x72
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f7ff fd45 	bl	8000f68 <a_mpu6500_read>
 80014de:	4603      	mov	r3, r0
 80014e0:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80014e2:	7f7b      	ldrb	r3, [r7, #29]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d006      	beq.n	80014f6 <mpu6500_read+0x152>
        {
            handle->debug_print("mpu6500: read fifo count failed.\n");                             /* read fifo count failed */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ec:	482c      	ldr	r0, [pc, #176]	@ (80015a0 <mpu6500_read+0x1fc>)
 80014ee:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80014f0:	2301      	movs	r3, #1
 80014f2:	f000 bde0 	b.w	80020b6 <mpu6500_read+0xd12>
        }
        
        count = (uint16_t)(((uint16_t)buf[0] << 8) | buf[1]);                                      /* set count */
 80014f6:	7d3b      	ldrb	r3, [r7, #20]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	7d7b      	ldrb	r3, [r7, #21]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	837b      	strh	r3, [r7, #26]
        count = (count < 1024) ? count : 1024;                                                     /* just the counter */
 8001506:	8b7b      	ldrh	r3, [r7, #26]
 8001508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800150c:	bf28      	it	cs
 800150e:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8001512:	837b      	strh	r3, [r7, #26]
        count = (count < ((*len) * 12)) ? count : ((*len) * 12);                                   /* just outer buffer size */
 8001514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	4613      	mov	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4413      	add	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	461a      	mov	r2, r3
 8001524:	8b7b      	ldrh	r3, [r7, #26]
 8001526:	4293      	cmp	r3, r2
 8001528:	bfa8      	it	ge
 800152a:	4613      	movge	r3, r2
 800152c:	837b      	strh	r3, [r7, #26]
        count = (count / 12) * 12;                                                                 /* 12 times */
 800152e:	8b7b      	ldrh	r3, [r7, #26]
 8001530:	4a1c      	ldr	r2, [pc, #112]	@ (80015a4 <mpu6500_read+0x200>)
 8001532:	fba2 2303 	umull	r2, r3, r2, r3
 8001536:	08db      	lsrs	r3, r3, #3
 8001538:	b29b      	uxth	r3, r3
 800153a:	461a      	mov	r2, r3
 800153c:	0052      	lsls	r2, r2, #1
 800153e:	4413      	add	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	837b      	strh	r3, [r7, #26]
        *len = count / 12;                                                                         /* set the output length */
 8001544:	8b7b      	ldrh	r3, [r7, #26]
 8001546:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <mpu6500_read+0x200>)
 8001548:	fba2 2303 	umull	r2, r3, r2, r3
 800154c:	08db      	lsrs	r3, r3, #3
 800154e:	b29a      	uxth	r2, r3
 8001550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001552:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_R_W, handle->buf, count);                         /* read data */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800155a:	8b7b      	ldrh	r3, [r7, #26]
 800155c:	2174      	movs	r1, #116	@ 0x74
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f7ff fd02 	bl	8000f68 <a_mpu6500_read>
 8001564:	4603      	mov	r3, r0
 8001566:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8001568:	7f7b      	ldrb	r3, [r7, #29]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d006      	beq.n	800157c <mpu6500_read+0x1d8>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001572:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <mpu6500_read+0x204>)
 8001574:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8001576:	2301      	movs	r3, #1
 8001578:	f000 bd9d 	b.w	80020b6 <mpu6500_read+0xd12>
        }
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 800157c:	2300      	movs	r3, #0
 800157e:	83fb      	strh	r3, [r7, #30]
 8001580:	e3b1      	b.n	8001ce6 <mpu6500_read+0x942>
 8001582:	bf00      	nop
 8001584:	080096a4 	.word	0x080096a4
 8001588:	08009174 	.word	0x08009174
 800158c:	0800943c 	.word	0x0800943c
 8001590:	080093f4 	.word	0x080093f4
 8001594:	08009418 	.word	0x08009418
 8001598:	080096c0 	.word	0x080096c0
 800159c:	080096e4 	.word	0x080096e4
 80015a0:	08009378 	.word	0x08009378
 80015a4:	aaaaaaab 	.word	0xaaaaaaab
 80015a8:	0800939c 	.word	0x0800939c
 80015ac:	46800000 	.word	0x46800000
 80015b0:	46000000 	.word	0x46000000
        {
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 80015b4:	8bfa      	ldrh	r2, [r7, #30]
 80015b6:	4613      	mov	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	461a      	mov	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4413      	add	r3, r2
 80015c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 1];                                  /* set raw accel x */
 80015cc:	8bfa      	ldrh	r2, [r7, #30]
 80015ce:	4613      	mov	r3, r2
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	4413      	add	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	3301      	adds	r3, #1
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	4413      	add	r3, r2
 80015dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80015e0:	b219      	sxth	r1, r3
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 80015e2:	8bfa      	ldrh	r2, [r7, #30]
 80015e4:	4613      	mov	r3, r2
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	4413      	add	r3, r2
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	461a      	mov	r2, r3
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	4413      	add	r3, r2
 80015f2:	ea40 0201 	orr.w	r2, r0, r1
 80015f6:	b212      	sxth	r2, r2
 80015f8:	801a      	strh	r2, [r3, #0]
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 80015fa:	8bfa      	ldrh	r2, [r7, #30]
 80015fc:	4613      	mov	r3, r2
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4413      	add	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	3302      	adds	r3, #2
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	4413      	add	r3, r2
 800160a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 3];                                  /* set raw accel y */
 8001612:	8bfa      	ldrh	r2, [r7, #30]
 8001614:	4613      	mov	r3, r2
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4413      	add	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	3303      	adds	r3, #3
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	4413      	add	r3, r2
 8001622:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001626:	b219      	sxth	r1, r3
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001628:	8bfa      	ldrh	r2, [r7, #30]
 800162a:	4613      	mov	r3, r2
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	461a      	mov	r2, r3
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	4413      	add	r3, r2
 8001638:	ea40 0201 	orr.w	r2, r0, r1
 800163c:	b212      	sxth	r2, r2
 800163e:	805a      	strh	r2, [r3, #2]
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 8001640:	8bfa      	ldrh	r2, [r7, #30]
 8001642:	4613      	mov	r3, r2
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	4413      	add	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	3304      	adds	r3, #4
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	4413      	add	r3, r2
 8001650:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001654:	021b      	lsls	r3, r3, #8
 8001656:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 5];                                  /* set raw accel z */
 8001658:	8bfa      	ldrh	r2, [r7, #30]
 800165a:	4613      	mov	r3, r2
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	4413      	add	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	3305      	adds	r3, #5
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800166c:	b219      	sxth	r1, r3
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 800166e:	8bfa      	ldrh	r2, [r7, #30]
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	461a      	mov	r2, r3
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	4413      	add	r3, r2
 800167e:	ea40 0201 	orr.w	r2, r0, r1
 8001682:	b212      	sxth	r2, r2
 8001684:	809a      	strh	r2, [r3, #4]
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 8001686:	8bfa      	ldrh	r2, [r7, #30]
 8001688:	4613      	mov	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4413      	add	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	3306      	adds	r3, #6
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	4413      	add	r3, r2
 8001696:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 7];                                   /* set raw gyro x */
 800169e:	8bfa      	ldrh	r2, [r7, #30]
 80016a0:	4613      	mov	r3, r2
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	4413      	add	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	3307      	adds	r3, #7
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	4413      	add	r3, r2
 80016ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016b2:	b219      	sxth	r1, r3
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016b4:	8bfa      	ldrh	r2, [r7, #30]
 80016b6:	4613      	mov	r3, r2
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	4413      	add	r3, r2
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	461a      	mov	r2, r3
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	ea40 0201 	orr.w	r2, r0, r1
 80016c8:	b212      	sxth	r2, r2
 80016ca:	801a      	strh	r2, [r3, #0]
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 80016cc:	8bfa      	ldrh	r2, [r7, #30]
 80016ce:	4613      	mov	r3, r2
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	4413      	add	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	3308      	adds	r3, #8
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	4413      	add	r3, r2
 80016dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 9];                                   /* set raw gyro y */
 80016e4:	8bfa      	ldrh	r2, [r7, #30]
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	3309      	adds	r3, #9
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	4413      	add	r3, r2
 80016f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016f8:	b219      	sxth	r1, r3
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 80016fa:	8bfa      	ldrh	r2, [r7, #30]
 80016fc:	4613      	mov	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	461a      	mov	r2, r3
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	4413      	add	r3, r2
 800170a:	ea40 0201 	orr.w	r2, r0, r1
 800170e:	b212      	sxth	r2, r2
 8001710:	805a      	strh	r2, [r3, #2]
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 8001712:	8bfa      	ldrh	r2, [r7, #30]
 8001714:	4613      	mov	r3, r2
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	4413      	add	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	330a      	adds	r3, #10
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 11];                                  /* set raw gyro z */
 800172a:	8bfa      	ldrh	r2, [r7, #30]
 800172c:	4613      	mov	r3, r2
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4413      	add	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	330b      	adds	r3, #11
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	4413      	add	r3, r2
 800173a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800173e:	b219      	sxth	r1, r3
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 8001740:	8bfa      	ldrh	r2, [r7, #30]
 8001742:	4613      	mov	r3, r2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	4413      	add	r3, r2
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	461a      	mov	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	4413      	add	r3, r2
 8001750:	ea40 0201 	orr.w	r2, r0, r1
 8001754:	b212      	sxth	r2, r2
 8001756:	809a      	strh	r2, [r3, #4]
            
            if (accel_conf == 0)                                                                   /* 2g */
 8001758:	7e3b      	ldrb	r3, [r7, #24]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d154      	bne.n	8001808 <mpu6500_read+0x464>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 16384.0f;                               /* set accel x */
 800175e:	8bfa      	ldrh	r2, [r7, #30]
 8001760:	4613      	mov	r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4413      	add	r3, r2
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	461a      	mov	r2, r3
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	4413      	add	r3, r2
 800176e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001772:	ee07 3a90 	vmov	s15, r3
 8001776:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800177a:	8bfa      	ldrh	r2, [r7, #30]
 800177c:	4613      	mov	r3, r2
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	4413      	add	r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	461a      	mov	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	ed5f 6a78 	vldr	s13, [pc, #-480]	@ 80015ac <mpu6500_read+0x208>
 800178e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001792:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 16384.0f;                               /* set accel y */
 8001796:	8bfa      	ldrh	r2, [r7, #30]
 8001798:	4613      	mov	r3, r2
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	4413      	add	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	461a      	mov	r2, r3
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	4413      	add	r3, r2
 80017a6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017aa:	ee07 3a90 	vmov	s15, r3
 80017ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017b2:	8bfa      	ldrh	r2, [r7, #30]
 80017b4:	4613      	mov	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	4413      	add	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	461a      	mov	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	ed5f 6a86 	vldr	s13, [pc, #-536]	@ 80015ac <mpu6500_read+0x208>
 80017c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ca:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 16384.0f;                               /* set accel z */
 80017ce:	8bfa      	ldrh	r2, [r7, #30]
 80017d0:	4613      	mov	r3, r2
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	4413      	add	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	461a      	mov	r2, r3
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	4413      	add	r3, r2
 80017de:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017e2:	ee07 3a90 	vmov	s15, r3
 80017e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ea:	8bfa      	ldrh	r2, [r7, #30]
 80017ec:	4613      	mov	r3, r2
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	4413      	add	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	461a      	mov	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4413      	add	r3, r2
 80017fa:	ed5f 6a94 	vldr	s13, [pc, #-592]	@ 80015ac <mpu6500_read+0x208>
 80017fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001802:	edc3 7a02 	vstr	s15, [r3, #8]
 8001806:	e103      	b.n	8001a10 <mpu6500_read+0x66c>
            }
            else if (accel_conf == 1)                                                              /* 4g */
 8001808:	7e3b      	ldrb	r3, [r7, #24]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d154      	bne.n	80018b8 <mpu6500_read+0x514>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 8192.0f;                                /* set accel x */
 800180e:	8bfa      	ldrh	r2, [r7, #30]
 8001810:	4613      	mov	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	4413      	add	r3, r2
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	461a      	mov	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	4413      	add	r3, r2
 800181e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001822:	ee07 3a90 	vmov	s15, r3
 8001826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800182a:	8bfa      	ldrh	r2, [r7, #30]
 800182c:	4613      	mov	r3, r2
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	4413      	add	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	461a      	mov	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	ed5f 6aa3 	vldr	s13, [pc, #-652]	@ 80015b0 <mpu6500_read+0x20c>
 800183e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001842:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 8192.0f;                                /* set accel y */
 8001846:	8bfa      	ldrh	r2, [r7, #30]
 8001848:	4613      	mov	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4413      	add	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	461a      	mov	r2, r3
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	4413      	add	r3, r2
 8001856:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800185a:	ee07 3a90 	vmov	s15, r3
 800185e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001862:	8bfa      	ldrh	r2, [r7, #30]
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	461a      	mov	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	ed5f 6ab1 	vldr	s13, [pc, #-708]	@ 80015b0 <mpu6500_read+0x20c>
 8001876:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187a:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 8192.0f;                                /* set accel z */
 800187e:	8bfa      	ldrh	r2, [r7, #30]
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	461a      	mov	r2, r3
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	4413      	add	r3, r2
 800188e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800189a:	8bfa      	ldrh	r2, [r7, #30]
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	461a      	mov	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	ed5f 6abf 	vldr	s13, [pc, #-764]	@ 80015b0 <mpu6500_read+0x20c>
 80018ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b2:	edc3 7a02 	vstr	s15, [r3, #8]
 80018b6:	e0ab      	b.n	8001a10 <mpu6500_read+0x66c>
            }
            else if (accel_conf == 2)                                                              /* 8g */
 80018b8:	7e3b      	ldrb	r3, [r7, #24]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d154      	bne.n	8001968 <mpu6500_read+0x5c4>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 4096.0f;                                /* set accel x */
 80018be:	8bfa      	ldrh	r2, [r7, #30]
 80018c0:	4613      	mov	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	4413      	add	r3, r2
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	461a      	mov	r2, r3
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	4413      	add	r3, r2
 80018ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018d2:	ee07 3a90 	vmov	s15, r3
 80018d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018da:	8bfa      	ldrh	r2, [r7, #30]
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	461a      	mov	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	eddf 6acd 	vldr	s13, [pc, #820]	@ 8001c20 <mpu6500_read+0x87c>
 80018ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018f2:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 4096.0f;                                /* set accel y */
 80018f6:	8bfa      	ldrh	r2, [r7, #30]
 80018f8:	4613      	mov	r3, r2
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	4413      	add	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	461a      	mov	r2, r3
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	4413      	add	r3, r2
 8001906:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800190a:	ee07 3a90 	vmov	s15, r3
 800190e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001912:	8bfa      	ldrh	r2, [r7, #30]
 8001914:	4613      	mov	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	4413      	add	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	461a      	mov	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	eddf 6abf 	vldr	s13, [pc, #764]	@ 8001c20 <mpu6500_read+0x87c>
 8001926:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192a:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 4096.0f;                                /* set accel z */
 800192e:	8bfa      	ldrh	r2, [r7, #30]
 8001930:	4613      	mov	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4413      	add	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	461a      	mov	r2, r3
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	4413      	add	r3, r2
 800193e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001942:	ee07 3a90 	vmov	s15, r3
 8001946:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194a:	8bfa      	ldrh	r2, [r7, #30]
 800194c:	4613      	mov	r3, r2
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	4413      	add	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	461a      	mov	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 8001c20 <mpu6500_read+0x87c>
 800195e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001962:	edc3 7a02 	vstr	s15, [r3, #8]
 8001966:	e053      	b.n	8001a10 <mpu6500_read+0x66c>
            }
            else                                                                                   /* 16g */
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 2048.0f;                                /* set accel x */
 8001968:	8bfa      	ldrh	r2, [r7, #30]
 800196a:	4613      	mov	r3, r2
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	4413      	add	r3, r2
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	461a      	mov	r2, r3
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	4413      	add	r3, r2
 8001978:	f9b3 3000 	ldrsh.w	r3, [r3]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001984:	8bfa      	ldrh	r2, [r7, #30]
 8001986:	4613      	mov	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	4413      	add	r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	461a      	mov	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8001c24 <mpu6500_read+0x880>
 8001998:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199c:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 2048.0f;                                /* set accel y */
 80019a0:	8bfa      	ldrh	r2, [r7, #30]
 80019a2:	4613      	mov	r3, r2
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	4413      	add	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	461a      	mov	r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	4413      	add	r3, r2
 80019b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019b4:	ee07 3a90 	vmov	s15, r3
 80019b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019bc:	8bfa      	ldrh	r2, [r7, #30]
 80019be:	4613      	mov	r3, r2
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	4413      	add	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	461a      	mov	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4413      	add	r3, r2
 80019cc:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8001c24 <mpu6500_read+0x880>
 80019d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019d4:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 2048.0f;                                /* set accel z */
 80019d8:	8bfa      	ldrh	r2, [r7, #30]
 80019da:	4613      	mov	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	461a      	mov	r2, r3
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	4413      	add	r3, r2
 80019e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019ec:	ee07 3a90 	vmov	s15, r3
 80019f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f4:	8bfa      	ldrh	r2, [r7, #30]
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	461a      	mov	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001c24 <mpu6500_read+0x880>
 8001a08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a0c:	edc3 7a02 	vstr	s15, [r3, #8]
            }
            
            if (gyro_conf == 0)                                                                    /* 250dps */
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d154      	bne.n	8001ac0 <mpu6500_read+0x71c>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 131.0f;                                 /* set gyro x */
 8001a16:	8bfa      	ldrh	r2, [r7, #30]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	461a      	mov	r2, r3
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	4413      	add	r3, r2
 8001a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a2a:	ee07 3a90 	vmov	s15, r3
 8001a2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a32:	8bfa      	ldrh	r2, [r7, #30]
 8001a34:	4613      	mov	r3, r2
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	4413      	add	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a40:	4413      	add	r3, r2
 8001a42:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8001c28 <mpu6500_read+0x884>
 8001a46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a4a:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 131.0f;                                 /* set gyro y */
 8001a4e:	8bfa      	ldrh	r2, [r7, #30]
 8001a50:	4613      	mov	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4413      	add	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	461a      	mov	r2, r3
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a62:	ee07 3a90 	vmov	s15, r3
 8001a66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a6a:	8bfa      	ldrh	r2, [r7, #30]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	4413      	add	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	461a      	mov	r2, r3
 8001a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a78:	4413      	add	r3, r2
 8001a7a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001c28 <mpu6500_read+0x884>
 8001a7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a82:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 131.0f;                                 /* set gyro z */
 8001a86:	8bfa      	ldrh	r2, [r7, #30]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	461a      	mov	r2, r3
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	4413      	add	r3, r2
 8001a96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa2:	8bfa      	ldrh	r2, [r7, #30]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	4413      	add	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	461a      	mov	r2, r3
 8001aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab0:	4413      	add	r3, r2
 8001ab2:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001c28 <mpu6500_read+0x884>
 8001ab6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aba:	edc3 7a02 	vstr	s15, [r3, #8]
 8001abe:	e10f      	b.n	8001ce0 <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 1)                                                               /* 500dps */
 8001ac0:	7dfb      	ldrb	r3, [r7, #23]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d154      	bne.n	8001b70 <mpu6500_read+0x7cc>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 65.5f;                                  /* set gyro x */
 8001ac6:	8bfa      	ldrh	r2, [r7, #30]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ada:	ee07 3a90 	vmov	s15, r3
 8001ade:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ae2:	8bfa      	ldrh	r2, [r7, #30]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	4413      	add	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	461a      	mov	r2, r3
 8001aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af0:	4413      	add	r3, r2
 8001af2:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001c2c <mpu6500_read+0x888>
 8001af6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001afa:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 65.5f;                                  /* set gyro y */
 8001afe:	8bfa      	ldrh	r2, [r7, #30]
 8001b00:	4613      	mov	r3, r2
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	4413      	add	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	461a      	mov	r2, r3
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b1a:	8bfa      	ldrh	r2, [r7, #30]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	4413      	add	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	461a      	mov	r2, r3
 8001b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b28:	4413      	add	r3, r2
 8001b2a:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001c2c <mpu6500_read+0x888>
 8001b2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b32:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 65.5f;                                  /* set gyro z */
 8001b36:	8bfa      	ldrh	r2, [r7, #30]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4413      	add	r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	461a      	mov	r2, r3
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	4413      	add	r3, r2
 8001b46:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b4a:	ee07 3a90 	vmov	s15, r3
 8001b4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b52:	8bfa      	ldrh	r2, [r7, #30]
 8001b54:	4613      	mov	r3, r2
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	4413      	add	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b60:	4413      	add	r3, r2
 8001b62:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001c2c <mpu6500_read+0x888>
 8001b66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b6a:	edc3 7a02 	vstr	s15, [r3, #8]
 8001b6e:	e0b7      	b.n	8001ce0 <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 2)                                                               /* 1000dps */
 8001b70:	7dfb      	ldrb	r3, [r7, #23]
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d160      	bne.n	8001c38 <mpu6500_read+0x894>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 32.8f;                                  /* set gyro x */
 8001b76:	8bfa      	ldrh	r2, [r7, #30]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	461a      	mov	r2, r3
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	4413      	add	r3, r2
 8001b86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b8a:	ee07 3a90 	vmov	s15, r3
 8001b8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b92:	8bfa      	ldrh	r2, [r7, #30]
 8001b94:	4613      	mov	r3, r2
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba0:	4413      	add	r3, r2
 8001ba2:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001c30 <mpu6500_read+0x88c>
 8001ba6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001baa:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 32.8f;                                  /* set gyro y */
 8001bae:	8bfa      	ldrh	r2, [r7, #30]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	461a      	mov	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bc2:	ee07 3a90 	vmov	s15, r3
 8001bc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bca:	8bfa      	ldrh	r2, [r7, #30]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	4413      	add	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd8:	4413      	add	r3, r2
 8001bda:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001c30 <mpu6500_read+0x88c>
 8001bde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be2:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 32.8f;                                  /* set gyro z */
 8001be6:	8bfa      	ldrh	r2, [r7, #30]
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bfa:	ee07 3a90 	vmov	s15, r3
 8001bfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c02:	8bfa      	ldrh	r2, [r7, #30]
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c10:	4413      	add	r3, r2
 8001c12:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001c30 <mpu6500_read+0x88c>
 8001c16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1a:	edc3 7a02 	vstr	s15, [r3, #8]
 8001c1e:	e05f      	b.n	8001ce0 <mpu6500_read+0x93c>
 8001c20:	45800000 	.word	0x45800000
 8001c24:	45000000 	.word	0x45000000
 8001c28:	43030000 	.word	0x43030000
 8001c2c:	42830000 	.word	0x42830000
 8001c30:	42033333 	.word	0x42033333
 8001c34:	41833333 	.word	0x41833333
            }
            else                                                                                   /* 2000dps */
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 16.4f;                                  /* set gyro x */
 8001c38:	8bfa      	ldrh	r2, [r7, #30]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	461a      	mov	r2, r3
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c4c:	ee07 3a90 	vmov	s15, r3
 8001c50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c54:	8bfa      	ldrh	r2, [r7, #30]
 8001c56:	4613      	mov	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4413      	add	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	461a      	mov	r2, r3
 8001c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c62:	4413      	add	r3, r2
 8001c64:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 8001c34 <mpu6500_read+0x890>
 8001c68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c6c:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 16.4f;                                  /* set gyro y */
 8001c70:	8bfa      	ldrh	r2, [r7, #30]
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c84:	ee07 3a90 	vmov	s15, r3
 8001c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c8c:	8bfa      	ldrh	r2, [r7, #30]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	461a      	mov	r2, r3
 8001c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9a:	4413      	add	r3, r2
 8001c9c:	ed5f 6a1b 	vldr	s13, [pc, #-108]	@ 8001c34 <mpu6500_read+0x890>
 8001ca0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca4:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 16.4f;                                  /* set gyro z */
 8001ca8:	8bfa      	ldrh	r2, [r7, #30]
 8001caa:	4613      	mov	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	4413      	add	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cbc:	ee07 3a90 	vmov	s15, r3
 8001cc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc4:	8bfa      	ldrh	r2, [r7, #30]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	4413      	add	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	461a      	mov	r2, r3
 8001cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd2:	4413      	add	r3, r2
 8001cd4:	ed5f 6a29 	vldr	s13, [pc, #-164]	@ 8001c34 <mpu6500_read+0x890>
 8001cd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cdc:	edc3 7a02 	vstr	s15, [r3, #8]
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 8001ce0:	8bfb      	ldrh	r3, [r7, #30]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	83fb      	strh	r3, [r7, #30]
 8001ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce8:	881b      	ldrh	r3, [r3, #0]
 8001cea:	8bfa      	ldrh	r2, [r7, #30]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	f4ff ac61 	bcc.w	80015b4 <mpu6500_read+0x210>
            }
        }
        
        return 0;                                                                                  /* success return 0 */
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	e1df      	b.n	80020b6 <mpu6500_read+0xd12>
    }
    else                                                                                           /* if normal mode */
    {
        *len = 1;                                                                                  /* set 1 */
 8001cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_XOUT_H, handle->buf, 14);                   /* read data */
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001d02:	230e      	movs	r3, #14
 8001d04:	213b      	movs	r1, #59	@ 0x3b
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f7ff f92e 	bl	8000f68 <a_mpu6500_read>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8001d10:	7f7b      	ldrb	r3, [r7, #29]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d005      	beq.n	8001d22 <mpu6500_read+0x97e>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d1a:	48b1      	ldr	r0, [pc, #708]	@ (8001fe0 <mpu6500_read+0xc3c>)
 8001d1c:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e1c9      	b.n	80020b6 <mpu6500_read+0xd12>
        }
        accel_raw[0][0] = (int16_t)((uint16_t)handle->buf[0] << 8) | handle->buf[1];               /* set raw accel x */
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d28:	021b      	lsls	r3, r3, #8
 8001d2a:	b21a      	sxth	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	4313      	orrs	r3, r2
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	801a      	strh	r2, [r3, #0]
        accel_raw[0][1] = (int16_t)((uint16_t)handle->buf[2] << 8) | handle->buf[3];               /* set raw accel y */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d42:	021b      	lsls	r3, r3, #8
 8001d44:	b21a      	sxth	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b21a      	sxth	r2, r3
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	805a      	strh	r2, [r3, #2]
        accel_raw[0][2] = (int16_t)((uint16_t)handle->buf[4] << 8) | handle->buf[5];               /* set raw accel z */
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	b21a      	sxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	809a      	strh	r2, [r3, #4]
        gyro_raw[0][0] = (int16_t)((uint16_t)handle->buf[8] << 8) | handle->buf[9];                /* set raw gyro x */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001d76:	021b      	lsls	r3, r3, #8
 8001d78:	b21a      	sxth	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	4313      	orrs	r3, r2
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	801a      	strh	r2, [r3, #0]
        gyro_raw[0][1] = (int16_t)((uint16_t)handle->buf[10] << 8) | handle->buf[11];              /* set raw gyro y */
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001d90:	021b      	lsls	r3, r3, #8
 8001d92:	b21a      	sxth	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	805a      	strh	r2, [r3, #2]
        gyro_raw[0][2] = (int16_t)((uint16_t)handle->buf[12] << 8) | handle->buf[13];              /* set raw gyro z */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001daa:	021b      	lsls	r3, r3, #8
 8001dac:	b21a      	sxth	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8001db4:	b21b      	sxth	r3, r3
 8001db6:	4313      	orrs	r3, r2
 8001db8:	b21a      	sxth	r2, r3
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	809a      	strh	r2, [r3, #4]
        
        if (accel_conf == 0)                                                                       /* 2g */
 8001dbe:	7e3b      	ldrb	r3, [r7, #24]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d12a      	bne.n	8001e1a <mpu6500_read+0xa76>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 16384.0f;                                   /* set accel x */
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dd2:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8001fe4 <mpu6500_read+0xc40>
 8001dd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 16384.0f;                                   /* set accel y */
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001de6:	ee07 3a90 	vmov	s15, r3
 8001dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dee:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8001fe4 <mpu6500_read+0xc40>
 8001df2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 16384.0f;                                   /* set accel z */
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0a:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8001fe4 <mpu6500_read+0xc40>
 8001e0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e18:	e085      	b.n	8001f26 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 1)                                                                  /* 4g */
 8001e1a:	7e3b      	ldrb	r3, [r7, #24]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d12a      	bne.n	8001e76 <mpu6500_read+0xad2>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 8192.0f;                                    /* set accel x */
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e26:	ee07 3a90 	vmov	s15, r3
 8001e2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e2e:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8001fe8 <mpu6500_read+0xc44>
 8001e32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 8192.0f;                                    /* set accel y */
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e42:	ee07 3a90 	vmov	s15, r3
 8001e46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e4a:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8001fe8 <mpu6500_read+0xc44>
 8001e4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 8192.0f;                                    /* set accel z */
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e5e:	ee07 3a90 	vmov	s15, r3
 8001e62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e66:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8001fe8 <mpu6500_read+0xc44>
 8001e6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e74:	e057      	b.n	8001f26 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 2)                                                                  /* 8g */
 8001e76:	7e3b      	ldrb	r3, [r7, #24]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d12a      	bne.n	8001ed2 <mpu6500_read+0xb2e>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 4096.0f;                                    /* set accel x */
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e82:	ee07 3a90 	vmov	s15, r3
 8001e86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e8a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001fec <mpu6500_read+0xc48>
 8001e8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 4096.0f;                                    /* set accel y */
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e9e:	ee07 3a90 	vmov	s15, r3
 8001ea2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea6:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8001fec <mpu6500_read+0xc48>
 8001eaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 4096.0f;                                    /* set accel z */
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001eba:	ee07 3a90 	vmov	s15, r3
 8001ebe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec2:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8001fec <mpu6500_read+0xc48>
 8001ec6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	edc3 7a02 	vstr	s15, [r3, #8]
 8001ed0:	e029      	b.n	8001f26 <mpu6500_read+0xb82>
        }
        else                                                                                       /* 16g */
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 2048.0f;                                    /* set accel x */
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ed8:	ee07 3a90 	vmov	s15, r3
 8001edc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee0:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001ff0 <mpu6500_read+0xc4c>
 8001ee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 2048.0f;                                    /* set accel y */
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ef4:	ee07 3a90 	vmov	s15, r3
 8001ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efc:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8001ff0 <mpu6500_read+0xc4c>
 8001f00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 2048.0f;                                    /* set accel z */
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f10:	ee07 3a90 	vmov	s15, r3
 8001f14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f18:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001ff0 <mpu6500_read+0xc4c>
 8001f1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        if (gyro_conf == 0)                                                                        /* 250dps */
 8001f26:	7dfb      	ldrb	r3, [r7, #23]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d12a      	bne.n	8001f82 <mpu6500_read+0xbde>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 131.0f;                                     /* set gyro x */
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f3a:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001ff4 <mpu6500_read+0xc50>
 8001f3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f44:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 131.0f;                                     /* set gyro y */
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f4e:	ee07 3a90 	vmov	s15, r3
 8001f52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f56:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001ff4 <mpu6500_read+0xc50>
 8001f5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f60:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 131.0f;                                     /* set gyro z */
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f6a:	ee07 3a90 	vmov	s15, r3
 8001f6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f72:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001ff4 <mpu6500_read+0xc50>
 8001f76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7c:	edc3 7a02 	vstr	s15, [r3, #8]
 8001f80:	e098      	b.n	80020b4 <mpu6500_read+0xd10>
        }
        else if (gyro_conf == 1)                                                                   /* 500dps */
 8001f82:	7dfb      	ldrb	r3, [r7, #23]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d13d      	bne.n	8002004 <mpu6500_read+0xc60>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 65.5f;                                      /* set gyro x */
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f8e:	ee07 3a90 	vmov	s15, r3
 8001f92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f96:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001ff8 <mpu6500_read+0xc54>
 8001f9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fa0:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 65.5f;                                      /* set gyro y */
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001faa:	ee07 3a90 	vmov	s15, r3
 8001fae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fb2:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001ff8 <mpu6500_read+0xc54>
 8001fb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fbc:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 65.5f;                                      /* set gyro z */
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fc6:	ee07 3a90 	vmov	s15, r3
 8001fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fce:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001ff8 <mpu6500_read+0xc54>
 8001fd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd8:	edc3 7a02 	vstr	s15, [r3, #8]
 8001fdc:	e06a      	b.n	80020b4 <mpu6500_read+0xd10>
 8001fde:	bf00      	nop
 8001fe0:	0800939c 	.word	0x0800939c
 8001fe4:	46800000 	.word	0x46800000
 8001fe8:	46000000 	.word	0x46000000
 8001fec:	45800000 	.word	0x45800000
 8001ff0:	45000000 	.word	0x45000000
 8001ff4:	43030000 	.word	0x43030000
 8001ff8:	42830000 	.word	0x42830000
 8001ffc:	42033333 	.word	0x42033333
 8002000:	41833333 	.word	0x41833333
        }
        else if (gyro_conf == 2)                                                                   /* 1000dps */
 8002004:	7dfb      	ldrb	r3, [r7, #23]
 8002006:	2b02      	cmp	r3, #2
 8002008:	d12a      	bne.n	8002060 <mpu6500_read+0xcbc>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 32.8f;                                      /* set gyro x */
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002018:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 8001ffc <mpu6500_read+0xc58>
 800201c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002022:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 32.8f;                                      /* set gyro y */
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002034:	ed5f 6a0f 	vldr	s13, [pc, #-60]	@ 8001ffc <mpu6500_read+0xc58>
 8002038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800203e:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 32.8f;                                      /* set gyro z */
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002048:	ee07 3a90 	vmov	s15, r3
 800204c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002050:	ed5f 6a16 	vldr	s13, [pc, #-88]	@ 8001ffc <mpu6500_read+0xc58>
 8002054:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800205a:	edc3 7a02 	vstr	s15, [r3, #8]
 800205e:	e029      	b.n	80020b4 <mpu6500_read+0xd10>
        }
        else                                                                                       /* 2000dps */
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 16.4f;                                      /* set gyro x */
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002066:	ee07 3a90 	vmov	s15, r3
 800206a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800206e:	ed5f 6a1c 	vldr	s13, [pc, #-112]	@ 8002000 <mpu6500_read+0xc5c>
 8002072:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002078:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 16.4f;                                      /* set gyro y */
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002082:	ee07 3a90 	vmov	s15, r3
 8002086:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800208a:	ed5f 6a23 	vldr	s13, [pc, #-140]	@ 8002000 <mpu6500_read+0xc5c>
 800208e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002094:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 16.4f;                                      /* set gyro z */
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800209e:	ee07 3a90 	vmov	s15, r3
 80020a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a6:	ed5f 6a2a 	vldr	s13, [pc, #-168]	@ 8002000 <mpu6500_read+0xc5c>
 80020aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b0:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        return 0;                                                                                  /* success return 0 */
 80020b4:	2300      	movs	r3, #0
    }
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3720      	adds	r7, #32
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop

080020c0 <mpu6500_read_temperature>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t mpu6500_read_temperature(mpu6500_handle_t *handle, int16_t (*raw), float *degrees)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                      /* check handle */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <mpu6500_read_temperature+0x16>
    {
        return 2;                                                            /* return error */
 80020d2:	2302      	movs	r3, #2
 80020d4:	e034      	b.n	8002140 <mpu6500_read_temperature+0x80>
    }
    if (handle->inited != 1)                                                 /* check handle initialization */
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d001      	beq.n	80020e4 <mpu6500_read_temperature+0x24>
    {
        return 3;                                                            /* return error */
 80020e0:	2303      	movs	r3, #3
 80020e2:	e02d      	b.n	8002140 <mpu6500_read_temperature+0x80>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_TEMP_OUT_H, buf, 2);            /* read data */
 80020e4:	f107 0214 	add.w	r2, r7, #20
 80020e8:	2302      	movs	r3, #2
 80020ea:	2141      	movs	r1, #65	@ 0x41
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f7fe ff3b 	bl	8000f68 <a_mpu6500_read>
 80020f2:	4603      	mov	r3, r0
 80020f4:	75fb      	strb	r3, [r7, #23]
    if (res != 0)                                                            /* check result */
 80020f6:	7dfb      	ldrb	r3, [r7, #23]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <mpu6500_read_temperature+0x48>
    {
        handle->debug_print("mpu6500: read failed.\n");                      /* read failed */
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002100:	4811      	ldr	r0, [pc, #68]	@ (8002148 <mpu6500_read_temperature+0x88>)
 8002102:	4798      	blx	r3
       
        return 1;                                                            /* return error */
 8002104:	2301      	movs	r3, #1
 8002106:	e01b      	b.n	8002140 <mpu6500_read_temperature+0x80>
    }
    *raw = (int16_t)((uint16_t)buf[0] << 8) | buf[1];                        /* get the raw */
 8002108:	7d3b      	ldrb	r3, [r7, #20]
 800210a:	021b      	lsls	r3, r3, #8
 800210c:	b21a      	sxth	r2, r3
 800210e:	7d7b      	ldrb	r3, [r7, #21]
 8002110:	b21b      	sxth	r3, r3
 8002112:	4313      	orrs	r3, r2
 8002114:	b21a      	sxth	r2, r3
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	801a      	strh	r2, [r3, #0]
    *degrees = (float)(*raw) / 321.0f + 21.0f;                               /* convert the degrees */
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002120:	ee07 3a90 	vmov	s15, r3
 8002124:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002128:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800214c <mpu6500_read_temperature+0x8c>
 800212c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002130:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8002134:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	edc3 7a00 	vstr	s15, [r3]
    
    return 0;                                                                /* success return 0 */
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	0800939c 	.word	0x0800939c
 800214c:	43a08000 	.word	0x43a08000

08002150 <mpu6500_set_fifo>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                               /* check handle */
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <mpu6500_set_fifo+0x16>
    {
        return 2;                                                                     /* return error */
 8002162:	2302      	movs	r3, #2
 8002164:	e039      	b.n	80021da <mpu6500_set_fifo+0x8a>
    }
    if (handle->inited != 1)                                                          /* check handle initialization */
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800216c:	2b01      	cmp	r3, #1
 800216e:	d001      	beq.n	8002174 <mpu6500_set_fifo+0x24>
    {
        return 3;                                                                     /* return error */
 8002170:	2303      	movs	r3, #3
 8002172:	e032      	b.n	80021da <mpu6500_set_fifo+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002174:	f107 020e 	add.w	r2, r7, #14
 8002178:	2301      	movs	r3, #1
 800217a:	216a      	movs	r1, #106	@ 0x6a
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7fe fef3 	bl	8000f68 <a_mpu6500_read>
 8002182:	4603      	mov	r3, r0
 8002184:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d005      	beq.n	8002198 <mpu6500_set_fifo+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                     /* read user ctrl failed */
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002190:	4814      	ldr	r0, [pc, #80]	@ (80021e4 <mpu6500_set_fifo+0x94>)
 8002192:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 8002194:	2301      	movs	r3, #1
 8002196:	e020      	b.n	80021da <mpu6500_set_fifo+0x8a>
    }
    prev &= ~(1 << 6);                                                                /* clear config */
 8002198:	7bbb      	ldrb	r3, [r7, #14]
 800219a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                              /* set config */
 80021a2:	78fb      	ldrb	r3, [r7, #3]
 80021a4:	019b      	lsls	r3, r3, #6
 80021a6:	b25a      	sxtb	r2, r3
 80021a8:	7bbb      	ldrb	r3, [r7, #14]
 80021aa:	b25b      	sxtb	r3, r3
 80021ac:	4313      	orrs	r3, r2
 80021ae:	b25b      	sxtb	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* write config */
 80021b4:	f107 020e 	add.w	r2, r7, #14
 80021b8:	2301      	movs	r3, #1
 80021ba:	216a      	movs	r1, #106	@ 0x6a
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7fe ff04 	bl	8000fca <a_mpu6500_write>
 80021c2:	4603      	mov	r3, r0
 80021c4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <mpu6500_set_fifo+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                    /* write user ctrl failed */
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d0:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <mpu6500_set_fifo+0x98>)
 80021d2:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 80021d4:	2301      	movs	r3, #1
 80021d6:	e000      	b.n	80021da <mpu6500_set_fifo+0x8a>
    }
    
    return 0;                                                                         /* success return 0 */
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	0800943c 	.word	0x0800943c
 80021e8:	08009460 	.word	0x08009460

080021ec <mpu6500_set_iic_master>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_master(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <mpu6500_set_iic_master+0x16>
    {
        return 2;                                                                    /* return error */
 80021fe:	2302      	movs	r3, #2
 8002200:	e039      	b.n	8002276 <mpu6500_set_iic_master+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002208:	2b01      	cmp	r3, #1
 800220a:	d001      	beq.n	8002210 <mpu6500_set_iic_master+0x24>
    {
        return 3;                                                                    /* return error */
 800220c:	2303      	movs	r3, #3
 800220e:	e032      	b.n	8002276 <mpu6500_set_iic_master+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8002210:	f107 020e 	add.w	r2, r7, #14
 8002214:	2301      	movs	r3, #1
 8002216:	216a      	movs	r1, #106	@ 0x6a
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7fe fea5 	bl	8000f68 <a_mpu6500_read>
 800221e:	4603      	mov	r3, r0
 8002220:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d005      	beq.n	8002234 <mpu6500_set_iic_master+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	4814      	ldr	r0, [pc, #80]	@ (8002280 <mpu6500_set_iic_master+0x94>)
 800222e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002230:	2301      	movs	r3, #1
 8002232:	e020      	b.n	8002276 <mpu6500_set_iic_master+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 8002234:	7bbb      	ldrb	r3, [r7, #14]
 8002236:	f023 0320 	bic.w	r3, r3, #32
 800223a:	b2db      	uxtb	r3, r3
 800223c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	015b      	lsls	r3, r3, #5
 8002242:	b25a      	sxtb	r2, r3
 8002244:	7bbb      	ldrb	r3, [r7, #14]
 8002246:	b25b      	sxtb	r3, r3
 8002248:	4313      	orrs	r3, r2
 800224a:	b25b      	sxtb	r3, r3
 800224c:	b2db      	uxtb	r3, r3
 800224e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002250:	f107 020e 	add.w	r2, r7, #14
 8002254:	2301      	movs	r3, #1
 8002256:	216a      	movs	r1, #106	@ 0x6a
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7fe feb6 	bl	8000fca <a_mpu6500_write>
 800225e:	4603      	mov	r3, r0
 8002260:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002262:	7bfb      	ldrb	r3, [r7, #15]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d005      	beq.n	8002274 <mpu6500_set_iic_master+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226c:	4805      	ldr	r0, [pc, #20]	@ (8002284 <mpu6500_set_iic_master+0x98>)
 800226e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002270:	2301      	movs	r3, #1
 8002272:	e000      	b.n	8002276 <mpu6500_set_iic_master+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	0800943c 	.word	0x0800943c
 8002284:	08009460 	.word	0x08009460

08002288 <mpu6500_set_disable_iic_slave>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_disable_iic_slave(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	460b      	mov	r3, r1
 8002292:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <mpu6500_set_disable_iic_slave+0x16>
    {
        return 2;                                                                    /* return error */
 800229a:	2302      	movs	r3, #2
 800229c:	e039      	b.n	8002312 <mpu6500_set_disable_iic_slave+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d001      	beq.n	80022ac <mpu6500_set_disable_iic_slave+0x24>
    {
        return 3;                                                                    /* return error */
 80022a8:	2303      	movs	r3, #3
 80022aa:	e032      	b.n	8002312 <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80022ac:	f107 020e 	add.w	r2, r7, #14
 80022b0:	2301      	movs	r3, #1
 80022b2:	216a      	movs	r1, #106	@ 0x6a
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7fe fe57 	bl	8000f68 <a_mpu6500_read>
 80022ba:	4603      	mov	r3, r0
 80022bc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d005      	beq.n	80022d0 <mpu6500_set_disable_iic_slave+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c8:	4814      	ldr	r0, [pc, #80]	@ (800231c <mpu6500_set_disable_iic_slave+0x94>)
 80022ca:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80022cc:	2301      	movs	r3, #1
 80022ce:	e020      	b.n	8002312 <mpu6500_set_disable_iic_slave+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 80022d0:	7bbb      	ldrb	r3, [r7, #14]
 80022d2:	f023 0310 	bic.w	r3, r3, #16
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 80022da:	78fb      	ldrb	r3, [r7, #3]
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	b25a      	sxtb	r2, r3
 80022e0:	7bbb      	ldrb	r3, [r7, #14]
 80022e2:	b25b      	sxtb	r3, r3
 80022e4:	4313      	orrs	r3, r2
 80022e6:	b25b      	sxtb	r3, r3
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80022ec:	f107 020e 	add.w	r2, r7, #14
 80022f0:	2301      	movs	r3, #1
 80022f2:	216a      	movs	r1, #106	@ 0x6a
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7fe fe68 	bl	8000fca <a_mpu6500_write>
 80022fa:	4603      	mov	r3, r0
 80022fc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <mpu6500_set_disable_iic_slave+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002308:	4805      	ldr	r0, [pc, #20]	@ (8002320 <mpu6500_set_disable_iic_slave+0x98>)
 800230a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	0800943c 	.word	0x0800943c
 8002320:	08009460 	.word	0x08009460

08002324 <mpu6500_set_clock_source>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_clock_source(mpu6500_handle_t *handle, mpu6500_clock_source_t clock_source)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <mpu6500_set_clock_source+0x16>
    {
        return 2;                                                                    /* return error */
 8002336:	2302      	movs	r3, #2
 8002338:	e035      	b.n	80023a6 <mpu6500_set_clock_source+0x82>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002340:	2b01      	cmp	r3, #1
 8002342:	d001      	beq.n	8002348 <mpu6500_set_clock_source+0x24>
    {
        return 3;                                                                    /* return error */
 8002344:	2303      	movs	r3, #3
 8002346:	e02e      	b.n	80023a6 <mpu6500_set_clock_source+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002348:	f107 020e 	add.w	r2, r7, #14
 800234c:	2301      	movs	r3, #1
 800234e:	216b      	movs	r1, #107	@ 0x6b
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7fe fe09 	bl	8000f68 <a_mpu6500_read>
 8002356:	4603      	mov	r3, r0
 8002358:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <mpu6500_set_clock_source+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002364:	4812      	ldr	r0, [pc, #72]	@ (80023b0 <mpu6500_set_clock_source+0x8c>)
 8002366:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002368:	2301      	movs	r3, #1
 800236a:	e01c      	b.n	80023a6 <mpu6500_set_clock_source+0x82>
    }
    prev &= ~(0x7 << 0);                                                             /* clear config */
 800236c:	7bbb      	ldrb	r3, [r7, #14]
 800236e:	f023 0307 	bic.w	r3, r3, #7
 8002372:	b2db      	uxtb	r3, r3
 8002374:	73bb      	strb	r3, [r7, #14]
    prev |= clock_source << 0;                                                       /* set config */
 8002376:	7bba      	ldrb	r2, [r7, #14]
 8002378:	78fb      	ldrb	r3, [r7, #3]
 800237a:	4313      	orrs	r3, r2
 800237c:	b2db      	uxtb	r3, r3
 800237e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002380:	f107 020e 	add.w	r2, r7, #14
 8002384:	2301      	movs	r3, #1
 8002386:	216b      	movs	r1, #107	@ 0x6b
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7fe fe1e 	bl	8000fca <a_mpu6500_write>
 800238e:	4603      	mov	r3, r0
 8002390:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <mpu6500_set_clock_source+0x80>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239c:	4805      	ldr	r0, [pc, #20]	@ (80023b4 <mpu6500_set_clock_source+0x90>)
 800239e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <mpu6500_set_clock_source+0x82>
    }
    
    return 0;                                                                        /* success return 0 */
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	08009728 	.word	0x08009728
 80023b4:	08009754 	.word	0x08009754

080023b8 <mpu6500_set_ptat>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_ptat(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d101      	bne.n	80023ce <mpu6500_set_ptat+0x16>
    {
        return 2;                                                                    /* return error */
 80023ca:	2302      	movs	r3, #2
 80023cc:	e03c      	b.n	8002448 <mpu6500_set_ptat+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d001      	beq.n	80023dc <mpu6500_set_ptat+0x24>
    {
        return 3;                                                                    /* return error */
 80023d8:	2303      	movs	r3, #3
 80023da:	e035      	b.n	8002448 <mpu6500_set_ptat+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80023dc:	f107 020e 	add.w	r2, r7, #14
 80023e0:	2301      	movs	r3, #1
 80023e2:	216b      	movs	r1, #107	@ 0x6b
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7fe fdbf 	bl	8000f68 <a_mpu6500_read>
 80023ea:	4603      	mov	r3, r0
 80023ec:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <mpu6500_set_ptat+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f8:	4815      	ldr	r0, [pc, #84]	@ (8002450 <mpu6500_set_ptat+0x98>)
 80023fa:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023fc:	2301      	movs	r3, #1
 80023fe:	e023      	b.n	8002448 <mpu6500_set_ptat+0x90>
    }
    prev &= ~(1 << 3);                                                               /* clear config */
 8002400:	7bbb      	ldrb	r3, [r7, #14]
 8002402:	f023 0308 	bic.w	r3, r3, #8
 8002406:	b2db      	uxtb	r3, r3
 8002408:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 3;                                                          /* set config */
 800240a:	78fb      	ldrb	r3, [r7, #3]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <mpu6500_set_ptat+0x5c>
 8002410:	2208      	movs	r2, #8
 8002412:	e000      	b.n	8002416 <mpu6500_set_ptat+0x5e>
 8002414:	2200      	movs	r2, #0
 8002416:	7bbb      	ldrb	r3, [r7, #14]
 8002418:	b25b      	sxtb	r3, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	b25b      	sxtb	r3, r3
 800241e:	b2db      	uxtb	r3, r3
 8002420:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002422:	f107 020e 	add.w	r2, r7, #14
 8002426:	2301      	movs	r3, #1
 8002428:	216b      	movs	r1, #107	@ 0x6b
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7fe fdcd 	bl	8000fca <a_mpu6500_write>
 8002430:	4603      	mov	r3, r0
 8002432:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d005      	beq.n	8002446 <mpu6500_set_ptat+0x8e>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243e:	4805      	ldr	r0, [pc, #20]	@ (8002454 <mpu6500_set_ptat+0x9c>)
 8002440:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <mpu6500_set_ptat+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	08009728 	.word	0x08009728
 8002454:	08009754 	.word	0x08009754

08002458 <mpu6500_set_cycle_wake_up>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_cycle_wake_up(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	460b      	mov	r3, r1
 8002462:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <mpu6500_set_cycle_wake_up+0x16>
    {
        return 2;                                                                    /* return error */
 800246a:	2302      	movs	r3, #2
 800246c:	e039      	b.n	80024e2 <mpu6500_set_cycle_wake_up+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002474:	2b01      	cmp	r3, #1
 8002476:	d001      	beq.n	800247c <mpu6500_set_cycle_wake_up+0x24>
    {
        return 3;                                                                    /* return error */
 8002478:	2303      	movs	r3, #3
 800247a:	e032      	b.n	80024e2 <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 800247c:	f107 020e 	add.w	r2, r7, #14
 8002480:	2301      	movs	r3, #1
 8002482:	216b      	movs	r1, #107	@ 0x6b
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f7fe fd6f 	bl	8000f68 <a_mpu6500_read>
 800248a:	4603      	mov	r3, r0
 800248c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <mpu6500_set_cycle_wake_up+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	4814      	ldr	r0, [pc, #80]	@ (80024ec <mpu6500_set_cycle_wake_up+0x94>)
 800249a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800249c:	2301      	movs	r3, #1
 800249e:	e020      	b.n	80024e2 <mpu6500_set_cycle_wake_up+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 80024a0:	7bbb      	ldrb	r3, [r7, #14]
 80024a2:	f023 0320 	bic.w	r3, r3, #32
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 80024aa:	78fb      	ldrb	r3, [r7, #3]
 80024ac:	015b      	lsls	r3, r3, #5
 80024ae:	b25a      	sxtb	r2, r3
 80024b0:	7bbb      	ldrb	r3, [r7, #14]
 80024b2:	b25b      	sxtb	r3, r3
 80024b4:	4313      	orrs	r3, r2
 80024b6:	b25b      	sxtb	r3, r3
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80024bc:	f107 020e 	add.w	r2, r7, #14
 80024c0:	2301      	movs	r3, #1
 80024c2:	216b      	movs	r1, #107	@ 0x6b
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7fe fd80 	bl	8000fca <a_mpu6500_write>
 80024ca:	4603      	mov	r3, r0
 80024cc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d005      	beq.n	80024e0 <mpu6500_set_cycle_wake_up+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d8:	4805      	ldr	r0, [pc, #20]	@ (80024f0 <mpu6500_set_cycle_wake_up+0x98>)
 80024da:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	08009728 	.word	0x08009728
 80024f0:	08009754 	.word	0x08009754

080024f4 <mpu6500_set_sleep>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sleep(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <mpu6500_set_sleep+0x16>
    {
        return 2;                                                                    /* return error */
 8002506:	2302      	movs	r3, #2
 8002508:	e039      	b.n	800257e <mpu6500_set_sleep+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002510:	2b01      	cmp	r3, #1
 8002512:	d001      	beq.n	8002518 <mpu6500_set_sleep+0x24>
    {
        return 3;                                                                    /* return error */
 8002514:	2303      	movs	r3, #3
 8002516:	e032      	b.n	800257e <mpu6500_set_sleep+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002518:	f107 020e 	add.w	r2, r7, #14
 800251c:	2301      	movs	r3, #1
 800251e:	216b      	movs	r1, #107	@ 0x6b
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7fe fd21 	bl	8000f68 <a_mpu6500_read>
 8002526:	4603      	mov	r3, r0
 8002528:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800252a:	7bfb      	ldrb	r3, [r7, #15]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d005      	beq.n	800253c <mpu6500_set_sleep+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002534:	4814      	ldr	r0, [pc, #80]	@ (8002588 <mpu6500_set_sleep+0x94>)
 8002536:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002538:	2301      	movs	r3, #1
 800253a:	e020      	b.n	800257e <mpu6500_set_sleep+0x8a>
    }
    prev &= ~(1 << 6);                                                               /* clear config */
 800253c:	7bbb      	ldrb	r3, [r7, #14]
 800253e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002542:	b2db      	uxtb	r3, r3
 8002544:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                             /* set config */
 8002546:	78fb      	ldrb	r3, [r7, #3]
 8002548:	019b      	lsls	r3, r3, #6
 800254a:	b25a      	sxtb	r2, r3
 800254c:	7bbb      	ldrb	r3, [r7, #14]
 800254e:	b25b      	sxtb	r3, r3
 8002550:	4313      	orrs	r3, r2
 8002552:	b25b      	sxtb	r3, r3
 8002554:	b2db      	uxtb	r3, r3
 8002556:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002558:	f107 020e 	add.w	r2, r7, #14
 800255c:	2301      	movs	r3, #1
 800255e:	216b      	movs	r1, #107	@ 0x6b
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f7fe fd32 	bl	8000fca <a_mpu6500_write>
 8002566:	4603      	mov	r3, r0
 8002568:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800256a:	7bfb      	ldrb	r3, [r7, #15]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <mpu6500_set_sleep+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	4805      	ldr	r0, [pc, #20]	@ (800258c <mpu6500_set_sleep+0x98>)
 8002576:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002578:	2301      	movs	r3, #1
 800257a:	e000      	b.n	800257e <mpu6500_set_sleep+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	08009728 	.word	0x08009728
 800258c:	08009754 	.word	0x08009754

08002590 <mpu6500_set_gyro_standby>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_standby(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <mpu6500_set_gyro_standby+0x16>
    {
        return 2;                                                                    /* return error */
 80025a2:	2302      	movs	r3, #2
 80025a4:	e039      	b.n	800261a <mpu6500_set_gyro_standby+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d001      	beq.n	80025b4 <mpu6500_set_gyro_standby+0x24>
    {
        return 3;                                                                    /* return error */
 80025b0:	2303      	movs	r3, #3
 80025b2:	e032      	b.n	800261a <mpu6500_set_gyro_standby+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80025b4:	f107 020e 	add.w	r2, r7, #14
 80025b8:	2301      	movs	r3, #1
 80025ba:	216b      	movs	r1, #107	@ 0x6b
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7fe fcd3 	bl	8000f68 <a_mpu6500_read>
 80025c2:	4603      	mov	r3, r0
 80025c4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <mpu6500_set_gyro_standby+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d0:	4814      	ldr	r0, [pc, #80]	@ (8002624 <mpu6500_set_gyro_standby+0x94>)
 80025d2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80025d4:	2301      	movs	r3, #1
 80025d6:	e020      	b.n	800261a <mpu6500_set_gyro_standby+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 80025d8:	7bbb      	ldrb	r3, [r7, #14]
 80025da:	f023 0310 	bic.w	r3, r3, #16
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 80025e2:	78fb      	ldrb	r3, [r7, #3]
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	b25a      	sxtb	r2, r3
 80025e8:	7bbb      	ldrb	r3, [r7, #14]
 80025ea:	b25b      	sxtb	r3, r3
 80025ec:	4313      	orrs	r3, r2
 80025ee:	b25b      	sxtb	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80025f4:	f107 020e 	add.w	r2, r7, #14
 80025f8:	2301      	movs	r3, #1
 80025fa:	216b      	movs	r1, #107	@ 0x6b
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7fe fce4 	bl	8000fca <a_mpu6500_write>
 8002602:	4603      	mov	r3, r0
 8002604:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002606:	7bfb      	ldrb	r3, [r7, #15]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d005      	beq.n	8002618 <mpu6500_set_gyro_standby+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002610:	4805      	ldr	r0, [pc, #20]	@ (8002628 <mpu6500_set_gyro_standby+0x98>)
 8002612:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002614:	2301      	movs	r3, #1
 8002616:	e000      	b.n	800261a <mpu6500_set_gyro_standby+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	08009728 	.word	0x08009728
 8002628:	08009754 	.word	0x08009754

0800262c <mpu6500_set_standby_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_standby_mode(mpu6500_handle_t *handle, mpu6500_source_t source, mpu6500_bool_t enable)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	70fb      	strb	r3, [r7, #3]
 8002638:	4613      	mov	r3, r2
 800263a:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <mpu6500_set_standby_mode+0x1a>
    {
        return 2;                                                                    /* return error */
 8002642:	2302      	movs	r3, #2
 8002644:	e043      	b.n	80026ce <mpu6500_set_standby_mode+0xa2>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800264c:	2b01      	cmp	r3, #1
 800264e:	d001      	beq.n	8002654 <mpu6500_set_standby_mode+0x28>
    {
        return 3;                                                                    /* return error */
 8002650:	2303      	movs	r3, #3
 8002652:	e03c      	b.n	80026ce <mpu6500_set_standby_mode+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);       /* read config */
 8002654:	f107 020e 	add.w	r2, r7, #14
 8002658:	2301      	movs	r3, #1
 800265a:	216c      	movs	r1, #108	@ 0x6c
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7fe fc83 	bl	8000f68 <a_mpu6500_read>
 8002662:	4603      	mov	r3, r0
 8002664:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d005      	beq.n	8002678 <mpu6500_set_standby_mode+0x4c>
    {
        handle->debug_print("mpu6500: read power management 2 failed.\n");           /* read power management 2 failed */
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002670:	4819      	ldr	r0, [pc, #100]	@ (80026d8 <mpu6500_set_standby_mode+0xac>)
 8002672:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002674:	2301      	movs	r3, #1
 8002676:	e02a      	b.n	80026ce <mpu6500_set_standby_mode+0xa2>
    }
    prev &= ~(1 << source);                                                          /* clear config */
 8002678:	78fb      	ldrb	r3, [r7, #3]
 800267a:	2201      	movs	r2, #1
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	b25b      	sxtb	r3, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	b25a      	sxtb	r2, r3
 8002686:	7bbb      	ldrb	r3, [r7, #14]
 8002688:	b25b      	sxtb	r3, r3
 800268a:	4013      	ands	r3, r2
 800268c:	b25b      	sxtb	r3, r3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	73bb      	strb	r3, [r7, #14]
    prev |= enable << source;                                                        /* set config */
 8002692:	78ba      	ldrb	r2, [r7, #2]
 8002694:	78fb      	ldrb	r3, [r7, #3]
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	b25a      	sxtb	r2, r3
 800269c:	7bbb      	ldrb	r3, [r7, #14]
 800269e:	b25b      	sxtb	r3, r3
 80026a0:	4313      	orrs	r3, r2
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);      /* write config */
 80026a8:	f107 020e 	add.w	r2, r7, #14
 80026ac:	2301      	movs	r3, #1
 80026ae:	216c      	movs	r1, #108	@ 0x6c
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7fe fc8a 	bl	8000fca <a_mpu6500_write>
 80026b6:	4603      	mov	r3, r0
 80026b8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d005      	beq.n	80026cc <mpu6500_set_standby_mode+0xa0>
    {
        handle->debug_print("mpu6500: write power management 2 failed.\n");          /* write power management 2 failed */
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	4805      	ldr	r0, [pc, #20]	@ (80026dc <mpu6500_set_standby_mode+0xb0>)
 80026c6:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80026c8:	2301      	movs	r3, #1
 80026ca:	e000      	b.n	80026ce <mpu6500_set_standby_mode+0xa2>
    }
    
    return 0;                                                                        /* success return 0 */
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	08009780 	.word	0x08009780
 80026dc:	080097ac 	.word	0x080097ac

080026e0 <mpu6500_set_sample_rate_divider>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sample_rate_divider(mpu6500_handle_t *handle, uint8_t d)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    
    if (handle == NULL)                                                              /* check handle */
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <mpu6500_set_sample_rate_divider+0x16>
    {
        return 2;                                                                    /* return error */
 80026f2:	2302      	movs	r3, #2
 80026f4:	e018      	b.n	8002728 <mpu6500_set_sample_rate_divider+0x48>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d001      	beq.n	8002704 <mpu6500_set_sample_rate_divider+0x24>
    {
        return 3;                                                                    /* return error */
 8002700:	2303      	movs	r3, #3
 8002702:	e011      	b.n	8002728 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    res = a_mpu6500_write(handle, MPU6500_REG_SMPRT_DIV, (uint8_t *)&d, 1);          /* write config */
 8002704:	1cfa      	adds	r2, r7, #3
 8002706:	2301      	movs	r3, #1
 8002708:	2119      	movs	r1, #25
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7fe fc5d 	bl	8000fca <a_mpu6500_write>
 8002710:	4603      	mov	r3, r0
 8002712:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d005      	beq.n	8002726 <mpu6500_set_sample_rate_divider+0x46>
    {
        handle->debug_print("mpu6500: write smprt div failed.\n");                   /* write smprt div failed */
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271e:	4804      	ldr	r0, [pc, #16]	@ (8002730 <mpu6500_set_sample_rate_divider+0x50>)
 8002720:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    return 0;                                                                        /* success return 0 */
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	0800986c 	.word	0x0800986c

08002734 <mpu6500_set_extern_sync>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_extern_sync(mpu6500_handle_t *handle, mpu6500_extern_sync_t sync)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	460b      	mov	r3, r1
 800273e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <mpu6500_set_extern_sync+0x16>
    {
        return 2;                                                                  /* return error */
 8002746:	2302      	movs	r3, #2
 8002748:	e039      	b.n	80027be <mpu6500_set_extern_sync+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002750:	2b01      	cmp	r3, #1
 8002752:	d001      	beq.n	8002758 <mpu6500_set_extern_sync+0x24>
    {
        return 3;                                                                  /* return error */
 8002754:	2303      	movs	r3, #3
 8002756:	e032      	b.n	80027be <mpu6500_set_extern_sync+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002758:	f107 020e 	add.w	r2, r7, #14
 800275c:	2301      	movs	r3, #1
 800275e:	211a      	movs	r1, #26
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7fe fc01 	bl	8000f68 <a_mpu6500_read>
 8002766:	4603      	mov	r3, r0
 8002768:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d005      	beq.n	800277c <mpu6500_set_extern_sync+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	4814      	ldr	r0, [pc, #80]	@ (80027c8 <mpu6500_set_extern_sync+0x94>)
 8002776:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002778:	2301      	movs	r3, #1
 800277a:	e020      	b.n	80027be <mpu6500_set_extern_sync+0x8a>
    }
    prev &= ~(0x7 << 3);                                                           /* clear config */
 800277c:	7bbb      	ldrb	r3, [r7, #14]
 800277e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002782:	b2db      	uxtb	r3, r3
 8002784:	73bb      	strb	r3, [r7, #14]
    prev |= sync << 3;                                                             /* set config */
 8002786:	78fb      	ldrb	r3, [r7, #3]
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	b25a      	sxtb	r2, r3
 800278c:	7bbb      	ldrb	r3, [r7, #14]
 800278e:	b25b      	sxtb	r3, r3
 8002790:	4313      	orrs	r3, r2
 8002792:	b25b      	sxtb	r3, r3
 8002794:	b2db      	uxtb	r3, r3
 8002796:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002798:	f107 020e 	add.w	r2, r7, #14
 800279c:	2301      	movs	r3, #1
 800279e:	211a      	movs	r1, #26
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7fe fc12 	bl	8000fca <a_mpu6500_write>
 80027a6:	4603      	mov	r3, r0
 80027a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <mpu6500_set_extern_sync+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	4805      	ldr	r0, [pc, #20]	@ (80027cc <mpu6500_set_extern_sync+0x98>)
 80027b6:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027b8:	2301      	movs	r3, #1
 80027ba:	e000      	b.n	80027be <mpu6500_set_extern_sync+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	080098b4 	.word	0x080098b4
 80027cc:	080098d4 	.word	0x080098d4

080027d0 <mpu6500_set_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_pass_filter(mpu6500_handle_t *handle, mpu6500_low_pass_filter_t filter)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <mpu6500_set_low_pass_filter+0x16>
    {
        return 2;                                                                  /* return error */
 80027e2:	2302      	movs	r3, #2
 80027e4:	e035      	b.n	8002852 <mpu6500_set_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d001      	beq.n	80027f4 <mpu6500_set_low_pass_filter+0x24>
    {
        return 3;                                                                  /* return error */
 80027f0:	2303      	movs	r3, #3
 80027f2:	e02e      	b.n	8002852 <mpu6500_set_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 80027f4:	f107 020e 	add.w	r2, r7, #14
 80027f8:	2301      	movs	r3, #1
 80027fa:	211a      	movs	r1, #26
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7fe fbb3 	bl	8000f68 <a_mpu6500_read>
 8002802:	4603      	mov	r3, r0
 8002804:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002806:	7bfb      	ldrb	r3, [r7, #15]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <mpu6500_set_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002810:	4812      	ldr	r0, [pc, #72]	@ (800285c <mpu6500_set_low_pass_filter+0x8c>)
 8002812:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002814:	2301      	movs	r3, #1
 8002816:	e01c      	b.n	8002852 <mpu6500_set_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                           /* clear config */
 8002818:	7bbb      	ldrb	r3, [r7, #14]
 800281a:	f023 0307 	bic.w	r3, r3, #7
 800281e:	b2db      	uxtb	r3, r3
 8002820:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                           /* set config */
 8002822:	7bba      	ldrb	r2, [r7, #14]
 8002824:	78fb      	ldrb	r3, [r7, #3]
 8002826:	4313      	orrs	r3, r2
 8002828:	b2db      	uxtb	r3, r3
 800282a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 800282c:	f107 020e 	add.w	r2, r7, #14
 8002830:	2301      	movs	r3, #1
 8002832:	211a      	movs	r1, #26
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7fe fbc8 	bl	8000fca <a_mpu6500_write>
 800283a:	4603      	mov	r3, r0
 800283c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d005      	beq.n	8002850 <mpu6500_set_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002848:	4805      	ldr	r0, [pc, #20]	@ (8002860 <mpu6500_set_low_pass_filter+0x90>)
 800284a:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <mpu6500_set_low_pass_filter+0x82>
    }
    
    return 0;                                                                      /* success return 0 */
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	080098b4 	.word	0x080098b4
 8002860:	080098d4 	.word	0x080098d4

08002864 <mpu6500_set_fifo_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_mode(mpu6500_handle_t *handle, mpu6500_fifo_mode mode)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <mpu6500_set_fifo_mode+0x16>
    {
        return 2;                                                                  /* return error */
 8002876:	2302      	movs	r3, #2
 8002878:	e039      	b.n	80028ee <mpu6500_set_fifo_mode+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002880:	2b01      	cmp	r3, #1
 8002882:	d001      	beq.n	8002888 <mpu6500_set_fifo_mode+0x24>
    {
        return 3;                                                                  /* return error */
 8002884:	2303      	movs	r3, #3
 8002886:	e032      	b.n	80028ee <mpu6500_set_fifo_mode+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002888:	f107 020e 	add.w	r2, r7, #14
 800288c:	2301      	movs	r3, #1
 800288e:	211a      	movs	r1, #26
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7fe fb69 	bl	8000f68 <a_mpu6500_read>
 8002896:	4603      	mov	r3, r0
 8002898:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <mpu6500_set_fifo_mode+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a4:	4814      	ldr	r0, [pc, #80]	@ (80028f8 <mpu6500_set_fifo_mode+0x94>)
 80028a6:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80028a8:	2301      	movs	r3, #1
 80028aa:	e020      	b.n	80028ee <mpu6500_set_fifo_mode+0x8a>
    }
    prev &= ~(1 << 6);                                                             /* clear config */
 80028ac:	7bbb      	ldrb	r3, [r7, #14]
 80028ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 6;                                                             /* set config */
 80028b6:	78fb      	ldrb	r3, [r7, #3]
 80028b8:	019b      	lsls	r3, r3, #6
 80028ba:	b25a      	sxtb	r2, r3
 80028bc:	7bbb      	ldrb	r3, [r7, #14]
 80028be:	b25b      	sxtb	r3, r3
 80028c0:	4313      	orrs	r3, r2
 80028c2:	b25b      	sxtb	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 80028c8:	f107 020e 	add.w	r2, r7, #14
 80028cc:	2301      	movs	r3, #1
 80028ce:	211a      	movs	r1, #26
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f7fe fb7a 	bl	8000fca <a_mpu6500_write>
 80028d6:	4603      	mov	r3, r0
 80028d8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <mpu6500_set_fifo_mode+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e4:	4805      	ldr	r0, [pc, #20]	@ (80028fc <mpu6500_set_fifo_mode+0x98>)
 80028e6:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <mpu6500_set_fifo_mode+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	080098b4 	.word	0x080098b4
 80028fc:	080098d4 	.word	0x080098d4

08002900 <mpu6500_set_gyroscope_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	70fb      	strb	r3, [r7, #3]
 800290c:	4613      	mov	r3, r2
 800290e:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <mpu6500_set_gyroscope_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002916:	2302      	movs	r3, #2
 8002918:	e043      	b.n	80029a2 <mpu6500_set_gyroscope_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002920:	2b01      	cmp	r3, #1
 8002922:	d001      	beq.n	8002928 <mpu6500_set_gyroscope_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002924:	2303      	movs	r3, #3
 8002926:	e03c      	b.n	80029a2 <mpu6500_set_gyroscope_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002928:	f107 020e 	add.w	r2, r7, #14
 800292c:	2301      	movs	r3, #1
 800292e:	211b      	movs	r1, #27
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f7fe fb19 	bl	8000f68 <a_mpu6500_read>
 8002936:	4603      	mov	r3, r0
 8002938:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800293a:	7bfb      	ldrb	r3, [r7, #15]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d005      	beq.n	800294c <mpu6500_set_gyroscope_test+0x4c>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002944:	4819      	ldr	r0, [pc, #100]	@ (80029ac <mpu6500_set_gyroscope_test+0xac>)
 8002946:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002948:	2301      	movs	r3, #1
 800294a:	e02a      	b.n	80029a2 <mpu6500_set_gyroscope_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 800294c:	78fb      	ldrb	r3, [r7, #3]
 800294e:	2201      	movs	r2, #1
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	b25b      	sxtb	r3, r3
 8002956:	43db      	mvns	r3, r3
 8002958:	b25a      	sxtb	r2, r3
 800295a:	7bbb      	ldrb	r3, [r7, #14]
 800295c:	b25b      	sxtb	r3, r3
 800295e:	4013      	ands	r3, r2
 8002960:	b25b      	sxtb	r3, r3
 8002962:	b2db      	uxtb	r3, r3
 8002964:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8002966:	78ba      	ldrb	r2, [r7, #2]
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	b25a      	sxtb	r2, r3
 8002970:	7bbb      	ldrb	r3, [r7, #14]
 8002972:	b25b      	sxtb	r3, r3
 8002974:	4313      	orrs	r3, r2
 8002976:	b25b      	sxtb	r3, r3
 8002978:	b2db      	uxtb	r3, r3
 800297a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 800297c:	f107 020e 	add.w	r2, r7, #14
 8002980:	2301      	movs	r3, #1
 8002982:	211b      	movs	r1, #27
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7fe fb20 	bl	8000fca <a_mpu6500_write>
 800298a:	4603      	mov	r3, r0
 800298c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <mpu6500_set_gyroscope_test+0xa0>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	4805      	ldr	r0, [pc, #20]	@ (80029b0 <mpu6500_set_gyroscope_test+0xb0>)
 800299a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <mpu6500_set_gyroscope_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	080098f4 	.word	0x080098f4
 80029b0:	0800991c 	.word	0x0800991c

080029b4 <mpu6500_set_gyroscope_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_range(mpu6500_handle_t *handle, mpu6500_gyroscope_range_t range)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <mpu6500_set_gyroscope_range+0x16>
    {
        return 2;                                                                       /* return error */
 80029c6:	2302      	movs	r3, #2
 80029c8:	e039      	b.n	8002a3e <mpu6500_set_gyroscope_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d001      	beq.n	80029d8 <mpu6500_set_gyroscope_range+0x24>
    {
        return 3;                                                                       /* return error */
 80029d4:	2303      	movs	r3, #3
 80029d6:	e032      	b.n	8002a3e <mpu6500_set_gyroscope_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 80029d8:	f107 020e 	add.w	r2, r7, #14
 80029dc:	2301      	movs	r3, #1
 80029de:	211b      	movs	r1, #27
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7fe fac1 	bl	8000f68 <a_mpu6500_read>
 80029e6:	4603      	mov	r3, r0
 80029e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d005      	beq.n	80029fc <mpu6500_set_gyroscope_range+0x48>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f4:	4814      	ldr	r0, [pc, #80]	@ (8002a48 <mpu6500_set_gyroscope_range+0x94>)
 80029f6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80029f8:	2301      	movs	r3, #1
 80029fa:	e020      	b.n	8002a3e <mpu6500_set_gyroscope_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 80029fc:	7bbb      	ldrb	r3, [r7, #14]
 80029fe:	f023 0318 	bic.w	r3, r3, #24
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002a06:	78fb      	ldrb	r3, [r7, #3]
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	b25a      	sxtb	r2, r3
 8002a0c:	7bbb      	ldrb	r3, [r7, #14]
 8002a0e:	b25b      	sxtb	r3, r3
 8002a10:	4313      	orrs	r3, r2
 8002a12:	b25b      	sxtb	r3, r3
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002a18:	f107 020e 	add.w	r2, r7, #14
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	211b      	movs	r1, #27
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7fe fad2 	bl	8000fca <a_mpu6500_write>
 8002a26:	4603      	mov	r3, r0
 8002a28:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d005      	beq.n	8002a3c <mpu6500_set_gyroscope_range+0x88>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a34:	4805      	ldr	r0, [pc, #20]	@ (8002a4c <mpu6500_set_gyroscope_range+0x98>)
 8002a36:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <mpu6500_set_gyroscope_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	080098f4 	.word	0x080098f4
 8002a4c:	0800991c 	.word	0x0800991c

08002a50 <mpu6500_set_gyroscope_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 3
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <mpu6500_set_gyroscope_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002a62:	2302      	movs	r3, #2
 8002a64:	e03e      	b.n	8002ae4 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d001      	beq.n	8002a74 <mpu6500_set_gyroscope_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002a70:	2303      	movs	r3, #3
 8002a72:	e037      	b.n	8002ae4 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (choice > 3)                                                                     /* check the choice */
 8002a74:	78fb      	ldrb	r3, [r7, #3]
 8002a76:	2b03      	cmp	r3, #3
 8002a78:	d905      	bls.n	8002a86 <mpu6500_set_gyroscope_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 3.\n");                                  /* choice > 3 */
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	481b      	ldr	r0, [pc, #108]	@ (8002aec <mpu6500_set_gyroscope_choice+0x9c>)
 8002a80:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002a82:	2304      	movs	r3, #4
 8002a84:	e02e      	b.n	8002ae4 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002a86:	f107 020e 	add.w	r2, r7, #14
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	211b      	movs	r1, #27
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7fe fa6a 	bl	8000f68 <a_mpu6500_read>
 8002a94:	4603      	mov	r3, r0
 8002a96:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a98:	7bfb      	ldrb	r3, [r7, #15]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d005      	beq.n	8002aaa <mpu6500_set_gyroscope_choice+0x5a>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa2:	4813      	ldr	r0, [pc, #76]	@ (8002af0 <mpu6500_set_gyroscope_choice+0xa0>)
 8002aa4:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e01c      	b.n	8002ae4 <mpu6500_set_gyroscope_choice+0x94>
    }
    prev &= ~(3 << 0);                                                                  /* clear config */
 8002aaa:	7bbb      	ldrb	r3, [r7, #14]
 8002aac:	f023 0303 	bic.w	r3, r3, #3
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 0;                                                                /* set config */
 8002ab4:	7bba      	ldrb	r2, [r7, #14]
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002abe:	f107 020e 	add.w	r2, r7, #14
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	211b      	movs	r1, #27
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7fe fa7f 	bl	8000fca <a_mpu6500_write>
 8002acc:	4603      	mov	r3, r0
 8002ace:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <mpu6500_set_gyroscope_choice+0x92>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ada:	4806      	ldr	r0, [pc, #24]	@ (8002af4 <mpu6500_set_gyroscope_choice+0xa4>)
 8002adc:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    return 0;                                                                           /* success return 0 */
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	08009948 	.word	0x08009948
 8002af0:	080098f4 	.word	0x080098f4
 8002af4:	0800991c 	.word	0x0800991c

08002af8 <mpu6500_set_accelerometer_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	70fb      	strb	r3, [r7, #3]
 8002b04:	4613      	mov	r3, r2
 8002b06:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <mpu6500_set_accelerometer_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e043      	b.n	8002b9a <mpu6500_set_accelerometer_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d001      	beq.n	8002b20 <mpu6500_set_accelerometer_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e03c      	b.n	8002b9a <mpu6500_set_accelerometer_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002b20:	f107 020e 	add.w	r2, r7, #14
 8002b24:	2301      	movs	r3, #1
 8002b26:	211c      	movs	r1, #28
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7fe fa1d 	bl	8000f68 <a_mpu6500_read>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <mpu6500_set_accelerometer_test+0x4c>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3c:	4819      	ldr	r0, [pc, #100]	@ (8002ba4 <mpu6500_set_accelerometer_test+0xac>)
 8002b3e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b40:	2301      	movs	r3, #1
 8002b42:	e02a      	b.n	8002b9a <mpu6500_set_accelerometer_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	2201      	movs	r2, #1
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	b25b      	sxtb	r3, r3
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	b25a      	sxtb	r2, r3
 8002b52:	7bbb      	ldrb	r3, [r7, #14]
 8002b54:	b25b      	sxtb	r3, r3
 8002b56:	4013      	ands	r3, r2
 8002b58:	b25b      	sxtb	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8002b5e:	78ba      	ldrb	r2, [r7, #2]
 8002b60:	78fb      	ldrb	r3, [r7, #3]
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	b25a      	sxtb	r2, r3
 8002b68:	7bbb      	ldrb	r3, [r7, #14]
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	b25b      	sxtb	r3, r3
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002b74:	f107 020e 	add.w	r2, r7, #14
 8002b78:	2301      	movs	r3, #1
 8002b7a:	211c      	movs	r1, #28
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f7fe fa24 	bl	8000fca <a_mpu6500_write>
 8002b82:	4603      	mov	r3, r0
 8002b84:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <mpu6500_set_accelerometer_test+0xa0>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b90:	4805      	ldr	r0, [pc, #20]	@ (8002ba8 <mpu6500_set_accelerometer_test+0xb0>)
 8002b92:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b94:	2301      	movs	r3, #1
 8002b96:	e000      	b.n	8002b9a <mpu6500_set_accelerometer_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	080092a4 	.word	0x080092a4
 8002ba8:	08009960 	.word	0x08009960

08002bac <mpu6500_set_accelerometer_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_range(mpu6500_handle_t *handle, mpu6500_accelerometer_range_t range)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <mpu6500_set_accelerometer_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e039      	b.n	8002c36 <mpu6500_set_accelerometer_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d001      	beq.n	8002bd0 <mpu6500_set_accelerometer_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e032      	b.n	8002c36 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002bd0:	f107 020e 	add.w	r2, r7, #14
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	211c      	movs	r1, #28
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7fe f9c5 	bl	8000f68 <a_mpu6500_read>
 8002bde:	4603      	mov	r3, r0
 8002be0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d005      	beq.n	8002bf4 <mpu6500_set_accelerometer_range+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bec:	4814      	ldr	r0, [pc, #80]	@ (8002c40 <mpu6500_set_accelerometer_range+0x94>)
 8002bee:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e020      	b.n	8002c36 <mpu6500_set_accelerometer_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002bf4:	7bbb      	ldrb	r3, [r7, #14]
 8002bf6:	f023 0318 	bic.w	r3, r3, #24
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	b25a      	sxtb	r2, r3
 8002c04:	7bbb      	ldrb	r3, [r7, #14]
 8002c06:	b25b      	sxtb	r3, r3
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	b25b      	sxtb	r3, r3
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002c10:	f107 020e 	add.w	r2, r7, #14
 8002c14:	2301      	movs	r3, #1
 8002c16:	211c      	movs	r1, #28
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7fe f9d6 	bl	8000fca <a_mpu6500_write>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d005      	beq.n	8002c34 <mpu6500_set_accelerometer_range+0x88>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	4805      	ldr	r0, [pc, #20]	@ (8002c44 <mpu6500_set_accelerometer_range+0x98>)
 8002c2e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	080092a4 	.word	0x080092a4
 8002c44:	08009960 	.word	0x08009960

08002c48 <mpu6500_set_fifo_1024kb>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_1024kb(mpu6500_handle_t *handle)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <mpu6500_set_fifo_1024kb+0x12>
    {
        return 2;                                                                         /* return error */
 8002c56:	2302      	movs	r3, #2
 8002c58:	e035      	b.n	8002cc6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d001      	beq.n	8002c68 <mpu6500_set_fifo_1024kb+0x20>
    {
        return 3;                                                                         /* return error */
 8002c64:	2303      	movs	r3, #3
 8002c66:	e02e      	b.n	8002cc6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002c68:	f107 020e 	add.w	r2, r7, #14
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	211d      	movs	r1, #29
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f7fe f979 	bl	8000f68 <a_mpu6500_read>
 8002c76:	4603      	mov	r3, r0
 8002c78:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002c7a:	7bfb      	ldrb	r3, [r7, #15]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d005      	beq.n	8002c8c <mpu6500_set_fifo_1024kb+0x44>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	4812      	ldr	r0, [pc, #72]	@ (8002cd0 <mpu6500_set_fifo_1024kb+0x88>)
 8002c86:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e01c      	b.n	8002cc6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    prev &= ~(1 << 6);                                                                    /* clear config */
 8002c8c:	7bbb      	ldrb	r3, [r7, #14]
 8002c8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	73bb      	strb	r3, [r7, #14]
    prev |= 1 << 6;                                                                       /* set config */
 8002c96:	7bbb      	ldrb	r3, [r7, #14]
 8002c98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002ca0:	f107 020e 	add.w	r2, r7, #14
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	211d      	movs	r1, #29
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7fe f98e 	bl	8000fca <a_mpu6500_write>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d005      	beq.n	8002cc4 <mpu6500_set_fifo_1024kb+0x7c>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbc:	4805      	ldr	r0, [pc, #20]	@ (8002cd4 <mpu6500_set_fifo_1024kb+0x8c>)
 8002cbe:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    return 0;                                                                             /* success return 0 */
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	08009990 	.word	0x08009990
 8002cd4:	080099c0 	.word	0x080099c0

08002cd8 <mpu6500_set_accelerometer_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 1
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <mpu6500_set_accelerometer_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002cea:	2302      	movs	r3, #2
 8002cec:	e042      	b.n	8002d74 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d001      	beq.n	8002cfc <mpu6500_set_accelerometer_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e03b      	b.n	8002d74 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (choice > 1)                                                                     /* check the choice */
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d905      	bls.n	8002d0e <mpu6500_set_accelerometer_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 1.\n");                                  /* choice > 1 */
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d06:	481d      	ldr	r0, [pc, #116]	@ (8002d7c <mpu6500_set_accelerometer_choice+0xa4>)
 8002d08:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	e032      	b.n	8002d74 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);       /* read accelerometer config */
 8002d0e:	f107 020e 	add.w	r2, r7, #14
 8002d12:	2301      	movs	r3, #1
 8002d14:	211d      	movs	r1, #29
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7fe f926 	bl	8000f68 <a_mpu6500_read>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d005      	beq.n	8002d32 <mpu6500_set_accelerometer_choice+0x5a>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");          /* read accelerometer 2 config failed */
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2a:	4815      	ldr	r0, [pc, #84]	@ (8002d80 <mpu6500_set_accelerometer_choice+0xa8>)
 8002d2c:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e020      	b.n	8002d74 <mpu6500_set_accelerometer_choice+0x9c>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8002d32:	7bbb      	ldrb	r3, [r7, #14]
 8002d34:	f023 0308 	bic.w	r3, r3, #8
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 3;                                                                /* set config */
 8002d3c:	78fb      	ldrb	r3, [r7, #3]
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	b25a      	sxtb	r2, r3
 8002d42:	7bbb      	ldrb	r3, [r7, #14]
 8002d44:	b25b      	sxtb	r3, r3
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b25b      	sxtb	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);      /* write accelerometer config */
 8002d4e:	f107 020e 	add.w	r2, r7, #14
 8002d52:	2301      	movs	r3, #1
 8002d54:	211d      	movs	r1, #29
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fe f937 	bl	8000fca <a_mpu6500_write>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <mpu6500_set_accelerometer_choice+0x9a>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");         /* write accelerometer 2 config failed */
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6a:	4806      	ldr	r0, [pc, #24]	@ (8002d84 <mpu6500_set_accelerometer_choice+0xac>)
 8002d6c:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    return 0;                                                                           /* success return 0 */
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	080099f0 	.word	0x080099f0
 8002d80:	08009990 	.word	0x08009990
 8002d84:	080099c0 	.word	0x080099c0

08002d88 <mpu6500_set_accelerometer_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_low_pass_filter(mpu6500_handle_t *handle, mpu6500_accelerometer_low_pass_filter_t filter)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <mpu6500_set_accelerometer_low_pass_filter+0x16>
    {
        return 2;                                                                         /* return error */
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e035      	b.n	8002e0a <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d001      	beq.n	8002dac <mpu6500_set_accelerometer_low_pass_filter+0x24>
    {
        return 3;                                                                         /* return error */
 8002da8:	2303      	movs	r3, #3
 8002daa:	e02e      	b.n	8002e0a <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002dac:	f107 020e 	add.w	r2, r7, #14
 8002db0:	2301      	movs	r3, #1
 8002db2:	211d      	movs	r1, #29
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f7fe f8d7 	bl	8000f68 <a_mpu6500_read>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <mpu6500_set_accelerometer_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	4812      	ldr	r0, [pc, #72]	@ (8002e14 <mpu6500_set_accelerometer_low_pass_filter+0x8c>)
 8002dca:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e01c      	b.n	8002e0a <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                                  /* clear config */
 8002dd0:	7bbb      	ldrb	r3, [r7, #14]
 8002dd2:	f023 0307 	bic.w	r3, r3, #7
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                                  /* set config */
 8002dda:	7bba      	ldrb	r2, [r7, #14]
 8002ddc:	78fb      	ldrb	r3, [r7, #3]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002de4:	f107 020e 	add.w	r2, r7, #14
 8002de8:	2301      	movs	r3, #1
 8002dea:	211d      	movs	r1, #29
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f7fe f8ec 	bl	8000fca <a_mpu6500_write>
 8002df2:	4603      	mov	r3, r0
 8002df4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <mpu6500_set_accelerometer_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	4805      	ldr	r0, [pc, #20]	@ (8002e18 <mpu6500_set_accelerometer_low_pass_filter+0x90>)
 8002e02:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e04:	2301      	movs	r3, #1
 8002e06:	e000      	b.n	8002e0a <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    return 0;                                                                             /* success return 0 */
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	08009990 	.word	0x08009990
 8002e18:	080099c0 	.word	0x080099c0

08002e1c <mpu6500_set_low_power_accel_output_rate>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_power_accel_output_rate(mpu6500_handle_t *handle, mpu6500_low_power_accel_output_rate_t rate)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                  /* check handle */
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <mpu6500_set_low_power_accel_output_rate+0x16>
    {
        return 2;                                                                        /* return error */
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e035      	b.n	8002e9e <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    if (handle->inited != 1)                                                             /* check handle initialization */
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d001      	beq.n	8002e40 <mpu6500_set_low_power_accel_output_rate+0x24>
    {
        return 3;                                                                        /* return error */
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e02e      	b.n	8002e9e <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);         /* read config */
 8002e40:	f107 020e 	add.w	r2, r7, #14
 8002e44:	2301      	movs	r3, #1
 8002e46:	211e      	movs	r1, #30
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7fe f88d 	bl	8000f68 <a_mpu6500_read>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002e52:	7bfb      	ldrb	r3, [r7, #15]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <mpu6500_set_low_power_accel_output_rate+0x48>
    {
        handle->debug_print("mpu6500: read lp accelerometer odr failed.\n");             /* read lp accelerometer odr failed */
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5c:	4812      	ldr	r0, [pc, #72]	@ (8002ea8 <mpu6500_set_low_power_accel_output_rate+0x8c>)
 8002e5e:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002e60:	2301      	movs	r3, #1
 8002e62:	e01c      	b.n	8002e9e <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    prev &= ~(0xF << 0);                                                                 /* clear config */
 8002e64:	7bbb      	ldrb	r3, [r7, #14]
 8002e66:	f023 030f 	bic.w	r3, r3, #15
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	73bb      	strb	r3, [r7, #14]
    prev |= rate << 0;                                                                   /* set config */
 8002e6e:	7bba      	ldrb	r2, [r7, #14]
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);        /* write config */
 8002e78:	f107 020e 	add.w	r2, r7, #14
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	211e      	movs	r1, #30
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7fe f8a2 	bl	8000fca <a_mpu6500_write>
 8002e86:	4603      	mov	r3, r0
 8002e88:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002e8a:	7bfb      	ldrb	r3, [r7, #15]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d005      	beq.n	8002e9c <mpu6500_set_low_power_accel_output_rate+0x80>
    {
        handle->debug_print("mpu6500: write lp accelerometer odr failed.\n");            /* write lp accelerometer odr failed */
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e94:	4805      	ldr	r0, [pc, #20]	@ (8002eac <mpu6500_set_low_power_accel_output_rate+0x90>)
 8002e96:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e000      	b.n	8002e9e <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    return 0;                                                                            /* success return 0 */
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	08009a08 	.word	0x08009a08
 8002eac:	08009a34 	.word	0x08009a34

08002eb0 <mpu6500_set_wake_on_motion>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_wake_on_motion(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	460b      	mov	r3, r1
 8002eba:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <mpu6500_set_wake_on_motion+0x16>
    {
        return 2;                                                                           /* return error */
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e039      	b.n	8002f3a <mpu6500_set_wake_on_motion+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d001      	beq.n	8002ed4 <mpu6500_set_wake_on_motion+0x24>
    {
        return 3;                                                                           /* return error */
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e032      	b.n	8002f3a <mpu6500_set_wake_on_motion+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002ed4:	f107 020e 	add.w	r2, r7, #14
 8002ed8:	2301      	movs	r3, #1
 8002eda:	2169      	movs	r1, #105	@ 0x69
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7fe f843 	bl	8000f68 <a_mpu6500_read>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <mpu6500_set_wake_on_motion+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef0:	4814      	ldr	r0, [pc, #80]	@ (8002f44 <mpu6500_set_wake_on_motion+0x94>)
 8002ef2:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e020      	b.n	8002f3a <mpu6500_set_wake_on_motion+0x8a>
    }
    prev &= ~(1 << 7);                                                                      /* clear config */
 8002ef8:	7bbb      	ldrb	r3, [r7, #14]
 8002efa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 7;                                                                    /* set config */
 8002f02:	78fb      	ldrb	r3, [r7, #3]
 8002f04:	01db      	lsls	r3, r3, #7
 8002f06:	b25a      	sxtb	r2, r3
 8002f08:	7bbb      	ldrb	r3, [r7, #14]
 8002f0a:	b25b      	sxtb	r3, r3
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	b25b      	sxtb	r3, r3
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002f14:	f107 020e 	add.w	r2, r7, #14
 8002f18:	2301      	movs	r3, #1
 8002f1a:	2169      	movs	r1, #105	@ 0x69
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7fe f854 	bl	8000fca <a_mpu6500_write>
 8002f22:	4603      	mov	r3, r0
 8002f24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <mpu6500_set_wake_on_motion+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f30:	4805      	ldr	r0, [pc, #20]	@ (8002f48 <mpu6500_set_wake_on_motion+0x98>)
 8002f32:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <mpu6500_set_wake_on_motion+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	08009a64 	.word	0x08009a64
 8002f48:	08009a90 	.word	0x08009a90

08002f4c <mpu6500_set_accel_compare_with_previous_sample>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accel_compare_with_previous_sample(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <mpu6500_set_accel_compare_with_previous_sample+0x16>
    {
        return 2;                                                                           /* return error */
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e039      	b.n	8002fd6 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d001      	beq.n	8002f70 <mpu6500_set_accel_compare_with_previous_sample+0x24>
    {
        return 3;                                                                           /* return error */
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e032      	b.n	8002fd6 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002f70:	f107 020e 	add.w	r2, r7, #14
 8002f74:	2301      	movs	r3, #1
 8002f76:	2169      	movs	r1, #105	@ 0x69
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7fd fff5 	bl	8000f68 <a_mpu6500_read>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <mpu6500_set_accel_compare_with_previous_sample+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	4814      	ldr	r0, [pc, #80]	@ (8002fe0 <mpu6500_set_accel_compare_with_previous_sample+0x94>)
 8002f8e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f90:	2301      	movs	r3, #1
 8002f92:	e020      	b.n	8002fd6 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    prev &= ~(1 << 6);                                                                      /* clear config */
 8002f94:	7bbb      	ldrb	r3, [r7, #14]
 8002f96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                                    /* set config */
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	019b      	lsls	r3, r3, #6
 8002fa2:	b25a      	sxtb	r2, r3
 8002fa4:	7bbb      	ldrb	r3, [r7, #14]
 8002fa6:	b25b      	sxtb	r3, r3
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	b25b      	sxtb	r3, r3
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002fb0:	f107 020e 	add.w	r2, r7, #14
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	2169      	movs	r1, #105	@ 0x69
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7fe f806 	bl	8000fca <a_mpu6500_write>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d005      	beq.n	8002fd4 <mpu6500_set_accel_compare_with_previous_sample+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fcc:	4805      	ldr	r0, [pc, #20]	@ (8002fe4 <mpu6500_set_accel_compare_with_previous_sample+0x98>)
 8002fce:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	08009a64 	.word	0x08009a64
 8002fe4:	08009a90 	.word	0x08009a90

08002fe8 <mpu6500_set_fifo_enable>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_enable(mpu6500_handle_t *handle, mpu6500_fifo_t fifo, mpu6500_bool_t enable)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	70fb      	strb	r3, [r7, #3]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                             /* check handle */
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <mpu6500_set_fifo_enable+0x1a>
    {
        return 2;                                                                   /* return error */
 8002ffe:	2302      	movs	r3, #2
 8003000:	e043      	b.n	800308a <mpu6500_set_fifo_enable+0xa2>
    }
    if (handle->inited != 1)                                                        /* check handle initialization */
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003008:	2b01      	cmp	r3, #1
 800300a:	d001      	beq.n	8003010 <mpu6500_set_fifo_enable+0x28>
    {
        return 3;                                                                   /* return error */
 800300c:	2303      	movs	r3, #3
 800300e:	e03c      	b.n	800308a <mpu6500_set_fifo_enable+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);         /* read fifo enable config */
 8003010:	f107 020e 	add.w	r2, r7, #14
 8003014:	2301      	movs	r3, #1
 8003016:	2123      	movs	r1, #35	@ 0x23
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7fd ffa5 	bl	8000f68 <a_mpu6500_read>
 800301e:	4603      	mov	r3, r0
 8003020:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 8003022:	7bfb      	ldrb	r3, [r7, #15]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d005      	beq.n	8003034 <mpu6500_set_fifo_enable+0x4c>
    {
        handle->debug_print("mpu6500: read fifo enable config failed.\n");          /* read fifo enable config failed */
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302c:	4819      	ldr	r0, [pc, #100]	@ (8003094 <mpu6500_set_fifo_enable+0xac>)
 800302e:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 8003030:	2301      	movs	r3, #1
 8003032:	e02a      	b.n	800308a <mpu6500_set_fifo_enable+0xa2>
    }
    prev &= ~(1 << fifo);                                                           /* clear config */
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	2201      	movs	r2, #1
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	b25b      	sxtb	r3, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	b25a      	sxtb	r2, r3
 8003042:	7bbb      	ldrb	r3, [r7, #14]
 8003044:	b25b      	sxtb	r3, r3
 8003046:	4013      	ands	r3, r2
 8003048:	b25b      	sxtb	r3, r3
 800304a:	b2db      	uxtb	r3, r3
 800304c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << fifo;                                                         /* set config */
 800304e:	78ba      	ldrb	r2, [r7, #2]
 8003050:	78fb      	ldrb	r3, [r7, #3]
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	b25a      	sxtb	r2, r3
 8003058:	7bbb      	ldrb	r3, [r7, #14]
 800305a:	b25b      	sxtb	r3, r3
 800305c:	4313      	orrs	r3, r2
 800305e:	b25b      	sxtb	r3, r3
 8003060:	b2db      	uxtb	r3, r3
 8003062:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);        /* write fifo enable config */
 8003064:	f107 020e 	add.w	r2, r7, #14
 8003068:	2301      	movs	r3, #1
 800306a:	2123      	movs	r1, #35	@ 0x23
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7fd ffac 	bl	8000fca <a_mpu6500_write>
 8003072:	4603      	mov	r3, r0
 8003074:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 8003076:	7bfb      	ldrb	r3, [r7, #15]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <mpu6500_set_fifo_enable+0xa0>
    {
        handle->debug_print("mpu6500: write fifo enable config failed.\n");         /* write fifo enable config failed */
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	4805      	ldr	r0, [pc, #20]	@ (8003098 <mpu6500_set_fifo_enable+0xb0>)
 8003082:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <mpu6500_set_fifo_enable+0xa2>
    }
    
    return 0;                                                                       /* success return 0 */
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	08009abc 	.word	0x08009abc
 8003098:	08009ae8 	.word	0x08009ae8

0800309c <mpu6500_set_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <mpu6500_set_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 80030ae:	2302      	movs	r3, #2
 80030b0:	e039      	b.n	8003126 <mpu6500_set_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d001      	beq.n	80030c0 <mpu6500_set_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 80030bc:	2303      	movs	r3, #3
 80030be:	e032      	b.n	8003126 <mpu6500_set_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80030c0:	f107 020e 	add.w	r2, r7, #14
 80030c4:	2301      	movs	r3, #1
 80030c6:	2137      	movs	r1, #55	@ 0x37
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7fd ff4d 	bl	8000f68 <a_mpu6500_read>
 80030ce:	4603      	mov	r3, r0
 80030d0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <mpu6500_set_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030dc:	4814      	ldr	r0, [pc, #80]	@ (8003130 <mpu6500_set_interrupt_level+0x94>)
 80030de:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80030e0:	2301      	movs	r3, #1
 80030e2:	e020      	b.n	8003126 <mpu6500_set_interrupt_level+0x8a>
    }
    prev &= ~(1 << 7);                                                                  /* clear config */
 80030e4:	7bbb      	ldrb	r3, [r7, #14]
 80030e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	73bb      	strb	r3, [r7, #14]
    prev |= level << 7;                                                                 /* set config */
 80030ee:	78fb      	ldrb	r3, [r7, #3]
 80030f0:	01db      	lsls	r3, r3, #7
 80030f2:	b25a      	sxtb	r2, r3
 80030f4:	7bbb      	ldrb	r3, [r7, #14]
 80030f6:	b25b      	sxtb	r3, r3
 80030f8:	4313      	orrs	r3, r2
 80030fa:	b25b      	sxtb	r3, r3
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8003100:	f107 020e 	add.w	r2, r7, #14
 8003104:	2301      	movs	r3, #1
 8003106:	2137      	movs	r1, #55	@ 0x37
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7fd ff5e 	bl	8000fca <a_mpu6500_write>
 800310e:	4603      	mov	r3, r0
 8003110:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <mpu6500_set_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	4805      	ldr	r0, [pc, #20]	@ (8003134 <mpu6500_set_interrupt_level+0x98>)
 800311e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003120:	2301      	movs	r3, #1
 8003122:	e000      	b.n	8003126 <mpu6500_set_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	08009b14 	.word	0x08009b14
 8003134:	08009b3c 	.word	0x08009b3c

08003138 <mpu6500_set_interrupt_pin_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_pin_type(mpu6500_handle_t *handle, mpu6500_pin_type_t type)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <mpu6500_set_interrupt_pin_type+0x16>
    {
        return 2;                                                                       /* return error */
 800314a:	2302      	movs	r3, #2
 800314c:	e039      	b.n	80031c2 <mpu6500_set_interrupt_pin_type+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003154:	2b01      	cmp	r3, #1
 8003156:	d001      	beq.n	800315c <mpu6500_set_interrupt_pin_type+0x24>
    {
        return 3;                                                                       /* return error */
 8003158:	2303      	movs	r3, #3
 800315a:	e032      	b.n	80031c2 <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 800315c:	f107 020e 	add.w	r2, r7, #14
 8003160:	2301      	movs	r3, #1
 8003162:	2137      	movs	r1, #55	@ 0x37
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7fd feff 	bl	8000f68 <a_mpu6500_read>
 800316a:	4603      	mov	r3, r0
 800316c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800316e:	7bfb      	ldrb	r3, [r7, #15]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d005      	beq.n	8003180 <mpu6500_set_interrupt_pin_type+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003178:	4814      	ldr	r0, [pc, #80]	@ (80031cc <mpu6500_set_interrupt_pin_type+0x94>)
 800317a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800317c:	2301      	movs	r3, #1
 800317e:	e020      	b.n	80031c2 <mpu6500_set_interrupt_pin_type+0x8a>
    }
    prev &= ~(1 << 6);                                                                  /* clear config */
 8003180:	7bbb      	ldrb	r3, [r7, #14]
 8003182:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003186:	b2db      	uxtb	r3, r3
 8003188:	73bb      	strb	r3, [r7, #14]
    prev |= type << 6;                                                                  /* set config */
 800318a:	78fb      	ldrb	r3, [r7, #3]
 800318c:	019b      	lsls	r3, r3, #6
 800318e:	b25a      	sxtb	r2, r3
 8003190:	7bbb      	ldrb	r3, [r7, #14]
 8003192:	b25b      	sxtb	r3, r3
 8003194:	4313      	orrs	r3, r2
 8003196:	b25b      	sxtb	r3, r3
 8003198:	b2db      	uxtb	r3, r3
 800319a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800319c:	f107 020e 	add.w	r2, r7, #14
 80031a0:	2301      	movs	r3, #1
 80031a2:	2137      	movs	r1, #55	@ 0x37
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7fd ff10 	bl	8000fca <a_mpu6500_write>
 80031aa:	4603      	mov	r3, r0
 80031ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <mpu6500_set_interrupt_pin_type+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b8:	4805      	ldr	r0, [pc, #20]	@ (80031d0 <mpu6500_set_interrupt_pin_type+0x98>)
 80031ba:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	08009b14 	.word	0x08009b14
 80031d0:	08009b3c 	.word	0x08009b3c

080031d4 <mpu6500_set_interrupt_latch>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_latch(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <mpu6500_set_interrupt_latch+0x16>
    {
        return 2;                                                                       /* return error */
 80031e6:	2302      	movs	r3, #2
 80031e8:	e03c      	b.n	8003264 <mpu6500_set_interrupt_latch+0x90>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d001      	beq.n	80031f8 <mpu6500_set_interrupt_latch+0x24>
    {
        return 3;                                                                       /* return error */
 80031f4:	2303      	movs	r3, #3
 80031f6:	e035      	b.n	8003264 <mpu6500_set_interrupt_latch+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80031f8:	f107 020e 	add.w	r2, r7, #14
 80031fc:	2301      	movs	r3, #1
 80031fe:	2137      	movs	r1, #55	@ 0x37
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f7fd feb1 	bl	8000f68 <a_mpu6500_read>
 8003206:	4603      	mov	r3, r0
 8003208:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <mpu6500_set_interrupt_latch+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003214:	4815      	ldr	r0, [pc, #84]	@ (800326c <mpu6500_set_interrupt_latch+0x98>)
 8003216:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003218:	2301      	movs	r3, #1
 800321a:	e023      	b.n	8003264 <mpu6500_set_interrupt_latch+0x90>
    }
    prev &= ~(1 << 5);                                                                  /* clear config */
 800321c:	7bbb      	ldrb	r3, [r7, #14]
 800321e:	f023 0320 	bic.w	r3, r3, #32
 8003222:	b2db      	uxtb	r3, r3
 8003224:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 5;                                                             /* set config */
 8003226:	78fb      	ldrb	r3, [r7, #3]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <mpu6500_set_interrupt_latch+0x5c>
 800322c:	2220      	movs	r2, #32
 800322e:	e000      	b.n	8003232 <mpu6500_set_interrupt_latch+0x5e>
 8003230:	2200      	movs	r2, #0
 8003232:	7bbb      	ldrb	r3, [r7, #14]
 8003234:	b25b      	sxtb	r3, r3
 8003236:	4313      	orrs	r3, r2
 8003238:	b25b      	sxtb	r3, r3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800323e:	f107 020e 	add.w	r2, r7, #14
 8003242:	2301      	movs	r3, #1
 8003244:	2137      	movs	r1, #55	@ 0x37
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7fd febf 	bl	8000fca <a_mpu6500_write>
 800324c:	4603      	mov	r3, r0
 800324e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003250:	7bfb      	ldrb	r3, [r7, #15]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d005      	beq.n	8003262 <mpu6500_set_interrupt_latch+0x8e>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325a:	4805      	ldr	r0, [pc, #20]	@ (8003270 <mpu6500_set_interrupt_latch+0x9c>)
 800325c:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <mpu6500_set_interrupt_latch+0x90>
    }
    
    return 0;                                                                           /* success return 0 */
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	08009b14 	.word	0x08009b14
 8003270:	08009b3c 	.word	0x08009b3c

08003274 <mpu6500_set_interrupt_read_clear>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_read_clear(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <mpu6500_set_interrupt_read_clear+0x16>
    {
        return 2;                                                                       /* return error */
 8003286:	2302      	movs	r3, #2
 8003288:	e039      	b.n	80032fe <mpu6500_set_interrupt_read_clear+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003290:	2b01      	cmp	r3, #1
 8003292:	d001      	beq.n	8003298 <mpu6500_set_interrupt_read_clear+0x24>
    {
        return 3;                                                                       /* return error */
 8003294:	2303      	movs	r3, #3
 8003296:	e032      	b.n	80032fe <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003298:	f107 020e 	add.w	r2, r7, #14
 800329c:	2301      	movs	r3, #1
 800329e:	2137      	movs	r1, #55	@ 0x37
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7fd fe61 	bl	8000f68 <a_mpu6500_read>
 80032a6:	4603      	mov	r3, r0
 80032a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80032aa:	7bfb      	ldrb	r3, [r7, #15]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d005      	beq.n	80032bc <mpu6500_set_interrupt_read_clear+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b4:	4814      	ldr	r0, [pc, #80]	@ (8003308 <mpu6500_set_interrupt_read_clear+0x94>)
 80032b6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80032b8:	2301      	movs	r3, #1
 80032ba:	e020      	b.n	80032fe <mpu6500_set_interrupt_read_clear+0x8a>
    }
    prev &= ~(1 << 4);                                                                  /* clear config */
 80032bc:	7bbb      	ldrb	r3, [r7, #14]
 80032be:	f023 0310 	bic.w	r3, r3, #16
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                /* set config */
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	b25a      	sxtb	r2, r3
 80032cc:	7bbb      	ldrb	r3, [r7, #14]
 80032ce:	b25b      	sxtb	r3, r3
 80032d0:	4313      	orrs	r3, r2
 80032d2:	b25b      	sxtb	r3, r3
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80032d8:	f107 020e 	add.w	r2, r7, #14
 80032dc:	2301      	movs	r3, #1
 80032de:	2137      	movs	r1, #55	@ 0x37
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7fd fe72 	bl	8000fca <a_mpu6500_write>
 80032e6:	4603      	mov	r3, r0
 80032e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d005      	beq.n	80032fc <mpu6500_set_interrupt_read_clear+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	4805      	ldr	r0, [pc, #20]	@ (800330c <mpu6500_set_interrupt_read_clear+0x98>)
 80032f6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	08009b14 	.word	0x08009b14
 800330c:	08009b3c 	.word	0x08009b3c

08003310 <mpu6500_set_fsync_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	460b      	mov	r3, r1
 800331a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <mpu6500_set_fsync_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 8003322:	2302      	movs	r3, #2
 8003324:	e039      	b.n	800339a <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800332c:	2b01      	cmp	r3, #1
 800332e:	d001      	beq.n	8003334 <mpu6500_set_fsync_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 8003330:	2303      	movs	r3, #3
 8003332:	e032      	b.n	800339a <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003334:	f107 020e 	add.w	r2, r7, #14
 8003338:	2301      	movs	r3, #1
 800333a:	2137      	movs	r1, #55	@ 0x37
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f7fd fe13 	bl	8000f68 <a_mpu6500_read>
 8003342:	4603      	mov	r3, r0
 8003344:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <mpu6500_set_fsync_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003350:	4814      	ldr	r0, [pc, #80]	@ (80033a4 <mpu6500_set_fsync_interrupt_level+0x94>)
 8003352:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003354:	2301      	movs	r3, #1
 8003356:	e020      	b.n	800339a <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8003358:	7bbb      	ldrb	r3, [r7, #14]
 800335a:	f023 0308 	bic.w	r3, r3, #8
 800335e:	b2db      	uxtb	r3, r3
 8003360:	73bb      	strb	r3, [r7, #14]
    prev |= level << 3;                                                                 /* set config */
 8003362:	78fb      	ldrb	r3, [r7, #3]
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	b25a      	sxtb	r2, r3
 8003368:	7bbb      	ldrb	r3, [r7, #14]
 800336a:	b25b      	sxtb	r3, r3
 800336c:	4313      	orrs	r3, r2
 800336e:	b25b      	sxtb	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8003374:	f107 020e 	add.w	r2, r7, #14
 8003378:	2301      	movs	r3, #1
 800337a:	2137      	movs	r1, #55	@ 0x37
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7fd fe24 	bl	8000fca <a_mpu6500_write>
 8003382:	4603      	mov	r3, r0
 8003384:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d005      	beq.n	8003398 <mpu6500_set_fsync_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003390:	4805      	ldr	r0, [pc, #20]	@ (80033a8 <mpu6500_set_fsync_interrupt_level+0x98>)
 8003392:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003394:	2301      	movs	r3, #1
 8003396:	e000      	b.n	800339a <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	08009b14 	.word	0x08009b14
 80033a8:	08009b3c 	.word	0x08009b3c

080033ac <mpu6500_set_fsync_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <mpu6500_set_fsync_interrupt+0x16>
    {
        return 2;                                                                       /* return error */
 80033be:	2302      	movs	r3, #2
 80033c0:	e039      	b.n	8003436 <mpu6500_set_fsync_interrupt+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d001      	beq.n	80033d0 <mpu6500_set_fsync_interrupt+0x24>
    {
        return 3;                                                                       /* return error */
 80033cc:	2303      	movs	r3, #3
 80033ce:	e032      	b.n	8003436 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80033d0:	f107 020e 	add.w	r2, r7, #14
 80033d4:	2301      	movs	r3, #1
 80033d6:	2137      	movs	r1, #55	@ 0x37
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f7fd fdc5 	bl	8000f68 <a_mpu6500_read>
 80033de:	4603      	mov	r3, r0
 80033e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <mpu6500_set_fsync_interrupt+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	4814      	ldr	r0, [pc, #80]	@ (8003440 <mpu6500_set_fsync_interrupt+0x94>)
 80033ee:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80033f0:	2301      	movs	r3, #1
 80033f2:	e020      	b.n	8003436 <mpu6500_set_fsync_interrupt+0x8a>
    }
    prev &= ~(1 << 2);                                                                  /* clear config */
 80033f4:	7bbb      	ldrb	r3, [r7, #14]
 80033f6:	f023 0304 	bic.w	r3, r3, #4
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 2;                                                                /* set config */
 80033fe:	78fb      	ldrb	r3, [r7, #3]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	b25a      	sxtb	r2, r3
 8003404:	7bbb      	ldrb	r3, [r7, #14]
 8003406:	b25b      	sxtb	r3, r3
 8003408:	4313      	orrs	r3, r2
 800340a:	b25b      	sxtb	r3, r3
 800340c:	b2db      	uxtb	r3, r3
 800340e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8003410:	f107 020e 	add.w	r2, r7, #14
 8003414:	2301      	movs	r3, #1
 8003416:	2137      	movs	r1, #55	@ 0x37
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7fd fdd6 	bl	8000fca <a_mpu6500_write>
 800341e:	4603      	mov	r3, r0
 8003420:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <mpu6500_set_fsync_interrupt+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342c:	4805      	ldr	r0, [pc, #20]	@ (8003444 <mpu6500_set_fsync_interrupt+0x98>)
 800342e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003430:	2301      	movs	r3, #1
 8003432:	e000      	b.n	8003436 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	08009b14 	.word	0x08009b14
 8003444:	08009b3c 	.word	0x08009b3c

08003448 <mpu6500_set_iic_bypass>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_bypass(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <mpu6500_set_iic_bypass+0x16>
    {
        return 2;                                                                       /* return error */
 800345a:	2302      	movs	r3, #2
 800345c:	e039      	b.n	80034d2 <mpu6500_set_iic_bypass+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003464:	2b01      	cmp	r3, #1
 8003466:	d001      	beq.n	800346c <mpu6500_set_iic_bypass+0x24>
    {
        return 3;                                                                       /* return error */
 8003468:	2303      	movs	r3, #3
 800346a:	e032      	b.n	80034d2 <mpu6500_set_iic_bypass+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin */
 800346c:	f107 020e 	add.w	r2, r7, #14
 8003470:	2301      	movs	r3, #1
 8003472:	2137      	movs	r1, #55	@ 0x37
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7fd fd77 	bl	8000f68 <a_mpu6500_read>
 800347a:	4603      	mov	r3, r0
 800347c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d005      	beq.n	8003490 <mpu6500_set_iic_bypass+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	4814      	ldr	r0, [pc, #80]	@ (80034dc <mpu6500_set_iic_bypass+0x94>)
 800348a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800348c:	2301      	movs	r3, #1
 800348e:	e020      	b.n	80034d2 <mpu6500_set_iic_bypass+0x8a>
    }
    prev &= ~(1 << 1);                                                                  /* clear config */
 8003490:	7bbb      	ldrb	r3, [r7, #14]
 8003492:	f023 0302 	bic.w	r3, r3, #2
 8003496:	b2db      	uxtb	r3, r3
 8003498:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                /* set config */
 800349a:	78fb      	ldrb	r3, [r7, #3]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	b25a      	sxtb	r2, r3
 80034a0:	7bbb      	ldrb	r3, [r7, #14]
 80034a2:	b25b      	sxtb	r3, r3
 80034a4:	4313      	orrs	r3, r2
 80034a6:	b25b      	sxtb	r3, r3
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80034ac:	f107 020e 	add.w	r2, r7, #14
 80034b0:	2301      	movs	r3, #1
 80034b2:	2137      	movs	r1, #55	@ 0x37
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7fd fd88 	bl	8000fca <a_mpu6500_write>
 80034ba:	4603      	mov	r3, r0
 80034bc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034be:	7bfb      	ldrb	r3, [r7, #15]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <mpu6500_set_iic_bypass+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c8:	4805      	ldr	r0, [pc, #20]	@ (80034e0 <mpu6500_set_iic_bypass+0x98>)
 80034ca:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <mpu6500_set_iic_bypass+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	08009b14 	.word	0x08009b14
 80034e0:	08009b3c 	.word	0x08009b3c

080034e4 <mpu6500_set_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt(mpu6500_handle_t *handle, mpu6500_interrupt_t type, mpu6500_bool_t enable)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	70fb      	strb	r3, [r7, #3]
 80034f0:	4613      	mov	r3, r2
 80034f2:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <mpu6500_set_interrupt+0x1a>
    {
        return 2;                                                                       /* return error */
 80034fa:	2302      	movs	r3, #2
 80034fc:	e043      	b.n	8003586 <mpu6500_set_interrupt+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003504:	2b01      	cmp	r3, #1
 8003506:	d001      	beq.n	800350c <mpu6500_set_interrupt+0x28>
    {
        return 3;                                                                       /* return error */
 8003508:	2303      	movs	r3, #3
 800350a:	e03c      	b.n	8003586 <mpu6500_set_interrupt+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);          /* read interrupt enable */
 800350c:	f107 020e 	add.w	r2, r7, #14
 8003510:	2301      	movs	r3, #1
 8003512:	2138      	movs	r1, #56	@ 0x38
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7fd fd27 	bl	8000f68 <a_mpu6500_read>
 800351a:	4603      	mov	r3, r0
 800351c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800351e:	7bfb      	ldrb	r3, [r7, #15]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d005      	beq.n	8003530 <mpu6500_set_interrupt+0x4c>
    {
        handle->debug_print("mpu6500: read interrupt enable failed.\n");                /* read interrupt enable failed */
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003528:	4819      	ldr	r0, [pc, #100]	@ (8003590 <mpu6500_set_interrupt+0xac>)
 800352a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800352c:	2301      	movs	r3, #1
 800352e:	e02a      	b.n	8003586 <mpu6500_set_interrupt+0xa2>
    }
    prev &= ~(1 << type);                                                               /* clear config */
 8003530:	78fb      	ldrb	r3, [r7, #3]
 8003532:	2201      	movs	r2, #1
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	b25b      	sxtb	r3, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	b25a      	sxtb	r2, r3
 800353e:	7bbb      	ldrb	r3, [r7, #14]
 8003540:	b25b      	sxtb	r3, r3
 8003542:	4013      	ands	r3, r2
 8003544:	b25b      	sxtb	r3, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	73bb      	strb	r3, [r7, #14]
    prev |= enable << type;                                                             /* set config */
 800354a:	78ba      	ldrb	r2, [r7, #2]
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	b25a      	sxtb	r2, r3
 8003554:	7bbb      	ldrb	r3, [r7, #14]
 8003556:	b25b      	sxtb	r3, r3
 8003558:	4313      	orrs	r3, r2
 800355a:	b25b      	sxtb	r3, r3
 800355c:	b2db      	uxtb	r3, r3
 800355e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);         /* write interrupt enable */
 8003560:	f107 020e 	add.w	r2, r7, #14
 8003564:	2301      	movs	r3, #1
 8003566:	2138      	movs	r1, #56	@ 0x38
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7fd fd2e 	bl	8000fca <a_mpu6500_write>
 800356e:	4603      	mov	r3, r0
 8003570:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <mpu6500_set_interrupt+0xa0>
    {
        handle->debug_print("mpu6500: write interrupt enable failed.\n");               /* write interrupt enable failed */
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357c:	4805      	ldr	r0, [pc, #20]	@ (8003594 <mpu6500_set_interrupt+0xb0>)
 800357e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <mpu6500_set_interrupt+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	08009b64 	.word	0x08009b64
 8003594:	08009b8c 	.word	0x08009b8c

08003598 <mpu6500_basic_init>:
 *            - 0 success
 *            - 1 init failed
 * @note      spi can't read magnetometer data
 */
uint8_t mpu6500_basic_init(mpu6500_interface_t interface, mpu6500_address_t addr_pin)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	460a      	mov	r2, r1
 80035a2:	71fb      	strb	r3, [r7, #7]
 80035a4:	4613      	mov	r3, r2
 80035a6:	71bb      	strb	r3, [r7, #6]
    uint8_t res;
    
    /* link interface function */
    DRIVER_MPU6500_LINK_INIT(&gs_handle, mpu6500_handle_t);
 80035a8:	f44f 6288 	mov.w	r2, #1088	@ 0x440
 80035ac:	2100      	movs	r1, #0
 80035ae:	48a4      	ldr	r0, [pc, #656]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035b0:	f005 fb7e 	bl	8008cb0 <memset>
    DRIVER_MPU6500_LINK_IIC_INIT(&gs_handle, mpu6500_interface_iic_init);
 80035b4:	4ba2      	ldr	r3, [pc, #648]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035b6:	4aa3      	ldr	r2, [pc, #652]	@ (8003844 <mpu6500_basic_init+0x2ac>)
 80035b8:	605a      	str	r2, [r3, #4]
    DRIVER_MPU6500_LINK_IIC_DEINIT(&gs_handle, mpu6500_interface_iic_deinit);
 80035ba:	4ba1      	ldr	r3, [pc, #644]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035bc:	4aa2      	ldr	r2, [pc, #648]	@ (8003848 <mpu6500_basic_init+0x2b0>)
 80035be:	609a      	str	r2, [r3, #8]
    DRIVER_MPU6500_LINK_IIC_READ(&gs_handle, mpu6500_interface_iic_read);
 80035c0:	4b9f      	ldr	r3, [pc, #636]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035c2:	4aa2      	ldr	r2, [pc, #648]	@ (800384c <mpu6500_basic_init+0x2b4>)
 80035c4:	60da      	str	r2, [r3, #12]
    DRIVER_MPU6500_LINK_IIC_WRITE(&gs_handle, mpu6500_interface_iic_write);
 80035c6:	4b9e      	ldr	r3, [pc, #632]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035c8:	4aa1      	ldr	r2, [pc, #644]	@ (8003850 <mpu6500_basic_init+0x2b8>)
 80035ca:	611a      	str	r2, [r3, #16]
    DRIVER_MPU6500_LINK_SPI_INIT(&gs_handle, mpu6500_interface_spi_init);
 80035cc:	4b9c      	ldr	r3, [pc, #624]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035ce:	4aa1      	ldr	r2, [pc, #644]	@ (8003854 <mpu6500_basic_init+0x2bc>)
 80035d0:	615a      	str	r2, [r3, #20]
    DRIVER_MPU6500_LINK_SPI_DEINIT(&gs_handle, mpu6500_interface_spi_deinit);
 80035d2:	4b9b      	ldr	r3, [pc, #620]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035d4:	4aa0      	ldr	r2, [pc, #640]	@ (8003858 <mpu6500_basic_init+0x2c0>)
 80035d6:	619a      	str	r2, [r3, #24]
    DRIVER_MPU6500_LINK_SPI_READ(&gs_handle, mpu6500_interface_spi_read);
 80035d8:	4b99      	ldr	r3, [pc, #612]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035da:	4aa0      	ldr	r2, [pc, #640]	@ (800385c <mpu6500_basic_init+0x2c4>)
 80035dc:	61da      	str	r2, [r3, #28]
    DRIVER_MPU6500_LINK_SPI_WRITE(&gs_handle, mpu6500_interface_spi_write);
 80035de:	4b98      	ldr	r3, [pc, #608]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035e0:	4a9f      	ldr	r2, [pc, #636]	@ (8003860 <mpu6500_basic_init+0x2c8>)
 80035e2:	621a      	str	r2, [r3, #32]
    DRIVER_MPU6500_LINK_DELAY_MS(&gs_handle, mpu6500_interface_delay_ms);
 80035e4:	4b96      	ldr	r3, [pc, #600]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035e6:	4a9f      	ldr	r2, [pc, #636]	@ (8003864 <mpu6500_basic_init+0x2cc>)
 80035e8:	625a      	str	r2, [r3, #36]	@ 0x24
    DRIVER_MPU6500_LINK_DEBUG_PRINT(&gs_handle, mpu6500_interface_debug_print);
 80035ea:	4b95      	ldr	r3, [pc, #596]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035ec:	4a9e      	ldr	r2, [pc, #632]	@ (8003868 <mpu6500_basic_init+0x2d0>)
 80035ee:	629a      	str	r2, [r3, #40]	@ 0x28
    DRIVER_MPU6500_LINK_RECEIVE_CALLBACK(&gs_handle, mpu6500_interface_receive_callback);
 80035f0:	4b93      	ldr	r3, [pc, #588]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035f2:	4a9e      	ldr	r2, [pc, #632]	@ (800386c <mpu6500_basic_init+0x2d4>)
 80035f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* set the interface */
    res = mpu6500_set_interface(&gs_handle, interface);
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	4619      	mov	r1, r3
 80035fa:	4891      	ldr	r0, [pc, #580]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80035fc:	f7fd fd36 	bl	800106c <mpu6500_set_interface>
 8003600:	4603      	mov	r3, r0
 8003602:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003604:	7bfb      	ldrb	r3, [r7, #15]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d004      	beq.n	8003614 <mpu6500_basic_init+0x7c>
    {
        mpu6500_interface_debug_print("mpu6500: set interface failed.\n");
 800360a:	4899      	ldr	r0, [pc, #612]	@ (8003870 <mpu6500_basic_init+0x2d8>)
 800360c:	f001 fe9d 	bl	800534a <mpu6500_interface_debug_print>
       
        return 1;
 8003610:	2301      	movs	r3, #1
 8003612:	e3ce      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the addr pin */
    res = mpu6500_set_addr_pin(&gs_handle, addr_pin);
 8003614:	79bb      	ldrb	r3, [r7, #6]
 8003616:	4619      	mov	r1, r3
 8003618:	4889      	ldr	r0, [pc, #548]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800361a:	f7fd fd3d 	bl	8001098 <mpu6500_set_addr_pin>
 800361e:	4603      	mov	r3, r0
 8003620:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d004      	beq.n	8003632 <mpu6500_basic_init+0x9a>
    {
        mpu6500_interface_debug_print("mpu6500: set addr pin failed.\n");
 8003628:	4892      	ldr	r0, [pc, #584]	@ (8003874 <mpu6500_basic_init+0x2dc>)
 800362a:	f001 fe8e 	bl	800534a <mpu6500_interface_debug_print>
       
        return 1;
 800362e:	2301      	movs	r3, #1
 8003630:	e3bf      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* init */
    res = mpu6500_init(&gs_handle);
 8003632:	4883      	ldr	r0, [pc, #524]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003634:	f7fd fd46 	bl	80010c4 <mpu6500_init>
 8003638:	4603      	mov	r3, r0
 800363a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <mpu6500_basic_init+0xb4>
    {
        mpu6500_interface_debug_print("mpu6500: init failed.\n");
 8003642:	488d      	ldr	r0, [pc, #564]	@ (8003878 <mpu6500_basic_init+0x2e0>)
 8003644:	f001 fe81 	bl	800534a <mpu6500_interface_debug_print>
       
        return 1;
 8003648:	2301      	movs	r3, #1
 800364a:	e3b2      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* delay 100 ms */
    mpu6500_interface_delay_ms(100);
 800364c:	2064      	movs	r0, #100	@ 0x64
 800364e:	f001 fe71 	bl	8005334 <mpu6500_interface_delay_ms>
    
    /* disable sleep */
    res = mpu6500_set_sleep(&gs_handle, MPU6500_BOOL_FALSE);
 8003652:	2100      	movs	r1, #0
 8003654:	487a      	ldr	r0, [pc, #488]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003656:	f7fe ff4d 	bl	80024f4 <mpu6500_set_sleep>
 800365a:	4603      	mov	r3, r0
 800365c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d007      	beq.n	8003674 <mpu6500_basic_init+0xdc>
    {
        mpu6500_interface_debug_print("mpu6500: set sleep failed.\n");
 8003664:	4885      	ldr	r0, [pc, #532]	@ (800387c <mpu6500_basic_init+0x2e4>)
 8003666:	f001 fe70 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800366a:	4875      	ldr	r0, [pc, #468]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800366c:	f7fd fe56 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003670:	2301      	movs	r3, #1
 8003672:	e39e      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* if spi interface, disable iic interface */
    if (interface == MPU6500_INTERFACE_SPI)
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d110      	bne.n	800369c <mpu6500_basic_init+0x104>
    {
        /* disable iic */
        res = mpu6500_set_disable_iic_slave(&gs_handle, MPU6500_BOOL_TRUE);
 800367a:	2101      	movs	r1, #1
 800367c:	4870      	ldr	r0, [pc, #448]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800367e:	f7fe fe03 	bl	8002288 <mpu6500_set_disable_iic_slave>
 8003682:	4603      	mov	r3, r0
 8003684:	73fb      	strb	r3, [r7, #15]
        if (res != 0)
 8003686:	7bfb      	ldrb	r3, [r7, #15]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d007      	beq.n	800369c <mpu6500_basic_init+0x104>
        {
            mpu6500_interface_debug_print("mpu6500: set disable iic slave failed.\n");
 800368c:	487c      	ldr	r0, [pc, #496]	@ (8003880 <mpu6500_basic_init+0x2e8>)
 800368e:	f001 fe5c 	bl	800534a <mpu6500_interface_debug_print>
            (void)mpu6500_deinit(&gs_handle);
 8003692:	486b      	ldr	r0, [pc, #428]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003694:	f7fd fe42 	bl	800131c <mpu6500_deinit>
           
            return 1;
 8003698:	2301      	movs	r3, #1
 800369a:	e38a      	b.n	8003db2 <mpu6500_basic_init+0x81a>
        }
    }
    
    /* set fifo 1024kb */
    res = mpu6500_set_fifo_1024kb(&gs_handle);
 800369c:	4868      	ldr	r0, [pc, #416]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800369e:	f7ff fad3 	bl	8002c48 <mpu6500_set_fifo_1024kb>
 80036a2:	4603      	mov	r3, r0
 80036a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <mpu6500_basic_init+0x124>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo 1024kb failed.\n");
 80036ac:	4875      	ldr	r0, [pc, #468]	@ (8003884 <mpu6500_basic_init+0x2ec>)
 80036ae:	f001 fe4c 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036b2:	4863      	ldr	r0, [pc, #396]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80036b4:	f7fd fe32 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e37a      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default clock source */
    res = mpu6500_set_clock_source(&gs_handle, MPU6500_BASIC_DEFAULT_CLOCK_SOURCE);
 80036bc:	2101      	movs	r1, #1
 80036be:	4860      	ldr	r0, [pc, #384]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80036c0:	f7fe fe30 	bl	8002324 <mpu6500_set_clock_source>
 80036c4:	4603      	mov	r3, r0
 80036c6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80036c8:	7bfb      	ldrb	r3, [r7, #15]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d007      	beq.n	80036de <mpu6500_basic_init+0x146>
    {
        mpu6500_interface_debug_print("mpu6500: set clock source failed.\n");
 80036ce:	486e      	ldr	r0, [pc, #440]	@ (8003888 <mpu6500_basic_init+0x2f0>)
 80036d0:	f001 fe3b 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036d4:	485a      	ldr	r0, [pc, #360]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80036d6:	f7fd fe21 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80036da:	2301      	movs	r3, #1
 80036dc:	e369      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default rate */
    res = mpu6500_set_sample_rate_divider(&gs_handle, (1000 / MPU6500_BASIC_DEFAULT_RATE) - 1);
 80036de:	2113      	movs	r1, #19
 80036e0:	4857      	ldr	r0, [pc, #348]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80036e2:	f7fe fffd 	bl	80026e0 <mpu6500_set_sample_rate_divider>
 80036e6:	4603      	mov	r3, r0
 80036e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80036ea:	7bfb      	ldrb	r3, [r7, #15]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d007      	beq.n	8003700 <mpu6500_basic_init+0x168>
    {
        mpu6500_interface_debug_print("mpu6500: set sample rate divider failed.\n");
 80036f0:	4866      	ldr	r0, [pc, #408]	@ (800388c <mpu6500_basic_init+0x2f4>)
 80036f2:	f001 fe2a 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036f6:	4852      	ldr	r0, [pc, #328]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80036f8:	f7fd fe10 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e358      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable temperature sensor */
    res = mpu6500_set_ptat(&gs_handle, MPU6500_BOOL_TRUE);
 8003700:	2101      	movs	r1, #1
 8003702:	484f      	ldr	r0, [pc, #316]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003704:	f7fe fe58 	bl	80023b8 <mpu6500_set_ptat>
 8003708:	4603      	mov	r3, r0
 800370a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800370c:	7bfb      	ldrb	r3, [r7, #15]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d007      	beq.n	8003722 <mpu6500_basic_init+0x18a>
    {
        mpu6500_interface_debug_print("mpu6500: set ptat failed.\n");
 8003712:	485f      	ldr	r0, [pc, #380]	@ (8003890 <mpu6500_basic_init+0x2f8>)
 8003714:	f001 fe19 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003718:	4849      	ldr	r0, [pc, #292]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800371a:	f7fd fdff 	bl	800131c <mpu6500_deinit>
       
        return 1;
 800371e:	2301      	movs	r3, #1
 8003720:	e347      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default cycle wake up */
    res = mpu6500_set_cycle_wake_up(&gs_handle, MPU6500_BASIC_DEFAULT_CYCLE_WAKE_UP);
 8003722:	2100      	movs	r1, #0
 8003724:	4846      	ldr	r0, [pc, #280]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003726:	f7fe fe97 	bl	8002458 <mpu6500_set_cycle_wake_up>
 800372a:	4603      	mov	r3, r0
 800372c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d007      	beq.n	8003744 <mpu6500_basic_init+0x1ac>
    {
        mpu6500_interface_debug_print("mpu6500: set cycle wake up failed.\n");
 8003734:	4857      	ldr	r0, [pc, #348]	@ (8003894 <mpu6500_basic_init+0x2fc>)
 8003736:	f001 fe08 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800373a:	4841      	ldr	r0, [pc, #260]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800373c:	f7fd fdee 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003740:	2301      	movs	r3, #1
 8003742:	e336      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_X, MPU6500_BOOL_FALSE);
 8003744:	2200      	movs	r2, #0
 8003746:	2105      	movs	r1, #5
 8003748:	483d      	ldr	r0, [pc, #244]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800374a:	f7fe ff6f 	bl	800262c <mpu6500_set_standby_mode>
 800374e:	4603      	mov	r3, r0
 8003750:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003752:	7bfb      	ldrb	r3, [r7, #15]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d007      	beq.n	8003768 <mpu6500_basic_init+0x1d0>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003758:	484f      	ldr	r0, [pc, #316]	@ (8003898 <mpu6500_basic_init+0x300>)
 800375a:	f001 fdf6 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800375e:	4838      	ldr	r0, [pc, #224]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003760:	f7fd fddc 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003764:	2301      	movs	r3, #1
 8003766:	e324      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Y, MPU6500_BOOL_FALSE);
 8003768:	2200      	movs	r2, #0
 800376a:	2104      	movs	r1, #4
 800376c:	4834      	ldr	r0, [pc, #208]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 800376e:	f7fe ff5d 	bl	800262c <mpu6500_set_standby_mode>
 8003772:	4603      	mov	r3, r0
 8003774:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003776:	7bfb      	ldrb	r3, [r7, #15]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d007      	beq.n	800378c <mpu6500_basic_init+0x1f4>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 800377c:	4846      	ldr	r0, [pc, #280]	@ (8003898 <mpu6500_basic_init+0x300>)
 800377e:	f001 fde4 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003782:	482f      	ldr	r0, [pc, #188]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003784:	f7fd fdca 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003788:	2301      	movs	r3, #1
 800378a:	e312      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Z, MPU6500_BOOL_FALSE);
 800378c:	2200      	movs	r2, #0
 800378e:	2103      	movs	r1, #3
 8003790:	482b      	ldr	r0, [pc, #172]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003792:	f7fe ff4b 	bl	800262c <mpu6500_set_standby_mode>
 8003796:	4603      	mov	r3, r0
 8003798:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d007      	beq.n	80037b0 <mpu6500_basic_init+0x218>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037a0:	483d      	ldr	r0, [pc, #244]	@ (8003898 <mpu6500_basic_init+0x300>)
 80037a2:	f001 fdd2 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037a6:	4826      	ldr	r0, [pc, #152]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80037a8:	f7fd fdb8 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e300      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_X, MPU6500_BOOL_FALSE);
 80037b0:	2200      	movs	r2, #0
 80037b2:	2102      	movs	r1, #2
 80037b4:	4822      	ldr	r0, [pc, #136]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80037b6:	f7fe ff39 	bl	800262c <mpu6500_set_standby_mode>
 80037ba:	4603      	mov	r3, r0
 80037bc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037be:	7bfb      	ldrb	r3, [r7, #15]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d007      	beq.n	80037d4 <mpu6500_basic_init+0x23c>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037c4:	4834      	ldr	r0, [pc, #208]	@ (8003898 <mpu6500_basic_init+0x300>)
 80037c6:	f001 fdc0 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037ca:	481d      	ldr	r0, [pc, #116]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80037cc:	f7fd fda6 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e2ee      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Y, MPU6500_BOOL_FALSE);
 80037d4:	2200      	movs	r2, #0
 80037d6:	2101      	movs	r1, #1
 80037d8:	4819      	ldr	r0, [pc, #100]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80037da:	f7fe ff27 	bl	800262c <mpu6500_set_standby_mode>
 80037de:	4603      	mov	r3, r0
 80037e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d007      	beq.n	80037f8 <mpu6500_basic_init+0x260>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037e8:	482b      	ldr	r0, [pc, #172]	@ (8003898 <mpu6500_basic_init+0x300>)
 80037ea:	f001 fdae 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037ee:	4814      	ldr	r0, [pc, #80]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80037f0:	f7fd fd94 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e2dc      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Z, MPU6500_BOOL_FALSE);
 80037f8:	2200      	movs	r2, #0
 80037fa:	2100      	movs	r1, #0
 80037fc:	4810      	ldr	r0, [pc, #64]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 80037fe:	f7fe ff15 	bl	800262c <mpu6500_set_standby_mode>
 8003802:	4603      	mov	r3, r0
 8003804:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <mpu6500_basic_init+0x284>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 800380c:	4822      	ldr	r0, [pc, #136]	@ (8003898 <mpu6500_basic_init+0x300>)
 800380e:	f001 fd9c 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003812:	480b      	ldr	r0, [pc, #44]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003814:	f7fd fd82 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003818:	2301      	movs	r3, #1
 800381a:	e2ca      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope x test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 800381c:	2200      	movs	r2, #0
 800381e:	2107      	movs	r1, #7
 8003820:	4807      	ldr	r0, [pc, #28]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003822:	f7ff f86d 	bl	8002900 <mpu6500_set_gyroscope_test>
 8003826:	4603      	mov	r3, r0
 8003828:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800382a:	7bfb      	ldrb	r3, [r7, #15]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d037      	beq.n	80038a0 <mpu6500_basic_init+0x308>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8003830:	481a      	ldr	r0, [pc, #104]	@ (800389c <mpu6500_basic_init+0x304>)
 8003832:	f001 fd8a 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003836:	4802      	ldr	r0, [pc, #8]	@ (8003840 <mpu6500_basic_init+0x2a8>)
 8003838:	f7fd fd70 	bl	800131c <mpu6500_deinit>
       
        return 1;
 800383c:	2301      	movs	r3, #1
 800383e:	e2b8      	b.n	8003db2 <mpu6500_basic_init+0x81a>
 8003840:	2000007c 	.word	0x2000007c
 8003844:	08005173 	.word	0x08005173
 8003848:	08005183 	.word	0x08005183
 800384c:	08005193 	.word	0x08005193
 8003850:	080051b7 	.word	0x080051b7
 8003854:	080051dd 	.word	0x080051dd
 8003858:	0800521d 	.word	0x0800521d
 800385c:	0800522d 	.word	0x0800522d
 8003860:	080052b1 	.word	0x080052b1
 8003864:	08005335 	.word	0x08005335
 8003868:	0800534b 	.word	0x0800534b
 800386c:	0800535d 	.word	0x0800535d
 8003870:	0800a700 	.word	0x0800a700
 8003874:	0800a720 	.word	0x0800a720
 8003878:	0800a740 	.word	0x0800a740
 800387c:	0800a758 	.word	0x0800a758
 8003880:	0800a774 	.word	0x0800a774
 8003884:	0800a79c 	.word	0x0800a79c
 8003888:	0800a7c0 	.word	0x0800a7c0
 800388c:	0800a7e4 	.word	0x0800a7e4
 8003890:	0800a810 	.word	0x0800a810
 8003894:	0800a82c 	.word	0x0800a82c
 8003898:	0800a850 	.word	0x0800a850
 800389c:	0800a874 	.word	0x0800a874
    }
    
    /* disable gyroscope y test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 80038a0:	2200      	movs	r2, #0
 80038a2:	2106      	movs	r1, #6
 80038a4:	48b0      	ldr	r0, [pc, #704]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80038a6:	f7ff f82b 	bl	8002900 <mpu6500_set_gyroscope_test>
 80038aa:	4603      	mov	r3, r0
 80038ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d007      	beq.n	80038c4 <mpu6500_basic_init+0x32c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 80038b4:	48ad      	ldr	r0, [pc, #692]	@ (8003b6c <mpu6500_basic_init+0x5d4>)
 80038b6:	f001 fd48 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80038ba:	48ab      	ldr	r0, [pc, #684]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80038bc:	f7fd fd2e 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e276      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope z test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 80038c4:	2200      	movs	r2, #0
 80038c6:	2105      	movs	r1, #5
 80038c8:	48a7      	ldr	r0, [pc, #668]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80038ca:	f7ff f819 	bl	8002900 <mpu6500_set_gyroscope_test>
 80038ce:	4603      	mov	r3, r0
 80038d0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d007      	beq.n	80038e8 <mpu6500_basic_init+0x350>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 80038d8:	48a4      	ldr	r0, [pc, #656]	@ (8003b6c <mpu6500_basic_init+0x5d4>)
 80038da:	f001 fd36 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80038de:	48a2      	ldr	r0, [pc, #648]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80038e0:	f7fd fd1c 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e264      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer x test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 80038e8:	2200      	movs	r2, #0
 80038ea:	2107      	movs	r1, #7
 80038ec:	489e      	ldr	r0, [pc, #632]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80038ee:	f7ff f903 	bl	8002af8 <mpu6500_set_accelerometer_test>
 80038f2:	4603      	mov	r3, r0
 80038f4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80038f6:	7bfb      	ldrb	r3, [r7, #15]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d007      	beq.n	800390c <mpu6500_basic_init+0x374>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 80038fc:	489c      	ldr	r0, [pc, #624]	@ (8003b70 <mpu6500_basic_init+0x5d8>)
 80038fe:	f001 fd24 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003902:	4899      	ldr	r0, [pc, #612]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003904:	f7fd fd0a 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003908:	2301      	movs	r3, #1
 800390a:	e252      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer y test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 800390c:	2200      	movs	r2, #0
 800390e:	2106      	movs	r1, #6
 8003910:	4895      	ldr	r0, [pc, #596]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003912:	f7ff f8f1 	bl	8002af8 <mpu6500_set_accelerometer_test>
 8003916:	4603      	mov	r3, r0
 8003918:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800391a:	7bfb      	ldrb	r3, [r7, #15]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d007      	beq.n	8003930 <mpu6500_basic_init+0x398>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003920:	4893      	ldr	r0, [pc, #588]	@ (8003b70 <mpu6500_basic_init+0x5d8>)
 8003922:	f001 fd12 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003926:	4890      	ldr	r0, [pc, #576]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003928:	f7fd fcf8 	bl	800131c <mpu6500_deinit>
       
        return 1;
 800392c:	2301      	movs	r3, #1
 800392e:	e240      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer z test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 8003930:	2200      	movs	r2, #0
 8003932:	2105      	movs	r1, #5
 8003934:	488c      	ldr	r0, [pc, #560]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003936:	f7ff f8df 	bl	8002af8 <mpu6500_set_accelerometer_test>
 800393a:	4603      	mov	r3, r0
 800393c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800393e:	7bfb      	ldrb	r3, [r7, #15]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d007      	beq.n	8003954 <mpu6500_basic_init+0x3bc>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003944:	488a      	ldr	r0, [pc, #552]	@ (8003b70 <mpu6500_basic_init+0x5d8>)
 8003946:	f001 fd00 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800394a:	4887      	ldr	r0, [pc, #540]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 800394c:	f7fd fce6 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003950:	2301      	movs	r3, #1
 8003952:	e22e      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable fifo */
    res = mpu6500_set_fifo(&gs_handle, MPU6500_BOOL_FALSE);
 8003954:	2100      	movs	r1, #0
 8003956:	4884      	ldr	r0, [pc, #528]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003958:	f7fe fbfa 	bl	8002150 <mpu6500_set_fifo>
 800395c:	4603      	mov	r3, r0
 800395e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d007      	beq.n	8003976 <mpu6500_basic_init+0x3de>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo failed.\n");
 8003966:	4883      	ldr	r0, [pc, #524]	@ (8003b74 <mpu6500_basic_init+0x5dc>)
 8003968:	f001 fcef 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800396c:	487e      	ldr	r0, [pc, #504]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 800396e:	f7fd fcd5 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003972:	2301      	movs	r3, #1
 8003974:	e21d      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable temp fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_TEMP, MPU6500_BOOL_FALSE);
 8003976:	2200      	movs	r2, #0
 8003978:	2107      	movs	r1, #7
 800397a:	487b      	ldr	r0, [pc, #492]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 800397c:	f7ff fb34 	bl	8002fe8 <mpu6500_set_fifo_enable>
 8003980:	4603      	mov	r3, r0
 8003982:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d007      	beq.n	800399a <mpu6500_basic_init+0x402>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 800398a:	487b      	ldr	r0, [pc, #492]	@ (8003b78 <mpu6500_basic_init+0x5e0>)
 800398c:	f001 fcdd 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003990:	4875      	ldr	r0, [pc, #468]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003992:	f7fd fcc3 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003996:	2301      	movs	r3, #1
 8003998:	e20b      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable xg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_XG, MPU6500_BOOL_FALSE);
 800399a:	2200      	movs	r2, #0
 800399c:	2106      	movs	r1, #6
 800399e:	4872      	ldr	r0, [pc, #456]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80039a0:	f7ff fb22 	bl	8002fe8 <mpu6500_set_fifo_enable>
 80039a4:	4603      	mov	r3, r0
 80039a6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d007      	beq.n	80039be <mpu6500_basic_init+0x426>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039ae:	4872      	ldr	r0, [pc, #456]	@ (8003b78 <mpu6500_basic_init+0x5e0>)
 80039b0:	f001 fccb 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039b4:	486c      	ldr	r0, [pc, #432]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80039b6:	f7fd fcb1 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e1f9      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable yg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_YG, MPU6500_BOOL_FALSE);
 80039be:	2200      	movs	r2, #0
 80039c0:	2105      	movs	r1, #5
 80039c2:	4869      	ldr	r0, [pc, #420]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80039c4:	f7ff fb10 	bl	8002fe8 <mpu6500_set_fifo_enable>
 80039c8:	4603      	mov	r3, r0
 80039ca:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d007      	beq.n	80039e2 <mpu6500_basic_init+0x44a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039d2:	4869      	ldr	r0, [pc, #420]	@ (8003b78 <mpu6500_basic_init+0x5e0>)
 80039d4:	f001 fcb9 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039d8:	4863      	ldr	r0, [pc, #396]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80039da:	f7fd fc9f 	bl	800131c <mpu6500_deinit>
       
        return 1;
 80039de:	2301      	movs	r3, #1
 80039e0:	e1e7      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable zg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ZG, MPU6500_BOOL_FALSE);
 80039e2:	2200      	movs	r2, #0
 80039e4:	2104      	movs	r1, #4
 80039e6:	4860      	ldr	r0, [pc, #384]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80039e8:	f7ff fafe 	bl	8002fe8 <mpu6500_set_fifo_enable>
 80039ec:	4603      	mov	r3, r0
 80039ee:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d007      	beq.n	8003a06 <mpu6500_basic_init+0x46e>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039f6:	4860      	ldr	r0, [pc, #384]	@ (8003b78 <mpu6500_basic_init+0x5e0>)
 80039f8:	f001 fca7 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039fc:	485a      	ldr	r0, [pc, #360]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 80039fe:	f7fd fc8d 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e1d5      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* disable accel fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ACCEL, MPU6500_BOOL_FALSE);
 8003a06:	2200      	movs	r2, #0
 8003a08:	2103      	movs	r1, #3
 8003a0a:	4857      	ldr	r0, [pc, #348]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a0c:	f7ff faec 	bl	8002fe8 <mpu6500_set_fifo_enable>
 8003a10:	4603      	mov	r3, r0
 8003a12:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d007      	beq.n	8003a2a <mpu6500_basic_init+0x492>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a1a:	4857      	ldr	r0, [pc, #348]	@ (8003b78 <mpu6500_basic_init+0x5e0>)
 8003a1c:	f001 fc95 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a20:	4851      	ldr	r0, [pc, #324]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a22:	f7fd fc7b 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e1c3      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt level */
    res = mpu6500_set_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_LEVEL);
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	484e      	ldr	r0, [pc, #312]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a2e:	f7ff fb35 	bl	800309c <mpu6500_set_interrupt_level>
 8003a32:	4603      	mov	r3, r0
 8003a34:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d007      	beq.n	8003a4c <mpu6500_basic_init+0x4b4>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt level failed.\n");
 8003a3c:	484f      	ldr	r0, [pc, #316]	@ (8003b7c <mpu6500_basic_init+0x5e4>)
 8003a3e:	f001 fc84 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a42:	4849      	ldr	r0, [pc, #292]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a44:	f7fd fc6a 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e1b2      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default pin type */
    res = mpu6500_set_interrupt_pin_type(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_TYPE);
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4846      	ldr	r0, [pc, #280]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a50:	f7ff fb72 	bl	8003138 <mpu6500_set_interrupt_pin_type>
 8003a54:	4603      	mov	r3, r0
 8003a56:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d007      	beq.n	8003a6e <mpu6500_basic_init+0x4d6>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt pin type failed.\n");
 8003a5e:	4848      	ldr	r0, [pc, #288]	@ (8003b80 <mpu6500_basic_init+0x5e8>)
 8003a60:	f001 fc73 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a64:	4840      	ldr	r0, [pc, #256]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a66:	f7fd fc59 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e1a1      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default motion interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_MOTION, MPU6500_BASIC_DEFAULT_INTERRUPT_MOTION);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2106      	movs	r1, #6
 8003a72:	483d      	ldr	r0, [pc, #244]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a74:	f7ff fd36 	bl	80034e4 <mpu6500_set_interrupt>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d007      	beq.n	8003a92 <mpu6500_basic_init+0x4fa>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003a82:	4840      	ldr	r0, [pc, #256]	@ (8003b84 <mpu6500_basic_init+0x5ec>)
 8003a84:	f001 fc61 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a88:	4837      	ldr	r0, [pc, #220]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a8a:	f7fd fc47 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e18f      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo overflow interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FIFO_OVERFLOW, MPU6500_BASIC_DEFAULT_INTERRUPT_FIFO_OVERFLOW);
 8003a92:	2200      	movs	r2, #0
 8003a94:	2104      	movs	r1, #4
 8003a96:	4834      	ldr	r0, [pc, #208]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003a98:	f7ff fd24 	bl	80034e4 <mpu6500_set_interrupt>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d007      	beq.n	8003ab6 <mpu6500_basic_init+0x51e>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003aa6:	4837      	ldr	r0, [pc, #220]	@ (8003b84 <mpu6500_basic_init+0x5ec>)
 8003aa8:	f001 fc4f 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003aac:	482e      	ldr	r0, [pc, #184]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003aae:	f7fd fc35 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e17d      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default dmp interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DMP, MPU6500_BASIC_DEFAULT_INTERRUPT_DMP);
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2101      	movs	r1, #1
 8003aba:	482b      	ldr	r0, [pc, #172]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003abc:	f7ff fd12 	bl	80034e4 <mpu6500_set_interrupt>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ac4:	7bfb      	ldrb	r3, [r7, #15]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d007      	beq.n	8003ada <mpu6500_basic_init+0x542>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003aca:	482e      	ldr	r0, [pc, #184]	@ (8003b84 <mpu6500_basic_init+0x5ec>)
 8003acc:	f001 fc3d 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ad0:	4825      	ldr	r0, [pc, #148]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003ad2:	f7fd fc23 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e16b      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync int interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FSYNC_INT, MPU6500_BASIC_DEFAULT_INTERRUPT_FSYNC_INT);
 8003ada:	2200      	movs	r2, #0
 8003adc:	2103      	movs	r1, #3
 8003ade:	4822      	ldr	r0, [pc, #136]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003ae0:	f7ff fd00 	bl	80034e4 <mpu6500_set_interrupt>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ae8:	7bfb      	ldrb	r3, [r7, #15]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <mpu6500_basic_init+0x566>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003aee:	4825      	ldr	r0, [pc, #148]	@ (8003b84 <mpu6500_basic_init+0x5ec>)
 8003af0:	f001 fc2b 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003af4:	481c      	ldr	r0, [pc, #112]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003af6:	f7fd fc11 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e159      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default data ready interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DATA_READY, MPU6500_BASIC_DEFAULT_INTERRUPT_DATA_READY);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	4819      	ldr	r0, [pc, #100]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003b04:	f7ff fcee 	bl	80034e4 <mpu6500_set_interrupt>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d007      	beq.n	8003b22 <mpu6500_basic_init+0x58a>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b12:	481c      	ldr	r0, [pc, #112]	@ (8003b84 <mpu6500_basic_init+0x5ec>)
 8003b14:	f001 fc19 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b18:	4813      	ldr	r0, [pc, #76]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003b1a:	f7fd fbff 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e147      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt latch */
    res = mpu6500_set_interrupt_latch(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_LATCH);
 8003b22:	2101      	movs	r1, #1
 8003b24:	4810      	ldr	r0, [pc, #64]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003b26:	f7ff fb55 	bl	80031d4 <mpu6500_set_interrupt_latch>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b2e:	7bfb      	ldrb	r3, [r7, #15]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d007      	beq.n	8003b44 <mpu6500_basic_init+0x5ac>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt latch failed.\n");
 8003b34:	4814      	ldr	r0, [pc, #80]	@ (8003b88 <mpu6500_basic_init+0x5f0>)
 8003b36:	f001 fc08 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b3a:	480b      	ldr	r0, [pc, #44]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003b3c:	f7fd fbee 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e136      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt read clear */
    res = mpu6500_set_interrupt_read_clear(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_READ_CLEAR);
 8003b44:	2101      	movs	r1, #1
 8003b46:	4808      	ldr	r0, [pc, #32]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003b48:	f7ff fb94 	bl	8003274 <mpu6500_set_interrupt_read_clear>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d01c      	beq.n	8003b90 <mpu6500_basic_init+0x5f8>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt read clear failed.\n");
 8003b56:	480d      	ldr	r0, [pc, #52]	@ (8003b8c <mpu6500_basic_init+0x5f4>)
 8003b58:	f001 fbf7 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b5c:	4802      	ldr	r0, [pc, #8]	@ (8003b68 <mpu6500_basic_init+0x5d0>)
 8003b5e:	f7fd fbdd 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e125      	b.n	8003db2 <mpu6500_basic_init+0x81a>
 8003b66:	bf00      	nop
 8003b68:	2000007c 	.word	0x2000007c
 8003b6c:	0800a874 	.word	0x0800a874
 8003b70:	0800a89c 	.word	0x0800a89c
 8003b74:	0800a8c8 	.word	0x0800a8c8
 8003b78:	0800a8e4 	.word	0x0800a8e4
 8003b7c:	0800a908 	.word	0x0800a908
 8003b80:	0800a930 	.word	0x0800a930
 8003b84:	0800a95c 	.word	0x0800a95c
 8003b88:	0800a97c 	.word	0x0800a97c
 8003b8c:	0800a9a4 	.word	0x0800a9a4
    }
    
    /* set the extern sync */
    res = mpu6500_set_extern_sync(&gs_handle, MPU6500_BASIC_DEFAULT_EXTERN_SYNC);
 8003b90:	2100      	movs	r1, #0
 8003b92:	488a      	ldr	r0, [pc, #552]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003b94:	f7fe fdce 	bl	8002734 <mpu6500_set_extern_sync>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d007      	beq.n	8003bb2 <mpu6500_basic_init+0x61a>
    {
        mpu6500_interface_debug_print("mpu6500: set extern sync failed.\n");
 8003ba2:	4887      	ldr	r0, [pc, #540]	@ (8003dc0 <mpu6500_basic_init+0x828>)
 8003ba4:	f001 fbd1 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ba8:	4884      	ldr	r0, [pc, #528]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003baa:	f7fd fbb7 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e0ff      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt */
    res = mpu6500_set_fsync_interrupt(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT);
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	4881      	ldr	r0, [pc, #516]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003bb6:	f7ff fbf9 	bl	80033ac <mpu6500_set_fsync_interrupt>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d007      	beq.n	8003bd4 <mpu6500_basic_init+0x63c>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt failed.\n");
 8003bc4:	487f      	ldr	r0, [pc, #508]	@ (8003dc4 <mpu6500_basic_init+0x82c>)
 8003bc6:	f001 fbc0 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003bca:	487c      	ldr	r0, [pc, #496]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003bcc:	f7fd fba6 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e0ee      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt level */
    res = mpu6500_set_fsync_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT_LEVEL);
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	4879      	ldr	r0, [pc, #484]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003bd8:	f7ff fb9a 	bl	8003310 <mpu6500_set_fsync_interrupt_level>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d007      	beq.n	8003bf6 <mpu6500_basic_init+0x65e>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt level failed.\n");
 8003be6:	4878      	ldr	r0, [pc, #480]	@ (8003dc8 <mpu6500_basic_init+0x830>)
 8003be8:	f001 fbaf 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003bec:	4873      	ldr	r0, [pc, #460]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003bee:	f7fd fb95 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e0dd      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic master */
    res = mpu6500_set_iic_master(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_MASTER);
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	4870      	ldr	r0, [pc, #448]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003bfa:	f7fe faf7 	bl	80021ec <mpu6500_set_iic_master>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d007      	beq.n	8003c18 <mpu6500_basic_init+0x680>
    {
        mpu6500_interface_debug_print("mpu6500: set iic master failed.\n");
 8003c08:	4870      	ldr	r0, [pc, #448]	@ (8003dcc <mpu6500_basic_init+0x834>)
 8003c0a:	f001 fb9e 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c0e:	486b      	ldr	r0, [pc, #428]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c10:	f7fd fb84 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0cc      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic bypass */
    res = mpu6500_set_iic_bypass(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_BYPASS);
 8003c18:	2100      	movs	r1, #0
 8003c1a:	4868      	ldr	r0, [pc, #416]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c1c:	f7ff fc14 	bl	8003448 <mpu6500_set_iic_bypass>
 8003c20:	4603      	mov	r3, r0
 8003c22:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <mpu6500_basic_init+0x6a2>
    {
        mpu6500_interface_debug_print("mpu6500: set iic bypass failed.\n");
 8003c2a:	4869      	ldr	r0, [pc, #420]	@ (8003dd0 <mpu6500_basic_init+0x838>)
 8003c2c:	f001 fb8d 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c30:	4862      	ldr	r0, [pc, #392]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c32:	f7fd fb73 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0bb      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer range */
    res = mpu6500_set_accelerometer_range(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_RANGE);
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	485f      	ldr	r0, [pc, #380]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c3e:	f7fe ffb5 	bl	8002bac <mpu6500_set_accelerometer_range>
 8003c42:	4603      	mov	r3, r0
 8003c44:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c46:	7bfb      	ldrb	r3, [r7, #15]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d007      	beq.n	8003c5c <mpu6500_basic_init+0x6c4>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer range failed.\n");
 8003c4c:	4861      	ldr	r0, [pc, #388]	@ (8003dd4 <mpu6500_basic_init+0x83c>)
 8003c4e:	f001 fb7c 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c52:	485a      	ldr	r0, [pc, #360]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c54:	f7fd fb62 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e0aa      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope range */
    res = mpu6500_set_gyroscope_range(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_RANGE);
 8003c5c:	2103      	movs	r1, #3
 8003c5e:	4857      	ldr	r0, [pc, #348]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c60:	f7fe fea8 	bl	80029b4 <mpu6500_set_gyroscope_range>
 8003c64:	4603      	mov	r3, r0
 8003c66:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d007      	beq.n	8003c7e <mpu6500_basic_init+0x6e6>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope range failed.\n");
 8003c6e:	485a      	ldr	r0, [pc, #360]	@ (8003dd8 <mpu6500_basic_init+0x840>)
 8003c70:	f001 fb6b 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c74:	4851      	ldr	r0, [pc, #324]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c76:	f7fd fb51 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e099      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyro standby */
    res = mpu6500_set_gyro_standby(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_STANDBY);
 8003c7e:	2100      	movs	r1, #0
 8003c80:	484e      	ldr	r0, [pc, #312]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c82:	f7fe fc85 	bl	8002590 <mpu6500_set_gyro_standby>
 8003c86:	4603      	mov	r3, r0
 8003c88:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c8a:	7bfb      	ldrb	r3, [r7, #15]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d007      	beq.n	8003ca0 <mpu6500_basic_init+0x708>
    {
        mpu6500_interface_debug_print("mpu6500: set gyro standby failed.\n");
 8003c90:	4852      	ldr	r0, [pc, #328]	@ (8003ddc <mpu6500_basic_init+0x844>)
 8003c92:	f001 fb5a 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c96:	4849      	ldr	r0, [pc, #292]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003c98:	f7fd fb40 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e088      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo mode */
    res = mpu6500_set_fifo_mode(&gs_handle, MPU6500_BASIC_DEFAULT_FIFO_MODE);
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	4846      	ldr	r0, [pc, #280]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003ca4:	f7fe fdde 	bl	8002864 <mpu6500_set_fifo_mode>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d007      	beq.n	8003cc2 <mpu6500_basic_init+0x72a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo mode failed.\n");
 8003cb2:	484b      	ldr	r0, [pc, #300]	@ (8003de0 <mpu6500_basic_init+0x848>)
 8003cb4:	f001 fb49 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cb8:	4840      	ldr	r0, [pc, #256]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003cba:	f7fd fb2f 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e077      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope choice */
    res = mpu6500_set_gyroscope_choice(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_CHOICE);
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	483d      	ldr	r0, [pc, #244]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003cc6:	f7fe fec3 	bl	8002a50 <mpu6500_set_gyroscope_choice>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d007      	beq.n	8003ce4 <mpu6500_basic_init+0x74c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope choice failed.\n");
 8003cd4:	4843      	ldr	r0, [pc, #268]	@ (8003de4 <mpu6500_basic_init+0x84c>)
 8003cd6:	f001 fb38 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cda:	4838      	ldr	r0, [pc, #224]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003cdc:	f7fd fb1e 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e066      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low pass filter */
    res = mpu6500_set_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_PASS_FILTER);
 8003ce4:	2103      	movs	r1, #3
 8003ce6:	4835      	ldr	r0, [pc, #212]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003ce8:	f7fe fd72 	bl	80027d0 <mpu6500_set_low_pass_filter>
 8003cec:	4603      	mov	r3, r0
 8003cee:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d007      	beq.n	8003d06 <mpu6500_basic_init+0x76e>
    {
        mpu6500_interface_debug_print("mpu6500: set low pass filter failed.\n");
 8003cf6:	483c      	ldr	r0, [pc, #240]	@ (8003de8 <mpu6500_basic_init+0x850>)
 8003cf8:	f001 fb27 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cfc:	482f      	ldr	r0, [pc, #188]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003cfe:	f7fd fb0d 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e055      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer choice */
    res = mpu6500_set_accelerometer_choice(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_CHOICE);
 8003d06:	2100      	movs	r1, #0
 8003d08:	482c      	ldr	r0, [pc, #176]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d0a:	f7fe ffe5 	bl	8002cd8 <mpu6500_set_accelerometer_choice>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d007      	beq.n	8003d28 <mpu6500_basic_init+0x790>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer choice failed.\n");
 8003d18:	4834      	ldr	r0, [pc, #208]	@ (8003dec <mpu6500_basic_init+0x854>)
 8003d1a:	f001 fb16 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d1e:	4827      	ldr	r0, [pc, #156]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d20:	f7fd fafc 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e044      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer low pass filter */
    res = mpu6500_set_accelerometer_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_LOW_PASS_FILTER);
 8003d28:	2103      	movs	r1, #3
 8003d2a:	4824      	ldr	r0, [pc, #144]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d2c:	f7ff f82c 	bl	8002d88 <mpu6500_set_accelerometer_low_pass_filter>
 8003d30:	4603      	mov	r3, r0
 8003d32:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d007      	beq.n	8003d4a <mpu6500_basic_init+0x7b2>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer low pass filter failed.\n");
 8003d3a:	482d      	ldr	r0, [pc, #180]	@ (8003df0 <mpu6500_basic_init+0x858>)
 8003d3c:	f001 fb05 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d40:	481e      	ldr	r0, [pc, #120]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d42:	f7fd faeb 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e033      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low power accel output rate */
    res = mpu6500_set_low_power_accel_output_rate(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_POWER_ACCEL_OUTPUT_RATE);
 8003d4a:	2108      	movs	r1, #8
 8003d4c:	481b      	ldr	r0, [pc, #108]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d4e:	f7ff f865 	bl	8002e1c <mpu6500_set_low_power_accel_output_rate>
 8003d52:	4603      	mov	r3, r0
 8003d54:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d007      	beq.n	8003d6c <mpu6500_basic_init+0x7d4>
    {
        mpu6500_interface_debug_print("mpu6500: set low power accel output rate failed.\n");
 8003d5c:	4825      	ldr	r0, [pc, #148]	@ (8003df4 <mpu6500_basic_init+0x85c>)
 8003d5e:	f001 faf4 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d62:	4816      	ldr	r0, [pc, #88]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d64:	f7fd fada 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e022      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default wake on motion */
    res = mpu6500_set_wake_on_motion(&gs_handle, MPU6500_BASIC_DEFAULT_WAKE_ON_MOTION);
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	4813      	ldr	r0, [pc, #76]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d70:	f7ff f89e 	bl	8002eb0 <mpu6500_set_wake_on_motion>
 8003d74:	4603      	mov	r3, r0
 8003d76:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d007      	beq.n	8003d8e <mpu6500_basic_init+0x7f6>
    {
        mpu6500_interface_debug_print("mpu6500: set wake on motion failed.\n");
 8003d7e:	481e      	ldr	r0, [pc, #120]	@ (8003df8 <mpu6500_basic_init+0x860>)
 8003d80:	f001 fae3 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d84:	480d      	ldr	r0, [pc, #52]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d86:	f7fd fac9 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e011      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accel compare with previous sample */
    res = mpu6500_set_accel_compare_with_previous_sample(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_COMPARE);
 8003d8e:	2101      	movs	r1, #1
 8003d90:	480a      	ldr	r0, [pc, #40]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003d92:	f7ff f8db 	bl	8002f4c <mpu6500_set_accel_compare_with_previous_sample>
 8003d96:	4603      	mov	r3, r0
 8003d98:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d007      	beq.n	8003db0 <mpu6500_basic_init+0x818>
    {
        mpu6500_interface_debug_print("mpu6500: set accel compare with previous sample failed.\n");
 8003da0:	4816      	ldr	r0, [pc, #88]	@ (8003dfc <mpu6500_basic_init+0x864>)
 8003da2:	f001 fad2 	bl	800534a <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003da6:	4805      	ldr	r0, [pc, #20]	@ (8003dbc <mpu6500_basic_init+0x824>)
 8003da8:	f7fd fab8 	bl	800131c <mpu6500_deinit>
       
        return 1;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e000      	b.n	8003db2 <mpu6500_basic_init+0x81a>
    }
    
    return 0;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	2000007c 	.word	0x2000007c
 8003dc0:	0800a9d0 	.word	0x0800a9d0
 8003dc4:	0800a9f4 	.word	0x0800a9f4
 8003dc8:	0800aa1c 	.word	0x0800aa1c
 8003dcc:	0800aa48 	.word	0x0800aa48
 8003dd0:	0800aa6c 	.word	0x0800aa6c
 8003dd4:	0800aa90 	.word	0x0800aa90
 8003dd8:	0800aabc 	.word	0x0800aabc
 8003ddc:	0800aae4 	.word	0x0800aae4
 8003de0:	0800ab08 	.word	0x0800ab08
 8003de4:	0800ab28 	.word	0x0800ab28
 8003de8:	0800ab50 	.word	0x0800ab50
 8003dec:	0800ab78 	.word	0x0800ab78
 8003df0:	0800aba4 	.word	0x0800aba4
 8003df4:	0800abd8 	.word	0x0800abd8
 8003df8:	0800ac0c 	.word	0x0800ac0c
 8003dfc:	0800ac34 	.word	0x0800ac34

08003e00 <mpu6500_basic_read_temperature>:
 *             - 0 success
 *             - 1 read temperature failed
 * @note       none
 */
uint8_t mpu6500_basic_read_temperature(float *degrees)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
    int16_t raw;
    
    /* read temperature */
    if (mpu6500_read_temperature(&gs_handle, &raw, degrees) != 0)
 8003e08:	f107 030e 	add.w	r3, r7, #14
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4806      	ldr	r0, [pc, #24]	@ (8003e2c <mpu6500_basic_read_temperature+0x2c>)
 8003e12:	f7fe f955 	bl	80020c0 <mpu6500_read_temperature>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <mpu6500_basic_read_temperature+0x20>
    {
        return 1;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <mpu6500_basic_read_temperature+0x22>
    }
    
    return 0;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	2000007c 	.word	0x2000007c

08003e30 <mpu6500_basic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_basic_read(float g[3], float dps[3])
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08e      	sub	sp, #56	@ 0x38
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
    int16_t gyro_raw[3];
    float accel[3];
    float gyro[3];
    
    /* set 1 */
    len = 1;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    
    /* read data */
    if (mpu6500_read(&gs_handle, accel_raw, accel, gyro_raw, gyro, &len) != 0)
 8003e3e:	f107 0020 	add.w	r0, r7, #32
 8003e42:	f107 0214 	add.w	r2, r7, #20
 8003e46:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003e4a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	f107 0308 	add.w	r3, r7, #8
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	4603      	mov	r3, r0
 8003e58:	4811      	ldr	r0, [pc, #68]	@ (8003ea0 <mpu6500_basic_read+0x70>)
 8003e5a:	f7fd faa3 	bl	80013a4 <mpu6500_read>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <mpu6500_basic_read+0x38>

    {
        return 1;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e016      	b.n	8003e96 <mpu6500_basic_read+0x66>
    }
    
    /* copy the data */
    g[0] = accel[0];
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	601a      	str	r2, [r3, #0]
    g[1] = accel[1];
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3304      	adds	r3, #4
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	601a      	str	r2, [r3, #0]
    g[2] = accel[2];
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3308      	adds	r3, #8
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	601a      	str	r2, [r3, #0]
    dps[0] = gyro[0];
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	601a      	str	r2, [r3, #0]
    dps[1] = gyro[1];
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	3304      	adds	r3, #4
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	601a      	str	r2, [r3, #0]
    dps[2] = gyro[2];
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	3308      	adds	r3, #8
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	601a      	str	r2, [r3, #0]
    
    return 0;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3730      	adds	r7, #48	@ 0x30
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	2000007c 	.word	0x2000007c

08003ea4 <mpu6500_basic_deinit>:
 *         - 0 success
 *         - 1 deinit failed
 * @note   none
 */
uint8_t mpu6500_basic_deinit(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
    /* deinit */
    if (mpu6500_deinit(&gs_handle) != 0)
 8003ea8:	4805      	ldr	r0, [pc, #20]	@ (8003ec0 <mpu6500_basic_deinit+0x1c>)
 8003eaa:	f7fd fa37 	bl	800131c <mpu6500_deinit>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <mpu6500_basic_deinit+0x14>
    {
        return 1;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e000      	b.n	8003eba <mpu6500_basic_deinit+0x16>
    }
    
    return 0;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	2000007c 	.word	0x2000007c

08003ec4 <ESC_SetPulse_us>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline void ESC_SetPulse_us(uint16_t us)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	80fb      	strh	r3, [r7, #6]

	//przy refakotryzacji mozna dodac argument wybierajacy kanal do ustawienia pwm
	if (us < 1000) us = 1000;
 8003ece:	88fb      	ldrh	r3, [r7, #6]
 8003ed0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ed4:	d202      	bcs.n	8003edc <ESC_SetPulse_us+0x18>
 8003ed6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003eda:	80fb      	strh	r3, [r7, #6]
	if (us > 2000) us = 2000;
 8003edc:	88fb      	ldrh	r3, [r7, #6]
 8003ede:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003ee2:	d902      	bls.n	8003eea <ESC_SetPulse_us+0x26>
 8003ee4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003ee8:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 8003eea:	4b11      	ldr	r3, [pc, #68]	@ (8003f30 <ESC_SetPulse_us+0x6c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	88fa      	ldrh	r2, [r7, #6]
 8003ef0:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 8003ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f30 <ESC_SetPulse_us+0x6c>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	88fa      	ldrh	r2, [r7, #6]
 8003ef8:	641a      	str	r2, [r3, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 8003efa:	4b0e      	ldr	r3, [pc, #56]	@ (8003f34 <ESC_SetPulse_us+0x70>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	88fa      	ldrh	r2, [r7, #6]
 8003f00:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 8003f02:	4b0c      	ldr	r3, [pc, #48]	@ (8003f34 <ESC_SetPulse_us+0x70>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	88fa      	ldrh	r2, [r7, #6]
 8003f08:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 8003f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f34 <ESC_SetPulse_us+0x70>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	88fa      	ldrh	r2, [r7, #6]
 8003f10:	641a      	str	r2, [r3, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
 8003f12:	4b09      	ldr	r3, [pc, #36]	@ (8003f38 <ESC_SetPulse_us+0x74>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	88fa      	ldrh	r2, [r7, #6]
 8003f18:	641a      	str	r2, [r3, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
 8003f1a:	4b08      	ldr	r3, [pc, #32]	@ (8003f3c <ESC_SetPulse_us+0x78>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	88fa      	ldrh	r2, [r7, #6]
 8003f20:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	2000056c 	.word	0x2000056c
 8003f34:	200005b8 	.word	0x200005b8
 8003f38:	20000604 	.word	0x20000604
 8003f3c:	20000650 	.word	0x20000650

08003f40 <get_delta_time>:
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
}

float get_delta_time(void)
{
 8003f40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003f44:	b084      	sub	sp, #16
 8003f46:	af00      	add	r7, sp, #0
	static uint64_t last = 0;
	uint64_t now = HAL_GetTick();
 8003f48:	f001 fa9c 	bl	8005484 <HAL_GetTick>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2200      	movs	r2, #0
 8003f50:	4698      	mov	r8, r3
 8003f52:	4691      	mov	r9, r2
 8003f54:	e9c7 8902 	strd	r8, r9, [r7, #8]
	float dt = (now - last) / 1000.0f;
 8003f58:	4b10      	ldr	r3, [pc, #64]	@ (8003f9c <get_delta_time+0x5c>)
 8003f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003f62:	1a84      	subs	r4, r0, r2
 8003f64:	eb61 0503 	sbc.w	r5, r1, r3
 8003f68:	4620      	mov	r0, r4
 8003f6a:	4629      	mov	r1, r5
 8003f6c:	f7fc fe3e 	bl	8000bec <__aeabi_ul2f>
 8003f70:	ee06 0a90 	vmov	s13, r0
 8003f74:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003fa0 <get_delta_time+0x60>
 8003f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f7c:	edc7 7a01 	vstr	s15, [r7, #4]
	last = now;
 8003f80:	4906      	ldr	r1, [pc, #24]	@ (8003f9c <get_delta_time+0x5c>)
 8003f82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f86:	e9c1 2300 	strd	r2, r3, [r1]
	return dt;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	ee07 3a90 	vmov	s15, r3
}
 8003f90:	eeb0 0a67 	vmov.f32	s0, s15
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003f9c:	200006e0 	.word	0x200006e0
 8003fa0:	447a0000 	.word	0x447a0000
 8003fa4:	00000000 	.word	0x00000000

08003fa8 <update_orientation>:

void update_orientation(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	ed2d 8b02 	vpush	{d8}
 8003fae:	b08c      	sub	sp, #48	@ 0x30
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	ed87 0a07 	vstr	s0, [r7, #28]
 8003fb6:	edc7 0a06 	vstr	s1, [r7, #24]
 8003fba:	ed87 1a05 	vstr	s2, [r7, #20]
 8003fbe:	edc7 1a04 	vstr	s3, [r7, #16]
 8003fc2:	ed87 2a03 	vstr	s4, [r7, #12]
 8003fc6:	edc7 2a02 	vstr	s5, [r7, #8]
 8003fca:	ed87 3a01 	vstr	s6, [r7, #4]
	orientation.roll 	+= (gx - gyro_bias[0]) * dt;
 8003fce:	4b9c      	ldr	r3, [pc, #624]	@ (8004240 <update_orientation+0x298>)
 8003fd0:	ed93 7a00 	vldr	s14, [r3]
 8003fd4:	4b9b      	ldr	r3, [pc, #620]	@ (8004244 <update_orientation+0x29c>)
 8003fd6:	edd3 7a00 	vldr	s15, [r3]
 8003fda:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fde:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003fe2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fee:	4b94      	ldr	r3, [pc, #592]	@ (8004240 <update_orientation+0x298>)
 8003ff0:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch 	+= (gy - gyro_bias[1]) * dt;
 8003ff4:	4b92      	ldr	r3, [pc, #584]	@ (8004240 <update_orientation+0x298>)
 8003ff6:	ed93 7a01 	vldr	s14, [r3, #4]
 8003ffa:	4b92      	ldr	r3, [pc, #584]	@ (8004244 <update_orientation+0x29c>)
 8003ffc:	edd3 7a01 	vldr	s15, [r3, #4]
 8004000:	edd7 6a06 	vldr	s13, [r7, #24]
 8004004:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004008:	edd7 7a01 	vldr	s15, [r7, #4]
 800400c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004014:	4b8a      	ldr	r3, [pc, #552]	@ (8004240 <update_orientation+0x298>)
 8004016:	edc3 7a01 	vstr	s15, [r3, #4]
	orientation.yaw 	+= (gz - gyro_bias[2]) * dt;
 800401a:	4b89      	ldr	r3, [pc, #548]	@ (8004240 <update_orientation+0x298>)
 800401c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004020:	4b88      	ldr	r3, [pc, #544]	@ (8004244 <update_orientation+0x29c>)
 8004022:	edd3 7a02 	vldr	s15, [r3, #8]
 8004026:	edd7 6a05 	vldr	s13, [r7, #20]
 800402a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800402e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800403a:	4b81      	ldr	r3, [pc, #516]	@ (8004240 <update_orientation+0x298>)
 800403c:	edc3 7a02 	vstr	s15, [r3, #8]

	float acc_roll = atan2f(ay, az) * 180.0f / M_PI;
 8004040:	edd7 0a02 	vldr	s1, [r7, #8]
 8004044:	ed97 0a03 	vldr	s0, [r7, #12]
 8004048:	f004 fe64 	bl	8008d14 <atan2f>
 800404c:	eef0 7a40 	vmov.f32	s15, s0
 8004050:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8004248 <update_orientation+0x2a0>
 8004054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004058:	ee17 0a90 	vmov	r0, s15
 800405c:	f7fc fa44 	bl	80004e8 <__aeabi_f2d>
 8004060:	a375      	add	r3, pc, #468	@ (adr r3, 8004238 <update_orientation+0x290>)
 8004062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004066:	f7fc fbc1 	bl	80007ec <__aeabi_ddiv>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4610      	mov	r0, r2
 8004070:	4619      	mov	r1, r3
 8004072:	f7fc fca3 	bl	80009bc <__aeabi_d2f>
 8004076:	4603      	mov	r3, r0
 8004078:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float acc_pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * 180.0f / M_PI;
 800407a:	edd7 7a04 	vldr	s15, [r7, #16]
 800407e:	eeb1 8a67 	vneg.f32	s16, s15
 8004082:	edd7 7a03 	vldr	s15, [r7, #12]
 8004086:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800408a:	edd7 7a02 	vldr	s15, [r7, #8]
 800408e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004092:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004096:	eeb0 0a67 	vmov.f32	s0, s15
 800409a:	f004 fe3d 	bl	8008d18 <sqrtf>
 800409e:	eef0 7a40 	vmov.f32	s15, s0
 80040a2:	eef0 0a67 	vmov.f32	s1, s15
 80040a6:	eeb0 0a48 	vmov.f32	s0, s16
 80040aa:	f004 fe33 	bl	8008d14 <atan2f>
 80040ae:	eef0 7a40 	vmov.f32	s15, s0
 80040b2:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8004248 <update_orientation+0x2a0>
 80040b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040ba:	ee17 0a90 	vmov	r0, s15
 80040be:	f7fc fa13 	bl	80004e8 <__aeabi_f2d>
 80040c2:	a35d      	add	r3, pc, #372	@ (adr r3, 8004238 <update_orientation+0x290>)
 80040c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c8:	f7fc fb90 	bl	80007ec <__aeabi_ddiv>
 80040cc:	4602      	mov	r2, r0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4610      	mov	r0, r2
 80040d2:	4619      	mov	r1, r3
 80040d4:	f7fc fc72 	bl	80009bc <__aeabi_d2f>
 80040d8:	4603      	mov	r3, r0
 80040da:	62bb      	str	r3, [r7, #40]	@ 0x28

	const float alpha = 0.88f;
 80040dc:	4b5b      	ldr	r3, [pc, #364]	@ (800424c <update_orientation+0x2a4>)
 80040de:	627b      	str	r3, [r7, #36]	@ 0x24
	orientation.roll  = alpha * orientation.roll  + (1.0f - alpha) * acc_roll;
 80040e0:	4b57      	ldr	r3, [pc, #348]	@ (8004240 <update_orientation+0x298>)
 80040e2:	ed93 7a00 	vldr	s14, [r3]
 80040e6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80040ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040f2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80040f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80040fa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80040fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004102:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004106:	4b4e      	ldr	r3, [pc, #312]	@ (8004240 <update_orientation+0x298>)
 8004108:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch = alpha * orientation.pitch + (1.0f - alpha) * acc_pitch;
 800410c:	4b4c      	ldr	r3, [pc, #304]	@ (8004240 <update_orientation+0x298>)
 800410e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004112:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004116:	ee27 7a27 	vmul.f32	s14, s14, s15
 800411a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800411e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004122:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004126:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800412a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800412e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004132:	4b43      	ldr	r3, [pc, #268]	@ (8004240 <update_orientation+0x298>)
 8004134:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.roll > 180)   orientation.roll -= 360;
 8004138:	4b41      	ldr	r3, [pc, #260]	@ (8004240 <update_orientation+0x298>)
 800413a:	edd3 7a00 	vldr	s15, [r3]
 800413e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8004248 <update_orientation+0x2a0>
 8004142:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414a:	dd09      	ble.n	8004160 <update_orientation+0x1b8>
 800414c:	4b3c      	ldr	r3, [pc, #240]	@ (8004240 <update_orientation+0x298>)
 800414e:	edd3 7a00 	vldr	s15, [r3]
 8004152:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004250 <update_orientation+0x2a8>
 8004156:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800415a:	4b39      	ldr	r3, [pc, #228]	@ (8004240 <update_orientation+0x298>)
 800415c:	edc3 7a00 	vstr	s15, [r3]
	if (orientation.roll < -180)  orientation.roll += 360;
 8004160:	4b37      	ldr	r3, [pc, #220]	@ (8004240 <update_orientation+0x298>)
 8004162:	edd3 7a00 	vldr	s15, [r3]
 8004166:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8004254 <update_orientation+0x2ac>
 800416a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800416e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004172:	d509      	bpl.n	8004188 <update_orientation+0x1e0>
 8004174:	4b32      	ldr	r3, [pc, #200]	@ (8004240 <update_orientation+0x298>)
 8004176:	edd3 7a00 	vldr	s15, [r3]
 800417a:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8004250 <update_orientation+0x2a8>
 800417e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004182:	4b2f      	ldr	r3, [pc, #188]	@ (8004240 <update_orientation+0x298>)
 8004184:	edc3 7a00 	vstr	s15, [r3]

	if (orientation.pitch > 180)  orientation.pitch -= 360;
 8004188:	4b2d      	ldr	r3, [pc, #180]	@ (8004240 <update_orientation+0x298>)
 800418a:	edd3 7a01 	vldr	s15, [r3, #4]
 800418e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004248 <update_orientation+0x2a0>
 8004192:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800419a:	dd09      	ble.n	80041b0 <update_orientation+0x208>
 800419c:	4b28      	ldr	r3, [pc, #160]	@ (8004240 <update_orientation+0x298>)
 800419e:	edd3 7a01 	vldr	s15, [r3, #4]
 80041a2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004250 <update_orientation+0x2a8>
 80041a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041aa:	4b25      	ldr	r3, [pc, #148]	@ (8004240 <update_orientation+0x298>)
 80041ac:	edc3 7a01 	vstr	s15, [r3, #4]
	if (orientation.pitch < -180) orientation.pitch += 360;
 80041b0:	4b23      	ldr	r3, [pc, #140]	@ (8004240 <update_orientation+0x298>)
 80041b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80041b6:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004254 <update_orientation+0x2ac>
 80041ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c2:	d509      	bpl.n	80041d8 <update_orientation+0x230>
 80041c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004240 <update_orientation+0x298>)
 80041c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80041ca:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8004250 <update_orientation+0x2a8>
 80041ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80041d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004240 <update_orientation+0x298>)
 80041d4:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.yaw > 180)    orientation.yaw -= 360;
 80041d8:	4b19      	ldr	r3, [pc, #100]	@ (8004240 <update_orientation+0x298>)
 80041da:	edd3 7a02 	vldr	s15, [r3, #8]
 80041de:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004248 <update_orientation+0x2a0>
 80041e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ea:	dd09      	ble.n	8004200 <update_orientation+0x258>
 80041ec:	4b14      	ldr	r3, [pc, #80]	@ (8004240 <update_orientation+0x298>)
 80041ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80041f2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004250 <update_orientation+0x2a8>
 80041f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041fa:	4b11      	ldr	r3, [pc, #68]	@ (8004240 <update_orientation+0x298>)
 80041fc:	edc3 7a02 	vstr	s15, [r3, #8]
	if (orientation.yaw < -180)   orientation.yaw += 360;
 8004200:	4b0f      	ldr	r3, [pc, #60]	@ (8004240 <update_orientation+0x298>)
 8004202:	edd3 7a02 	vldr	s15, [r3, #8]
 8004206:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8004254 <update_orientation+0x2ac>
 800420a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800420e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004212:	d400      	bmi.n	8004216 <update_orientation+0x26e>
}
 8004214:	e009      	b.n	800422a <update_orientation+0x282>
	if (orientation.yaw < -180)   orientation.yaw += 360;
 8004216:	4b0a      	ldr	r3, [pc, #40]	@ (8004240 <update_orientation+0x298>)
 8004218:	edd3 7a02 	vldr	s15, [r3, #8]
 800421c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8004250 <update_orientation+0x2a8>
 8004220:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004224:	4b06      	ldr	r3, [pc, #24]	@ (8004240 <update_orientation+0x298>)
 8004226:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800422a:	bf00      	nop
 800422c:	3730      	adds	r7, #48	@ 0x30
 800422e:	46bd      	mov	sp, r7
 8004230:	ecbd 8b02 	vpop	{d8}
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	54442d18 	.word	0x54442d18
 800423c:	400921fb 	.word	0x400921fb
 8004240:	200006c0 	.word	0x200006c0
 8004244:	200006cc 	.word	0x200006cc
 8004248:	43340000 	.word	0x43340000
 800424c:	3f6147ae 	.word	0x3f6147ae
 8004250:	43b40000 	.word	0x43b40000
 8004254:	c3340000 	.word	0xc3340000

08004258 <calibrate_gyro>:

void calibrate_gyro(int samples)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08a      	sub	sp, #40	@ 0x28
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
	float sum[3] = {0};
 8004260:	f107 0318 	add.w	r3, r7, #24
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	605a      	str	r2, [r3, #4]
 800426a:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < samples; i++)
 800426c:	2300      	movs	r3, #0
 800426e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004270:	e023      	b.n	80042ba <calibrate_gyro+0x62>
	{
		float g_calib[3];
		mpu6500_basic_read(g_calib, dps);
 8004272:	f107 030c 	add.w	r3, r7, #12
 8004276:	4927      	ldr	r1, [pc, #156]	@ (8004314 <calibrate_gyro+0xbc>)
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff fdd9 	bl	8003e30 <mpu6500_basic_read>
	    sum[0] += g_calib[0];
 800427e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004282:	edd7 7a03 	vldr	s15, [r7, #12]
 8004286:	ee77 7a27 	vadd.f32	s15, s14, s15
 800428a:	edc7 7a06 	vstr	s15, [r7, #24]
	    sum[1] += g_calib[1];
 800428e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004292:	edd7 7a04 	vldr	s15, [r7, #16]
 8004296:	ee77 7a27 	vadd.f32	s15, s14, s15
 800429a:	edc7 7a07 	vstr	s15, [r7, #28]
	    sum[2] += g_calib[2];
 800429e:	ed97 7a08 	vldr	s14, [r7, #32]
 80042a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80042a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042aa:	edc7 7a08 	vstr	s15, [r7, #32]
	    HAL_Delay(10);
 80042ae:	200a      	movs	r0, #10
 80042b0:	f001 f8f4 	bl	800549c <HAL_Delay>
	for (int i = 0; i < samples; i++)
 80042b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b6:	3301      	adds	r3, #1
 80042b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80042ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	429a      	cmp	r2, r3
 80042c0:	dbd7      	blt.n	8004272 <calibrate_gyro+0x1a>
	 }

	 gyro_bias[0] = sum[0] / samples;
 80042c2:	edd7 6a06 	vldr	s13, [r7, #24]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	ee07 3a90 	vmov	s15, r3
 80042cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042d4:	4b10      	ldr	r3, [pc, #64]	@ (8004318 <calibrate_gyro+0xc0>)
 80042d6:	edc3 7a00 	vstr	s15, [r3]
	 gyro_bias[1] = sum[1] / samples;
 80042da:	edd7 6a07 	vldr	s13, [r7, #28]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	ee07 3a90 	vmov	s15, r3
 80042e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <calibrate_gyro+0xc0>)
 80042ee:	edc3 7a01 	vstr	s15, [r3, #4]
	 gyro_bias[2] = sum[2] / samples;
 80042f2:	edd7 6a08 	vldr	s13, [r7, #32]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	ee07 3a90 	vmov	s15, r3
 80042fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004304:	4b04      	ldr	r3, [pc, #16]	@ (8004318 <calibrate_gyro+0xc0>)
 8004306:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800430a:	bf00      	nop
 800430c:	3728      	adds	r7, #40	@ 0x28
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	200006ac 	.word	0x200006ac
 8004318:	200006cc 	.word	0x200006cc

0800431c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
	if(htim == &htim1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a06      	ldr	r2, [pc, #24]	@ (8004340 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d102      	bne.n	8004332 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		MPU_Flag = 1;
 800432c:	4b05      	ldr	r3, [pc, #20]	@ (8004344 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800432e:	2201      	movs	r2, #1
 8004330:	701a      	strb	r2, [r3, #0]
	}
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	20000520 	.word	0x20000520
 8004344:	200006bc 	.word	0x200006bc

08004348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800434c:	f000 fc42 	bl	8004bd4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004350:	f001 f846 	bl	80053e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004354:	f000 f8aa 	bl	80044ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004358:	f000 fbe6 	bl	8004b28 <MX_GPIO_Init>
  MX_TIM2_Init();
 800435c:	f000 f9fa 	bl	8004754 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004360:	f000 fa7a 	bl	8004858 <MX_TIM3_Init>
  MX_TIM5_Init();
 8004364:	f000 fb06 	bl	8004974 <MX_TIM5_Init>
  MX_TIM12_Init();
 8004368:	f000 fb7c 	bl	8004a64 <MX_TIM12_Init>
  MX_SPI1_Init();
 800436c:	f000 f90a 	bl	8004584 <MX_SPI1_Init>
  MX_TIM1_Init();
 8004370:	f000 f946 	bl	8004600 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004374:	2108      	movs	r1, #8
 8004376:	4841      	ldr	r0, [pc, #260]	@ (800447c <main+0x134>)
 8004378:	f003 fb2a 	bl	80079d0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800437c:	210c      	movs	r1, #12
 800437e:	483f      	ldr	r0, [pc, #252]	@ (800447c <main+0x134>)
 8004380:	f003 fb26 	bl	80079d0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004384:	2100      	movs	r1, #0
 8004386:	483e      	ldr	r0, [pc, #248]	@ (8004480 <main+0x138>)
 8004388:	f003 fb22 	bl	80079d0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800438c:	2108      	movs	r1, #8
 800438e:	483c      	ldr	r0, [pc, #240]	@ (8004480 <main+0x138>)
 8004390:	f003 fb1e 	bl	80079d0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004394:	210c      	movs	r1, #12
 8004396:	483a      	ldr	r0, [pc, #232]	@ (8004480 <main+0x138>)
 8004398:	f003 fb1a 	bl	80079d0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 800439c:	210c      	movs	r1, #12
 800439e:	4839      	ldr	r0, [pc, #228]	@ (8004484 <main+0x13c>)
 80043a0:	f003 fb16 	bl	80079d0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80043a4:	2104      	movs	r1, #4
 80043a6:	4838      	ldr	r0, [pc, #224]	@ (8004488 <main+0x140>)
 80043a8:	f003 fb12 	bl	80079d0 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim1);
 80043ac:	4837      	ldr	r0, [pc, #220]	@ (800448c <main+0x144>)
 80043ae:	f003 f9d5 	bl	800775c <HAL_TIM_Base_Start_IT>
//  if (res != 0)
//  {
//      return 1;
//  }

  res = mpu6500_basic_init(MPU6500_INTERFACE_SPI, MPU6500_ADDRESS_AD0_LOW);
 80043b2:	21d0      	movs	r1, #208	@ 0xd0
 80043b4:	2001      	movs	r0, #1
 80043b6:	f7ff f8ef 	bl	8003598 <mpu6500_basic_init>
 80043ba:	4603      	mov	r3, r0
 80043bc:	461a      	mov	r2, r3
 80043be:	4b34      	ldr	r3, [pc, #208]	@ (8004490 <main+0x148>)
 80043c0:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 80043c2:	2201      	movs	r2, #1
 80043c4:	2108      	movs	r1, #8
 80043c6:	4833      	ldr	r0, [pc, #204]	@ (8004494 <main+0x14c>)
 80043c8:	f001 fbd4 	bl	8005b74 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ESC_SetPulse_us(1000);
 80043cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80043d0:	f7ff fd78 	bl	8003ec4 <ESC_SetPulse_us>
  HAL_Delay(2000);
 80043d4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80043d8:	f001 f860 	bl	800549c <HAL_Delay>
  ESC_SetPulse_us(1500);
 80043dc:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80043e0:	f7ff fd70 	bl	8003ec4 <ESC_SetPulse_us>

  calibrate_gyro(500);
 80043e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80043e8:	f7ff ff36 	bl	8004258 <calibrate_gyro>
	  //Servo_SetPulse_us(450);
	  //HAL_Delay(1500);
	  //Servo_SetPulse_us(2550);
	  //HAL_Delay(1500);

	  if(MPU_Flag == 1)
 80043ec:	4b2a      	ldr	r3, [pc, #168]	@ (8004498 <main+0x150>)
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d13f      	bne.n	8004474 <main+0x12c>
	  {
		  if (mpu6500_basic_read(g, dps) != 0)
 80043f4:	4929      	ldr	r1, [pc, #164]	@ (800449c <main+0x154>)
 80043f6:	482a      	ldr	r0, [pc, #168]	@ (80044a0 <main+0x158>)
 80043f8:	f7ff fd1a 	bl	8003e30 <mpu6500_basic_read>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <main+0xbe>
		  {
			  (void)mpu6500_basic_deinit();
 8004402:	f7ff fd4f 	bl	8003ea4 <mpu6500_basic_deinit>
		  }


		  if (mpu6500_basic_read_temperature(&degrees) != 0)
 8004406:	4827      	ldr	r0, [pc, #156]	@ (80044a4 <main+0x15c>)
 8004408:	f7ff fcfa 	bl	8003e00 <mpu6500_basic_read_temperature>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <main+0xce>
		  {
			  (void)mpu6500_basic_deinit();
 8004412:	f7ff fd47 	bl	8003ea4 <mpu6500_basic_deinit>
		  }

		  dt = get_delta_time();
 8004416:	f7ff fd93 	bl	8003f40 <get_delta_time>
 800441a:	eef0 7a40 	vmov.f32	s15, s0
 800441e:	4b22      	ldr	r3, [pc, #136]	@ (80044a8 <main+0x160>)
 8004420:	edc3 7a00 	vstr	s15, [r3]
		  update_orientation(dps[0], dps[1], dps[2], g[0], g[1], g[2], dt);
 8004424:	4b1d      	ldr	r3, [pc, #116]	@ (800449c <main+0x154>)
 8004426:	edd3 7a00 	vldr	s15, [r3]
 800442a:	4b1c      	ldr	r3, [pc, #112]	@ (800449c <main+0x154>)
 800442c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004430:	4b1a      	ldr	r3, [pc, #104]	@ (800449c <main+0x154>)
 8004432:	edd3 6a02 	vldr	s13, [r3, #8]
 8004436:	4b1a      	ldr	r3, [pc, #104]	@ (80044a0 <main+0x158>)
 8004438:	ed93 6a00 	vldr	s12, [r3]
 800443c:	4b18      	ldr	r3, [pc, #96]	@ (80044a0 <main+0x158>)
 800443e:	edd3 5a01 	vldr	s11, [r3, #4]
 8004442:	4b17      	ldr	r3, [pc, #92]	@ (80044a0 <main+0x158>)
 8004444:	ed93 5a02 	vldr	s10, [r3, #8]
 8004448:	4b17      	ldr	r3, [pc, #92]	@ (80044a8 <main+0x160>)
 800444a:	edd3 4a00 	vldr	s9, [r3]
 800444e:	eeb0 3a64 	vmov.f32	s6, s9
 8004452:	eef0 2a45 	vmov.f32	s5, s10
 8004456:	eeb0 2a65 	vmov.f32	s4, s11
 800445a:	eef0 1a46 	vmov.f32	s3, s12
 800445e:	eeb0 1a66 	vmov.f32	s2, s13
 8004462:	eef0 0a47 	vmov.f32	s1, s14
 8004466:	eeb0 0a67 	vmov.f32	s0, s15
 800446a:	f7ff fd9d 	bl	8003fa8 <update_orientation>

		  MPU_Flag = 0;
 800446e:	4b0a      	ldr	r3, [pc, #40]	@ (8004498 <main+0x150>)
 8004470:	2200      	movs	r2, #0
 8004472:	701a      	strb	r2, [r3, #0]
	  }

	  HAL_Delay(10);
 8004474:	200a      	movs	r0, #10
 8004476:	f001 f811 	bl	800549c <HAL_Delay>
	  if(MPU_Flag == 1)
 800447a:	e7b7      	b.n	80043ec <main+0xa4>
 800447c:	2000056c 	.word	0x2000056c
 8004480:	200005b8 	.word	0x200005b8
 8004484:	20000604 	.word	0x20000604
 8004488:	20000650 	.word	0x20000650
 800448c:	20000520 	.word	0x20000520
 8004490:	2000069c 	.word	0x2000069c
 8004494:	40020800 	.word	0x40020800
 8004498:	200006bc 	.word	0x200006bc
 800449c:	200006ac 	.word	0x200006ac
 80044a0:	200006a0 	.word	0x200006a0
 80044a4:	200006b8 	.word	0x200006b8
 80044a8:	200006d8 	.word	0x200006d8

080044ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b094      	sub	sp, #80	@ 0x50
 80044b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044b2:	f107 0320 	add.w	r3, r7, #32
 80044b6:	2230      	movs	r2, #48	@ 0x30
 80044b8:	2100      	movs	r1, #0
 80044ba:	4618      	mov	r0, r3
 80044bc:	f004 fbf8 	bl	8008cb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044c0:	f107 030c 	add.w	r3, r7, #12
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80044d0:	4b2a      	ldr	r3, [pc, #168]	@ (800457c <SystemClock_Config+0xd0>)
 80044d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d4:	4a29      	ldr	r2, [pc, #164]	@ (800457c <SystemClock_Config+0xd0>)
 80044d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044da:	6413      	str	r3, [r2, #64]	@ 0x40
 80044dc:	4b27      	ldr	r3, [pc, #156]	@ (800457c <SystemClock_Config+0xd0>)
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80044e8:	4b25      	ldr	r3, [pc, #148]	@ (8004580 <SystemClock_Config+0xd4>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80044f0:	4a23      	ldr	r2, [pc, #140]	@ (8004580 <SystemClock_Config+0xd4>)
 80044f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044f6:	6013      	str	r3, [r2, #0]
 80044f8:	4b21      	ldr	r3, [pc, #132]	@ (8004580 <SystemClock_Config+0xd4>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004500:	607b      	str	r3, [r7, #4]
 8004502:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004504:	2302      	movs	r3, #2
 8004506:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004508:	2301      	movs	r3, #1
 800450a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800450c:	2310      	movs	r3, #16
 800450e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004510:	2302      	movs	r3, #2
 8004512:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004514:	2300      	movs	r3, #0
 8004516:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004518:	2310      	movs	r3, #16
 800451a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800451c:	23c0      	movs	r3, #192	@ 0xc0
 800451e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004520:	2302      	movs	r3, #2
 8004522:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004524:	2302      	movs	r3, #2
 8004526:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004528:	f107 0320 	add.w	r3, r7, #32
 800452c:	4618      	mov	r0, r3
 800452e:	f001 fb8b 	bl	8005c48 <HAL_RCC_OscConfig>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004538:	f000 fb78 	bl	8004c2c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800453c:	f001 fb34 	bl	8005ba8 <HAL_PWREx_EnableOverDrive>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8004546:	f000 fb71 	bl	8004c2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800454a:	230f      	movs	r3, #15
 800454c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800454e:	2302      	movs	r3, #2
 8004550:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8004552:	2380      	movs	r3, #128	@ 0x80
 8004554:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004556:	2300      	movs	r3, #0
 8004558:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800455a:	2300      	movs	r3, #0
 800455c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800455e:	f107 030c 	add.w	r3, r7, #12
 8004562:	2101      	movs	r1, #1
 8004564:	4618      	mov	r0, r3
 8004566:	f001 fe13 	bl	8006190 <HAL_RCC_ClockConfig>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8004570:	f000 fb5c 	bl	8004c2c <Error_Handler>
  }
}
 8004574:	bf00      	nop
 8004576:	3750      	adds	r7, #80	@ 0x50
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40023800 	.word	0x40023800
 8004580:	40007000 	.word	0x40007000

08004584 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004588:	4b1b      	ldr	r3, [pc, #108]	@ (80045f8 <MX_SPI1_Init+0x74>)
 800458a:	4a1c      	ldr	r2, [pc, #112]	@ (80045fc <MX_SPI1_Init+0x78>)
 800458c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800458e:	4b1a      	ldr	r3, [pc, #104]	@ (80045f8 <MX_SPI1_Init+0x74>)
 8004590:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004594:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004596:	4b18      	ldr	r3, [pc, #96]	@ (80045f8 <MX_SPI1_Init+0x74>)
 8004598:	2200      	movs	r2, #0
 800459a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800459c:	4b16      	ldr	r3, [pc, #88]	@ (80045f8 <MX_SPI1_Init+0x74>)
 800459e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80045a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80045a4:	4b14      	ldr	r3, [pc, #80]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80045aa:	4b13      	ldr	r3, [pc, #76]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80045b0:	4b11      	ldr	r3, [pc, #68]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045b6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80045b8:	4b0f      	ldr	r3, [pc, #60]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045ba:	2220      	movs	r2, #32
 80045bc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045be:	4b0e      	ldr	r3, [pc, #56]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80045c4:	4b0c      	ldr	r3, [pc, #48]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045ca:	4b0b      	ldr	r3, [pc, #44]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80045d0:	4b09      	ldr	r3, [pc, #36]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045d2:	2207      	movs	r2, #7
 80045d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80045d6:	4b08      	ldr	r3, [pc, #32]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80045dc:	4b06      	ldr	r3, [pc, #24]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045de:	2200      	movs	r2, #0
 80045e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80045e2:	4805      	ldr	r0, [pc, #20]	@ (80045f8 <MX_SPI1_Init+0x74>)
 80045e4:	f001 ffc4 	bl	8006570 <HAL_SPI_Init>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80045ee:	f000 fb1d 	bl	8004c2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	200004bc 	.word	0x200004bc
 80045fc:	40013000 	.word	0x40013000

08004600 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b09a      	sub	sp, #104	@ 0x68
 8004604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004606:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800460a:	2200      	movs	r2, #0
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	605a      	str	r2, [r3, #4]
 8004610:	609a      	str	r2, [r3, #8]
 8004612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004614:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	605a      	str	r2, [r3, #4]
 800461e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004620:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	605a      	str	r2, [r3, #4]
 800462a:	609a      	str	r2, [r3, #8]
 800462c:	60da      	str	r2, [r3, #12]
 800462e:	611a      	str	r2, [r3, #16]
 8004630:	615a      	str	r2, [r3, #20]
 8004632:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004634:	1d3b      	adds	r3, r7, #4
 8004636:	222c      	movs	r2, #44	@ 0x2c
 8004638:	2100      	movs	r1, #0
 800463a:	4618      	mov	r0, r3
 800463c:	f004 fb38 	bl	8008cb0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004640:	4b42      	ldr	r3, [pc, #264]	@ (800474c <MX_TIM1_Init+0x14c>)
 8004642:	4a43      	ldr	r2, [pc, #268]	@ (8004750 <MX_TIM1_Init+0x150>)
 8004644:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8004646:	4b41      	ldr	r3, [pc, #260]	@ (800474c <MX_TIM1_Init+0x14c>)
 8004648:	222f      	movs	r2, #47	@ 0x2f
 800464a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800464c:	4b3f      	ldr	r3, [pc, #252]	@ (800474c <MX_TIM1_Init+0x14c>)
 800464e:	2200      	movs	r2, #0
 8004650:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8004652:	4b3e      	ldr	r3, [pc, #248]	@ (800474c <MX_TIM1_Init+0x14c>)
 8004654:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004658:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800465a:	4b3c      	ldr	r3, [pc, #240]	@ (800474c <MX_TIM1_Init+0x14c>)
 800465c:	2200      	movs	r2, #0
 800465e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004660:	4b3a      	ldr	r3, [pc, #232]	@ (800474c <MX_TIM1_Init+0x14c>)
 8004662:	2200      	movs	r2, #0
 8004664:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004666:	4b39      	ldr	r3, [pc, #228]	@ (800474c <MX_TIM1_Init+0x14c>)
 8004668:	2200      	movs	r2, #0
 800466a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800466c:	4837      	ldr	r0, [pc, #220]	@ (800474c <MX_TIM1_Init+0x14c>)
 800466e:	f003 f81d 	bl	80076ac <HAL_TIM_Base_Init>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004678:	f000 fad8 	bl	8004c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800467c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004680:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004682:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004686:	4619      	mov	r1, r3
 8004688:	4830      	ldr	r0, [pc, #192]	@ (800474c <MX_TIM1_Init+0x14c>)
 800468a:	f003 fd31 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004694:	f000 faca 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8004698:	482c      	ldr	r0, [pc, #176]	@ (800474c <MX_TIM1_Init+0x14c>)
 800469a:	f003 f8d7 	bl	800784c <HAL_TIM_OC_Init>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80046a4:	f000 fac2 	bl	8004c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046a8:	2300      	movs	r3, #0
 80046aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80046ac:	2300      	movs	r3, #0
 80046ae:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046b0:	2300      	movs	r3, #0
 80046b2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80046b4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80046b8:	4619      	mov	r1, r3
 80046ba:	4824      	ldr	r0, [pc, #144]	@ (800474c <MX_TIM1_Init+0x14c>)
 80046bc:	f004 f9ce 	bl	8008a5c <HAL_TIMEx_MasterConfigSynchronization>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80046c6:	f000 fab1 	bl	8004c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80046ca:	2300      	movs	r3, #0
 80046cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80046ce:	2300      	movs	r3, #0
 80046d0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046d2:	2300      	movs	r3, #0
 80046d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80046d6:	2300      	movs	r3, #0
 80046d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046da:	2300      	movs	r3, #0
 80046dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80046de:	2300      	movs	r3, #0
 80046e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046e2:	2300      	movs	r3, #0
 80046e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80046ea:	2200      	movs	r2, #0
 80046ec:	4619      	mov	r1, r3
 80046ee:	4817      	ldr	r0, [pc, #92]	@ (800474c <MX_TIM1_Init+0x14c>)
 80046f0:	f003 fb70 	bl	8007dd4 <HAL_TIM_OC_ConfigChannel>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80046fa:	f000 fa97 	bl	8004c2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046fe:	2300      	movs	r3, #0
 8004700:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004702:	2300      	movs	r3, #0
 8004704:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800470a:	2300      	movs	r3, #0
 800470c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004712:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004716:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004718:	2300      	movs	r3, #0
 800471a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800471c:	2300      	movs	r3, #0
 800471e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004720:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004724:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004726:	2300      	movs	r3, #0
 8004728:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800472a:	2300      	movs	r3, #0
 800472c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800472e:	1d3b      	adds	r3, r7, #4
 8004730:	4619      	mov	r1, r3
 8004732:	4806      	ldr	r0, [pc, #24]	@ (800474c <MX_TIM1_Init+0x14c>)
 8004734:	f004 fa20 	bl	8008b78 <HAL_TIMEx_ConfigBreakDeadTime>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800473e:	f000 fa75 	bl	8004c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004742:	bf00      	nop
 8004744:	3768      	adds	r7, #104	@ 0x68
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	20000520 	.word	0x20000520
 8004750:	40010000 	.word	0x40010000

08004754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b08e      	sub	sp, #56	@ 0x38
 8004758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800475a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800475e:	2200      	movs	r2, #0
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	605a      	str	r2, [r3, #4]
 8004764:	609a      	str	r2, [r3, #8]
 8004766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004768:	f107 031c 	add.w	r3, r7, #28
 800476c:	2200      	movs	r2, #0
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	605a      	str	r2, [r3, #4]
 8004772:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004774:	463b      	mov	r3, r7
 8004776:	2200      	movs	r2, #0
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	605a      	str	r2, [r3, #4]
 800477c:	609a      	str	r2, [r3, #8]
 800477e:	60da      	str	r2, [r3, #12]
 8004780:	611a      	str	r2, [r3, #16]
 8004782:	615a      	str	r2, [r3, #20]
 8004784:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004786:	4b33      	ldr	r3, [pc, #204]	@ (8004854 <MX_TIM2_Init+0x100>)
 8004788:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800478c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 800478e:	4b31      	ldr	r3, [pc, #196]	@ (8004854 <MX_TIM2_Init+0x100>)
 8004790:	225f      	movs	r2, #95	@ 0x5f
 8004792:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004794:	4b2f      	ldr	r3, [pc, #188]	@ (8004854 <MX_TIM2_Init+0x100>)
 8004796:	2200      	movs	r2, #0
 8004798:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800479a:	4b2e      	ldr	r3, [pc, #184]	@ (8004854 <MX_TIM2_Init+0x100>)
 800479c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80047a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004854 <MX_TIM2_Init+0x100>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004854 <MX_TIM2_Init+0x100>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80047ae:	4829      	ldr	r0, [pc, #164]	@ (8004854 <MX_TIM2_Init+0x100>)
 80047b0:	f002 ff7c 	bl	80076ac <HAL_TIM_Base_Init>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80047ba:	f000 fa37 	bl	8004c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80047c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80047c8:	4619      	mov	r1, r3
 80047ca:	4822      	ldr	r0, [pc, #136]	@ (8004854 <MX_TIM2_Init+0x100>)
 80047cc:	f003 fc90 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80047d6:	f000 fa29 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80047da:	481e      	ldr	r0, [pc, #120]	@ (8004854 <MX_TIM2_Init+0x100>)
 80047dc:	f003 f897 	bl	800790e <HAL_TIM_PWM_Init>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80047e6:	f000 fa21 	bl	8004c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047ee:	2300      	movs	r3, #0
 80047f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80047f2:	f107 031c 	add.w	r3, r7, #28
 80047f6:	4619      	mov	r1, r3
 80047f8:	4816      	ldr	r0, [pc, #88]	@ (8004854 <MX_TIM2_Init+0x100>)
 80047fa:	f004 f92f 	bl	8008a5c <HAL_TIMEx_MasterConfigSynchronization>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004804:	f000 fa12 	bl	8004c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004808:	2360      	movs	r3, #96	@ 0x60
 800480a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800480c:	2300      	movs	r3, #0
 800480e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004810:	2300      	movs	r3, #0
 8004812:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004818:	463b      	mov	r3, r7
 800481a:	2208      	movs	r2, #8
 800481c:	4619      	mov	r1, r3
 800481e:	480d      	ldr	r0, [pc, #52]	@ (8004854 <MX_TIM2_Init+0x100>)
 8004820:	f003 fb52 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800482a:	f000 f9ff 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800482e:	463b      	mov	r3, r7
 8004830:	220c      	movs	r2, #12
 8004832:	4619      	mov	r1, r3
 8004834:	4807      	ldr	r0, [pc, #28]	@ (8004854 <MX_TIM2_Init+0x100>)
 8004836:	f003 fb47 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8004840:	f000 f9f4 	bl	8004c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004844:	4803      	ldr	r0, [pc, #12]	@ (8004854 <MX_TIM2_Init+0x100>)
 8004846:	f000 fb03 	bl	8004e50 <HAL_TIM_MspPostInit>

}
 800484a:	bf00      	nop
 800484c:	3738      	adds	r7, #56	@ 0x38
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	2000056c 	.word	0x2000056c

08004858 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b08e      	sub	sp, #56	@ 0x38
 800485c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800485e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004862:	2200      	movs	r2, #0
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	605a      	str	r2, [r3, #4]
 8004868:	609a      	str	r2, [r3, #8]
 800486a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800486c:	f107 031c 	add.w	r3, r7, #28
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	605a      	str	r2, [r3, #4]
 8004876:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004878:	463b      	mov	r3, r7
 800487a:	2200      	movs	r2, #0
 800487c:	601a      	str	r2, [r3, #0]
 800487e:	605a      	str	r2, [r3, #4]
 8004880:	609a      	str	r2, [r3, #8]
 8004882:	60da      	str	r2, [r3, #12]
 8004884:	611a      	str	r2, [r3, #16]
 8004886:	615a      	str	r2, [r3, #20]
 8004888:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800488a:	4b38      	ldr	r3, [pc, #224]	@ (800496c <MX_TIM3_Init+0x114>)
 800488c:	4a38      	ldr	r2, [pc, #224]	@ (8004970 <MX_TIM3_Init+0x118>)
 800488e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8004890:	4b36      	ldr	r3, [pc, #216]	@ (800496c <MX_TIM3_Init+0x114>)
 8004892:	225f      	movs	r2, #95	@ 0x5f
 8004894:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004896:	4b35      	ldr	r3, [pc, #212]	@ (800496c <MX_TIM3_Init+0x114>)
 8004898:	2200      	movs	r2, #0
 800489a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 800489c:	4b33      	ldr	r3, [pc, #204]	@ (800496c <MX_TIM3_Init+0x114>)
 800489e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80048a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048a4:	4b31      	ldr	r3, [pc, #196]	@ (800496c <MX_TIM3_Init+0x114>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048aa:	4b30      	ldr	r3, [pc, #192]	@ (800496c <MX_TIM3_Init+0x114>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80048b0:	482e      	ldr	r0, [pc, #184]	@ (800496c <MX_TIM3_Init+0x114>)
 80048b2:	f002 fefb 	bl	80076ac <HAL_TIM_Base_Init>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80048bc:	f000 f9b6 	bl	8004c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80048c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80048ca:	4619      	mov	r1, r3
 80048cc:	4827      	ldr	r0, [pc, #156]	@ (800496c <MX_TIM3_Init+0x114>)
 80048ce:	f003 fc0f 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80048d8:	f000 f9a8 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80048dc:	4823      	ldr	r0, [pc, #140]	@ (800496c <MX_TIM3_Init+0x114>)
 80048de:	f003 f816 	bl	800790e <HAL_TIM_PWM_Init>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80048e8:	f000 f9a0 	bl	8004c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048ec:	2300      	movs	r3, #0
 80048ee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048f0:	2300      	movs	r3, #0
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80048f4:	f107 031c 	add.w	r3, r7, #28
 80048f8:	4619      	mov	r1, r3
 80048fa:	481c      	ldr	r0, [pc, #112]	@ (800496c <MX_TIM3_Init+0x114>)
 80048fc:	f004 f8ae 	bl	8008a5c <HAL_TIMEx_MasterConfigSynchronization>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004906:	f000 f991 	bl	8004c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800490a:	2360      	movs	r3, #96	@ 0x60
 800490c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004912:	2300      	movs	r3, #0
 8004914:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004916:	2300      	movs	r3, #0
 8004918:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800491a:	463b      	mov	r3, r7
 800491c:	2200      	movs	r2, #0
 800491e:	4619      	mov	r1, r3
 8004920:	4812      	ldr	r0, [pc, #72]	@ (800496c <MX_TIM3_Init+0x114>)
 8004922:	f003 fad1 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800492c:	f000 f97e 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004930:	463b      	mov	r3, r7
 8004932:	2208      	movs	r2, #8
 8004934:	4619      	mov	r1, r3
 8004936:	480d      	ldr	r0, [pc, #52]	@ (800496c <MX_TIM3_Init+0x114>)
 8004938:	f003 fac6 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8004942:	f000 f973 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004946:	463b      	mov	r3, r7
 8004948:	220c      	movs	r2, #12
 800494a:	4619      	mov	r1, r3
 800494c:	4807      	ldr	r0, [pc, #28]	@ (800496c <MX_TIM3_Init+0x114>)
 800494e:	f003 fabb 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8004958:	f000 f968 	bl	8004c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800495c:	4803      	ldr	r0, [pc, #12]	@ (800496c <MX_TIM3_Init+0x114>)
 800495e:	f000 fa77 	bl	8004e50 <HAL_TIM_MspPostInit>

}
 8004962:	bf00      	nop
 8004964:	3738      	adds	r7, #56	@ 0x38
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	200005b8 	.word	0x200005b8
 8004970:	40000400 	.word	0x40000400

08004974 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08e      	sub	sp, #56	@ 0x38
 8004978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800497a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004988:	f107 031c 	add.w	r3, r7, #28
 800498c:	2200      	movs	r2, #0
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	605a      	str	r2, [r3, #4]
 8004992:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004994:	463b      	mov	r3, r7
 8004996:	2200      	movs	r2, #0
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	605a      	str	r2, [r3, #4]
 800499c:	609a      	str	r2, [r3, #8]
 800499e:	60da      	str	r2, [r3, #12]
 80049a0:	611a      	str	r2, [r3, #16]
 80049a2:	615a      	str	r2, [r3, #20]
 80049a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80049a6:	4b2d      	ldr	r3, [pc, #180]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049a8:	4a2d      	ldr	r2, [pc, #180]	@ (8004a60 <MX_TIM5_Init+0xec>)
 80049aa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 80049ac:	4b2b      	ldr	r3, [pc, #172]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049ae:	222f      	movs	r2, #47	@ 0x2f
 80049b0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049b2:	4b2a      	ldr	r3, [pc, #168]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 80049b8:	4b28      	ldr	r3, [pc, #160]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049ba:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80049be:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049c0:	4b26      	ldr	r3, [pc, #152]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049c6:	4b25      	ldr	r3, [pc, #148]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80049cc:	4823      	ldr	r0, [pc, #140]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049ce:	f002 fe6d 	bl	80076ac <HAL_TIM_Base_Init>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80049d8:	f000 f928 	bl	8004c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80049e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049e6:	4619      	mov	r1, r3
 80049e8:	481c      	ldr	r0, [pc, #112]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049ea:	f003 fb81 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80049f4:	f000 f91a 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80049f8:	4818      	ldr	r0, [pc, #96]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 80049fa:	f002 ff88 	bl	800790e <HAL_TIM_PWM_Init>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8004a04:	f000 f912 	bl	8004c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004a10:	f107 031c 	add.w	r3, r7, #28
 8004a14:	4619      	mov	r1, r3
 8004a16:	4811      	ldr	r0, [pc, #68]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 8004a18:	f004 f820 	bl	8008a5c <HAL_TIMEx_MasterConfigSynchronization>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8004a22:	f000 f903 	bl	8004c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a26:	2360      	movs	r3, #96	@ 0x60
 8004a28:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004a36:	463b      	mov	r3, r7
 8004a38:	220c      	movs	r2, #12
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	4807      	ldr	r0, [pc, #28]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 8004a3e:	f003 fa43 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8004a48:	f000 f8f0 	bl	8004c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8004a4c:	4803      	ldr	r0, [pc, #12]	@ (8004a5c <MX_TIM5_Init+0xe8>)
 8004a4e:	f000 f9ff 	bl	8004e50 <HAL_TIM_MspPostInit>

}
 8004a52:	bf00      	nop
 8004a54:	3738      	adds	r7, #56	@ 0x38
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	20000604 	.word	0x20000604
 8004a60:	40000c00 	.word	0x40000c00

08004a64 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b08c      	sub	sp, #48	@ 0x30
 8004a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a6a:	f107 0320 	add.w	r3, r7, #32
 8004a6e:	2200      	movs	r2, #0
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	605a      	str	r2, [r3, #4]
 8004a74:	609a      	str	r2, [r3, #8]
 8004a76:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a78:	1d3b      	adds	r3, r7, #4
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	605a      	str	r2, [r3, #4]
 8004a80:	609a      	str	r2, [r3, #8]
 8004a82:	60da      	str	r2, [r3, #12]
 8004a84:	611a      	str	r2, [r3, #16]
 8004a86:	615a      	str	r2, [r3, #20]
 8004a88:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8004a8a:	4b25      	ldr	r3, [pc, #148]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004a8c:	4a25      	ldr	r2, [pc, #148]	@ (8004b24 <MX_TIM12_Init+0xc0>)
 8004a8e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 95;
 8004a90:	4b23      	ldr	r3, [pc, #140]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004a92:	225f      	movs	r2, #95	@ 0x5f
 8004a94:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a96:	4b22      	ldr	r3, [pc, #136]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8004a9c:	4b20      	ldr	r3, [pc, #128]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004a9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004aa2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8004ab0:	481b      	ldr	r0, [pc, #108]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004ab2:	f002 fdfb 	bl	80076ac <HAL_TIM_Base_Init>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8004abc:	f000 f8b6 	bl	8004c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ac0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ac4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8004ac6:	f107 0320 	add.w	r3, r7, #32
 8004aca:	4619      	mov	r1, r3
 8004acc:	4814      	ldr	r0, [pc, #80]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004ace:	f003 fb0f 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8004ad8:	f000 f8a8 	bl	8004c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8004adc:	4810      	ldr	r0, [pc, #64]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004ade:	f002 ff16 	bl	800790e <HAL_TIM_PWM_Init>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8004ae8:	f000 f8a0 	bl	8004c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004aec:	2360      	movs	r3, #96	@ 0x60
 8004aee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004af8:	2300      	movs	r3, #0
 8004afa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004afc:	1d3b      	adds	r3, r7, #4
 8004afe:	2204      	movs	r2, #4
 8004b00:	4619      	mov	r1, r3
 8004b02:	4807      	ldr	r0, [pc, #28]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004b04:	f003 f9e0 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8004b0e:	f000 f88d 	bl	8004c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8004b12:	4803      	ldr	r0, [pc, #12]	@ (8004b20 <MX_TIM12_Init+0xbc>)
 8004b14:	f000 f99c 	bl	8004e50 <HAL_TIM_MspPostInit>

}
 8004b18:	bf00      	nop
 8004b1a:	3730      	adds	r7, #48	@ 0x30
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	20000650 	.word	0x20000650
 8004b24:	40001800 	.word	0x40001800

08004b28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08a      	sub	sp, #40	@ 0x28
 8004b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b2e:	f107 0314 	add.w	r3, r7, #20
 8004b32:	2200      	movs	r2, #0
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	605a      	str	r2, [r3, #4]
 8004b38:	609a      	str	r2, [r3, #8]
 8004b3a:	60da      	str	r2, [r3, #12]
 8004b3c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b3e:	4b23      	ldr	r3, [pc, #140]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b42:	4a22      	ldr	r2, [pc, #136]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b4a:	4b20      	ldr	r3, [pc, #128]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b56:	4b1d      	ldr	r3, [pc, #116]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b5c:	f043 0304 	orr.w	r3, r3, #4
 8004b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b62:	4b1a      	ldr	r3, [pc, #104]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b66:	f003 0304 	and.w	r3, r3, #4
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b6e:	4b17      	ldr	r3, [pc, #92]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b72:	4a16      	ldr	r2, [pc, #88]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b74:	f043 0301 	orr.w	r3, r3, #1
 8004b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b7a:	4b14      	ldr	r3, [pc, #80]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	60bb      	str	r3, [r7, #8]
 8004b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b86:	4b11      	ldr	r3, [pc, #68]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8a:	4a10      	ldr	r2, [pc, #64]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b8c:	f043 0302 	orr.w	r3, r3, #2
 8004b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b92:	4b0e      	ldr	r3, [pc, #56]	@ (8004bcc <MX_GPIO_Init+0xa4>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	607b      	str	r3, [r7, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	2108      	movs	r1, #8
 8004ba2:	480b      	ldr	r0, [pc, #44]	@ (8004bd0 <MX_GPIO_Init+0xa8>)
 8004ba4:	f000 ffe6 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MPU6500_CS_Pin */
  GPIO_InitStruct.Pin = MPU6500_CS_Pin;
 8004ba8:	2308      	movs	r3, #8
 8004baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bac:	2301      	movs	r3, #1
 8004bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU6500_CS_GPIO_Port, &GPIO_InitStruct);
 8004bb8:	f107 0314 	add.w	r3, r7, #20
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	4804      	ldr	r0, [pc, #16]	@ (8004bd0 <MX_GPIO_Init+0xa8>)
 8004bc0:	f000 fe3c 	bl	800583c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004bc4:	bf00      	nop
 8004bc6:	3728      	adds	r7, #40	@ 0x28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40023800 	.word	0x40023800
 8004bd0:	40020800 	.word	0x40020800

08004bd4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8004bda:	463b      	mov	r3, r7
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	605a      	str	r2, [r3, #4]
 8004be2:	609a      	str	r2, [r3, #8]
 8004be4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8004be6:	f000 fd8f 	bl	8005708 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8004bea:	2301      	movs	r3, #1
 8004bec:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8004bf6:	231f      	movs	r3, #31
 8004bf8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8004bfa:	2387      	movs	r3, #135	@ 0x87
 8004bfc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8004c02:	2300      	movs	r3, #0
 8004c04:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8004c06:	2301      	movs	r3, #1
 8004c08:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8004c12:	2300      	movs	r3, #0
 8004c14:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004c16:	463b      	mov	r3, r7
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f000 fdad 	bl	8005778 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004c1e:	2004      	movs	r0, #4
 8004c20:	f000 fd8a 	bl	8005738 <HAL_MPU_Enable>

}
 8004c24:	bf00      	nop
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c30:	b672      	cpsid	i
}
 8004c32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c34:	bf00      	nop
 8004c36:	e7fd      	b.n	8004c34 <Error_Handler+0x8>

08004c38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c7c <HAL_MspInit+0x44>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c42:	4a0e      	ldr	r2, [pc, #56]	@ (8004c7c <HAL_MspInit+0x44>)
 8004c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c7c <HAL_MspInit+0x44>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c52:	607b      	str	r3, [r7, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c56:	4b09      	ldr	r3, [pc, #36]	@ (8004c7c <HAL_MspInit+0x44>)
 8004c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c5a:	4a08      	ldr	r2, [pc, #32]	@ (8004c7c <HAL_MspInit+0x44>)
 8004c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c60:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c62:	4b06      	ldr	r3, [pc, #24]	@ (8004c7c <HAL_MspInit+0x44>)
 8004c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c6a:	603b      	str	r3, [r7, #0]
 8004c6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40023800 	.word	0x40023800

08004c80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08a      	sub	sp, #40	@ 0x28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	f107 0314 	add.w	r3, r7, #20
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	605a      	str	r2, [r3, #4]
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004d0c <HAL_SPI_MspInit+0x8c>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d12f      	bne.n	8004d02 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d10 <HAL_SPI_MspInit+0x90>)
 8004ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca6:	4a1a      	ldr	r2, [pc, #104]	@ (8004d10 <HAL_SPI_MspInit+0x90>)
 8004ca8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cae:	4b18      	ldr	r3, [pc, #96]	@ (8004d10 <HAL_SPI_MspInit+0x90>)
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cb6:	613b      	str	r3, [r7, #16]
 8004cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cba:	4b15      	ldr	r3, [pc, #84]	@ (8004d10 <HAL_SPI_MspInit+0x90>)
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbe:	4a14      	ldr	r2, [pc, #80]	@ (8004d10 <HAL_SPI_MspInit+0x90>)
 8004cc0:	f043 0301 	orr.w	r3, r3, #1
 8004cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cc6:	4b12      	ldr	r3, [pc, #72]	@ (8004d10 <HAL_SPI_MspInit+0x90>)
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = MPU_SCK_Pin|MPU_MISO_Pin|MPU_MOSI_Pin;
 8004cd2:	23e0      	movs	r3, #224	@ 0xe0
 8004cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004ce2:	2305      	movs	r3, #5
 8004ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ce6:	f107 0314 	add.w	r3, r7, #20
 8004cea:	4619      	mov	r1, r3
 8004cec:	4809      	ldr	r0, [pc, #36]	@ (8004d14 <HAL_SPI_MspInit+0x94>)
 8004cee:	f000 fda5 	bl	800583c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	2023      	movs	r0, #35	@ 0x23
 8004cf8:	f000 fccf 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004cfc:	2023      	movs	r0, #35	@ 0x23
 8004cfe:	f000 fce8 	bl	80056d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004d02:	bf00      	nop
 8004d04:	3728      	adds	r7, #40	@ 0x28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	40013000 	.word	0x40013000
 8004d10:	40023800 	.word	0x40023800
 8004d14:	40020000 	.word	0x40020000

08004d18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a45      	ldr	r2, [pc, #276]	@ (8004e3c <HAL_TIM_Base_MspInit+0x124>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d12c      	bne.n	8004d84 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d2a:	4b45      	ldr	r3, [pc, #276]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2e:	4a44      	ldr	r2, [pc, #272]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d36:	4b42      	ldr	r3, [pc, #264]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	61fb      	str	r3, [r7, #28]
 8004d40:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004d42:	2200      	movs	r2, #0
 8004d44:	2100      	movs	r1, #0
 8004d46:	2018      	movs	r0, #24
 8004d48:	f000 fca7 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004d4c:	2018      	movs	r0, #24
 8004d4e:	f000 fcc0 	bl	80056d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004d52:	2200      	movs	r2, #0
 8004d54:	2100      	movs	r1, #0
 8004d56:	2019      	movs	r0, #25
 8004d58:	f000 fc9f 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004d5c:	2019      	movs	r0, #25
 8004d5e:	f000 fcb8 	bl	80056d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004d62:	2200      	movs	r2, #0
 8004d64:	2100      	movs	r1, #0
 8004d66:	201a      	movs	r0, #26
 8004d68:	f000 fc97 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004d6c:	201a      	movs	r0, #26
 8004d6e:	f000 fcb0 	bl	80056d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004d72:	2200      	movs	r2, #0
 8004d74:	2100      	movs	r1, #0
 8004d76:	201b      	movs	r0, #27
 8004d78:	f000 fc8f 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004d7c:	201b      	movs	r0, #27
 8004d7e:	f000 fca8 	bl	80056d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8004d82:	e056      	b.n	8004e32 <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM2)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d8c:	d114      	bne.n	8004db8 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d8e:	4b2c      	ldr	r3, [pc, #176]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d92:	4a2b      	ldr	r2, [pc, #172]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004d94:	f043 0301 	orr.w	r3, r3, #1
 8004d98:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d9a:	4b29      	ldr	r3, [pc, #164]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	61bb      	str	r3, [r7, #24]
 8004da4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004da6:	2200      	movs	r2, #0
 8004da8:	2100      	movs	r1, #0
 8004daa:	201c      	movs	r0, #28
 8004dac:	f000 fc75 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004db0:	201c      	movs	r0, #28
 8004db2:	f000 fc8e 	bl	80056d2 <HAL_NVIC_EnableIRQ>
}
 8004db6:	e03c      	b.n	8004e32 <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM3)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a21      	ldr	r2, [pc, #132]	@ (8004e44 <HAL_TIM_Base_MspInit+0x12c>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d114      	bne.n	8004dec <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004dc2:	4b1f      	ldr	r3, [pc, #124]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004dc8:	f043 0302 	orr.w	r3, r3, #2
 8004dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dce:	4b1c      	ldr	r3, [pc, #112]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004dda:	2200      	movs	r2, #0
 8004ddc:	2100      	movs	r1, #0
 8004dde:	201d      	movs	r0, #29
 8004de0:	f000 fc5b 	bl	800569a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004de4:	201d      	movs	r0, #29
 8004de6:	f000 fc74 	bl	80056d2 <HAL_NVIC_EnableIRQ>
}
 8004dea:	e022      	b.n	8004e32 <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM5)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a15      	ldr	r2, [pc, #84]	@ (8004e48 <HAL_TIM_Base_MspInit+0x130>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d10c      	bne.n	8004e10 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004df6:	4b12      	ldr	r3, [pc, #72]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfa:	4a11      	ldr	r2, [pc, #68]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004dfc:	f043 0308 	orr.w	r3, r3, #8
 8004e00:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e02:	4b0f      	ldr	r3, [pc, #60]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	613b      	str	r3, [r7, #16]
 8004e0c:	693b      	ldr	r3, [r7, #16]
}
 8004e0e:	e010      	b.n	8004e32 <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM12)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a0d      	ldr	r2, [pc, #52]	@ (8004e4c <HAL_TIM_Base_MspInit+0x134>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d10b      	bne.n	8004e32 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004e1a:	4b09      	ldr	r3, [pc, #36]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1e:	4a08      	ldr	r2, [pc, #32]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004e20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e26:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <HAL_TIM_Base_MspInit+0x128>)
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	68fb      	ldr	r3, [r7, #12]
}
 8004e32:	bf00      	nop
 8004e34:	3720      	adds	r7, #32
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	40010000 	.word	0x40010000
 8004e40:	40023800 	.word	0x40023800
 8004e44:	40000400 	.word	0x40000400
 8004e48:	40000c00 	.word	0x40000c00
 8004e4c:	40001800 	.word	0x40001800

08004e50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b08e      	sub	sp, #56	@ 0x38
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]
 8004e60:	605a      	str	r2, [r3, #4]
 8004e62:	609a      	str	r2, [r3, #8]
 8004e64:	60da      	str	r2, [r3, #12]
 8004e66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e70:	d139      	bne.n	8004ee6 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e72:	4b60      	ldr	r3, [pc, #384]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e76:	4a5f      	ldr	r2, [pc, #380]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004e78:	f043 0301 	orr.w	r3, r3, #1
 8004e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	623b      	str	r3, [r7, #32]
 8004e88:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e8a:	4b5a      	ldr	r3, [pc, #360]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e8e:	4a59      	ldr	r2, [pc, #356]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004e90:	f043 0302 	orr.w	r3, r3, #2
 8004e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e96:	4b57      	ldr	r3, [pc, #348]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004ea2:	2304      	movs	r3, #4
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004eba:	4619      	mov	r1, r3
 8004ebc:	484e      	ldr	r0, [pc, #312]	@ (8004ff8 <HAL_TIM_MspPostInit+0x1a8>)
 8004ebe:	f000 fcbd 	bl	800583c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004ec2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ec6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ec8:	2302      	movs	r3, #2
 8004eca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ed8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004edc:	4619      	mov	r1, r3
 8004ede:	4847      	ldr	r0, [pc, #284]	@ (8004ffc <HAL_TIM_MspPostInit+0x1ac>)
 8004ee0:	f000 fcac 	bl	800583c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004ee4:	e081      	b.n	8004fea <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM3)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a45      	ldr	r2, [pc, #276]	@ (8005000 <HAL_TIM_MspPostInit+0x1b0>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d138      	bne.n	8004f62 <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ef0:	4b40      	ldr	r3, [pc, #256]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef4:	4a3f      	ldr	r2, [pc, #252]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004ef6:	f043 0302 	orr.w	r3, r3, #2
 8004efa:	6313      	str	r3, [r2, #48]	@ 0x30
 8004efc:	4b3d      	ldr	r3, [pc, #244]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f00:	f003 0302 	and.w	r3, r3, #2
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f08:	4b3a      	ldr	r3, [pc, #232]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0c:	4a39      	ldr	r2, [pc, #228]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004f0e:	f043 0304 	orr.w	r3, r3, #4
 8004f12:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f14:	4b37      	ldr	r3, [pc, #220]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f18:	f003 0304 	and.w	r3, r3, #4
 8004f1c:	617b      	str	r3, [r7, #20]
 8004f1e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004f20:	2303      	movs	r3, #3
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f24:	2302      	movs	r3, #2
 8004f26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004f30:	2302      	movs	r3, #2
 8004f32:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4830      	ldr	r0, [pc, #192]	@ (8004ffc <HAL_TIM_MspPostInit+0x1ac>)
 8004f3c:	f000 fc7e 	bl	800583c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004f40:	2340      	movs	r3, #64	@ 0x40
 8004f42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f44:	2302      	movs	r3, #2
 8004f46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004f50:	2302      	movs	r3, #2
 8004f52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f58:	4619      	mov	r1, r3
 8004f5a:	482a      	ldr	r0, [pc, #168]	@ (8005004 <HAL_TIM_MspPostInit+0x1b4>)
 8004f5c:	f000 fc6e 	bl	800583c <HAL_GPIO_Init>
}
 8004f60:	e043      	b.n	8004fea <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM5)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a28      	ldr	r2, [pc, #160]	@ (8005008 <HAL_TIM_MspPostInit+0x1b8>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d11c      	bne.n	8004fa6 <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f6c:	4b21      	ldr	r3, [pc, #132]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f70:	4a20      	ldr	r2, [pc, #128]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004f72:	f043 0301 	orr.w	r3, r3, #1
 8004f76:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f78:	4b1e      	ldr	r3, [pc, #120]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	613b      	str	r3, [r7, #16]
 8004f82:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004f84:	2308      	movs	r3, #8
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f88:	2302      	movs	r3, #2
 8004f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f90:	2300      	movs	r3, #0
 8004f92:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004f94:	2302      	movs	r3, #2
 8004f96:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	4816      	ldr	r0, [pc, #88]	@ (8004ff8 <HAL_TIM_MspPostInit+0x1a8>)
 8004fa0:	f000 fc4c 	bl	800583c <HAL_GPIO_Init>
}
 8004fa4:	e021      	b.n	8004fea <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM12)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a18      	ldr	r2, [pc, #96]	@ (800500c <HAL_TIM_MspPostInit+0x1bc>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d11c      	bne.n	8004fea <HAL_TIM_MspPostInit+0x19a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fb0:	4b10      	ldr	r3, [pc, #64]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb4:	4a0f      	ldr	r2, [pc, #60]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004fb6:	f043 0302 	orr.w	r3, r3, #2
 8004fba:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <HAL_TIM_MspPostInit+0x1a4>)
 8004fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004fc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fce:	2302      	movs	r3, #2
 8004fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004fda:	2309      	movs	r3, #9
 8004fdc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4805      	ldr	r0, [pc, #20]	@ (8004ffc <HAL_TIM_MspPostInit+0x1ac>)
 8004fe6:	f000 fc29 	bl	800583c <HAL_GPIO_Init>
}
 8004fea:	bf00      	nop
 8004fec:	3738      	adds	r7, #56	@ 0x38
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40023800 	.word	0x40023800
 8004ff8:	40020000 	.word	0x40020000
 8004ffc:	40020400 	.word	0x40020400
 8005000:	40000400 	.word	0x40000400
 8005004:	40020800 	.word	0x40020800
 8005008:	40000c00 	.word	0x40000c00
 800500c:	40001800 	.word	0x40001800

08005010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005010:	b480      	push	{r7}
 8005012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005014:	bf00      	nop
 8005016:	e7fd      	b.n	8005014 <NMI_Handler+0x4>

08005018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800501c:	bf00      	nop
 800501e:	e7fd      	b.n	800501c <HardFault_Handler+0x4>

08005020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005024:	bf00      	nop
 8005026:	e7fd      	b.n	8005024 <MemManage_Handler+0x4>

08005028 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800502c:	bf00      	nop
 800502e:	e7fd      	b.n	800502c <BusFault_Handler+0x4>

08005030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005030:	b480      	push	{r7}
 8005032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005034:	bf00      	nop
 8005036:	e7fd      	b.n	8005034 <UsageFault_Handler+0x4>

08005038 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005038:	b480      	push	{r7}
 800503a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800503c:	bf00      	nop
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr

08005046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005046:	b480      	push	{r7}
 8005048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800504a:	bf00      	nop
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005054:	b480      	push	{r7}
 8005056:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005058:	bf00      	nop
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005066:	f000 f9f9 	bl	800545c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800506a:	bf00      	nop
 800506c:	bd80      	pop	{r7, pc}
	...

08005070 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005074:	4802      	ldr	r0, [pc, #8]	@ (8005080 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8005076:	f002 fda5 	bl	8007bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800507a:	bf00      	nop
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	20000520 	.word	0x20000520

08005084 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005088:	4802      	ldr	r0, [pc, #8]	@ (8005094 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800508a:	f002 fd9b 	bl	8007bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800508e:	bf00      	nop
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	20000520 	.word	0x20000520

08005098 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800509c:	4802      	ldr	r0, [pc, #8]	@ (80050a8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800509e:	f002 fd91 	bl	8007bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80050a2:	bf00      	nop
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20000520 	.word	0x20000520

080050ac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80050b0:	4802      	ldr	r0, [pc, #8]	@ (80050bc <TIM1_CC_IRQHandler+0x10>)
 80050b2:	f002 fd87 	bl	8007bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80050b6:	bf00      	nop
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20000520 	.word	0x20000520

080050c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80050c4:	4802      	ldr	r0, [pc, #8]	@ (80050d0 <TIM2_IRQHandler+0x10>)
 80050c6:	f002 fd7d 	bl	8007bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80050ca:	bf00      	nop
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	2000056c 	.word	0x2000056c

080050d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80050d8:	4802      	ldr	r0, [pc, #8]	@ (80050e4 <TIM3_IRQHandler+0x10>)
 80050da:	f002 fd73 	bl	8007bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80050de:	bf00      	nop
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	200005b8 	.word	0x200005b8

080050e8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80050ec:	4802      	ldr	r0, [pc, #8]	@ (80050f8 <SPI1_IRQHandler+0x10>)
 80050ee:	f001 ffb7 	bl	8007060 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80050f2:	bf00      	nop
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	200004bc 	.word	0x200004bc

080050fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005100:	4b06      	ldr	r3, [pc, #24]	@ (800511c <SystemInit+0x20>)
 8005102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005106:	4a05      	ldr	r2, [pc, #20]	@ (800511c <SystemInit+0x20>)
 8005108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800510c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005110:	bf00      	nop
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	e000ed00 	.word	0xe000ed00

08005120 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005120:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005158 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8005124:	f7ff ffea 	bl	80050fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005128:	480c      	ldr	r0, [pc, #48]	@ (800515c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800512a:	490d      	ldr	r1, [pc, #52]	@ (8005160 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800512c:	4a0d      	ldr	r2, [pc, #52]	@ (8005164 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800512e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005130:	e002      	b.n	8005138 <LoopCopyDataInit>

08005132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005136:	3304      	adds	r3, #4

08005138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800513a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800513c:	d3f9      	bcc.n	8005132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800513e:	4a0a      	ldr	r2, [pc, #40]	@ (8005168 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005140:	4c0a      	ldr	r4, [pc, #40]	@ (800516c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005144:	e001      	b.n	800514a <LoopFillZerobss>

08005146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005148:	3204      	adds	r2, #4

0800514a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800514a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800514c:	d3fb      	bcc.n	8005146 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800514e:	f003 fdbd 	bl	8008ccc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005152:	f7ff f8f9 	bl	8004348 <main>
  bx  lr    
 8005156:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005158:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 800515c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005160:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8005164:	0800af08 	.word	0x0800af08
  ldr r2, =_sbss
 8005168:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800516c:	20000824 	.word	0x20000824

08005170 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005170:	e7fe      	b.n	8005170 <ADC_IRQHandler>

08005172 <mpu6500_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_init(void)
{
 8005172:	b480      	push	{r7}
 8005174:	af00      	add	r7, sp, #0
    return 0;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <mpu6500_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_deinit(void)
{
 8005182:	b480      	push	{r7}
 8005184:	af00      	add	r7, sp, #0
    return 0;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <mpu6500_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	603a      	str	r2, [r7, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	4603      	mov	r3, r0
 800519e:	71fb      	strb	r3, [r7, #7]
 80051a0:	460b      	mov	r3, r1
 80051a2:	71bb      	strb	r3, [r7, #6]
 80051a4:	4613      	mov	r3, r2
 80051a6:	80bb      	strh	r3, [r7, #4]
    return 0;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <mpu6500_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	603a      	str	r2, [r7, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	4603      	mov	r3, r0
 80051c2:	71fb      	strb	r3, [r7, #7]
 80051c4:	460b      	mov	r3, r1
 80051c6:	71bb      	strb	r3, [r7, #6]
 80051c8:	4613      	mov	r3, r2
 80051ca:	80bb      	strh	r3, [r7, #4]
    return 0;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	370c      	adds	r7, #12
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
	...

080051dc <mpu6500_interface_spi_init>:
 *         - 0 success
 *         - 1 spi init failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_init(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
    /* jeli hspi1 jest w stanie RESET prbujemy zainicjalizowa  tylko jeli MX nie wywoane */
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80051e0:	480c      	ldr	r0, [pc, #48]	@ (8005214 <mpu6500_interface_spi_init+0x38>)
 80051e2:	f002 f83b 	bl	800725c <HAL_SPI_GetState>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d107      	bne.n	80051fc <mpu6500_interface_spi_init+0x20>
    {
        if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80051ec:	4809      	ldr	r0, [pc, #36]	@ (8005214 <mpu6500_interface_spi_init+0x38>)
 80051ee:	f001 f9bf 	bl	8006570 <HAL_SPI_Init>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <mpu6500_interface_spi_init+0x20>
        {
            return 1; // niepowodzenie
 80051f8:	2301      	movs	r3, #1
 80051fa:	e008      	b.n	800520e <mpu6500_interface_spi_init+0x32>
        }
    }

    /* ustaw CS na HIGH (czujnik nieaktywny) */
    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 80051fc:	2201      	movs	r2, #1
 80051fe:	2108      	movs	r1, #8
 8005200:	4805      	ldr	r0, [pc, #20]	@ (8005218 <mpu6500_interface_spi_init+0x3c>)
 8005202:	f000 fcb7 	bl	8005b74 <HAL_GPIO_WritePin>

    /* mae opnienie po wczeniu napicia/peryferiw */
    HAL_Delay(10);
 8005206:	200a      	movs	r0, #10
 8005208:	f000 f948 	bl	800549c <HAL_Delay>

    return 0;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	200004bc 	.word	0x200004bc
 8005218:	40020800 	.word	0x40020800

0800521c <mpu6500_interface_spi_deinit>:
 *         - 0 success
 *         - 1 spi deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_deinit(void)
{   
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
    return 0;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <mpu6500_interface_spi_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_spi_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
 8005232:	4603      	mov	r3, r0
 8005234:	6039      	str	r1, [r7, #0]
 8005236:	71fb      	strb	r3, [r7, #7]
 8005238:	4613      	mov	r3, r2
 800523a:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg | 0x80; /* MSB=1 -> read */
 800523c:	79fb      	ldrb	r3, [r7, #7]
 800523e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005242:	b2db      	uxtb	r3, r3
 8005244:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET); /* CS low */
 8005246:	2200      	movs	r2, #0
 8005248:	2108      	movs	r1, #8
 800524a:	4817      	ldr	r0, [pc, #92]	@ (80052a8 <mpu6500_interface_spi_read+0x7c>)
 800524c:	f000 fc92 	bl	8005b74 <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 8005250:	f107 010f 	add.w	r1, r7, #15
 8005254:	2364      	movs	r3, #100	@ 0x64
 8005256:	2201      	movs	r2, #1
 8005258:	4814      	ldr	r0, [pc, #80]	@ (80052ac <mpu6500_interface_spi_read+0x80>)
 800525a:	f001 fa34 	bl	80066c6 <HAL_SPI_Transmit>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d006      	beq.n	8005272 <mpu6500_interface_spi_read+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005264:	2201      	movs	r2, #1
 8005266:	2108      	movs	r1, #8
 8005268:	480f      	ldr	r0, [pc, #60]	@ (80052a8 <mpu6500_interface_spi_read+0x7c>)
 800526a:	f000 fc83 	bl	8005b74 <HAL_GPIO_WritePin>
	        return 1;
 800526e:	2301      	movs	r3, #1
 8005270:	e015      	b.n	800529e <mpu6500_interface_spi_read+0x72>
	    }

	    if (HAL_SPI_Receive(&hspi1, buf, len, 200) != HAL_OK)
 8005272:	88ba      	ldrh	r2, [r7, #4]
 8005274:	23c8      	movs	r3, #200	@ 0xc8
 8005276:	6839      	ldr	r1, [r7, #0]
 8005278:	480c      	ldr	r0, [pc, #48]	@ (80052ac <mpu6500_interface_spi_read+0x80>)
 800527a:	f001 fb9a 	bl	80069b2 <HAL_SPI_Receive>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d006      	beq.n	8005292 <mpu6500_interface_spi_read+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005284:	2201      	movs	r2, #1
 8005286:	2108      	movs	r1, #8
 8005288:	4807      	ldr	r0, [pc, #28]	@ (80052a8 <mpu6500_interface_spi_read+0x7c>)
 800528a:	f000 fc73 	bl	8005b74 <HAL_GPIO_WritePin>
	        return 1;
 800528e:	2301      	movs	r3, #1
 8005290:	e005      	b.n	800529e <mpu6500_interface_spi_read+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET); /* CS high */
 8005292:	2201      	movs	r2, #1
 8005294:	2108      	movs	r1, #8
 8005296:	4804      	ldr	r0, [pc, #16]	@ (80052a8 <mpu6500_interface_spi_read+0x7c>)
 8005298:	f000 fc6c 	bl	8005b74 <HAL_GPIO_WritePin>
	    return 0;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40020800 	.word	0x40020800
 80052ac:	200004bc 	.word	0x200004bc

080052b0 <mpu6500_interface_spi_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_spi_write(uint8_t reg, uint8_t *buf, uint16_t len)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	4603      	mov	r3, r0
 80052b8:	6039      	str	r1, [r7, #0]
 80052ba:	71fb      	strb	r3, [r7, #7]
 80052bc:	4613      	mov	r3, r2
 80052be:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg & 0x7F; /* MSB=0 -> write */
 80052c0:	79fb      	ldrb	r3, [r7, #7]
 80052c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET);
 80052ca:	2200      	movs	r2, #0
 80052cc:	2108      	movs	r1, #8
 80052ce:	4817      	ldr	r0, [pc, #92]	@ (800532c <mpu6500_interface_spi_write+0x7c>)
 80052d0:	f000 fc50 	bl	8005b74 <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 80052d4:	f107 010f 	add.w	r1, r7, #15
 80052d8:	2364      	movs	r3, #100	@ 0x64
 80052da:	2201      	movs	r2, #1
 80052dc:	4814      	ldr	r0, [pc, #80]	@ (8005330 <mpu6500_interface_spi_write+0x80>)
 80052de:	f001 f9f2 	bl	80066c6 <HAL_SPI_Transmit>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d006      	beq.n	80052f6 <mpu6500_interface_spi_write+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 80052e8:	2201      	movs	r2, #1
 80052ea:	2108      	movs	r1, #8
 80052ec:	480f      	ldr	r0, [pc, #60]	@ (800532c <mpu6500_interface_spi_write+0x7c>)
 80052ee:	f000 fc41 	bl	8005b74 <HAL_GPIO_WritePin>
	        return 1;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e015      	b.n	8005322 <mpu6500_interface_spi_write+0x72>
	    }

	    if (HAL_SPI_Transmit(&hspi1, buf, len, 200) != HAL_OK)
 80052f6:	88ba      	ldrh	r2, [r7, #4]
 80052f8:	23c8      	movs	r3, #200	@ 0xc8
 80052fa:	6839      	ldr	r1, [r7, #0]
 80052fc:	480c      	ldr	r0, [pc, #48]	@ (8005330 <mpu6500_interface_spi_write+0x80>)
 80052fe:	f001 f9e2 	bl	80066c6 <HAL_SPI_Transmit>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d006      	beq.n	8005316 <mpu6500_interface_spi_write+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005308:	2201      	movs	r2, #1
 800530a:	2108      	movs	r1, #8
 800530c:	4807      	ldr	r0, [pc, #28]	@ (800532c <mpu6500_interface_spi_write+0x7c>)
 800530e:	f000 fc31 	bl	8005b74 <HAL_GPIO_WritePin>
	        return 1;
 8005312:	2301      	movs	r3, #1
 8005314:	e005      	b.n	8005322 <mpu6500_interface_spi_write+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005316:	2201      	movs	r2, #1
 8005318:	2108      	movs	r1, #8
 800531a:	4804      	ldr	r0, [pc, #16]	@ (800532c <mpu6500_interface_spi_write+0x7c>)
 800531c:	f000 fc2a 	bl	8005b74 <HAL_GPIO_WritePin>
	    return 0;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	40020800 	.word	0x40020800
 8005330:	200004bc 	.word	0x200004bc

08005334 <mpu6500_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void mpu6500_interface_delay_ms(uint32_t ms)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f8ad 	bl	800549c <HAL_Delay>
}
 8005342:	bf00      	nop
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <mpu6500_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void mpu6500_interface_debug_print(const char *const fmt, ...)
{
 800534a:	b40f      	push	{r0, r1, r2, r3}
 800534c:	b480      	push	{r7}
 800534e:	af00      	add	r7, sp, #0

}
 8005350:	bf00      	nop
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	b004      	add	sp, #16
 800535a:	4770      	bx	lr

0800535c <mpu6500_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type irq type
 * @note      none
 */
void mpu6500_interface_receive_callback(uint8_t type)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	4603      	mov	r3, r0
 8005364:	71fb      	strb	r3, [r7, #7]
    switch (type)
 8005366:	79fb      	ldrb	r3, [r7, #7]
 8005368:	2b06      	cmp	r3, #6
 800536a:	d825      	bhi.n	80053b8 <mpu6500_interface_receive_callback+0x5c>
 800536c:	a201      	add	r2, pc, #4	@ (adr r2, 8005374 <mpu6500_interface_receive_callback+0x18>)
 800536e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005372:	bf00      	nop
 8005374:	080053b1 	.word	0x080053b1
 8005378:	080053a9 	.word	0x080053a9
 800537c:	080053b9 	.word	0x080053b9
 8005380:	080053a1 	.word	0x080053a1
 8005384:	08005399 	.word	0x08005399
 8005388:	080053b9 	.word	0x080053b9
 800538c:	08005391 	.word	0x08005391
    {
        case MPU6500_INTERRUPT_MOTION :
        {
            mpu6500_interface_debug_print("mpu6500: irq motion.\n");
 8005390:	480d      	ldr	r0, [pc, #52]	@ (80053c8 <mpu6500_interface_receive_callback+0x6c>)
 8005392:	f7ff ffda 	bl	800534a <mpu6500_interface_debug_print>
            
            break;
 8005396:	e013      	b.n	80053c0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FIFO_OVERFLOW :
        {
            mpu6500_interface_debug_print("mpu6500: irq fifo overflow.\n");
 8005398:	480c      	ldr	r0, [pc, #48]	@ (80053cc <mpu6500_interface_receive_callback+0x70>)
 800539a:	f7ff ffd6 	bl	800534a <mpu6500_interface_debug_print>
            
            break;
 800539e:	e00f      	b.n	80053c0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FSYNC_INT :
        {
            mpu6500_interface_debug_print("mpu6500: irq fsync int.\n");
 80053a0:	480b      	ldr	r0, [pc, #44]	@ (80053d0 <mpu6500_interface_receive_callback+0x74>)
 80053a2:	f7ff ffd2 	bl	800534a <mpu6500_interface_debug_print>
            
            break;
 80053a6:	e00b      	b.n	80053c0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DMP :
        {
            mpu6500_interface_debug_print("mpu6500: irq dmp\n");
 80053a8:	480a      	ldr	r0, [pc, #40]	@ (80053d4 <mpu6500_interface_receive_callback+0x78>)
 80053aa:	f7ff ffce 	bl	800534a <mpu6500_interface_debug_print>
            
            break;
 80053ae:	e007      	b.n	80053c0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DATA_READY :
        {
            mpu6500_interface_debug_print("mpu6500: irq data ready\n");
 80053b0:	4809      	ldr	r0, [pc, #36]	@ (80053d8 <mpu6500_interface_receive_callback+0x7c>)
 80053b2:	f7ff ffca 	bl	800534a <mpu6500_interface_debug_print>
            
            break;
 80053b6:	e003      	b.n	80053c0 <mpu6500_interface_receive_callback+0x64>
        }
        default :
        {
            mpu6500_interface_debug_print("mpu6500: irq unknown code.\n");
 80053b8:	4808      	ldr	r0, [pc, #32]	@ (80053dc <mpu6500_interface_receive_callback+0x80>)
 80053ba:	f7ff ffc6 	bl	800534a <mpu6500_interface_debug_print>
            
            break;
 80053be:	bf00      	nop
        }
    }
}
 80053c0:	bf00      	nop
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	0800ac70 	.word	0x0800ac70
 80053cc:	0800ac88 	.word	0x0800ac88
 80053d0:	0800aca8 	.word	0x0800aca8
 80053d4:	0800acc4 	.word	0x0800acc4
 80053d8:	0800acd8 	.word	0x0800acd8
 80053dc:	0800acf4 	.word	0x0800acf4

080053e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053e4:	2003      	movs	r0, #3
 80053e6:	f000 f94d 	bl	8005684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053ea:	200f      	movs	r0, #15
 80053ec:	f000 f806 	bl	80053fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053f0:	f7ff fc22 	bl	8004c38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	bd80      	pop	{r7, pc}
	...

080053fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005404:	4b12      	ldr	r3, [pc, #72]	@ (8005450 <HAL_InitTick+0x54>)
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	4b12      	ldr	r3, [pc, #72]	@ (8005454 <HAL_InitTick+0x58>)
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	4619      	mov	r1, r3
 800540e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005412:	fbb3 f3f1 	udiv	r3, r3, r1
 8005416:	fbb2 f3f3 	udiv	r3, r2, r3
 800541a:	4618      	mov	r0, r3
 800541c:	f000 f967 	bl	80056ee <HAL_SYSTICK_Config>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e00e      	b.n	8005448 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b0f      	cmp	r3, #15
 800542e:	d80a      	bhi.n	8005446 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005430:	2200      	movs	r2, #0
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	f04f 30ff 	mov.w	r0, #4294967295
 8005438:	f000 f92f 	bl	800569a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800543c:	4a06      	ldr	r2, [pc, #24]	@ (8005458 <HAL_InitTick+0x5c>)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	e000      	b.n	8005448 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
}
 8005448:	4618      	mov	r0, r3
 800544a:	3708      	adds	r7, #8
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	20000000 	.word	0x20000000
 8005454:	20000008 	.word	0x20000008
 8005458:	20000004 	.word	0x20000004

0800545c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800545c:	b480      	push	{r7}
 800545e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005460:	4b06      	ldr	r3, [pc, #24]	@ (800547c <HAL_IncTick+0x20>)
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	461a      	mov	r2, r3
 8005466:	4b06      	ldr	r3, [pc, #24]	@ (8005480 <HAL_IncTick+0x24>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4413      	add	r3, r2
 800546c:	4a04      	ldr	r2, [pc, #16]	@ (8005480 <HAL_IncTick+0x24>)
 800546e:	6013      	str	r3, [r2, #0]
}
 8005470:	bf00      	nop
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	20000008 	.word	0x20000008
 8005480:	200006e8 	.word	0x200006e8

08005484 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005484:	b480      	push	{r7}
 8005486:	af00      	add	r7, sp, #0
  return uwTick;
 8005488:	4b03      	ldr	r3, [pc, #12]	@ (8005498 <HAL_GetTick+0x14>)
 800548a:	681b      	ldr	r3, [r3, #0]
}
 800548c:	4618      	mov	r0, r3
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	200006e8 	.word	0x200006e8

0800549c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054a4:	f7ff ffee 	bl	8005484 <HAL_GetTick>
 80054a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b4:	d005      	beq.n	80054c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054b6:	4b0a      	ldr	r3, [pc, #40]	@ (80054e0 <HAL_Delay+0x44>)
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	461a      	mov	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	4413      	add	r3, r2
 80054c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054c2:	bf00      	nop
 80054c4:	f7ff ffde 	bl	8005484 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d8f7      	bhi.n	80054c4 <HAL_Delay+0x28>
  {
  }
}
 80054d4:	bf00      	nop
 80054d6:	bf00      	nop
 80054d8:	3710      	adds	r7, #16
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	20000008 	.word	0x20000008

080054e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f003 0307 	and.w	r3, r3, #7
 80054f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005524 <__NVIC_SetPriorityGrouping+0x40>)
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005500:	4013      	ands	r3, r2
 8005502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800550c:	4b06      	ldr	r3, [pc, #24]	@ (8005528 <__NVIC_SetPriorityGrouping+0x44>)
 800550e:	4313      	orrs	r3, r2
 8005510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005512:	4a04      	ldr	r2, [pc, #16]	@ (8005524 <__NVIC_SetPriorityGrouping+0x40>)
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	60d3      	str	r3, [r2, #12]
}
 8005518:	bf00      	nop
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr
 8005524:	e000ed00 	.word	0xe000ed00
 8005528:	05fa0000 	.word	0x05fa0000

0800552c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005530:	4b04      	ldr	r3, [pc, #16]	@ (8005544 <__NVIC_GetPriorityGrouping+0x18>)
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	0a1b      	lsrs	r3, r3, #8
 8005536:	f003 0307 	and.w	r3, r3, #7
}
 800553a:	4618      	mov	r0, r3
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	e000ed00 	.word	0xe000ed00

08005548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	4603      	mov	r3, r0
 8005550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005556:	2b00      	cmp	r3, #0
 8005558:	db0b      	blt.n	8005572 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800555a:	79fb      	ldrb	r3, [r7, #7]
 800555c:	f003 021f 	and.w	r2, r3, #31
 8005560:	4907      	ldr	r1, [pc, #28]	@ (8005580 <__NVIC_EnableIRQ+0x38>)
 8005562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005566:	095b      	lsrs	r3, r3, #5
 8005568:	2001      	movs	r0, #1
 800556a:	fa00 f202 	lsl.w	r2, r0, r2
 800556e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005572:	bf00      	nop
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	e000e100 	.word	0xe000e100

08005584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	4603      	mov	r3, r0
 800558c:	6039      	str	r1, [r7, #0]
 800558e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005594:	2b00      	cmp	r3, #0
 8005596:	db0a      	blt.n	80055ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	b2da      	uxtb	r2, r3
 800559c:	490c      	ldr	r1, [pc, #48]	@ (80055d0 <__NVIC_SetPriority+0x4c>)
 800559e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a2:	0112      	lsls	r2, r2, #4
 80055a4:	b2d2      	uxtb	r2, r2
 80055a6:	440b      	add	r3, r1
 80055a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055ac:	e00a      	b.n	80055c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	b2da      	uxtb	r2, r3
 80055b2:	4908      	ldr	r1, [pc, #32]	@ (80055d4 <__NVIC_SetPriority+0x50>)
 80055b4:	79fb      	ldrb	r3, [r7, #7]
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	3b04      	subs	r3, #4
 80055bc:	0112      	lsls	r2, r2, #4
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	440b      	add	r3, r1
 80055c2:	761a      	strb	r2, [r3, #24]
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr
 80055d0:	e000e100 	.word	0xe000e100
 80055d4:	e000ed00 	.word	0xe000ed00

080055d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055d8:	b480      	push	{r7}
 80055da:	b089      	sub	sp, #36	@ 0x24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f003 0307 	and.w	r3, r3, #7
 80055ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	f1c3 0307 	rsb	r3, r3, #7
 80055f2:	2b04      	cmp	r3, #4
 80055f4:	bf28      	it	cs
 80055f6:	2304      	movcs	r3, #4
 80055f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	3304      	adds	r3, #4
 80055fe:	2b06      	cmp	r3, #6
 8005600:	d902      	bls.n	8005608 <NVIC_EncodePriority+0x30>
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	3b03      	subs	r3, #3
 8005606:	e000      	b.n	800560a <NVIC_EncodePriority+0x32>
 8005608:	2300      	movs	r3, #0
 800560a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800560c:	f04f 32ff 	mov.w	r2, #4294967295
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	fa02 f303 	lsl.w	r3, r2, r3
 8005616:	43da      	mvns	r2, r3
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	401a      	ands	r2, r3
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005620:	f04f 31ff 	mov.w	r1, #4294967295
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	fa01 f303 	lsl.w	r3, r1, r3
 800562a:	43d9      	mvns	r1, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005630:	4313      	orrs	r3, r2
         );
}
 8005632:	4618      	mov	r0, r3
 8005634:	3724      	adds	r7, #36	@ 0x24
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
	...

08005640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	3b01      	subs	r3, #1
 800564c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005650:	d301      	bcc.n	8005656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005652:	2301      	movs	r3, #1
 8005654:	e00f      	b.n	8005676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005656:	4a0a      	ldr	r2, [pc, #40]	@ (8005680 <SysTick_Config+0x40>)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3b01      	subs	r3, #1
 800565c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800565e:	210f      	movs	r1, #15
 8005660:	f04f 30ff 	mov.w	r0, #4294967295
 8005664:	f7ff ff8e 	bl	8005584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005668:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <SysTick_Config+0x40>)
 800566a:	2200      	movs	r2, #0
 800566c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800566e:	4b04      	ldr	r3, [pc, #16]	@ (8005680 <SysTick_Config+0x40>)
 8005670:	2207      	movs	r2, #7
 8005672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	e000e010 	.word	0xe000e010

08005684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7ff ff29 	bl	80054e4 <__NVIC_SetPriorityGrouping>
}
 8005692:	bf00      	nop
 8005694:	3708      	adds	r7, #8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800569a:	b580      	push	{r7, lr}
 800569c:	b086      	sub	sp, #24
 800569e:	af00      	add	r7, sp, #0
 80056a0:	4603      	mov	r3, r0
 80056a2:	60b9      	str	r1, [r7, #8]
 80056a4:	607a      	str	r2, [r7, #4]
 80056a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80056a8:	2300      	movs	r3, #0
 80056aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056ac:	f7ff ff3e 	bl	800552c <__NVIC_GetPriorityGrouping>
 80056b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	68b9      	ldr	r1, [r7, #8]
 80056b6:	6978      	ldr	r0, [r7, #20]
 80056b8:	f7ff ff8e 	bl	80055d8 <NVIC_EncodePriority>
 80056bc:	4602      	mov	r2, r0
 80056be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056c2:	4611      	mov	r1, r2
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff ff5d 	bl	8005584 <__NVIC_SetPriority>
}
 80056ca:	bf00      	nop
 80056cc:	3718      	adds	r7, #24
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b082      	sub	sp, #8
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	4603      	mov	r3, r0
 80056da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7ff ff31 	bl	8005548 <__NVIC_EnableIRQ>
}
 80056e6:	bf00      	nop
 80056e8:	3708      	adds	r7, #8
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b082      	sub	sp, #8
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f7ff ffa2 	bl	8005640 <SysTick_Config>
 80056fc:	4603      	mov	r3, r0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3708      	adds	r7, #8
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
	...

08005708 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800570c:	f3bf 8f5f 	dmb	sy
}
 8005710:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005712:	4b07      	ldr	r3, [pc, #28]	@ (8005730 <HAL_MPU_Disable+0x28>)
 8005714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005716:	4a06      	ldr	r2, [pc, #24]	@ (8005730 <HAL_MPU_Disable+0x28>)
 8005718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800571c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800571e:	4b05      	ldr	r3, [pc, #20]	@ (8005734 <HAL_MPU_Disable+0x2c>)
 8005720:	2200      	movs	r2, #0
 8005722:	605a      	str	r2, [r3, #4]
}
 8005724:	bf00      	nop
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	e000ed00 	.word	0xe000ed00
 8005734:	e000ed90 	.word	0xe000ed90

08005738 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005740:	4a0b      	ldr	r2, [pc, #44]	@ (8005770 <HAL_MPU_Enable+0x38>)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f043 0301 	orr.w	r3, r3, #1
 8005748:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800574a:	4b0a      	ldr	r3, [pc, #40]	@ (8005774 <HAL_MPU_Enable+0x3c>)
 800574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574e:	4a09      	ldr	r2, [pc, #36]	@ (8005774 <HAL_MPU_Enable+0x3c>)
 8005750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005754:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005756:	f3bf 8f4f 	dsb	sy
}
 800575a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800575c:	f3bf 8f6f 	isb	sy
}
 8005760:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005762:	bf00      	nop
 8005764:	370c      	adds	r7, #12
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	e000ed90 	.word	0xe000ed90
 8005774:	e000ed00 	.word	0xe000ed00

08005778 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	785a      	ldrb	r2, [r3, #1]
 8005784:	4b1b      	ldr	r3, [pc, #108]	@ (80057f4 <HAL_MPU_ConfigRegion+0x7c>)
 8005786:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005788:	4b1a      	ldr	r3, [pc, #104]	@ (80057f4 <HAL_MPU_ConfigRegion+0x7c>)
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	4a19      	ldr	r2, [pc, #100]	@ (80057f4 <HAL_MPU_ConfigRegion+0x7c>)
 800578e:	f023 0301 	bic.w	r3, r3, #1
 8005792:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005794:	4a17      	ldr	r2, [pc, #92]	@ (80057f4 <HAL_MPU_ConfigRegion+0x7c>)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	7b1b      	ldrb	r3, [r3, #12]
 80057a0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	7adb      	ldrb	r3, [r3, #11]
 80057a6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80057a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	7a9b      	ldrb	r3, [r3, #10]
 80057ae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80057b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	7b5b      	ldrb	r3, [r3, #13]
 80057b6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80057b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	7b9b      	ldrb	r3, [r3, #14]
 80057be:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80057c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	7bdb      	ldrb	r3, [r3, #15]
 80057c6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80057c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	7a5b      	ldrb	r3, [r3, #9]
 80057ce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80057d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	7a1b      	ldrb	r3, [r3, #8]
 80057d6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80057d8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	7812      	ldrb	r2, [r2, #0]
 80057de:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80057e0:	4a04      	ldr	r2, [pc, #16]	@ (80057f4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80057e2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80057e4:	6113      	str	r3, [r2, #16]
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	e000ed90 	.word	0xe000ed90

080057f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d004      	beq.n	8005816 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2280      	movs	r2, #128	@ 0x80
 8005810:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e00c      	b.n	8005830 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2205      	movs	r2, #5
 800581a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0201 	bic.w	r2, r2, #1
 800582c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800583c:	b480      	push	{r7}
 800583e:	b089      	sub	sp, #36	@ 0x24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005846:	2300      	movs	r3, #0
 8005848:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800584a:	2300      	movs	r3, #0
 800584c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800584e:	2300      	movs	r3, #0
 8005850:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005852:	2300      	movs	r3, #0
 8005854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005856:	2300      	movs	r3, #0
 8005858:	61fb      	str	r3, [r7, #28]
 800585a:	e169      	b.n	8005b30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800585c:	2201      	movs	r2, #1
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	fa02 f303 	lsl.w	r3, r2, r3
 8005864:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4013      	ands	r3, r2
 800586e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	429a      	cmp	r2, r3
 8005876:	f040 8158 	bne.w	8005b2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	2b01      	cmp	r3, #1
 8005884:	d005      	beq.n	8005892 <HAL_GPIO_Init+0x56>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	2b02      	cmp	r3, #2
 8005890:	d130      	bne.n	80058f4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	005b      	lsls	r3, r3, #1
 800589c:	2203      	movs	r2, #3
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	43db      	mvns	r3, r3
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	4013      	ands	r3, r2
 80058a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	fa02 f303 	lsl.w	r3, r2, r3
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058c8:	2201      	movs	r2, #1
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	43db      	mvns	r3, r3
 80058d2:	69ba      	ldr	r2, [r7, #24]
 80058d4:	4013      	ands	r3, r2
 80058d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	091b      	lsrs	r3, r3, #4
 80058de:	f003 0201 	and.w	r2, r3, #1
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	fa02 f303 	lsl.w	r3, r2, r3
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f003 0303 	and.w	r3, r3, #3
 80058fc:	2b03      	cmp	r3, #3
 80058fe:	d017      	beq.n	8005930 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	2203      	movs	r2, #3
 800590c:	fa02 f303 	lsl.w	r3, r2, r3
 8005910:	43db      	mvns	r3, r3
 8005912:	69ba      	ldr	r2, [r7, #24]
 8005914:	4013      	ands	r3, r2
 8005916:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	fa02 f303 	lsl.w	r3, r2, r3
 8005924:	69ba      	ldr	r2, [r7, #24]
 8005926:	4313      	orrs	r3, r2
 8005928:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f003 0303 	and.w	r3, r3, #3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d123      	bne.n	8005984 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	08da      	lsrs	r2, r3, #3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	3208      	adds	r2, #8
 8005944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	220f      	movs	r2, #15
 8005954:	fa02 f303 	lsl.w	r3, r2, r3
 8005958:	43db      	mvns	r3, r3
 800595a:	69ba      	ldr	r2, [r7, #24]
 800595c:	4013      	ands	r3, r2
 800595e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4313      	orrs	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	08da      	lsrs	r2, r3, #3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	3208      	adds	r2, #8
 800597e:	69b9      	ldr	r1, [r7, #24]
 8005980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	2203      	movs	r2, #3
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	43db      	mvns	r3, r3
 8005996:	69ba      	ldr	r2, [r7, #24]
 8005998:	4013      	ands	r3, r2
 800599a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f003 0203 	and.w	r2, r3, #3
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	005b      	lsls	r3, r3, #1
 80059a8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80b2 	beq.w	8005b2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059c6:	4b60      	ldr	r3, [pc, #384]	@ (8005b48 <HAL_GPIO_Init+0x30c>)
 80059c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ca:	4a5f      	ldr	r2, [pc, #380]	@ (8005b48 <HAL_GPIO_Init+0x30c>)
 80059cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80059d2:	4b5d      	ldr	r3, [pc, #372]	@ (8005b48 <HAL_GPIO_Init+0x30c>)
 80059d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80059de:	4a5b      	ldr	r2, [pc, #364]	@ (8005b4c <HAL_GPIO_Init+0x310>)
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	089b      	lsrs	r3, r3, #2
 80059e4:	3302      	adds	r3, #2
 80059e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	f003 0303 	and.w	r3, r3, #3
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	220f      	movs	r2, #15
 80059f6:	fa02 f303 	lsl.w	r3, r2, r3
 80059fa:	43db      	mvns	r3, r3
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	4013      	ands	r3, r2
 8005a00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a52      	ldr	r2, [pc, #328]	@ (8005b50 <HAL_GPIO_Init+0x314>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d02b      	beq.n	8005a62 <HAL_GPIO_Init+0x226>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a51      	ldr	r2, [pc, #324]	@ (8005b54 <HAL_GPIO_Init+0x318>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d025      	beq.n	8005a5e <HAL_GPIO_Init+0x222>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a50      	ldr	r2, [pc, #320]	@ (8005b58 <HAL_GPIO_Init+0x31c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01f      	beq.n	8005a5a <HAL_GPIO_Init+0x21e>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a4f      	ldr	r2, [pc, #316]	@ (8005b5c <HAL_GPIO_Init+0x320>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d019      	beq.n	8005a56 <HAL_GPIO_Init+0x21a>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a4e      	ldr	r2, [pc, #312]	@ (8005b60 <HAL_GPIO_Init+0x324>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d013      	beq.n	8005a52 <HAL_GPIO_Init+0x216>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a4d      	ldr	r2, [pc, #308]	@ (8005b64 <HAL_GPIO_Init+0x328>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00d      	beq.n	8005a4e <HAL_GPIO_Init+0x212>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a4c      	ldr	r2, [pc, #304]	@ (8005b68 <HAL_GPIO_Init+0x32c>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d007      	beq.n	8005a4a <HAL_GPIO_Init+0x20e>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a4b      	ldr	r2, [pc, #300]	@ (8005b6c <HAL_GPIO_Init+0x330>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d101      	bne.n	8005a46 <HAL_GPIO_Init+0x20a>
 8005a42:	2307      	movs	r3, #7
 8005a44:	e00e      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a46:	2308      	movs	r3, #8
 8005a48:	e00c      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a4a:	2306      	movs	r3, #6
 8005a4c:	e00a      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a4e:	2305      	movs	r3, #5
 8005a50:	e008      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a52:	2304      	movs	r3, #4
 8005a54:	e006      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a56:	2303      	movs	r3, #3
 8005a58:	e004      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	e002      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a62:	2300      	movs	r3, #0
 8005a64:	69fa      	ldr	r2, [r7, #28]
 8005a66:	f002 0203 	and.w	r2, r2, #3
 8005a6a:	0092      	lsls	r2, r2, #2
 8005a6c:	4093      	lsls	r3, r2
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005a74:	4935      	ldr	r1, [pc, #212]	@ (8005b4c <HAL_GPIO_Init+0x310>)
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	089b      	lsrs	r3, r3, #2
 8005a7a:	3302      	adds	r3, #2
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a82:	4b3b      	ldr	r3, [pc, #236]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	43db      	mvns	r3, r3
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005aa6:	4a32      	ldr	r2, [pc, #200]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005aac:	4b30      	ldr	r3, [pc, #192]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	43db      	mvns	r3, r3
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005ad0:	4a27      	ldr	r2, [pc, #156]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005ad6:	4b26      	ldr	r3, [pc, #152]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005afa:	4a1d      	ldr	r2, [pc, #116]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b00:	4b1b      	ldr	r3, [pc, #108]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	43db      	mvns	r3, r3
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d003      	beq.n	8005b24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b24:	4a12      	ldr	r2, [pc, #72]	@ (8005b70 <HAL_GPIO_Init+0x334>)
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	61fb      	str	r3, [r7, #28]
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	2b0f      	cmp	r3, #15
 8005b34:	f67f ae92 	bls.w	800585c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005b38:	bf00      	nop
 8005b3a:	bf00      	nop
 8005b3c:	3724      	adds	r7, #36	@ 0x24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	40013800 	.word	0x40013800
 8005b50:	40020000 	.word	0x40020000
 8005b54:	40020400 	.word	0x40020400
 8005b58:	40020800 	.word	0x40020800
 8005b5c:	40020c00 	.word	0x40020c00
 8005b60:	40021000 	.word	0x40021000
 8005b64:	40021400 	.word	0x40021400
 8005b68:	40021800 	.word	0x40021800
 8005b6c:	40021c00 	.word	0x40021c00
 8005b70:	40013c00 	.word	0x40013c00

08005b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	807b      	strh	r3, [r7, #2]
 8005b80:	4613      	mov	r3, r2
 8005b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b84:	787b      	ldrb	r3, [r7, #1]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b8a:	887a      	ldrh	r2, [r7, #2]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005b90:	e003      	b.n	8005b9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005b92:	887b      	ldrh	r3, [r7, #2]
 8005b94:	041a      	lsls	r2, r3, #16
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	619a      	str	r2, [r3, #24]
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005bb2:	4b23      	ldr	r3, [pc, #140]	@ (8005c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb6:	4a22      	ldr	r2, [pc, #136]	@ (8005c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8005bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bbe:	4b20      	ldr	r3, [pc, #128]	@ (8005c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8005bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bc6:	603b      	str	r3, [r7, #0]
 8005bc8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005bca:	4b1e      	ldr	r3, [pc, #120]	@ (8005c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a1d      	ldr	r2, [pc, #116]	@ (8005c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bd4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005bd6:	f7ff fc55 	bl	8005484 <HAL_GetTick>
 8005bda:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005bdc:	e009      	b.n	8005bf2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005bde:	f7ff fc51 	bl	8005484 <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bec:	d901      	bls.n	8005bf2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e022      	b.n	8005c38 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005bf2:	4b14      	ldr	r3, [pc, #80]	@ (8005c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bfe:	d1ee      	bne.n	8005bde <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005c00:	4b10      	ldr	r3, [pc, #64]	@ (8005c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a0f      	ldr	r2, [pc, #60]	@ (8005c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c0a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c0c:	f7ff fc3a 	bl	8005484 <HAL_GetTick>
 8005c10:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005c12:	e009      	b.n	8005c28 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005c14:	f7ff fc36 	bl	8005484 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c22:	d901      	bls.n	8005c28 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e007      	b.n	8005c38 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005c28:	4b06      	ldr	r3, [pc, #24]	@ (8005c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c34:	d1ee      	bne.n	8005c14 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3708      	adds	r7, #8
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	40023800 	.word	0x40023800
 8005c44:	40007000 	.word	0x40007000

08005c48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b086      	sub	sp, #24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005c50:	2300      	movs	r3, #0
 8005c52:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e291      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f000 8087 	beq.w	8005d7a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c6c:	4b96      	ldr	r3, [pc, #600]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f003 030c 	and.w	r3, r3, #12
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d00c      	beq.n	8005c92 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c78:	4b93      	ldr	r3, [pc, #588]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f003 030c 	and.w	r3, r3, #12
 8005c80:	2b08      	cmp	r3, #8
 8005c82:	d112      	bne.n	8005caa <HAL_RCC_OscConfig+0x62>
 8005c84:	4b90      	ldr	r3, [pc, #576]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c90:	d10b      	bne.n	8005caa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c92:	4b8d      	ldr	r3, [pc, #564]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d06c      	beq.n	8005d78 <HAL_RCC_OscConfig+0x130>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d168      	bne.n	8005d78 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e26b      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cb2:	d106      	bne.n	8005cc2 <HAL_RCC_OscConfig+0x7a>
 8005cb4:	4b84      	ldr	r3, [pc, #528]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a83      	ldr	r2, [pc, #524]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cbe:	6013      	str	r3, [r2, #0]
 8005cc0:	e02e      	b.n	8005d20 <HAL_RCC_OscConfig+0xd8>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10c      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x9c>
 8005cca:	4b7f      	ldr	r3, [pc, #508]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a7e      	ldr	r2, [pc, #504]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	4b7c      	ldr	r3, [pc, #496]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a7b      	ldr	r2, [pc, #492]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cdc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	e01d      	b.n	8005d20 <HAL_RCC_OscConfig+0xd8>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cec:	d10c      	bne.n	8005d08 <HAL_RCC_OscConfig+0xc0>
 8005cee:	4b76      	ldr	r3, [pc, #472]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a75      	ldr	r2, [pc, #468]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	4b73      	ldr	r3, [pc, #460]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a72      	ldr	r2, [pc, #456]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d04:	6013      	str	r3, [r2, #0]
 8005d06:	e00b      	b.n	8005d20 <HAL_RCC_OscConfig+0xd8>
 8005d08:	4b6f      	ldr	r3, [pc, #444]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a6e      	ldr	r2, [pc, #440]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d12:	6013      	str	r3, [r2, #0]
 8005d14:	4b6c      	ldr	r3, [pc, #432]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a6b      	ldr	r2, [pc, #428]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d013      	beq.n	8005d50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d28:	f7ff fbac 	bl	8005484 <HAL_GetTick>
 8005d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d2e:	e008      	b.n	8005d42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d30:	f7ff fba8 	bl	8005484 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	2b64      	cmp	r3, #100	@ 0x64
 8005d3c:	d901      	bls.n	8005d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e21f      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d42:	4b61      	ldr	r3, [pc, #388]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d0f0      	beq.n	8005d30 <HAL_RCC_OscConfig+0xe8>
 8005d4e:	e014      	b.n	8005d7a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d50:	f7ff fb98 	bl	8005484 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d58:	f7ff fb94 	bl	8005484 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b64      	cmp	r3, #100	@ 0x64
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e20b      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d6a:	4b57      	ldr	r3, [pc, #348]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1f0      	bne.n	8005d58 <HAL_RCC_OscConfig+0x110>
 8005d76:	e000      	b.n	8005d7a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d069      	beq.n	8005e5a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d86:	4b50      	ldr	r3, [pc, #320]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f003 030c 	and.w	r3, r3, #12
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00b      	beq.n	8005daa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d92:	4b4d      	ldr	r3, [pc, #308]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 030c 	and.w	r3, r3, #12
 8005d9a:	2b08      	cmp	r3, #8
 8005d9c:	d11c      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x190>
 8005d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d116      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005daa:	4b47      	ldr	r3, [pc, #284]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0302 	and.w	r3, r3, #2
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d005      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x17a>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d001      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e1df      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc2:	4b41      	ldr	r3, [pc, #260]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	00db      	lsls	r3, r3, #3
 8005dd0:	493d      	ldr	r1, [pc, #244]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dd6:	e040      	b.n	8005e5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d023      	beq.n	8005e28 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005de0:	4b39      	ldr	r3, [pc, #228]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a38      	ldr	r2, [pc, #224]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005de6:	f043 0301 	orr.w	r3, r3, #1
 8005dea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dec:	f7ff fb4a 	bl	8005484 <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005df4:	f7ff fb46 	bl	8005484 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e1bd      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e06:	4b30      	ldr	r3, [pc, #192]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d0f0      	beq.n	8005df4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e12:	4b2d      	ldr	r3, [pc, #180]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	4929      	ldr	r1, [pc, #164]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	600b      	str	r3, [r1, #0]
 8005e26:	e018      	b.n	8005e5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e28:	4b27      	ldr	r3, [pc, #156]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a26      	ldr	r2, [pc, #152]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e2e:	f023 0301 	bic.w	r3, r3, #1
 8005e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e34:	f7ff fb26 	bl	8005484 <HAL_GetTick>
 8005e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e3a:	e008      	b.n	8005e4e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e3c:	f7ff fb22 	bl	8005484 <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e199      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1f0      	bne.n	8005e3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d038      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d019      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e6e:	4b16      	ldr	r3, [pc, #88]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e72:	4a15      	ldr	r2, [pc, #84]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e74:	f043 0301 	orr.w	r3, r3, #1
 8005e78:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e7a:	f7ff fb03 	bl	8005484 <HAL_GetTick>
 8005e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e80:	e008      	b.n	8005e94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e82:	f7ff faff 	bl	8005484 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e176      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e94:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e98:	f003 0302 	and.w	r3, r3, #2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d0f0      	beq.n	8005e82 <HAL_RCC_OscConfig+0x23a>
 8005ea0:	e01a      	b.n	8005ed8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ea2:	4b09      	ldr	r3, [pc, #36]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ea6:	4a08      	ldr	r2, [pc, #32]	@ (8005ec8 <HAL_RCC_OscConfig+0x280>)
 8005ea8:	f023 0301 	bic.w	r3, r3, #1
 8005eac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eae:	f7ff fae9 	bl	8005484 <HAL_GetTick>
 8005eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eb4:	e00a      	b.n	8005ecc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005eb6:	f7ff fae5 	bl	8005484 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d903      	bls.n	8005ecc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e15c      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
 8005ec8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ecc:	4b91      	ldr	r3, [pc, #580]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005ece:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1ee      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 80a4 	beq.w	800602e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ee6:	4b8b      	ldr	r3, [pc, #556]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10d      	bne.n	8005f0e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ef2:	4b88      	ldr	r3, [pc, #544]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef6:	4a87      	ldr	r2, [pc, #540]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005efe:	4b85      	ldr	r3, [pc, #532]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f06:	60bb      	str	r3, [r7, #8]
 8005f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f0e:	4b82      	ldr	r3, [pc, #520]	@ (8006118 <HAL_RCC_OscConfig+0x4d0>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d118      	bne.n	8005f4c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005f1a:	4b7f      	ldr	r3, [pc, #508]	@ (8006118 <HAL_RCC_OscConfig+0x4d0>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a7e      	ldr	r2, [pc, #504]	@ (8006118 <HAL_RCC_OscConfig+0x4d0>)
 8005f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f26:	f7ff faad 	bl	8005484 <HAL_GetTick>
 8005f2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f2c:	e008      	b.n	8005f40 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f2e:	f7ff faa9 	bl	8005484 <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b64      	cmp	r3, #100	@ 0x64
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e120      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f40:	4b75      	ldr	r3, [pc, #468]	@ (8006118 <HAL_RCC_OscConfig+0x4d0>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d0f0      	beq.n	8005f2e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d106      	bne.n	8005f62 <HAL_RCC_OscConfig+0x31a>
 8005f54:	4b6f      	ldr	r3, [pc, #444]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f58:	4a6e      	ldr	r2, [pc, #440]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f5a:	f043 0301 	orr.w	r3, r3, #1
 8005f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f60:	e02d      	b.n	8005fbe <HAL_RCC_OscConfig+0x376>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10c      	bne.n	8005f84 <HAL_RCC_OscConfig+0x33c>
 8005f6a:	4b6a      	ldr	r3, [pc, #424]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f6e:	4a69      	ldr	r2, [pc, #420]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f70:	f023 0301 	bic.w	r3, r3, #1
 8005f74:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f76:	4b67      	ldr	r3, [pc, #412]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7a:	4a66      	ldr	r2, [pc, #408]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f7c:	f023 0304 	bic.w	r3, r3, #4
 8005f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f82:	e01c      	b.n	8005fbe <HAL_RCC_OscConfig+0x376>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2b05      	cmp	r3, #5
 8005f8a:	d10c      	bne.n	8005fa6 <HAL_RCC_OscConfig+0x35e>
 8005f8c:	4b61      	ldr	r3, [pc, #388]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f90:	4a60      	ldr	r2, [pc, #384]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f92:	f043 0304 	orr.w	r3, r3, #4
 8005f96:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f98:	4b5e      	ldr	r3, [pc, #376]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f9c:	4a5d      	ldr	r2, [pc, #372]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005f9e:	f043 0301 	orr.w	r3, r3, #1
 8005fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fa4:	e00b      	b.n	8005fbe <HAL_RCC_OscConfig+0x376>
 8005fa6:	4b5b      	ldr	r3, [pc, #364]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005faa:	4a5a      	ldr	r2, [pc, #360]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005fac:	f023 0301 	bic.w	r3, r3, #1
 8005fb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fb2:	4b58      	ldr	r3, [pc, #352]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb6:	4a57      	ldr	r2, [pc, #348]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005fb8:	f023 0304 	bic.w	r3, r3, #4
 8005fbc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d015      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fc6:	f7ff fa5d 	bl	8005484 <HAL_GetTick>
 8005fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fcc:	e00a      	b.n	8005fe4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fce:	f7ff fa59 	bl	8005484 <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d901      	bls.n	8005fe4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e0ce      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8005fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d0ee      	beq.n	8005fce <HAL_RCC_OscConfig+0x386>
 8005ff0:	e014      	b.n	800601c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ff2:	f7ff fa47 	bl	8005484 <HAL_GetTick>
 8005ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ff8:	e00a      	b.n	8006010 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ffa:	f7ff fa43 	bl	8005484 <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006008:	4293      	cmp	r3, r2
 800600a:	d901      	bls.n	8006010 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e0b8      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006010:	4b40      	ldr	r3, [pc, #256]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8006012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1ee      	bne.n	8005ffa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800601c:	7dfb      	ldrb	r3, [r7, #23]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d105      	bne.n	800602e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006022:	4b3c      	ldr	r3, [pc, #240]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	4a3b      	ldr	r2, [pc, #236]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8006028:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800602c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 80a4 	beq.w	8006180 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006038:	4b36      	ldr	r3, [pc, #216]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f003 030c 	and.w	r3, r3, #12
 8006040:	2b08      	cmp	r3, #8
 8006042:	d06b      	beq.n	800611c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	2b02      	cmp	r3, #2
 800604a:	d149      	bne.n	80060e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800604c:	4b31      	ldr	r3, [pc, #196]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a30      	ldr	r2, [pc, #192]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8006052:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006058:	f7ff fa14 	bl	8005484 <HAL_GetTick>
 800605c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800605e:	e008      	b.n	8006072 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006060:	f7ff fa10 	bl	8005484 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e087      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006072:	4b28      	ldr	r3, [pc, #160]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1f0      	bne.n	8006060 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	69da      	ldr	r2, [r3, #28]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	431a      	orrs	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608c:	019b      	lsls	r3, r3, #6
 800608e:	431a      	orrs	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006094:	085b      	lsrs	r3, r3, #1
 8006096:	3b01      	subs	r3, #1
 8006098:	041b      	lsls	r3, r3, #16
 800609a:	431a      	orrs	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a0:	061b      	lsls	r3, r3, #24
 80060a2:	4313      	orrs	r3, r2
 80060a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 80060a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80060aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060ac:	4b19      	ldr	r3, [pc, #100]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a18      	ldr	r2, [pc, #96]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 80060b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b8:	f7ff f9e4 	bl	8005484 <HAL_GetTick>
 80060bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060be:	e008      	b.n	80060d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060c0:	f7ff f9e0 	bl	8005484 <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d901      	bls.n	80060d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e057      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060d2:	4b10      	ldr	r3, [pc, #64]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d0f0      	beq.n	80060c0 <HAL_RCC_OscConfig+0x478>
 80060de:	e04f      	b.n	8006180 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 80060e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ec:	f7ff f9ca 	bl	8005484 <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f4:	f7ff f9c6 	bl	8005484 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e03d      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006106:	4b03      	ldr	r3, [pc, #12]	@ (8006114 <HAL_RCC_OscConfig+0x4cc>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1f0      	bne.n	80060f4 <HAL_RCC_OscConfig+0x4ac>
 8006112:	e035      	b.n	8006180 <HAL_RCC_OscConfig+0x538>
 8006114:	40023800 	.word	0x40023800
 8006118:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800611c:	4b1b      	ldr	r3, [pc, #108]	@ (800618c <HAL_RCC_OscConfig+0x544>)
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d028      	beq.n	800617c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006134:	429a      	cmp	r2, r3
 8006136:	d121      	bne.n	800617c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006142:	429a      	cmp	r2, r3
 8006144:	d11a      	bne.n	800617c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800614c:	4013      	ands	r3, r2
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006152:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006154:	4293      	cmp	r3, r2
 8006156:	d111      	bne.n	800617c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006162:	085b      	lsrs	r3, r3, #1
 8006164:	3b01      	subs	r3, #1
 8006166:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006168:	429a      	cmp	r2, r3
 800616a:	d107      	bne.n	800617c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006176:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006178:	429a      	cmp	r2, r3
 800617a:	d001      	beq.n	8006180 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3718      	adds	r7, #24
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop
 800618c:	40023800 	.word	0x40023800

08006190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800619a:	2300      	movs	r3, #0
 800619c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e0d0      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80061a8:	4b6a      	ldr	r3, [pc, #424]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 030f 	and.w	r3, r3, #15
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d910      	bls.n	80061d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061b6:	4b67      	ldr	r3, [pc, #412]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f023 020f 	bic.w	r2, r3, #15
 80061be:	4965      	ldr	r1, [pc, #404]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061c6:	4b63      	ldr	r3, [pc, #396]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 030f 	and.w	r3, r3, #15
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d001      	beq.n	80061d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e0b8      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0302 	and.w	r3, r3, #2
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d020      	beq.n	8006226 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0304 	and.w	r3, r3, #4
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d005      	beq.n	80061fc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061f0:	4b59      	ldr	r3, [pc, #356]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	4a58      	ldr	r2, [pc, #352]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 80061f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80061fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0308 	and.w	r3, r3, #8
 8006204:	2b00      	cmp	r3, #0
 8006206:	d005      	beq.n	8006214 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006208:	4b53      	ldr	r3, [pc, #332]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	4a52      	ldr	r2, [pc, #328]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 800620e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006212:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006214:	4b50      	ldr	r3, [pc, #320]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	494d      	ldr	r1, [pc, #308]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006222:	4313      	orrs	r3, r2
 8006224:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d040      	beq.n	80062b4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d107      	bne.n	800624a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800623a:	4b47      	ldr	r3, [pc, #284]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d115      	bne.n	8006272 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e07f      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	2b02      	cmp	r3, #2
 8006250:	d107      	bne.n	8006262 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006252:	4b41      	ldr	r3, [pc, #260]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d109      	bne.n	8006272 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e073      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006262:	4b3d      	ldr	r3, [pc, #244]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e06b      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006272:	4b39      	ldr	r3, [pc, #228]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f023 0203 	bic.w	r2, r3, #3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	4936      	ldr	r1, [pc, #216]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006280:	4313      	orrs	r3, r2
 8006282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006284:	f7ff f8fe 	bl	8005484 <HAL_GetTick>
 8006288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800628a:	e00a      	b.n	80062a2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800628c:	f7ff f8fa 	bl	8005484 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800629a:	4293      	cmp	r3, r2
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e053      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 020c 	and.w	r2, r3, #12
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d1eb      	bne.n	800628c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062b4:	4b27      	ldr	r3, [pc, #156]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 030f 	and.w	r3, r3, #15
 80062bc:	683a      	ldr	r2, [r7, #0]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d210      	bcs.n	80062e4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062c2:	4b24      	ldr	r3, [pc, #144]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f023 020f 	bic.w	r2, r3, #15
 80062ca:	4922      	ldr	r1, [pc, #136]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d2:	4b20      	ldr	r3, [pc, #128]	@ (8006354 <HAL_RCC_ClockConfig+0x1c4>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 030f 	and.w	r3, r3, #15
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d001      	beq.n	80062e4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e032      	b.n	800634a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0304 	and.w	r3, r3, #4
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d008      	beq.n	8006302 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062f0:	4b19      	ldr	r3, [pc, #100]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	4916      	ldr	r1, [pc, #88]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 0308 	and.w	r3, r3, #8
 800630a:	2b00      	cmp	r3, #0
 800630c:	d009      	beq.n	8006322 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800630e:	4b12      	ldr	r3, [pc, #72]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	00db      	lsls	r3, r3, #3
 800631c:	490e      	ldr	r1, [pc, #56]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 800631e:	4313      	orrs	r3, r2
 8006320:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006322:	f000 f821 	bl	8006368 <HAL_RCC_GetSysClockFreq>
 8006326:	4602      	mov	r2, r0
 8006328:	4b0b      	ldr	r3, [pc, #44]	@ (8006358 <HAL_RCC_ClockConfig+0x1c8>)
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	091b      	lsrs	r3, r3, #4
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	490a      	ldr	r1, [pc, #40]	@ (800635c <HAL_RCC_ClockConfig+0x1cc>)
 8006334:	5ccb      	ldrb	r3, [r1, r3]
 8006336:	fa22 f303 	lsr.w	r3, r2, r3
 800633a:	4a09      	ldr	r2, [pc, #36]	@ (8006360 <HAL_RCC_ClockConfig+0x1d0>)
 800633c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800633e:	4b09      	ldr	r3, [pc, #36]	@ (8006364 <HAL_RCC_ClockConfig+0x1d4>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4618      	mov	r0, r3
 8006344:	f7ff f85a 	bl	80053fc <HAL_InitTick>

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3710      	adds	r7, #16
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	40023c00 	.word	0x40023c00
 8006358:	40023800 	.word	0x40023800
 800635c:	0800aeb0 	.word	0x0800aeb0
 8006360:	20000000 	.word	0x20000000
 8006364:	20000004 	.word	0x20000004

08006368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800636c:	b094      	sub	sp, #80	@ 0x50
 800636e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006370:	2300      	movs	r3, #0
 8006372:	647b      	str	r3, [r7, #68]	@ 0x44
 8006374:	2300      	movs	r3, #0
 8006376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006378:	2300      	movs	r3, #0
 800637a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800637c:	2300      	movs	r3, #0
 800637e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006380:	4b79      	ldr	r3, [pc, #484]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x200>)
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f003 030c 	and.w	r3, r3, #12
 8006388:	2b08      	cmp	r3, #8
 800638a:	d00d      	beq.n	80063a8 <HAL_RCC_GetSysClockFreq+0x40>
 800638c:	2b08      	cmp	r3, #8
 800638e:	f200 80e1 	bhi.w	8006554 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006392:	2b00      	cmp	r3, #0
 8006394:	d002      	beq.n	800639c <HAL_RCC_GetSysClockFreq+0x34>
 8006396:	2b04      	cmp	r3, #4
 8006398:	d003      	beq.n	80063a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800639a:	e0db      	b.n	8006554 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800639c:	4b73      	ldr	r3, [pc, #460]	@ (800656c <HAL_RCC_GetSysClockFreq+0x204>)
 800639e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80063a0:	e0db      	b.n	800655a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063a2:	4b72      	ldr	r3, [pc, #456]	@ (800656c <HAL_RCC_GetSysClockFreq+0x204>)
 80063a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80063a6:	e0d8      	b.n	800655a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x200>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80063b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80063b2:	4b6d      	ldr	r3, [pc, #436]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x200>)
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d063      	beq.n	8006486 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063be:	4b6a      	ldr	r3, [pc, #424]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x200>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	099b      	lsrs	r3, r3, #6
 80063c4:	2200      	movs	r2, #0
 80063c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80063ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80063d2:	2300      	movs	r3, #0
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80063d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80063da:	4622      	mov	r2, r4
 80063dc:	462b      	mov	r3, r5
 80063de:	f04f 0000 	mov.w	r0, #0
 80063e2:	f04f 0100 	mov.w	r1, #0
 80063e6:	0159      	lsls	r1, r3, #5
 80063e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063ec:	0150      	lsls	r0, r2, #5
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	4621      	mov	r1, r4
 80063f4:	1a51      	subs	r1, r2, r1
 80063f6:	6139      	str	r1, [r7, #16]
 80063f8:	4629      	mov	r1, r5
 80063fa:	eb63 0301 	sbc.w	r3, r3, r1
 80063fe:	617b      	str	r3, [r7, #20]
 8006400:	f04f 0200 	mov.w	r2, #0
 8006404:	f04f 0300 	mov.w	r3, #0
 8006408:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800640c:	4659      	mov	r1, fp
 800640e:	018b      	lsls	r3, r1, #6
 8006410:	4651      	mov	r1, sl
 8006412:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006416:	4651      	mov	r1, sl
 8006418:	018a      	lsls	r2, r1, #6
 800641a:	4651      	mov	r1, sl
 800641c:	ebb2 0801 	subs.w	r8, r2, r1
 8006420:	4659      	mov	r1, fp
 8006422:	eb63 0901 	sbc.w	r9, r3, r1
 8006426:	f04f 0200 	mov.w	r2, #0
 800642a:	f04f 0300 	mov.w	r3, #0
 800642e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006432:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006436:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800643a:	4690      	mov	r8, r2
 800643c:	4699      	mov	r9, r3
 800643e:	4623      	mov	r3, r4
 8006440:	eb18 0303 	adds.w	r3, r8, r3
 8006444:	60bb      	str	r3, [r7, #8]
 8006446:	462b      	mov	r3, r5
 8006448:	eb49 0303 	adc.w	r3, r9, r3
 800644c:	60fb      	str	r3, [r7, #12]
 800644e:	f04f 0200 	mov.w	r2, #0
 8006452:	f04f 0300 	mov.w	r3, #0
 8006456:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800645a:	4629      	mov	r1, r5
 800645c:	028b      	lsls	r3, r1, #10
 800645e:	4621      	mov	r1, r4
 8006460:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006464:	4621      	mov	r1, r4
 8006466:	028a      	lsls	r2, r1, #10
 8006468:	4610      	mov	r0, r2
 800646a:	4619      	mov	r1, r3
 800646c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800646e:	2200      	movs	r2, #0
 8006470:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006474:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006478:	f7fa fbfe 	bl	8000c78 <__aeabi_uldivmod>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4613      	mov	r3, r2
 8006482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006484:	e058      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006486:	4b38      	ldr	r3, [pc, #224]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x200>)
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	099b      	lsrs	r3, r3, #6
 800648c:	2200      	movs	r2, #0
 800648e:	4618      	mov	r0, r3
 8006490:	4611      	mov	r1, r2
 8006492:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006496:	623b      	str	r3, [r7, #32]
 8006498:	2300      	movs	r3, #0
 800649a:	627b      	str	r3, [r7, #36]	@ 0x24
 800649c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80064a0:	4642      	mov	r2, r8
 80064a2:	464b      	mov	r3, r9
 80064a4:	f04f 0000 	mov.w	r0, #0
 80064a8:	f04f 0100 	mov.w	r1, #0
 80064ac:	0159      	lsls	r1, r3, #5
 80064ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064b2:	0150      	lsls	r0, r2, #5
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4641      	mov	r1, r8
 80064ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80064be:	4649      	mov	r1, r9
 80064c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	f04f 0300 	mov.w	r3, #0
 80064cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80064d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80064d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80064d8:	ebb2 040a 	subs.w	r4, r2, sl
 80064dc:	eb63 050b 	sbc.w	r5, r3, fp
 80064e0:	f04f 0200 	mov.w	r2, #0
 80064e4:	f04f 0300 	mov.w	r3, #0
 80064e8:	00eb      	lsls	r3, r5, #3
 80064ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064ee:	00e2      	lsls	r2, r4, #3
 80064f0:	4614      	mov	r4, r2
 80064f2:	461d      	mov	r5, r3
 80064f4:	4643      	mov	r3, r8
 80064f6:	18e3      	adds	r3, r4, r3
 80064f8:	603b      	str	r3, [r7, #0]
 80064fa:	464b      	mov	r3, r9
 80064fc:	eb45 0303 	adc.w	r3, r5, r3
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	f04f 0200 	mov.w	r2, #0
 8006506:	f04f 0300 	mov.w	r3, #0
 800650a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800650e:	4629      	mov	r1, r5
 8006510:	028b      	lsls	r3, r1, #10
 8006512:	4621      	mov	r1, r4
 8006514:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006518:	4621      	mov	r1, r4
 800651a:	028a      	lsls	r2, r1, #10
 800651c:	4610      	mov	r0, r2
 800651e:	4619      	mov	r1, r3
 8006520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006522:	2200      	movs	r2, #0
 8006524:	61bb      	str	r3, [r7, #24]
 8006526:	61fa      	str	r2, [r7, #28]
 8006528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800652c:	f7fa fba4 	bl	8000c78 <__aeabi_uldivmod>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	4613      	mov	r3, r2
 8006536:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006538:	4b0b      	ldr	r3, [pc, #44]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x200>)
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	0c1b      	lsrs	r3, r3, #16
 800653e:	f003 0303 	and.w	r3, r3, #3
 8006542:	3301      	adds	r3, #1
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006548:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800654a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006550:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006552:	e002      	b.n	800655a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006554:	4b05      	ldr	r3, [pc, #20]	@ (800656c <HAL_RCC_GetSysClockFreq+0x204>)
 8006556:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800655a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800655c:	4618      	mov	r0, r3
 800655e:	3750      	adds	r7, #80	@ 0x50
 8006560:	46bd      	mov	sp, r7
 8006562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006566:	bf00      	nop
 8006568:	40023800 	.word	0x40023800
 800656c:	00f42400 	.word	0x00f42400

08006570 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e09d      	b.n	80066be <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006586:	2b00      	cmp	r3, #0
 8006588:	d108      	bne.n	800659c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006592:	d009      	beq.n	80065a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	61da      	str	r2, [r3, #28]
 800659a:	e005      	b.n	80065a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fe fb5c 	bl	8004c80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065e8:	d902      	bls.n	80065f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80065ea:	2300      	movs	r3, #0
 80065ec:	60fb      	str	r3, [r7, #12]
 80065ee:	e002      	b.n	80065f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80065f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80065fe:	d007      	beq.n	8006610 <HAL_SPI_Init+0xa0>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006608:	d002      	beq.n	8006610 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006620:	431a      	orrs	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	431a      	orrs	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800663e:	431a      	orrs	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006648:	431a      	orrs	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006652:	ea42 0103 	orr.w	r1, r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	0c1b      	lsrs	r3, r3, #16
 800666c:	f003 0204 	and.w	r2, r3, #4
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	431a      	orrs	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800667e:	f003 0308 	and.w	r3, r3, #8
 8006682:	431a      	orrs	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800668c:	ea42 0103 	orr.w	r1, r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b088      	sub	sp, #32
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	60f8      	str	r0, [r7, #12]
 80066ce:	60b9      	str	r1, [r7, #8]
 80066d0:	603b      	str	r3, [r7, #0]
 80066d2:	4613      	mov	r3, r2
 80066d4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066d6:	f7fe fed5 	bl	8005484 <HAL_GetTick>
 80066da:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80066dc:	88fb      	ldrh	r3, [r7, #6]
 80066de:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d001      	beq.n	80066f0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80066ec:	2302      	movs	r3, #2
 80066ee:	e15c      	b.n	80069aa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d002      	beq.n	80066fc <HAL_SPI_Transmit+0x36>
 80066f6:	88fb      	ldrh	r3, [r7, #6]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e154      	b.n	80069aa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006706:	2b01      	cmp	r3, #1
 8006708:	d101      	bne.n	800670e <HAL_SPI_Transmit+0x48>
 800670a:	2302      	movs	r3, #2
 800670c:	e14d      	b.n	80069aa <HAL_SPI_Transmit+0x2e4>
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2203      	movs	r2, #3
 800671a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	88fa      	ldrh	r2, [r7, #6]
 800672e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	88fa      	ldrh	r2, [r7, #6]
 8006734:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006760:	d10f      	bne.n	8006782 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006770:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006780:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800678c:	2b40      	cmp	r3, #64	@ 0x40
 800678e:	d007      	beq.n	80067a0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800679e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067a8:	d952      	bls.n	8006850 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d002      	beq.n	80067b8 <HAL_SPI_Transmit+0xf2>
 80067b2:	8b7b      	ldrh	r3, [r7, #26]
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d145      	bne.n	8006844 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067bc:	881a      	ldrh	r2, [r3, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c8:	1c9a      	adds	r2, r3, #2
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	3b01      	subs	r3, #1
 80067d6:	b29a      	uxth	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067dc:	e032      	b.n	8006844 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 0302 	and.w	r3, r3, #2
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d112      	bne.n	8006812 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f0:	881a      	ldrh	r2, [r3, #0]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067fc:	1c9a      	adds	r2, r3, #2
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006810:	e018      	b.n	8006844 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006812:	f7fe fe37 	bl	8005484 <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	429a      	cmp	r2, r3
 8006820:	d803      	bhi.n	800682a <HAL_SPI_Transmit+0x164>
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006828:	d102      	bne.n	8006830 <HAL_SPI_Transmit+0x16a>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d109      	bne.n	8006844 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e0b2      	b.n	80069aa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006848:	b29b      	uxth	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d1c7      	bne.n	80067de <HAL_SPI_Transmit+0x118>
 800684e:	e083      	b.n	8006958 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <HAL_SPI_Transmit+0x198>
 8006858:	8b7b      	ldrh	r3, [r7, #26]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d177      	bne.n	800694e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006862:	b29b      	uxth	r3, r3
 8006864:	2b01      	cmp	r3, #1
 8006866:	d912      	bls.n	800688e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686c:	881a      	ldrh	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006878:	1c9a      	adds	r2, r3, #2
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b02      	subs	r3, #2
 8006886:	b29a      	uxth	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800688c:	e05f      	b.n	800694e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	330c      	adds	r3, #12
 8006898:	7812      	ldrb	r2, [r2, #0]
 800689a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3b01      	subs	r3, #1
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80068b4:	e04b      	b.n	800694e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d12b      	bne.n	800691c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d912      	bls.n	80068f4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	881a      	ldrh	r2, [r3, #0]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068de:	1c9a      	adds	r2, r3, #2
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b02      	subs	r3, #2
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068f2:	e02c      	b.n	800694e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	330c      	adds	r3, #12
 80068fe:	7812      	ldrb	r2, [r2, #0]
 8006900:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006906:	1c5a      	adds	r2, r3, #1
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006910:	b29b      	uxth	r3, r3
 8006912:	3b01      	subs	r3, #1
 8006914:	b29a      	uxth	r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800691a:	e018      	b.n	800694e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800691c:	f7fe fdb2 	bl	8005484 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	429a      	cmp	r2, r3
 800692a:	d803      	bhi.n	8006934 <HAL_SPI_Transmit+0x26e>
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006932:	d102      	bne.n	800693a <HAL_SPI_Transmit+0x274>
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d109      	bne.n	800694e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e02d      	b.n	80069aa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006952:	b29b      	uxth	r3, r3
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1ae      	bne.n	80068b6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006958:	69fa      	ldr	r2, [r7, #28]
 800695a:	6839      	ldr	r1, [r7, #0]
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fe3b 	bl	80075d8 <SPI_EndRxTxTransaction>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2220      	movs	r2, #32
 800696c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10a      	bne.n	800698c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006976:	2300      	movs	r3, #0
 8006978:	617b      	str	r3, [r7, #20]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	617b      	str	r3, [r7, #20]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	617b      	str	r3, [r7, #20]
 800698a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e000      	b.n	80069aa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80069a8:	2300      	movs	r3, #0
  }
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3720      	adds	r7, #32
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b088      	sub	sp, #32
 80069b6:	af02      	add	r7, sp, #8
 80069b8:	60f8      	str	r0, [r7, #12]
 80069ba:	60b9      	str	r1, [r7, #8]
 80069bc:	603b      	str	r3, [r7, #0]
 80069be:	4613      	mov	r3, r2
 80069c0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d001      	beq.n	80069d2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80069ce:	2302      	movs	r3, #2
 80069d0:	e123      	b.n	8006c1a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d002      	beq.n	80069de <HAL_SPI_Receive+0x2c>
 80069d8:	88fb      	ldrh	r3, [r7, #6]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d101      	bne.n	80069e2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e11b      	b.n	8006c1a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069ea:	d112      	bne.n	8006a12 <HAL_SPI_Receive+0x60>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10e      	bne.n	8006a12 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2204      	movs	r2, #4
 80069f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80069fc:	88fa      	ldrh	r2, [r7, #6]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	4613      	mov	r3, r2
 8006a04:	68ba      	ldr	r2, [r7, #8]
 8006a06:	68b9      	ldr	r1, [r7, #8]
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 f90a 	bl	8006c22 <HAL_SPI_TransmitReceive>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	e103      	b.n	8006c1a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a12:	f7fe fd37 	bl	8005484 <HAL_GetTick>
 8006a16:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d101      	bne.n	8006a26 <HAL_SPI_Receive+0x74>
 8006a22:	2302      	movs	r3, #2
 8006a24:	e0f9      	b.n	8006c1a <HAL_SPI_Receive+0x268>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2204      	movs	r2, #4
 8006a32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	88fa      	ldrh	r2, [r7, #6]
 8006a46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	88fa      	ldrh	r2, [r7, #6]
 8006a4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a78:	d908      	bls.n	8006a8c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	685a      	ldr	r2, [r3, #4]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006a88:	605a      	str	r2, [r3, #4]
 8006a8a:	e007      	b.n	8006a9c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a9a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aa4:	d10f      	bne.n	8006ac6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ab4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006ac4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad0:	2b40      	cmp	r3, #64	@ 0x40
 8006ad2:	d007      	beq.n	8006ae4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ae2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006aec:	d875      	bhi.n	8006bda <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006aee:	e037      	b.n	8006b60 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d117      	bne.n	8006b2e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f103 020c 	add.w	r2, r3, #12
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0a:	7812      	ldrb	r2, [r2, #0]
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006b2c:	e018      	b.n	8006b60 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b2e:	f7fe fca9 	bl	8005484 <HAL_GetTick>
 8006b32:	4602      	mov	r2, r0
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	1ad3      	subs	r3, r2, r3
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d803      	bhi.n	8006b46 <HAL_SPI_Receive+0x194>
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b44:	d102      	bne.n	8006b4c <HAL_SPI_Receive+0x19a>
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d109      	bne.n	8006b60 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e05c      	b.n	8006c1a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1c1      	bne.n	8006af0 <HAL_SPI_Receive+0x13e>
 8006b6c:	e03b      	b.n	8006be6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d115      	bne.n	8006ba8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68da      	ldr	r2, [r3, #12]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b86:	b292      	uxth	r2, r2
 8006b88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8e:	1c9a      	adds	r2, r3, #2
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	3b01      	subs	r3, #1
 8006b9e:	b29a      	uxth	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006ba6:	e018      	b.n	8006bda <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ba8:	f7fe fc6c 	bl	8005484 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	683a      	ldr	r2, [r7, #0]
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d803      	bhi.n	8006bc0 <HAL_SPI_Receive+0x20e>
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bbe:	d102      	bne.n	8006bc6 <HAL_SPI_Receive+0x214>
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d109      	bne.n	8006bda <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e01f      	b.n	8006c1a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1c3      	bne.n	8006b6e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006be6:	697a      	ldr	r2, [r7, #20]
 8006be8:	6839      	ldr	r1, [r7, #0]
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 fc78 	bl	80074e0 <SPI_EndRxTransaction>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e000      	b.n	8006c1a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006c18:	2300      	movs	r3, #0
  }
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3718      	adds	r7, #24
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b08a      	sub	sp, #40	@ 0x28
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	60f8      	str	r0, [r7, #12]
 8006c2a:	60b9      	str	r1, [r7, #8]
 8006c2c:	607a      	str	r2, [r7, #4]
 8006c2e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c30:	2301      	movs	r3, #1
 8006c32:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c34:	f7fe fc26 	bl	8005484 <HAL_GetTick>
 8006c38:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c40:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c48:	887b      	ldrh	r3, [r7, #2]
 8006c4a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006c4c:	887b      	ldrh	r3, [r7, #2]
 8006c4e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c50:	7ffb      	ldrb	r3, [r7, #31]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d00c      	beq.n	8006c70 <HAL_SPI_TransmitReceive+0x4e>
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c5c:	d106      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d102      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x4a>
 8006c66:	7ffb      	ldrb	r3, [r7, #31]
 8006c68:	2b04      	cmp	r3, #4
 8006c6a:	d001      	beq.n	8006c70 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	e1f3      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d005      	beq.n	8006c82 <HAL_SPI_TransmitReceive+0x60>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d002      	beq.n	8006c82 <HAL_SPI_TransmitReceive+0x60>
 8006c7c:	887b      	ldrh	r3, [r7, #2]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d101      	bne.n	8006c86 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e1e8      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d101      	bne.n	8006c94 <HAL_SPI_TransmitReceive+0x72>
 8006c90:	2302      	movs	r3, #2
 8006c92:	e1e1      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	2b04      	cmp	r3, #4
 8006ca6:	d003      	beq.n	8006cb0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2205      	movs	r2, #5
 8006cac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	887a      	ldrh	r2, [r7, #2]
 8006cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	887a      	ldrh	r2, [r7, #2]
 8006cc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	887a      	ldrh	r2, [r7, #2]
 8006cd6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	887a      	ldrh	r2, [r7, #2]
 8006cdc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cf2:	d802      	bhi.n	8006cfa <HAL_SPI_TransmitReceive+0xd8>
 8006cf4:	8abb      	ldrh	r3, [r7, #20]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d908      	bls.n	8006d0c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d08:	605a      	str	r2, [r3, #4]
 8006d0a:	e007      	b.n	8006d1c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	685a      	ldr	r2, [r3, #4]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d1a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d26:	2b40      	cmp	r3, #64	@ 0x40
 8006d28:	d007      	beq.n	8006d3a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d42:	f240 8083 	bls.w	8006e4c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d002      	beq.n	8006d54 <HAL_SPI_TransmitReceive+0x132>
 8006d4e:	8afb      	ldrh	r3, [r7, #22]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d16f      	bne.n	8006e34 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	881a      	ldrh	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d64:	1c9a      	adds	r2, r3, #2
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	3b01      	subs	r3, #1
 8006d72:	b29a      	uxth	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d78:	e05c      	b.n	8006e34 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f003 0302 	and.w	r3, r3, #2
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d11b      	bne.n	8006dc0 <HAL_SPI_TransmitReceive+0x19e>
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d016      	beq.n	8006dc0 <HAL_SPI_TransmitReceive+0x19e>
 8006d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d113      	bne.n	8006dc0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d9c:	881a      	ldrh	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da8:	1c9a      	adds	r2, r3, #2
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	3b01      	subs	r3, #1
 8006db6:	b29a      	uxth	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d11c      	bne.n	8006e08 <HAL_SPI_TransmitReceive+0x1e6>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d016      	beq.n	8006e08 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	68da      	ldr	r2, [r3, #12]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de4:	b292      	uxth	r2, r2
 8006de6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dec:	1c9a      	adds	r2, r3, #2
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e04:	2301      	movs	r3, #1
 8006e06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e08:	f7fe fb3c 	bl	8005484 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	6a3b      	ldr	r3, [r7, #32]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d80d      	bhi.n	8006e34 <HAL_SPI_TransmitReceive+0x212>
 8006e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1e:	d009      	beq.n	8006e34 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	e111      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d19d      	bne.n	8006d7a <HAL_SPI_TransmitReceive+0x158>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d197      	bne.n	8006d7a <HAL_SPI_TransmitReceive+0x158>
 8006e4a:	e0e5      	b.n	8007018 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <HAL_SPI_TransmitReceive+0x23a>
 8006e54:	8afb      	ldrh	r3, [r7, #22]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	f040 80d1 	bne.w	8006ffe <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d912      	bls.n	8006e8c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e6a:	881a      	ldrh	r2, [r3, #0]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e76:	1c9a      	adds	r2, r3, #2
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	3b02      	subs	r3, #2
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e8a:	e0b8      	b.n	8006ffe <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	330c      	adds	r3, #12
 8006e96:	7812      	ldrb	r2, [r2, #0]
 8006e98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9e:	1c5a      	adds	r2, r3, #1
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eb2:	e0a4      	b.n	8006ffe <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 0302 	and.w	r3, r3, #2
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	d134      	bne.n	8006f2c <HAL_SPI_TransmitReceive+0x30a>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d02f      	beq.n	8006f2c <HAL_SPI_TransmitReceive+0x30a>
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d12c      	bne.n	8006f2c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d912      	bls.n	8006f02 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee0:	881a      	ldrh	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eec:	1c9a      	adds	r2, r3, #2
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	3b02      	subs	r3, #2
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f00:	e012      	b.n	8006f28 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	330c      	adds	r3, #12
 8006f0c:	7812      	ldrb	r2, [r2, #0]
 8006f0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	3b01      	subs	r3, #1
 8006f22:	b29a      	uxth	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d148      	bne.n	8006fcc <HAL_SPI_TransmitReceive+0x3aa>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d042      	beq.n	8006fcc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d923      	bls.n	8006f9a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68da      	ldr	r2, [r3, #12]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5c:	b292      	uxth	r2, r2
 8006f5e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f64:	1c9a      	adds	r2, r3, #2
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	3b02      	subs	r3, #2
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d81f      	bhi.n	8006fc8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f96:	605a      	str	r2, [r3, #4]
 8006f98:	e016      	b.n	8006fc8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f103 020c 	add.w	r2, r3, #12
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa6:	7812      	ldrb	r2, [r2, #0]
 8006fa8:	b2d2      	uxtb	r2, r2
 8006faa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006fcc:	f7fe fa5a 	bl	8005484 <HAL_GetTick>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	6a3b      	ldr	r3, [r7, #32]
 8006fd4:	1ad3      	subs	r3, r2, r3
 8006fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d803      	bhi.n	8006fe4 <HAL_SPI_TransmitReceive+0x3c2>
 8006fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe2:	d102      	bne.n	8006fea <HAL_SPI_TransmitReceive+0x3c8>
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d109      	bne.n	8006ffe <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2201      	movs	r2, #1
 8006fee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e02c      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007002:	b29b      	uxth	r3, r3
 8007004:	2b00      	cmp	r3, #0
 8007006:	f47f af55 	bne.w	8006eb4 <HAL_SPI_TransmitReceive+0x292>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007010:	b29b      	uxth	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	f47f af4e 	bne.w	8006eb4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007018:	6a3a      	ldr	r2, [r7, #32]
 800701a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 fadb 	bl	80075d8 <SPI_EndRxTxTransaction>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d008      	beq.n	800703a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2220      	movs	r2, #32
 800702c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e00e      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e000      	b.n	8007058 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007056:	2300      	movs	r3, #0
  }
}
 8007058:	4618      	mov	r0, r3
 800705a:	3728      	adds	r7, #40	@ 0x28
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b088      	sub	sp, #32
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800707e:	2b00      	cmp	r3, #0
 8007080:	d10e      	bne.n	80070a0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007088:	2b00      	cmp	r3, #0
 800708a:	d009      	beq.n	80070a0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007092:	2b00      	cmp	r3, #0
 8007094:	d004      	beq.n	80070a0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	4798      	blx	r3
    return;
 800709e:	e0ce      	b.n	800723e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d009      	beq.n	80070be <HAL_SPI_IRQHandler+0x5e>
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d004      	beq.n	80070be <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	4798      	blx	r3
    return;
 80070bc:	e0bf      	b.n	800723e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	f003 0320 	and.w	r3, r3, #32
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d10a      	bne.n	80070de <HAL_SPI_IRQHandler+0x7e>
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d105      	bne.n	80070de <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 80b0 	beq.w	800723e <HAL_SPI_IRQHandler+0x1de>
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	f003 0320 	and.w	r3, r3, #32
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 80aa 	beq.w	800723e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d023      	beq.n	800713c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b03      	cmp	r3, #3
 80070fe:	d011      	beq.n	8007124 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007104:	f043 0204 	orr.w	r2, r3, #4
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800710c:	2300      	movs	r3, #0
 800710e:	617b      	str	r3, [r7, #20]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	617b      	str	r3, [r7, #20]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	617b      	str	r3, [r7, #20]
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	e00b      	b.n	800713c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007124:	2300      	movs	r3, #0
 8007126:	613b      	str	r3, [r7, #16]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	613b      	str	r3, [r7, #16]
 8007138:	693b      	ldr	r3, [r7, #16]
        return;
 800713a:	e080      	b.n	800723e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	f003 0320 	and.w	r3, r3, #32
 8007142:	2b00      	cmp	r3, #0
 8007144:	d014      	beq.n	8007170 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800714a:	f043 0201 	orr.w	r2, r3, #1
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007152:	2300      	movs	r3, #0
 8007154:	60fb      	str	r3, [r7, #12]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	60fb      	str	r3, [r7, #12]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800716c:	601a      	str	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00c      	beq.n	8007194 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800717e:	f043 0208 	orr.w	r2, r3, #8
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007186:	2300      	movs	r3, #0
 8007188:	60bb      	str	r3, [r7, #8]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	60bb      	str	r3, [r7, #8]
 8007192:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007198:	2b00      	cmp	r3, #0
 800719a:	d04f      	beq.n	800723c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071aa:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	f003 0302 	and.w	r3, r3, #2
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d104      	bne.n	80071c8 <HAL_SPI_IRQHandler+0x168>
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	f003 0301 	and.w	r3, r3, #1
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d034      	beq.n	8007232 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685a      	ldr	r2, [r3, #4]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 0203 	bic.w	r2, r2, #3
 80071d6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d011      	beq.n	8007204 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e4:	4a17      	ldr	r2, [pc, #92]	@ (8007244 <HAL_SPI_IRQHandler+0x1e4>)
 80071e6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7fe fb03 	bl	80057f8 <HAL_DMA_Abort_IT>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d005      	beq.n	8007204 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007208:	2b00      	cmp	r3, #0
 800720a:	d016      	beq.n	800723a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007210:	4a0c      	ldr	r2, [pc, #48]	@ (8007244 <HAL_SPI_IRQHandler+0x1e4>)
 8007212:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007218:	4618      	mov	r0, r3
 800721a:	f7fe faed 	bl	80057f8 <HAL_DMA_Abort_IT>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00a      	beq.n	800723a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007228:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007230:	e003      	b.n	800723a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f808 	bl	8007248 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007238:	e000      	b.n	800723c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800723a:	bf00      	nop
    return;
 800723c:	bf00      	nop
  }
}
 800723e:	3720      	adds	r7, #32
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	08007279 	.word	0x08007279

08007248 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800726a:	b2db      	uxtb	r3, r3
}
 800726c:	4618      	mov	r0, r3
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007284:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f7ff ffd7 	bl	8007248 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800729a:	bf00      	nop
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
	...

080072a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b088      	sub	sp, #32
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	60b9      	str	r1, [r7, #8]
 80072ae:	603b      	str	r3, [r7, #0]
 80072b0:	4613      	mov	r3, r2
 80072b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072b4:	f7fe f8e6 	bl	8005484 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072bc:	1a9b      	subs	r3, r3, r2
 80072be:	683a      	ldr	r2, [r7, #0]
 80072c0:	4413      	add	r3, r2
 80072c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072c4:	f7fe f8de 	bl	8005484 <HAL_GetTick>
 80072c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80072ca:	4b39      	ldr	r3, [pc, #228]	@ (80073b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	015b      	lsls	r3, r3, #5
 80072d0:	0d1b      	lsrs	r3, r3, #20
 80072d2:	69fa      	ldr	r2, [r7, #28]
 80072d4:	fb02 f303 	mul.w	r3, r2, r3
 80072d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072da:	e055      	b.n	8007388 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e2:	d051      	beq.n	8007388 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80072e4:	f7fe f8ce 	bl	8005484 <HAL_GetTick>
 80072e8:	4602      	mov	r2, r0
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	69fa      	ldr	r2, [r7, #28]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d902      	bls.n	80072fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d13d      	bne.n	8007376 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007308:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007312:	d111      	bne.n	8007338 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800731c:	d004      	beq.n	8007328 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007326:	d107      	bne.n	8007338 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007336:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007340:	d10f      	bne.n	8007362 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007350:	601a      	str	r2, [r3, #0]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007360:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e018      	b.n	80073a8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d102      	bne.n	8007382 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	61fb      	str	r3, [r7, #28]
 8007380:	e002      	b.n	8007388 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	3b01      	subs	r3, #1
 8007386:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689a      	ldr	r2, [r3, #8]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	4013      	ands	r3, r2
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	429a      	cmp	r2, r3
 8007396:	bf0c      	ite	eq
 8007398:	2301      	moveq	r3, #1
 800739a:	2300      	movne	r3, #0
 800739c:	b2db      	uxtb	r3, r3
 800739e:	461a      	mov	r2, r3
 80073a0:	79fb      	ldrb	r3, [r7, #7]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d19a      	bne.n	80072dc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3720      	adds	r7, #32
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20000000 	.word	0x20000000

080073b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b08a      	sub	sp, #40	@ 0x28
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	607a      	str	r2, [r7, #4]
 80073c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80073c2:	2300      	movs	r3, #0
 80073c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80073c6:	f7fe f85d 	bl	8005484 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ce:	1a9b      	subs	r3, r3, r2
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	4413      	add	r3, r2
 80073d4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80073d6:	f7fe f855 	bl	8005484 <HAL_GetTick>
 80073da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	330c      	adds	r3, #12
 80073e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80073e4:	4b3d      	ldr	r3, [pc, #244]	@ (80074dc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	4613      	mov	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	00da      	lsls	r2, r3, #3
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	0d1b      	lsrs	r3, r3, #20
 80073f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073f6:	fb02 f303 	mul.w	r3, r2, r3
 80073fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80073fc:	e061      	b.n	80074c2 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007404:	d107      	bne.n	8007416 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d104      	bne.n	8007416 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	b2db      	uxtb	r3, r3
 8007412:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007414:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741c:	d051      	beq.n	80074c2 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800741e:	f7fe f831 	bl	8005484 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	6a3b      	ldr	r3, [r7, #32]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800742a:	429a      	cmp	r2, r3
 800742c:	d902      	bls.n	8007434 <SPI_WaitFifoStateUntilTimeout+0x80>
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	2b00      	cmp	r3, #0
 8007432:	d13d      	bne.n	80074b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685a      	ldr	r2, [r3, #4]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007442:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800744c:	d111      	bne.n	8007472 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007456:	d004      	beq.n	8007462 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007460:	d107      	bne.n	8007472 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007470:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007476:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800747a:	d10f      	bne.n	800749c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800748a:	601a      	str	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800749a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e011      	b.n	80074d4 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d102      	bne.n	80074bc <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80074ba:	e002      	b.n	80074c2 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	3b01      	subs	r3, #1
 80074c0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	689a      	ldr	r2, [r3, #8]
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	4013      	ands	r3, r2
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d195      	bne.n	80073fe <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3728      	adds	r7, #40	@ 0x28
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	20000000 	.word	0x20000000

080074e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b088      	sub	sp, #32
 80074e4:	af02      	add	r7, sp, #8
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074f4:	d111      	bne.n	800751a <SPI_EndRxTransaction+0x3a>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074fe:	d004      	beq.n	800750a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007508:	d107      	bne.n	800751a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007518:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007522:	d112      	bne.n	800754a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	2200      	movs	r2, #0
 800752c:	2180      	movs	r1, #128	@ 0x80
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f7ff feb8 	bl	80072a4 <SPI_WaitFlagStateUntilTimeout>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d021      	beq.n	800757e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800753e:	f043 0220 	orr.w	r2, r3, #32
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e03d      	b.n	80075c6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800754a:	4b21      	ldr	r3, [pc, #132]	@ (80075d0 <SPI_EndRxTransaction+0xf0>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a21      	ldr	r2, [pc, #132]	@ (80075d4 <SPI_EndRxTransaction+0xf4>)
 8007550:	fba2 2303 	umull	r2, r3, r2, r3
 8007554:	0d5b      	lsrs	r3, r3, #21
 8007556:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800755a:	fb02 f303 	mul.w	r3, r2, r3
 800755e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00a      	beq.n	800757c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	3b01      	subs	r3, #1
 800756a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007576:	2b80      	cmp	r3, #128	@ 0x80
 8007578:	d0f2      	beq.n	8007560 <SPI_EndRxTransaction+0x80>
 800757a:	e000      	b.n	800757e <SPI_EndRxTransaction+0x9e>
        break;
 800757c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007586:	d11d      	bne.n	80075c4 <SPI_EndRxTransaction+0xe4>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007590:	d004      	beq.n	800759c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800759a:	d113      	bne.n	80075c4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f7ff ff03 	bl	80073b4 <SPI_WaitFifoStateUntilTimeout>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d007      	beq.n	80075c4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075b8:	f043 0220 	orr.w	r2, r3, #32
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e000      	b.n	80075c6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3718      	adds	r7, #24
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	20000000 	.word	0x20000000
 80075d4:	165e9f81 	.word	0x165e9f81

080075d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af02      	add	r7, sp, #8
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f7ff fedf 	bl	80073b4 <SPI_WaitFifoStateUntilTimeout>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d007      	beq.n	800760c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007600:	f043 0220 	orr.w	r2, r3, #32
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e046      	b.n	800769a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800760c:	4b25      	ldr	r3, [pc, #148]	@ (80076a4 <SPI_EndRxTxTransaction+0xcc>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a25      	ldr	r2, [pc, #148]	@ (80076a8 <SPI_EndRxTxTransaction+0xd0>)
 8007612:	fba2 2303 	umull	r2, r3, r2, r3
 8007616:	0d5b      	lsrs	r3, r3, #21
 8007618:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800761c:	fb02 f303 	mul.w	r3, r2, r3
 8007620:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800762a:	d112      	bne.n	8007652 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2200      	movs	r2, #0
 8007634:	2180      	movs	r1, #128	@ 0x80
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f7ff fe34 	bl	80072a4 <SPI_WaitFlagStateUntilTimeout>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d016      	beq.n	8007670 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007646:	f043 0220 	orr.w	r2, r3, #32
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e023      	b.n	800769a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00a      	beq.n	800766e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	3b01      	subs	r3, #1
 800765c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007668:	2b80      	cmp	r3, #128	@ 0x80
 800766a:	d0f2      	beq.n	8007652 <SPI_EndRxTxTransaction+0x7a>
 800766c:	e000      	b.n	8007670 <SPI_EndRxTxTransaction+0x98>
        break;
 800766e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	2200      	movs	r2, #0
 8007678:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f7ff fe99 	bl	80073b4 <SPI_WaitFifoStateUntilTimeout>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d007      	beq.n	8007698 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800768c:	f043 0220 	orr.w	r2, r3, #32
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e000      	b.n	800769a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3718      	adds	r7, #24
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	20000000 	.word	0x20000000
 80076a8:	165e9f81 	.word	0x165e9f81

080076ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e049      	b.n	8007752 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d106      	bne.n	80076d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f7fd fb20 	bl	8004d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2202      	movs	r2, #2
 80076dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3304      	adds	r3, #4
 80076e8:	4619      	mov	r1, r3
 80076ea:	4610      	mov	r0, r2
 80076ec:	f000 fdf2 	bl	80082d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
	...

0800775c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b01      	cmp	r3, #1
 800776e:	d001      	beq.n	8007774 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e054      	b.n	800781e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68da      	ldr	r2, [r3, #12]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0201 	orr.w	r2, r2, #1
 800778a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a26      	ldr	r2, [pc, #152]	@ (800782c <HAL_TIM_Base_Start_IT+0xd0>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d022      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800779e:	d01d      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a22      	ldr	r2, [pc, #136]	@ (8007830 <HAL_TIM_Base_Start_IT+0xd4>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d018      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a21      	ldr	r2, [pc, #132]	@ (8007834 <HAL_TIM_Base_Start_IT+0xd8>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d013      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a1f      	ldr	r2, [pc, #124]	@ (8007838 <HAL_TIM_Base_Start_IT+0xdc>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d00e      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a1e      	ldr	r2, [pc, #120]	@ (800783c <HAL_TIM_Base_Start_IT+0xe0>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d009      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a1c      	ldr	r2, [pc, #112]	@ (8007840 <HAL_TIM_Base_Start_IT+0xe4>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d004      	beq.n	80077dc <HAL_TIM_Base_Start_IT+0x80>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a1b      	ldr	r2, [pc, #108]	@ (8007844 <HAL_TIM_Base_Start_IT+0xe8>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d115      	bne.n	8007808 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689a      	ldr	r2, [r3, #8]
 80077e2:	4b19      	ldr	r3, [pc, #100]	@ (8007848 <HAL_TIM_Base_Start_IT+0xec>)
 80077e4:	4013      	ands	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2b06      	cmp	r3, #6
 80077ec:	d015      	beq.n	800781a <HAL_TIM_Base_Start_IT+0xbe>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077f4:	d011      	beq.n	800781a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f042 0201 	orr.w	r2, r2, #1
 8007804:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007806:	e008      	b.n	800781a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f042 0201 	orr.w	r2, r2, #1
 8007816:	601a      	str	r2, [r3, #0]
 8007818:	e000      	b.n	800781c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800781a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800781c:	2300      	movs	r3, #0
}
 800781e:	4618      	mov	r0, r3
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	40010000 	.word	0x40010000
 8007830:	40000400 	.word	0x40000400
 8007834:	40000800 	.word	0x40000800
 8007838:	40000c00 	.word	0x40000c00
 800783c:	40010400 	.word	0x40010400
 8007840:	40014000 	.word	0x40014000
 8007844:	40001800 	.word	0x40001800
 8007848:	00010007 	.word	0x00010007

0800784c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e049      	b.n	80078f2 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d106      	bne.n	8007878 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 f841 	bl	80078fa <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3304      	adds	r3, #4
 8007888:	4619      	mov	r1, r3
 800788a:	4610      	mov	r0, r2
 800788c:	f000 fd22 	bl	80082d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3708      	adds	r7, #8
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}

080078fa <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80078fa:	b480      	push	{r7}
 80078fc:	b083      	sub	sp, #12
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007902:	bf00      	nop
 8007904:	370c      	adds	r7, #12
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	b082      	sub	sp, #8
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d101      	bne.n	8007920 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e049      	b.n	80079b4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b00      	cmp	r3, #0
 800792a:	d106      	bne.n	800793a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f841 	bl	80079bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2202      	movs	r2, #2
 800793e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	3304      	adds	r3, #4
 800794a:	4619      	mov	r1, r3
 800794c:	4610      	mov	r0, r2
 800794e:	f000 fcc1 	bl	80082d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2201      	movs	r2, #1
 800796e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d109      	bne.n	80079f4 <HAL_TIM_PWM_Start+0x24>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	bf14      	ite	ne
 80079ec:	2301      	movne	r3, #1
 80079ee:	2300      	moveq	r3, #0
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	e03c      	b.n	8007a6e <HAL_TIM_PWM_Start+0x9e>
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	2b04      	cmp	r3, #4
 80079f8:	d109      	bne.n	8007a0e <HAL_TIM_PWM_Start+0x3e>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	bf14      	ite	ne
 8007a06:	2301      	movne	r3, #1
 8007a08:	2300      	moveq	r3, #0
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	e02f      	b.n	8007a6e <HAL_TIM_PWM_Start+0x9e>
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	2b08      	cmp	r3, #8
 8007a12:	d109      	bne.n	8007a28 <HAL_TIM_PWM_Start+0x58>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a1a:	b2db      	uxtb	r3, r3
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	bf14      	ite	ne
 8007a20:	2301      	movne	r3, #1
 8007a22:	2300      	moveq	r3, #0
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	e022      	b.n	8007a6e <HAL_TIM_PWM_Start+0x9e>
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	2b0c      	cmp	r3, #12
 8007a2c:	d109      	bne.n	8007a42 <HAL_TIM_PWM_Start+0x72>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	bf14      	ite	ne
 8007a3a:	2301      	movne	r3, #1
 8007a3c:	2300      	moveq	r3, #0
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	e015      	b.n	8007a6e <HAL_TIM_PWM_Start+0x9e>
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	2b10      	cmp	r3, #16
 8007a46:	d109      	bne.n	8007a5c <HAL_TIM_PWM_Start+0x8c>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	bf14      	ite	ne
 8007a54:	2301      	movne	r3, #1
 8007a56:	2300      	moveq	r3, #0
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	e008      	b.n	8007a6e <HAL_TIM_PWM_Start+0x9e>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	bf14      	ite	ne
 8007a68:	2301      	movne	r3, #1
 8007a6a:	2300      	moveq	r3, #0
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e092      	b.n	8007b9c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d104      	bne.n	8007a86 <HAL_TIM_PWM_Start+0xb6>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2202      	movs	r2, #2
 8007a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a84:	e023      	b.n	8007ace <HAL_TIM_PWM_Start+0xfe>
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2b04      	cmp	r3, #4
 8007a8a:	d104      	bne.n	8007a96 <HAL_TIM_PWM_Start+0xc6>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2202      	movs	r2, #2
 8007a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a94:	e01b      	b.n	8007ace <HAL_TIM_PWM_Start+0xfe>
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b08      	cmp	r3, #8
 8007a9a:	d104      	bne.n	8007aa6 <HAL_TIM_PWM_Start+0xd6>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aa4:	e013      	b.n	8007ace <HAL_TIM_PWM_Start+0xfe>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b0c      	cmp	r3, #12
 8007aaa:	d104      	bne.n	8007ab6 <HAL_TIM_PWM_Start+0xe6>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2202      	movs	r2, #2
 8007ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ab4:	e00b      	b.n	8007ace <HAL_TIM_PWM_Start+0xfe>
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b10      	cmp	r3, #16
 8007aba:	d104      	bne.n	8007ac6 <HAL_TIM_PWM_Start+0xf6>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ac4:	e003      	b.n	8007ace <HAL_TIM_PWM_Start+0xfe>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2202      	movs	r2, #2
 8007aca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	6839      	ldr	r1, [r7, #0]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f000 ff9a 	bl	8008a10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a30      	ldr	r2, [pc, #192]	@ (8007ba4 <HAL_TIM_PWM_Start+0x1d4>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d004      	beq.n	8007af0 <HAL_TIM_PWM_Start+0x120>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a2f      	ldr	r2, [pc, #188]	@ (8007ba8 <HAL_TIM_PWM_Start+0x1d8>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d101      	bne.n	8007af4 <HAL_TIM_PWM_Start+0x124>
 8007af0:	2301      	movs	r3, #1
 8007af2:	e000      	b.n	8007af6 <HAL_TIM_PWM_Start+0x126>
 8007af4:	2300      	movs	r3, #0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d007      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a25      	ldr	r2, [pc, #148]	@ (8007ba4 <HAL_TIM_PWM_Start+0x1d4>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d022      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b1c:	d01d      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a22      	ldr	r2, [pc, #136]	@ (8007bac <HAL_TIM_PWM_Start+0x1dc>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d018      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a20      	ldr	r2, [pc, #128]	@ (8007bb0 <HAL_TIM_PWM_Start+0x1e0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d013      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a1f      	ldr	r2, [pc, #124]	@ (8007bb4 <HAL_TIM_PWM_Start+0x1e4>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d00e      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a19      	ldr	r2, [pc, #100]	@ (8007ba8 <HAL_TIM_PWM_Start+0x1d8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d009      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007bb8 <HAL_TIM_PWM_Start+0x1e8>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d004      	beq.n	8007b5a <HAL_TIM_PWM_Start+0x18a>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a19      	ldr	r2, [pc, #100]	@ (8007bbc <HAL_TIM_PWM_Start+0x1ec>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d115      	bne.n	8007b86 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	689a      	ldr	r2, [r3, #8]
 8007b60:	4b17      	ldr	r3, [pc, #92]	@ (8007bc0 <HAL_TIM_PWM_Start+0x1f0>)
 8007b62:	4013      	ands	r3, r2
 8007b64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2b06      	cmp	r3, #6
 8007b6a:	d015      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1c8>
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b72:	d011      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f042 0201 	orr.w	r2, r2, #1
 8007b82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b84:	e008      	b.n	8007b98 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f042 0201 	orr.w	r2, r2, #1
 8007b94:	601a      	str	r2, [r3, #0]
 8007b96:	e000      	b.n	8007b9a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3710      	adds	r7, #16
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}
 8007ba4:	40010000 	.word	0x40010000
 8007ba8:	40010400 	.word	0x40010400
 8007bac:	40000400 	.word	0x40000400
 8007bb0:	40000800 	.word	0x40000800
 8007bb4:	40000c00 	.word	0x40000c00
 8007bb8:	40014000 	.word	0x40014000
 8007bbc:	40001800 	.word	0x40001800
 8007bc0:	00010007 	.word	0x00010007

08007bc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	f003 0302 	and.w	r3, r3, #2
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d020      	beq.n	8007c28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f003 0302 	and.w	r3, r3, #2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01b      	beq.n	8007c28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f06f 0202 	mvn.w	r2, #2
 8007bf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699b      	ldr	r3, [r3, #24]
 8007c06:	f003 0303 	and.w	r3, r3, #3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d003      	beq.n	8007c16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 fb42 	bl	8008298 <HAL_TIM_IC_CaptureCallback>
 8007c14:	e005      	b.n	8007c22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f000 fb34 	bl	8008284 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 fb45 	bl	80082ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	f003 0304 	and.w	r3, r3, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d020      	beq.n	8007c74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f003 0304 	and.w	r3, r3, #4
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d01b      	beq.n	8007c74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f06f 0204 	mvn.w	r2, #4
 8007c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2202      	movs	r2, #2
 8007c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 fb1c 	bl	8008298 <HAL_TIM_IC_CaptureCallback>
 8007c60:	e005      	b.n	8007c6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 fb0e 	bl	8008284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 fb1f 	bl	80082ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	f003 0308 	and.w	r3, r3, #8
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d020      	beq.n	8007cc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	f003 0308 	and.w	r3, r3, #8
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d01b      	beq.n	8007cc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f06f 0208 	mvn.w	r2, #8
 8007c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2204      	movs	r2, #4
 8007c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	69db      	ldr	r3, [r3, #28]
 8007c9e:	f003 0303 	and.w	r3, r3, #3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d003      	beq.n	8007cae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 faf6 	bl	8008298 <HAL_TIM_IC_CaptureCallback>
 8007cac:	e005      	b.n	8007cba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fae8 	bl	8008284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 faf9 	bl	80082ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	f003 0310 	and.w	r3, r3, #16
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d020      	beq.n	8007d0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f003 0310 	and.w	r3, r3, #16
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d01b      	beq.n	8007d0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f06f 0210 	mvn.w	r2, #16
 8007cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2208      	movs	r2, #8
 8007ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	69db      	ldr	r3, [r3, #28]
 8007cea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d003      	beq.n	8007cfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fad0 	bl	8008298 <HAL_TIM_IC_CaptureCallback>
 8007cf8:	e005      	b.n	8007d06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 fac2 	bl	8008284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 fad3 	bl	80082ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00c      	beq.n	8007d30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f003 0301 	and.w	r3, r3, #1
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d007      	beq.n	8007d30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f06f 0201 	mvn.w	r2, #1
 8007d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7fc faf6 	bl	800431c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d104      	bne.n	8007d44 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00c      	beq.n	8007d5e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d007      	beq.n	8007d5e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 ff95 	bl	8008c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00c      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d007      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 ff8d 	bl	8008c9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00c      	beq.n	8007da6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 fa8d 	bl	80082c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00c      	beq.n	8007dca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f003 0320 	and.w	r3, r3, #32
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d007      	beq.n	8007dca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f06f 0220 	mvn.w	r2, #32
 8007dc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 ff55 	bl	8008c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007dca:	bf00      	nop
 8007dcc:	3710      	adds	r7, #16
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
	...

08007dd4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007de0:	2300      	movs	r3, #0
 8007de2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d101      	bne.n	8007df2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007dee:	2302      	movs	r3, #2
 8007df0:	e066      	b.n	8007ec0 <HAL_TIM_OC_ConfigChannel+0xec>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b14      	cmp	r3, #20
 8007dfe:	d857      	bhi.n	8007eb0 <HAL_TIM_OC_ConfigChannel+0xdc>
 8007e00:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e06:	bf00      	nop
 8007e08:	08007e5d 	.word	0x08007e5d
 8007e0c:	08007eb1 	.word	0x08007eb1
 8007e10:	08007eb1 	.word	0x08007eb1
 8007e14:	08007eb1 	.word	0x08007eb1
 8007e18:	08007e6b 	.word	0x08007e6b
 8007e1c:	08007eb1 	.word	0x08007eb1
 8007e20:	08007eb1 	.word	0x08007eb1
 8007e24:	08007eb1 	.word	0x08007eb1
 8007e28:	08007e79 	.word	0x08007e79
 8007e2c:	08007eb1 	.word	0x08007eb1
 8007e30:	08007eb1 	.word	0x08007eb1
 8007e34:	08007eb1 	.word	0x08007eb1
 8007e38:	08007e87 	.word	0x08007e87
 8007e3c:	08007eb1 	.word	0x08007eb1
 8007e40:	08007eb1 	.word	0x08007eb1
 8007e44:	08007eb1 	.word	0x08007eb1
 8007e48:	08007e95 	.word	0x08007e95
 8007e4c:	08007eb1 	.word	0x08007eb1
 8007e50:	08007eb1 	.word	0x08007eb1
 8007e54:	08007eb1 	.word	0x08007eb1
 8007e58:	08007ea3 	.word	0x08007ea3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	68b9      	ldr	r1, [r7, #8]
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 fadc 	bl	8008420 <TIM_OC1_SetConfig>
      break;
 8007e68:	e025      	b.n	8007eb6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68b9      	ldr	r1, [r7, #8]
 8007e70:	4618      	mov	r0, r3
 8007e72:	f000 fb47 	bl	8008504 <TIM_OC2_SetConfig>
      break;
 8007e76:	e01e      	b.n	8007eb6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	68b9      	ldr	r1, [r7, #8]
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 fbb8 	bl	80085f4 <TIM_OC3_SetConfig>
      break;
 8007e84:	e017      	b.n	8007eb6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68b9      	ldr	r1, [r7, #8]
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f000 fc27 	bl	80086e0 <TIM_OC4_SetConfig>
      break;
 8007e92:	e010      	b.n	8007eb6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68b9      	ldr	r1, [r7, #8]
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f000 fc78 	bl	8008790 <TIM_OC5_SetConfig>
      break;
 8007ea0:	e009      	b.n	8007eb6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68b9      	ldr	r1, [r7, #8]
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f000 fcc3 	bl	8008834 <TIM_OC6_SetConfig>
      break;
 8007eae:	e002      	b.n	8007eb6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	75fb      	strb	r3, [r7, #23]
      break;
 8007eb4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3718      	adds	r7, #24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d101      	bne.n	8007ee6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ee2:	2302      	movs	r3, #2
 8007ee4:	e0ff      	b.n	80080e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2b14      	cmp	r3, #20
 8007ef2:	f200 80f0 	bhi.w	80080d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8007efc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007efc:	08007f51 	.word	0x08007f51
 8007f00:	080080d7 	.word	0x080080d7
 8007f04:	080080d7 	.word	0x080080d7
 8007f08:	080080d7 	.word	0x080080d7
 8007f0c:	08007f91 	.word	0x08007f91
 8007f10:	080080d7 	.word	0x080080d7
 8007f14:	080080d7 	.word	0x080080d7
 8007f18:	080080d7 	.word	0x080080d7
 8007f1c:	08007fd3 	.word	0x08007fd3
 8007f20:	080080d7 	.word	0x080080d7
 8007f24:	080080d7 	.word	0x080080d7
 8007f28:	080080d7 	.word	0x080080d7
 8007f2c:	08008013 	.word	0x08008013
 8007f30:	080080d7 	.word	0x080080d7
 8007f34:	080080d7 	.word	0x080080d7
 8007f38:	080080d7 	.word	0x080080d7
 8007f3c:	08008055 	.word	0x08008055
 8007f40:	080080d7 	.word	0x080080d7
 8007f44:	080080d7 	.word	0x080080d7
 8007f48:	080080d7 	.word	0x080080d7
 8007f4c:	08008095 	.word	0x08008095
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68b9      	ldr	r1, [r7, #8]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 fa62 	bl	8008420 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699a      	ldr	r2, [r3, #24]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f042 0208 	orr.w	r2, r2, #8
 8007f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	699a      	ldr	r2, [r3, #24]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0204 	bic.w	r2, r2, #4
 8007f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6999      	ldr	r1, [r3, #24]
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	691a      	ldr	r2, [r3, #16]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	619a      	str	r2, [r3, #24]
      break;
 8007f8e:	e0a5      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68b9      	ldr	r1, [r7, #8]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f000 fab4 	bl	8008504 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	699a      	ldr	r2, [r3, #24]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007faa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	699a      	ldr	r2, [r3, #24]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6999      	ldr	r1, [r3, #24]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	021a      	lsls	r2, r3, #8
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	619a      	str	r2, [r3, #24]
      break;
 8007fd0:	e084      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68b9      	ldr	r1, [r7, #8]
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f000 fb0b 	bl	80085f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69da      	ldr	r2, [r3, #28]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f042 0208 	orr.w	r2, r2, #8
 8007fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	69da      	ldr	r2, [r3, #28]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0204 	bic.w	r2, r2, #4
 8007ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69d9      	ldr	r1, [r3, #28]
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	691a      	ldr	r2, [r3, #16]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	430a      	orrs	r2, r1
 800800e:	61da      	str	r2, [r3, #28]
      break;
 8008010:	e064      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68b9      	ldr	r1, [r7, #8]
 8008018:	4618      	mov	r0, r3
 800801a:	f000 fb61 	bl	80086e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69da      	ldr	r2, [r3, #28]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800802c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	69da      	ldr	r2, [r3, #28]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800803c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	69d9      	ldr	r1, [r3, #28]
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	021a      	lsls	r2, r3, #8
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	430a      	orrs	r2, r1
 8008050:	61da      	str	r2, [r3, #28]
      break;
 8008052:	e043      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68b9      	ldr	r1, [r7, #8]
 800805a:	4618      	mov	r0, r3
 800805c:	f000 fb98 	bl	8008790 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f042 0208 	orr.w	r2, r2, #8
 800806e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f022 0204 	bic.w	r2, r2, #4
 800807e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	691a      	ldr	r2, [r3, #16]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008092:	e023      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	4618      	mov	r0, r3
 800809c:	f000 fbca 	bl	8008834 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	021a      	lsls	r2, r3, #8
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80080d4:	e002      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	75fb      	strb	r3, [r7, #23]
      break;
 80080da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80080e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3718      	adds	r7, #24
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop

080080f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080fa:	2300      	movs	r3, #0
 80080fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008104:	2b01      	cmp	r3, #1
 8008106:	d101      	bne.n	800810c <HAL_TIM_ConfigClockSource+0x1c>
 8008108:	2302      	movs	r3, #2
 800810a:	e0b4      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x186>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	4b56      	ldr	r3, [pc, #344]	@ (8008280 <HAL_TIM_ConfigClockSource+0x190>)
 8008128:	4013      	ands	r3, r2
 800812a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008132:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68ba      	ldr	r2, [r7, #8]
 800813a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008144:	d03e      	beq.n	80081c4 <HAL_TIM_ConfigClockSource+0xd4>
 8008146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800814a:	f200 8087 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x16c>
 800814e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008152:	f000 8086 	beq.w	8008262 <HAL_TIM_ConfigClockSource+0x172>
 8008156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800815a:	d87f      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 800815c:	2b70      	cmp	r3, #112	@ 0x70
 800815e:	d01a      	beq.n	8008196 <HAL_TIM_ConfigClockSource+0xa6>
 8008160:	2b70      	cmp	r3, #112	@ 0x70
 8008162:	d87b      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 8008164:	2b60      	cmp	r3, #96	@ 0x60
 8008166:	d050      	beq.n	800820a <HAL_TIM_ConfigClockSource+0x11a>
 8008168:	2b60      	cmp	r3, #96	@ 0x60
 800816a:	d877      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 800816c:	2b50      	cmp	r3, #80	@ 0x50
 800816e:	d03c      	beq.n	80081ea <HAL_TIM_ConfigClockSource+0xfa>
 8008170:	2b50      	cmp	r3, #80	@ 0x50
 8008172:	d873      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 8008174:	2b40      	cmp	r3, #64	@ 0x40
 8008176:	d058      	beq.n	800822a <HAL_TIM_ConfigClockSource+0x13a>
 8008178:	2b40      	cmp	r3, #64	@ 0x40
 800817a:	d86f      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 800817c:	2b30      	cmp	r3, #48	@ 0x30
 800817e:	d064      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15a>
 8008180:	2b30      	cmp	r3, #48	@ 0x30
 8008182:	d86b      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 8008184:	2b20      	cmp	r3, #32
 8008186:	d060      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15a>
 8008188:	2b20      	cmp	r3, #32
 800818a:	d867      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
 800818c:	2b00      	cmp	r3, #0
 800818e:	d05c      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15a>
 8008190:	2b10      	cmp	r3, #16
 8008192:	d05a      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15a>
 8008194:	e062      	b.n	800825c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081a6:	f000 fc13 	bl	80089d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80081b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	609a      	str	r2, [r3, #8]
      break;
 80081c2:	e04f      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081d4:	f000 fbfc 	bl	80089d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689a      	ldr	r2, [r3, #8]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80081e6:	609a      	str	r2, [r3, #8]
      break;
 80081e8:	e03c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081f6:	461a      	mov	r2, r3
 80081f8:	f000 fb70 	bl	80088dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2150      	movs	r1, #80	@ 0x50
 8008202:	4618      	mov	r0, r3
 8008204:	f000 fbc9 	bl	800899a <TIM_ITRx_SetConfig>
      break;
 8008208:	e02c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008216:	461a      	mov	r2, r3
 8008218:	f000 fb8f 	bl	800893a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2160      	movs	r1, #96	@ 0x60
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fbb9 	bl	800899a <TIM_ITRx_SetConfig>
      break;
 8008228:	e01c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008236:	461a      	mov	r2, r3
 8008238:	f000 fb50 	bl	80088dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2140      	movs	r1, #64	@ 0x40
 8008242:	4618      	mov	r0, r3
 8008244:	f000 fba9 	bl	800899a <TIM_ITRx_SetConfig>
      break;
 8008248:	e00c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4619      	mov	r1, r3
 8008254:	4610      	mov	r0, r2
 8008256:	f000 fba0 	bl	800899a <TIM_ITRx_SetConfig>
      break;
 800825a:	e003      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	73fb      	strb	r3, [r7, #15]
      break;
 8008260:	e000      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008262:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008274:	7bfb      	ldrb	r3, [r7, #15]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	fffeff88 	.word	0xfffeff88

08008284 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800828c:	bf00      	nop
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082a0:	bf00      	nop
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082b4:	bf00      	nop
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	4a43      	ldr	r2, [pc, #268]	@ (80083f4 <TIM_Base_SetConfig+0x120>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d013      	beq.n	8008314 <TIM_Base_SetConfig+0x40>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082f2:	d00f      	beq.n	8008314 <TIM_Base_SetConfig+0x40>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	4a40      	ldr	r2, [pc, #256]	@ (80083f8 <TIM_Base_SetConfig+0x124>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d00b      	beq.n	8008314 <TIM_Base_SetConfig+0x40>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	4a3f      	ldr	r2, [pc, #252]	@ (80083fc <TIM_Base_SetConfig+0x128>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d007      	beq.n	8008314 <TIM_Base_SetConfig+0x40>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a3e      	ldr	r2, [pc, #248]	@ (8008400 <TIM_Base_SetConfig+0x12c>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d003      	beq.n	8008314 <TIM_Base_SetConfig+0x40>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a3d      	ldr	r2, [pc, #244]	@ (8008404 <TIM_Base_SetConfig+0x130>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d108      	bne.n	8008326 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800831a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	4313      	orrs	r3, r2
 8008324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a32      	ldr	r2, [pc, #200]	@ (80083f4 <TIM_Base_SetConfig+0x120>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d02b      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008334:	d027      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4a2f      	ldr	r2, [pc, #188]	@ (80083f8 <TIM_Base_SetConfig+0x124>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d023      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	4a2e      	ldr	r2, [pc, #184]	@ (80083fc <TIM_Base_SetConfig+0x128>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d01f      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a2d      	ldr	r2, [pc, #180]	@ (8008400 <TIM_Base_SetConfig+0x12c>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d01b      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a2c      	ldr	r2, [pc, #176]	@ (8008404 <TIM_Base_SetConfig+0x130>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d017      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a2b      	ldr	r2, [pc, #172]	@ (8008408 <TIM_Base_SetConfig+0x134>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d013      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a2a      	ldr	r2, [pc, #168]	@ (800840c <TIM_Base_SetConfig+0x138>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d00f      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a29      	ldr	r2, [pc, #164]	@ (8008410 <TIM_Base_SetConfig+0x13c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d00b      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a28      	ldr	r2, [pc, #160]	@ (8008414 <TIM_Base_SetConfig+0x140>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d007      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a27      	ldr	r2, [pc, #156]	@ (8008418 <TIM_Base_SetConfig+0x144>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d003      	beq.n	8008386 <TIM_Base_SetConfig+0xb2>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a26      	ldr	r2, [pc, #152]	@ (800841c <TIM_Base_SetConfig+0x148>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d108      	bne.n	8008398 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800838c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	4313      	orrs	r3, r2
 8008396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	689a      	ldr	r2, [r3, #8]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a0e      	ldr	r2, [pc, #56]	@ (80083f4 <TIM_Base_SetConfig+0x120>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d003      	beq.n	80083c6 <TIM_Base_SetConfig+0xf2>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a10      	ldr	r2, [pc, #64]	@ (8008404 <TIM_Base_SetConfig+0x130>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d103      	bne.n	80083ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	691a      	ldr	r2, [r3, #16]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f043 0204 	orr.w	r2, r3, #4
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2201      	movs	r2, #1
 80083de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	601a      	str	r2, [r3, #0]
}
 80083e6:	bf00      	nop
 80083e8:	3714      	adds	r7, #20
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	40010000 	.word	0x40010000
 80083f8:	40000400 	.word	0x40000400
 80083fc:	40000800 	.word	0x40000800
 8008400:	40000c00 	.word	0x40000c00
 8008404:	40010400 	.word	0x40010400
 8008408:	40014000 	.word	0x40014000
 800840c:	40014400 	.word	0x40014400
 8008410:	40014800 	.word	0x40014800
 8008414:	40001800 	.word	0x40001800
 8008418:	40001c00 	.word	0x40001c00
 800841c:	40002000 	.word	0x40002000

08008420 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	f023 0201 	bic.w	r2, r3, #1
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	4b2b      	ldr	r3, [pc, #172]	@ (80084f8 <TIM_OC1_SetConfig+0xd8>)
 800844c:	4013      	ands	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f023 0303 	bic.w	r3, r3, #3
 8008456:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	4313      	orrs	r3, r2
 8008460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	f023 0302 	bic.w	r3, r3, #2
 8008468:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	4313      	orrs	r3, r2
 8008472:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a21      	ldr	r2, [pc, #132]	@ (80084fc <TIM_OC1_SetConfig+0xdc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d003      	beq.n	8008484 <TIM_OC1_SetConfig+0x64>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a20      	ldr	r2, [pc, #128]	@ (8008500 <TIM_OC1_SetConfig+0xe0>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d10c      	bne.n	800849e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	f023 0308 	bic.w	r3, r3, #8
 800848a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	4313      	orrs	r3, r2
 8008494:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f023 0304 	bic.w	r3, r3, #4
 800849c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4a16      	ldr	r2, [pc, #88]	@ (80084fc <TIM_OC1_SetConfig+0xdc>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d003      	beq.n	80084ae <TIM_OC1_SetConfig+0x8e>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a15      	ldr	r2, [pc, #84]	@ (8008500 <TIM_OC1_SetConfig+0xe0>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d111      	bne.n	80084d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80084bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	695b      	ldr	r3, [r3, #20]
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	4313      	orrs	r3, r2
 80084c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	699b      	ldr	r3, [r3, #24]
 80084cc:	693a      	ldr	r2, [r7, #16]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	693a      	ldr	r2, [r7, #16]
 80084d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	621a      	str	r2, [r3, #32]
}
 80084ec:	bf00      	nop
 80084ee:	371c      	adds	r7, #28
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	fffeff8f 	.word	0xfffeff8f
 80084fc:	40010000 	.word	0x40010000
 8008500:	40010400 	.word	0x40010400

08008504 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008504:	b480      	push	{r7}
 8008506:	b087      	sub	sp, #28
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a1b      	ldr	r3, [r3, #32]
 8008518:	f023 0210 	bic.w	r2, r3, #16
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	699b      	ldr	r3, [r3, #24]
 800852a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	4b2e      	ldr	r3, [pc, #184]	@ (80085e8 <TIM_OC2_SetConfig+0xe4>)
 8008530:	4013      	ands	r3, r2
 8008532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800853a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	021b      	lsls	r3, r3, #8
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	4313      	orrs	r3, r2
 8008546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	f023 0320 	bic.w	r3, r3, #32
 800854e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	011b      	lsls	r3, r3, #4
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	4313      	orrs	r3, r2
 800855a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a23      	ldr	r2, [pc, #140]	@ (80085ec <TIM_OC2_SetConfig+0xe8>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d003      	beq.n	800856c <TIM_OC2_SetConfig+0x68>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a22      	ldr	r2, [pc, #136]	@ (80085f0 <TIM_OC2_SetConfig+0xec>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d10d      	bne.n	8008588 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	011b      	lsls	r3, r3, #4
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008586:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a18      	ldr	r2, [pc, #96]	@ (80085ec <TIM_OC2_SetConfig+0xe8>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d003      	beq.n	8008598 <TIM_OC2_SetConfig+0x94>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a17      	ldr	r2, [pc, #92]	@ (80085f0 <TIM_OC2_SetConfig+0xec>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d113      	bne.n	80085c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800859e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80085a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	4313      	orrs	r3, r2
 80085be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	621a      	str	r2, [r3, #32]
}
 80085da:	bf00      	nop
 80085dc:	371c      	adds	r7, #28
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	feff8fff 	.word	0xfeff8fff
 80085ec:	40010000 	.word	0x40010000
 80085f0:	40010400 	.word	0x40010400

080085f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a1b      	ldr	r3, [r3, #32]
 8008608:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	4b2d      	ldr	r3, [pc, #180]	@ (80086d4 <TIM_OC3_SetConfig+0xe0>)
 8008620:	4013      	ands	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f023 0303 	bic.w	r3, r3, #3
 800862a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	4313      	orrs	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800863c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	021b      	lsls	r3, r3, #8
 8008644:	697a      	ldr	r2, [r7, #20]
 8008646:	4313      	orrs	r3, r2
 8008648:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a22      	ldr	r2, [pc, #136]	@ (80086d8 <TIM_OC3_SetConfig+0xe4>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d003      	beq.n	800865a <TIM_OC3_SetConfig+0x66>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a21      	ldr	r2, [pc, #132]	@ (80086dc <TIM_OC3_SetConfig+0xe8>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d10d      	bne.n	8008676 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008660:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	021b      	lsls	r3, r3, #8
 8008668:	697a      	ldr	r2, [r7, #20]
 800866a:	4313      	orrs	r3, r2
 800866c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a17      	ldr	r2, [pc, #92]	@ (80086d8 <TIM_OC3_SetConfig+0xe4>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d003      	beq.n	8008686 <TIM_OC3_SetConfig+0x92>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4a16      	ldr	r2, [pc, #88]	@ (80086dc <TIM_OC3_SetConfig+0xe8>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d113      	bne.n	80086ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800868c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008694:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	011b      	lsls	r3, r3, #4
 800869c:	693a      	ldr	r2, [r7, #16]
 800869e:	4313      	orrs	r3, r2
 80086a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	699b      	ldr	r3, [r3, #24]
 80086a6:	011b      	lsls	r3, r3, #4
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	693a      	ldr	r2, [r7, #16]
 80086b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	685a      	ldr	r2, [r3, #4]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	621a      	str	r2, [r3, #32]
}
 80086c8:	bf00      	nop
 80086ca:	371c      	adds	r7, #28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr
 80086d4:	fffeff8f 	.word	0xfffeff8f
 80086d8:	40010000 	.word	0x40010000
 80086dc:	40010400 	.word	0x40010400

080086e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b087      	sub	sp, #28
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6a1b      	ldr	r3, [r3, #32]
 80086f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	69db      	ldr	r3, [r3, #28]
 8008706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008708:	68fa      	ldr	r2, [r7, #12]
 800870a:	4b1e      	ldr	r3, [pc, #120]	@ (8008784 <TIM_OC4_SetConfig+0xa4>)
 800870c:	4013      	ands	r3, r2
 800870e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008716:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	021b      	lsls	r3, r3, #8
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	4313      	orrs	r3, r2
 8008722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800872a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	031b      	lsls	r3, r3, #12
 8008732:	693a      	ldr	r2, [r7, #16]
 8008734:	4313      	orrs	r3, r2
 8008736:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	4a13      	ldr	r2, [pc, #76]	@ (8008788 <TIM_OC4_SetConfig+0xa8>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d003      	beq.n	8008748 <TIM_OC4_SetConfig+0x68>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4a12      	ldr	r2, [pc, #72]	@ (800878c <TIM_OC4_SetConfig+0xac>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d109      	bne.n	800875c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800874e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	695b      	ldr	r3, [r3, #20]
 8008754:	019b      	lsls	r3, r3, #6
 8008756:	697a      	ldr	r2, [r7, #20]
 8008758:	4313      	orrs	r3, r2
 800875a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	697a      	ldr	r2, [r7, #20]
 8008760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	685a      	ldr	r2, [r3, #4]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	693a      	ldr	r2, [r7, #16]
 8008774:	621a      	str	r2, [r3, #32]
}
 8008776:	bf00      	nop
 8008778:	371c      	adds	r7, #28
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	feff8fff 	.word	0xfeff8fff
 8008788:	40010000 	.word	0x40010000
 800878c:	40010400 	.word	0x40010400

08008790 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a1b      	ldr	r3, [r3, #32]
 800879e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008828 <TIM_OC5_SetConfig+0x98>)
 80087bc:	4013      	ands	r3, r2
 80087be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80087d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	041b      	lsls	r3, r3, #16
 80087d8:	693a      	ldr	r2, [r7, #16]
 80087da:	4313      	orrs	r3, r2
 80087dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a12      	ldr	r2, [pc, #72]	@ (800882c <TIM_OC5_SetConfig+0x9c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d003      	beq.n	80087ee <TIM_OC5_SetConfig+0x5e>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a11      	ldr	r2, [pc, #68]	@ (8008830 <TIM_OC5_SetConfig+0xa0>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d109      	bne.n	8008802 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	695b      	ldr	r3, [r3, #20]
 80087fa:	021b      	lsls	r3, r3, #8
 80087fc:	697a      	ldr	r2, [r7, #20]
 80087fe:	4313      	orrs	r3, r2
 8008800:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	697a      	ldr	r2, [r7, #20]
 8008806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	693a      	ldr	r2, [r7, #16]
 800881a:	621a      	str	r2, [r3, #32]
}
 800881c:	bf00      	nop
 800881e:	371c      	adds	r7, #28
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	fffeff8f 	.word	0xfffeff8f
 800882c:	40010000 	.word	0x40010000
 8008830:	40010400 	.word	0x40010400

08008834 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008834:	b480      	push	{r7}
 8008836:	b087      	sub	sp, #28
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a1b      	ldr	r3, [r3, #32]
 8008848:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800885a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	4b1c      	ldr	r3, [pc, #112]	@ (80088d0 <TIM_OC6_SetConfig+0x9c>)
 8008860:	4013      	ands	r3, r2
 8008862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	021b      	lsls	r3, r3, #8
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	4313      	orrs	r3, r2
 800886e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008876:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	051b      	lsls	r3, r3, #20
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	4313      	orrs	r3, r2
 8008882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a13      	ldr	r2, [pc, #76]	@ (80088d4 <TIM_OC6_SetConfig+0xa0>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d003      	beq.n	8008894 <TIM_OC6_SetConfig+0x60>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4a12      	ldr	r2, [pc, #72]	@ (80088d8 <TIM_OC6_SetConfig+0xa4>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d109      	bne.n	80088a8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800889a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	695b      	ldr	r3, [r3, #20]
 80088a0:	029b      	lsls	r3, r3, #10
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	68fa      	ldr	r2, [r7, #12]
 80088b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	693a      	ldr	r2, [r7, #16]
 80088c0:	621a      	str	r2, [r3, #32]
}
 80088c2:	bf00      	nop
 80088c4:	371c      	adds	r7, #28
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	feff8fff 	.word	0xfeff8fff
 80088d4:	40010000 	.word	0x40010000
 80088d8:	40010400 	.word	0x40010400

080088dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088dc:	b480      	push	{r7}
 80088de:	b087      	sub	sp, #28
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6a1b      	ldr	r3, [r3, #32]
 80088ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	6a1b      	ldr	r3, [r3, #32]
 80088f2:	f023 0201 	bic.w	r2, r3, #1
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	011b      	lsls	r3, r3, #4
 800890c:	693a      	ldr	r2, [r7, #16]
 800890e:	4313      	orrs	r3, r2
 8008910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	f023 030a 	bic.w	r3, r3, #10
 8008918:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800891a:	697a      	ldr	r2, [r7, #20]
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	621a      	str	r2, [r3, #32]
}
 800892e:	bf00      	nop
 8008930:	371c      	adds	r7, #28
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800893a:	b480      	push	{r7}
 800893c:	b087      	sub	sp, #28
 800893e:	af00      	add	r7, sp, #0
 8008940:	60f8      	str	r0, [r7, #12]
 8008942:	60b9      	str	r1, [r7, #8]
 8008944:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6a1b      	ldr	r3, [r3, #32]
 800894a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6a1b      	ldr	r3, [r3, #32]
 8008950:	f023 0210 	bic.w	r2, r3, #16
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008964:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	031b      	lsls	r3, r3, #12
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	4313      	orrs	r3, r2
 800896e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008976:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	011b      	lsls	r3, r3, #4
 800897c:	697a      	ldr	r2, [r7, #20]
 800897e:	4313      	orrs	r3, r2
 8008980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	697a      	ldr	r2, [r7, #20]
 800898c:	621a      	str	r2, [r3, #32]
}
 800898e:	bf00      	nop
 8008990:	371c      	adds	r7, #28
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800899a:	b480      	push	{r7}
 800899c:	b085      	sub	sp, #20
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
 80089a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089b2:	683a      	ldr	r2, [r7, #0]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	f043 0307 	orr.w	r3, r3, #7
 80089bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	609a      	str	r2, [r3, #8]
}
 80089c4:	bf00      	nop
 80089c6:	3714      	adds	r7, #20
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b087      	sub	sp, #28
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	607a      	str	r2, [r7, #4]
 80089dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	021a      	lsls	r2, r3, #8
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	431a      	orrs	r2, r3
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	4313      	orrs	r3, r2
 80089f8:	697a      	ldr	r2, [r7, #20]
 80089fa:	4313      	orrs	r3, r2
 80089fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	697a      	ldr	r2, [r7, #20]
 8008a02:	609a      	str	r2, [r3, #8]
}
 8008a04:	bf00      	nop
 8008a06:	371c      	adds	r7, #28
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr

08008a10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b087      	sub	sp, #28
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	f003 031f 	and.w	r3, r3, #31
 8008a22:	2201      	movs	r2, #1
 8008a24:	fa02 f303 	lsl.w	r3, r2, r3
 8008a28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6a1a      	ldr	r2, [r3, #32]
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	43db      	mvns	r3, r3
 8008a32:	401a      	ands	r2, r3
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6a1a      	ldr	r2, [r3, #32]
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f003 031f 	and.w	r3, r3, #31
 8008a42:	6879      	ldr	r1, [r7, #4]
 8008a44:	fa01 f303 	lsl.w	r3, r1, r3
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	621a      	str	r2, [r3, #32]
}
 8008a4e:	bf00      	nop
 8008a50:	371c      	adds	r7, #28
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
	...

08008a5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d101      	bne.n	8008a74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a70:	2302      	movs	r3, #2
 8008a72:	e06d      	b.n	8008b50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2202      	movs	r2, #2
 8008a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a30      	ldr	r2, [pc, #192]	@ (8008b5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d004      	beq.n	8008aa8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a2f      	ldr	r2, [pc, #188]	@ (8008b60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d108      	bne.n	8008aba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008aae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ac0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a20      	ldr	r2, [pc, #128]	@ (8008b5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d022      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ae6:	d01d      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a1d      	ldr	r2, [pc, #116]	@ (8008b64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d018      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a1c      	ldr	r2, [pc, #112]	@ (8008b68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d013      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a1a      	ldr	r2, [pc, #104]	@ (8008b6c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d00e      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a15      	ldr	r2, [pc, #84]	@ (8008b60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d009      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a16      	ldr	r2, [pc, #88]	@ (8008b70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d004      	beq.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a15      	ldr	r2, [pc, #84]	@ (8008b74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d10c      	bne.n	8008b3e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	68ba      	ldr	r2, [r7, #8]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68ba      	ldr	r2, [r7, #8]
 8008b3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3714      	adds	r7, #20
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr
 8008b5c:	40010000 	.word	0x40010000
 8008b60:	40010400 	.word	0x40010400
 8008b64:	40000400 	.word	0x40000400
 8008b68:	40000800 	.word	0x40000800
 8008b6c:	40000c00 	.word	0x40000c00
 8008b70:	40014000 	.word	0x40014000
 8008b74:	40001800 	.word	0x40001800

08008b78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d101      	bne.n	8008b94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b90:	2302      	movs	r3, #2
 8008b92:	e065      	b.n	8008c60 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	68db      	ldr	r3, [r3, #12]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	699b      	ldr	r3, [r3, #24]
 8008c08:	041b      	lsls	r3, r3, #16
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a16      	ldr	r2, [pc, #88]	@ (8008c6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d004      	beq.n	8008c22 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a14      	ldr	r2, [pc, #80]	@ (8008c70 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d115      	bne.n	8008c4e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2c:	051b      	lsls	r3, r3, #20
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	69db      	ldr	r3, [r3, #28]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	6a1b      	ldr	r3, [r3, #32]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c5e:	2300      	movs	r3, #0
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3714      	adds	r7, #20
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr
 8008c6c:	40010000 	.word	0x40010000
 8008c70:	40010400 	.word	0x40010400

08008c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c90:	bf00      	nop
 8008c92:	370c      	adds	r7, #12
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr

08008c9c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <memset>:
 8008cb0:	4402      	add	r2, r0
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d100      	bne.n	8008cba <memset+0xa>
 8008cb8:	4770      	bx	lr
 8008cba:	f803 1b01 	strb.w	r1, [r3], #1
 8008cbe:	e7f9      	b.n	8008cb4 <memset+0x4>

08008cc0 <__errno>:
 8008cc0:	4b01      	ldr	r3, [pc, #4]	@ (8008cc8 <__errno+0x8>)
 8008cc2:	6818      	ldr	r0, [r3, #0]
 8008cc4:	4770      	bx	lr
 8008cc6:	bf00      	nop
 8008cc8:	2000000c 	.word	0x2000000c

08008ccc <__libc_init_array>:
 8008ccc:	b570      	push	{r4, r5, r6, lr}
 8008cce:	4d0d      	ldr	r5, [pc, #52]	@ (8008d04 <__libc_init_array+0x38>)
 8008cd0:	4c0d      	ldr	r4, [pc, #52]	@ (8008d08 <__libc_init_array+0x3c>)
 8008cd2:	1b64      	subs	r4, r4, r5
 8008cd4:	10a4      	asrs	r4, r4, #2
 8008cd6:	2600      	movs	r6, #0
 8008cd8:	42a6      	cmp	r6, r4
 8008cda:	d109      	bne.n	8008cf0 <__libc_init_array+0x24>
 8008cdc:	4d0b      	ldr	r5, [pc, #44]	@ (8008d0c <__libc_init_array+0x40>)
 8008cde:	4c0c      	ldr	r4, [pc, #48]	@ (8008d10 <__libc_init_array+0x44>)
 8008ce0:	f000 f9b6 	bl	8009050 <_init>
 8008ce4:	1b64      	subs	r4, r4, r5
 8008ce6:	10a4      	asrs	r4, r4, #2
 8008ce8:	2600      	movs	r6, #0
 8008cea:	42a6      	cmp	r6, r4
 8008cec:	d105      	bne.n	8008cfa <__libc_init_array+0x2e>
 8008cee:	bd70      	pop	{r4, r5, r6, pc}
 8008cf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cf4:	4798      	blx	r3
 8008cf6:	3601      	adds	r6, #1
 8008cf8:	e7ee      	b.n	8008cd8 <__libc_init_array+0xc>
 8008cfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cfe:	4798      	blx	r3
 8008d00:	3601      	adds	r6, #1
 8008d02:	e7f2      	b.n	8008cea <__libc_init_array+0x1e>
 8008d04:	0800af00 	.word	0x0800af00
 8008d08:	0800af00 	.word	0x0800af00
 8008d0c:	0800af00 	.word	0x0800af00
 8008d10:	0800af04 	.word	0x0800af04

08008d14 <atan2f>:
 8008d14:	f000 b828 	b.w	8008d68 <__ieee754_atan2f>

08008d18 <sqrtf>:
 8008d18:	b508      	push	{r3, lr}
 8008d1a:	ed2d 8b02 	vpush	{d8}
 8008d1e:	eeb0 8a40 	vmov.f32	s16, s0
 8008d22:	f000 f81e 	bl	8008d62 <__ieee754_sqrtf>
 8008d26:	eeb4 8a48 	vcmp.f32	s16, s16
 8008d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2e:	d60c      	bvs.n	8008d4a <sqrtf+0x32>
 8008d30:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008d50 <sqrtf+0x38>
 8008d34:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d3c:	d505      	bpl.n	8008d4a <sqrtf+0x32>
 8008d3e:	f7ff ffbf 	bl	8008cc0 <__errno>
 8008d42:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008d46:	2321      	movs	r3, #33	@ 0x21
 8008d48:	6003      	str	r3, [r0, #0]
 8008d4a:	ecbd 8b02 	vpop	{d8}
 8008d4e:	bd08      	pop	{r3, pc}
 8008d50:	00000000 	.word	0x00000000

08008d54 <fabsf>:
 8008d54:	ee10 3a10 	vmov	r3, s0
 8008d58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d5c:	ee00 3a10 	vmov	s0, r3
 8008d60:	4770      	bx	lr

08008d62 <__ieee754_sqrtf>:
 8008d62:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008d66:	4770      	bx	lr

08008d68 <__ieee754_atan2f>:
 8008d68:	ee10 2a90 	vmov	r2, s1
 8008d6c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8008d70:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008d74:	b510      	push	{r4, lr}
 8008d76:	eef0 7a40 	vmov.f32	s15, s0
 8008d7a:	d806      	bhi.n	8008d8a <__ieee754_atan2f+0x22>
 8008d7c:	ee10 0a10 	vmov	r0, s0
 8008d80:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008d84:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008d88:	d904      	bls.n	8008d94 <__ieee754_atan2f+0x2c>
 8008d8a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8008d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8008d92:	bd10      	pop	{r4, pc}
 8008d94:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8008d98:	d103      	bne.n	8008da2 <__ieee754_atan2f+0x3a>
 8008d9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d9e:	f000 b883 	b.w	8008ea8 <atanf>
 8008da2:	1794      	asrs	r4, r2, #30
 8008da4:	f004 0402 	and.w	r4, r4, #2
 8008da8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008dac:	b943      	cbnz	r3, 8008dc0 <__ieee754_atan2f+0x58>
 8008dae:	2c02      	cmp	r4, #2
 8008db0:	d05e      	beq.n	8008e70 <__ieee754_atan2f+0x108>
 8008db2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008e84 <__ieee754_atan2f+0x11c>
 8008db6:	2c03      	cmp	r4, #3
 8008db8:	bf08      	it	eq
 8008dba:	eef0 7a47 	vmoveq.f32	s15, s14
 8008dbe:	e7e6      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008dc0:	b941      	cbnz	r1, 8008dd4 <__ieee754_atan2f+0x6c>
 8008dc2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8008e88 <__ieee754_atan2f+0x120>
 8008dc6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008e8c <__ieee754_atan2f+0x124>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	bfb8      	it	lt
 8008dce:	eef0 7a47 	vmovlt.f32	s15, s14
 8008dd2:	e7dc      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008dd4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008dd8:	d110      	bne.n	8008dfc <__ieee754_atan2f+0x94>
 8008dda:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008dde:	f104 34ff 	add.w	r4, r4, #4294967295
 8008de2:	d107      	bne.n	8008df4 <__ieee754_atan2f+0x8c>
 8008de4:	2c02      	cmp	r4, #2
 8008de6:	d846      	bhi.n	8008e76 <__ieee754_atan2f+0x10e>
 8008de8:	4b29      	ldr	r3, [pc, #164]	@ (8008e90 <__ieee754_atan2f+0x128>)
 8008dea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008dee:	edd3 7a00 	vldr	s15, [r3]
 8008df2:	e7cc      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008df4:	2c02      	cmp	r4, #2
 8008df6:	d841      	bhi.n	8008e7c <__ieee754_atan2f+0x114>
 8008df8:	4b26      	ldr	r3, [pc, #152]	@ (8008e94 <__ieee754_atan2f+0x12c>)
 8008dfa:	e7f6      	b.n	8008dea <__ieee754_atan2f+0x82>
 8008dfc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008e00:	d0df      	beq.n	8008dc2 <__ieee754_atan2f+0x5a>
 8008e02:	1a5b      	subs	r3, r3, r1
 8008e04:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8008e08:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008e0c:	da1a      	bge.n	8008e44 <__ieee754_atan2f+0xdc>
 8008e0e:	2a00      	cmp	r2, #0
 8008e10:	da01      	bge.n	8008e16 <__ieee754_atan2f+0xae>
 8008e12:	313c      	adds	r1, #60	@ 0x3c
 8008e14:	db19      	blt.n	8008e4a <__ieee754_atan2f+0xe2>
 8008e16:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008e1a:	f7ff ff9b 	bl	8008d54 <fabsf>
 8008e1e:	f000 f843 	bl	8008ea8 <atanf>
 8008e22:	eef0 7a40 	vmov.f32	s15, s0
 8008e26:	2c01      	cmp	r4, #1
 8008e28:	d012      	beq.n	8008e50 <__ieee754_atan2f+0xe8>
 8008e2a:	2c02      	cmp	r4, #2
 8008e2c:	d017      	beq.n	8008e5e <__ieee754_atan2f+0xf6>
 8008e2e:	2c00      	cmp	r4, #0
 8008e30:	d0ad      	beq.n	8008d8e <__ieee754_atan2f+0x26>
 8008e32:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008e98 <__ieee754_atan2f+0x130>
 8008e36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e3a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008e9c <__ieee754_atan2f+0x134>
 8008e3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e42:	e7a4      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008e44:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8008e88 <__ieee754_atan2f+0x120>
 8008e48:	e7ed      	b.n	8008e26 <__ieee754_atan2f+0xbe>
 8008e4a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008ea0 <__ieee754_atan2f+0x138>
 8008e4e:	e7ea      	b.n	8008e26 <__ieee754_atan2f+0xbe>
 8008e50:	ee17 3a90 	vmov	r3, s15
 8008e54:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008e58:	ee07 3a90 	vmov	s15, r3
 8008e5c:	e797      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008e5e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008e98 <__ieee754_atan2f+0x130>
 8008e62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e66:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008e9c <__ieee754_atan2f+0x134>
 8008e6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e6e:	e78e      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008e70:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8008e9c <__ieee754_atan2f+0x134>
 8008e74:	e78b      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008e76:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8008ea4 <__ieee754_atan2f+0x13c>
 8008e7a:	e788      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008e7c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8008ea0 <__ieee754_atan2f+0x138>
 8008e80:	e785      	b.n	8008d8e <__ieee754_atan2f+0x26>
 8008e82:	bf00      	nop
 8008e84:	c0490fdb 	.word	0xc0490fdb
 8008e88:	3fc90fdb 	.word	0x3fc90fdb
 8008e8c:	bfc90fdb 	.word	0xbfc90fdb
 8008e90:	0800aecc 	.word	0x0800aecc
 8008e94:	0800aec0 	.word	0x0800aec0
 8008e98:	33bbbd2e 	.word	0x33bbbd2e
 8008e9c:	40490fdb 	.word	0x40490fdb
 8008ea0:	00000000 	.word	0x00000000
 8008ea4:	3f490fdb 	.word	0x3f490fdb

08008ea8 <atanf>:
 8008ea8:	b538      	push	{r3, r4, r5, lr}
 8008eaa:	ee10 5a10 	vmov	r5, s0
 8008eae:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8008eb2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8008eb6:	eef0 7a40 	vmov.f32	s15, s0
 8008eba:	d310      	bcc.n	8008ede <atanf+0x36>
 8008ebc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8008ec0:	d904      	bls.n	8008ecc <atanf+0x24>
 8008ec2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8008eca:	bd38      	pop	{r3, r4, r5, pc}
 8008ecc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8009004 <atanf+0x15c>
 8008ed0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8009008 <atanf+0x160>
 8008ed4:	2d00      	cmp	r5, #0
 8008ed6:	bfc8      	it	gt
 8008ed8:	eef0 7a47 	vmovgt.f32	s15, s14
 8008edc:	e7f3      	b.n	8008ec6 <atanf+0x1e>
 8008ede:	4b4b      	ldr	r3, [pc, #300]	@ (800900c <atanf+0x164>)
 8008ee0:	429c      	cmp	r4, r3
 8008ee2:	d810      	bhi.n	8008f06 <atanf+0x5e>
 8008ee4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8008ee8:	d20a      	bcs.n	8008f00 <atanf+0x58>
 8008eea:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009010 <atanf+0x168>
 8008eee:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ef6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efe:	dce2      	bgt.n	8008ec6 <atanf+0x1e>
 8008f00:	f04f 33ff 	mov.w	r3, #4294967295
 8008f04:	e013      	b.n	8008f2e <atanf+0x86>
 8008f06:	f7ff ff25 	bl	8008d54 <fabsf>
 8008f0a:	4b42      	ldr	r3, [pc, #264]	@ (8009014 <atanf+0x16c>)
 8008f0c:	429c      	cmp	r4, r3
 8008f0e:	d84f      	bhi.n	8008fb0 <atanf+0x108>
 8008f10:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008f14:	429c      	cmp	r4, r3
 8008f16:	d841      	bhi.n	8008f9c <atanf+0xf4>
 8008f18:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008f1c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008f20:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008f24:	2300      	movs	r3, #0
 8008f26:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008f2a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008f2e:	1c5a      	adds	r2, r3, #1
 8008f30:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008f34:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009018 <atanf+0x170>
 8008f38:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800901c <atanf+0x174>
 8008f3c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009020 <atanf+0x178>
 8008f40:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008f44:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008f48:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009024 <atanf+0x17c>
 8008f4c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008f50:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009028 <atanf+0x180>
 8008f54:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008f58:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800902c <atanf+0x184>
 8008f5c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008f60:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009030 <atanf+0x188>
 8008f64:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008f68:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009034 <atanf+0x18c>
 8008f6c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008f70:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009038 <atanf+0x190>
 8008f74:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008f78:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800903c <atanf+0x194>
 8008f7c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008f80:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009040 <atanf+0x198>
 8008f84:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008f88:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008f8c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008f90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008f94:	d121      	bne.n	8008fda <atanf+0x132>
 8008f96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f9a:	e794      	b.n	8008ec6 <atanf+0x1e>
 8008f9c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008fa0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008fa4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008fa8:	2301      	movs	r3, #1
 8008faa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008fae:	e7be      	b.n	8008f2e <atanf+0x86>
 8008fb0:	4b24      	ldr	r3, [pc, #144]	@ (8009044 <atanf+0x19c>)
 8008fb2:	429c      	cmp	r4, r3
 8008fb4:	d80b      	bhi.n	8008fce <atanf+0x126>
 8008fb6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8008fba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fbe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008fc2:	2302      	movs	r3, #2
 8008fc4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008fc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fcc:	e7af      	b.n	8008f2e <atanf+0x86>
 8008fce:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008fd2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e7a9      	b.n	8008f2e <atanf+0x86>
 8008fda:	4a1b      	ldr	r2, [pc, #108]	@ (8009048 <atanf+0x1a0>)
 8008fdc:	491b      	ldr	r1, [pc, #108]	@ (800904c <atanf+0x1a4>)
 8008fde:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008fe2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008fe6:	edd3 6a00 	vldr	s13, [r3]
 8008fea:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008fee:	2d00      	cmp	r5, #0
 8008ff0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008ff4:	edd2 7a00 	vldr	s15, [r2]
 8008ff8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ffc:	bfb8      	it	lt
 8008ffe:	eef1 7a67 	vneglt.f32	s15, s15
 8009002:	e760      	b.n	8008ec6 <atanf+0x1e>
 8009004:	bfc90fdb 	.word	0xbfc90fdb
 8009008:	3fc90fdb 	.word	0x3fc90fdb
 800900c:	3edfffff 	.word	0x3edfffff
 8009010:	7149f2ca 	.word	0x7149f2ca
 8009014:	3f97ffff 	.word	0x3f97ffff
 8009018:	3c8569d7 	.word	0x3c8569d7
 800901c:	3d4bda59 	.word	0x3d4bda59
 8009020:	bd6ef16b 	.word	0xbd6ef16b
 8009024:	3d886b35 	.word	0x3d886b35
 8009028:	3dba2e6e 	.word	0x3dba2e6e
 800902c:	3e124925 	.word	0x3e124925
 8009030:	3eaaaaab 	.word	0x3eaaaaab
 8009034:	bd15a221 	.word	0xbd15a221
 8009038:	bd9d8795 	.word	0xbd9d8795
 800903c:	bde38e38 	.word	0xbde38e38
 8009040:	be4ccccd 	.word	0xbe4ccccd
 8009044:	401bffff 	.word	0x401bffff
 8009048:	0800aee8 	.word	0x0800aee8
 800904c:	0800aed8 	.word	0x0800aed8

08009050 <_init>:
 8009050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009052:	bf00      	nop
 8009054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009056:	bc08      	pop	{r3}
 8009058:	469e      	mov	lr, r3
 800905a:	4770      	bx	lr

0800905c <_fini>:
 800905c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800905e:	bf00      	nop
 8009060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009062:	bc08      	pop	{r3}
 8009064:	469e      	mov	lr, r3
 8009066:	4770      	bx	lr
