#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029ce0d9b250 .scope module, "wishbone_master_testbench" "wishbone_master_testbench" 2 1;
 .timescale 0 0;
P_0000029ce0da1000 .param/l "MEMORY_DEPTH" 1 2 6, +C4<00000000000000000000010000000000>;
v0000029ce0e1bc60_0 .var "i_clk", 0 0;
v0000029ce0e1c8e0_0 .var "i_cmd_stb", 0 0;
v0000029ce0e1c3e0_0 .var "i_cmd_word", 33 0;
v0000029ce0e1b260_0 .var "i_reset", 0 0;
v0000029ce0e1bd00_0 .var "i_wb_ack", 0 0;
v0000029ce0e1c020_0 .var "i_wb_data", 31 0;
v0000029ce0e1c700_0 .var "i_wb_err", 0 0;
v0000029ce0e1bb20_0 .var "i_wb_stall", 0 0;
v0000029ce0e1b300_0 .net "o_cmd_busy", 0 0, v0000029ce0e1c200_0;  1 drivers
v0000029ce0e1c480_0 .net "o_rsp_stb", 0 0, v0000029ce0e1c340_0;  1 drivers
v0000029ce0e1bda0_0 .net "o_rsp_word", 33 0, v0000029ce0e1b580_0;  1 drivers
v0000029ce0e1cb60_0 .net "o_wb_addr", 29 0, L_0000029ce0e1c7a0;  1 drivers
v0000029ce0e1b3a0_0 .net "o_wb_cyc", 0 0, v0000029ce0e1af40_0;  1 drivers
v0000029ce0e1cde0_0 .net "o_wb_data", 31 0, v0000029ce0e1c840_0;  1 drivers
v0000029ce0e1c160_0 .net "o_wb_stb", 0 0, v0000029ce0e1b8a0_0;  1 drivers
v0000029ce0e1cca0_0 .net "o_wb_we", 0 0, v0000029ce0e1b760_0;  1 drivers
L_0000029ce0e1c7a0 .part v0000029ce0e1c0c0_0, 0, 30;
S_0000029ce0da1340 .scope module, "master" "wishbone_master" 2 44, 3 34 0, S_0000029ce0d9b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_cmd_stb";
    .port_info 3 /INPUT 34 "i_cmd_word";
    .port_info 4 /OUTPUT 1 "o_cmd_busy";
    .port_info 5 /OUTPUT 1 "o_rsp_stb";
    .port_info 6 /OUTPUT 34 "o_rsp_word";
    .port_info 7 /INPUT 1 "i_wb_err";
    .port_info 8 /INPUT 1 "i_wb_stall";
    .port_info 9 /INPUT 1 "i_wb_ack";
    .port_info 10 /INPUT 32 "i_wb_data";
    .port_info 11 /OUTPUT 1 "o_wb_cyc";
    .port_info 12 /OUTPUT 1 "o_wb_stb";
    .port_info 13 /OUTPUT 32 "o_wb_addr";
    .port_info 14 /OUTPUT 1 "o_wb_we";
    .port_info 15 /OUTPUT 32 "o_wb_data";
L_0000029ce0dadaf0 .functor AND 1, v0000029ce0e1c8e0_0, L_0000029ce0e1b800, C4<1>, C4<1>;
L_0000029ce0dacc80 .functor AND 1, v0000029ce0e1c8e0_0, L_0000029ce0e1bee0, C4<1>, C4<1>;
L_0000029ce0e60118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029ce0dace40 .functor XNOR 1, L_0000029ce0e1bf80, L_0000029ce0e60118, C4<0>, C4<0>;
L_0000029ce0dacf20 .functor AND 1, v0000029ce0e1c8e0_0, L_0000029ce0dace40, C4<1>, C4<1>;
L_0000029ce0ea87e0 .functor AND 1, v0000029ce0e1c8e0_0, L_0000029ce0e1c2a0, C4<1>, C4<1>;
L_0000029ce0ea8c40 .functor AND 1, v0000029ce0e1c8e0_0, L_0000029ce0e1c660, C4<1>, C4<1>;
v0000029ce0da2b80_0 .net *"_ivl_1", 1 0, L_0000029ce0e1bbc0;  1 drivers
L_0000029ce0e600d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029ce0da3580_0 .net/2u *"_ivl_10", 1 0, L_0000029ce0e600d0;  1 drivers
v0000029ce0da31c0_0 .net *"_ivl_12", 0 0, L_0000029ce0e1bee0;  1 drivers
v0000029ce0da2c20_0 .net *"_ivl_17", 0 0, L_0000029ce0e1bf80;  1 drivers
v0000029ce0da3260_0 .net/2u *"_ivl_18", 0 0, L_0000029ce0e60118;  1 drivers
L_0000029ce0e60088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029ce0da3800_0 .net/2u *"_ivl_2", 1 0, L_0000029ce0e60088;  1 drivers
v0000029ce0da2d60_0 .net *"_ivl_20", 0 0, L_0000029ce0dace40;  1 drivers
v0000029ce0da3940_0 .net *"_ivl_25", 1 0, L_0000029ce0e1c5c0;  1 drivers
L_0000029ce0e60160 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029ce0da3620_0 .net/2u *"_ivl_26", 1 0, L_0000029ce0e60160;  1 drivers
v0000029ce0da3300_0 .net *"_ivl_28", 0 0, L_0000029ce0e1c2a0;  1 drivers
v0000029ce0da2e00_0 .net *"_ivl_33", 1 0, L_0000029ce0e1b6c0;  1 drivers
L_0000029ce0e601a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000029ce0da3440_0 .net/2u *"_ivl_34", 1 0, L_0000029ce0e601a8;  1 drivers
v0000029ce0da38a0_0 .net *"_ivl_36", 0 0, L_0000029ce0e1c660;  1 drivers
v0000029ce0da2fe0_0 .net *"_ivl_4", 0 0, L_0000029ce0e1b800;  1 drivers
v0000029ce0da33a0_0 .net *"_ivl_9", 1 0, L_0000029ce0e1be40;  1 drivers
v0000029ce0da3a80_0 .net "i_clk", 0 0, v0000029ce0e1bc60_0;  1 drivers
v0000029ce0da3080_0 .net "i_cmd_addr", 0 0, L_0000029ce0ea87e0;  1 drivers
v0000029ce0da36c0_0 .net "i_cmd_bus", 0 0, L_0000029ce0dacf20;  1 drivers
v0000029ce0da2f40_0 .net "i_cmd_rd", 0 0, L_0000029ce0dadaf0;  1 drivers
v0000029ce0da3760_0 .net "i_cmd_special", 0 0, L_0000029ce0ea8c40;  1 drivers
v0000029ce0da34e0_0 .net "i_cmd_stb", 0 0, v0000029ce0e1c8e0_0;  1 drivers
v0000029ce0da39e0_0 .net "i_cmd_word", 33 0, v0000029ce0e1c3e0_0;  1 drivers
v0000029ce0da2cc0_0 .net "i_cmd_wr", 0 0, L_0000029ce0dacc80;  1 drivers
v0000029ce0da3120_0 .net "i_reset", 0 0, v0000029ce0e1b260_0;  1 drivers
v0000029ce0e1b120_0 .net "i_wb_ack", 0 0, v0000029ce0e1bd00_0;  1 drivers
v0000029ce0e1b1c0_0 .net "i_wb_data", 31 0, v0000029ce0e1c020_0;  1 drivers
v0000029ce0e1cac0_0 .net "i_wb_err", 0 0, v0000029ce0e1c700_0;  1 drivers
v0000029ce0e1b9e0_0 .net "i_wb_stall", 0 0, v0000029ce0e1bb20_0;  1 drivers
v0000029ce0e1c520_0 .var "inc", 0 0;
v0000029ce0e1cc00_0 .var "newaddr", 0 0;
v0000029ce0e1c200_0 .var "o_cmd_busy", 0 0;
v0000029ce0e1c340_0 .var "o_rsp_stb", 0 0;
v0000029ce0e1b580_0 .var "o_rsp_word", 33 0;
v0000029ce0e1c0c0_0 .var "o_wb_addr", 31 0;
v0000029ce0e1af40_0 .var "o_wb_cyc", 0 0;
v0000029ce0e1c840_0 .var "o_wb_data", 31 0;
v0000029ce0e1b8a0_0 .var "o_wb_stb", 0 0;
v0000029ce0e1b760_0 .var "o_wb_we", 0 0;
E_0000029ce0da0400 .event posedge, v0000029ce0da3a80_0;
L_0000029ce0e1bbc0 .part v0000029ce0e1c3e0_0, 32, 2;
L_0000029ce0e1b800 .cmp/eq 2, L_0000029ce0e1bbc0, L_0000029ce0e60088;
L_0000029ce0e1be40 .part v0000029ce0e1c3e0_0, 32, 2;
L_0000029ce0e1bee0 .cmp/eq 2, L_0000029ce0e1be40, L_0000029ce0e600d0;
L_0000029ce0e1bf80 .part v0000029ce0e1c3e0_0, 33, 1;
L_0000029ce0e1c5c0 .part v0000029ce0e1c3e0_0, 32, 2;
L_0000029ce0e1c2a0 .cmp/eq 2, L_0000029ce0e1c5c0, L_0000029ce0e60160;
L_0000029ce0e1b6c0 .part v0000029ce0e1c3e0_0, 32, 2;
L_0000029ce0e1c660 .cmp/eq 2, L_0000029ce0e1b6c0, L_0000029ce0e601a8;
    .scope S_0000029ce0da1340;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029ce0e1af40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000029ce0da1340;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029ce0e1b8a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000029ce0da1340;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029ce0e1cc00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000029ce0da1340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029ce0e1c340_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000029ce0da1340;
T_4 ;
    %wait E_0000029ce0da0400;
    %load/vec4 v0000029ce0da3120_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0000029ce0e1cac0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 3 79 "$display", "[WISHBONE MASTER] RESET STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1b8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1c200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1cc00_0, 0;
    %load/vec4 v0000029ce0da3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 4294967295, 1073741823, 32;
    %concati/vec4 3, 3, 2;
    %assign/vec4 v0000029ce0e1b580_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 4294967295, 134217727, 32;
    %concati/vec4 3, 3, 2;
    %assign/vec4 v0000029ce0e1b580_0, 0;
T_4.4 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029ce0da34e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0000029ce0e1c200_0;
    %nor/r;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %vpi_call 3 117 "$display", "[WISHBONE MASTER] IDLE STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1cc00_0, 0;
    %load/vec4 v0000029ce0da3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 3 126 "$display", "[WISHBONE MASTER] IDLE STATE - i_cmd_addr" {0 0 0};
    %load/vec4 v0000029ce0da39e0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %vpi_call 3 131 "$display", "[WISHBONE MASTER] IDLE STATE - no_auto increment" {0 0 0};
    %load/vec4 v0000029ce0da39e0_0;
    %parti/s 30, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000029ce0e1c0c0_0, 0;
    %vpi_call 3 138 "$display", "[WISHBONE MASTER] IDLE STATE - no_auto increment - o_wb_addr = %b", &PV<v0000029ce0da39e0_0, 0, 30> {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 3 142 "$display", "[WISHBONE MASTER] IDLE STATE - auto increment" {0 0 0};
    %load/vec4 v0000029ce0da39e0_0;
    %parti/s 30, 0, 2;
    %pad/u 32;
    %load/vec4 v0000029ce0e1c0c0_0;
    %add;
    %assign/vec4 v0000029ce0e1c0c0_0, 0;
T_4.11 ;
    %load/vec4 v0000029ce0da39e0_0;
    %parti/s 1, 30, 6;
    %nor/r;
    %assign/vec4 v0000029ce0e1c520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1cc00_0, 0;
T_4.8 ;
    %load/vec4 v0000029ce0e1cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %vpi_call 3 170 "$display", "newaddr o_wb_addr = %b", v0000029ce0e1c0c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1c340_0, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0000029ce0e1c0c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000029ce0e1c520_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %pad/u 34;
    %assign/vec4 v0000029ce0e1b580_0, 0;
    %vpi_call 3 175 "$display", "newaddr o_rsp_word = %b", v0000029ce0e1b580_0 {0 0 0};
T_4.12 ;
    %load/vec4 v0000029ce0da2cc0_0;
    %assign/vec4 v0000029ce0e1b760_0, 0;
    %load/vec4 v0000029ce0da36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1c200_0, 0;
T_4.14 ;
    %load/vec4 v0000029ce0da2cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0000029ce0da39e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000029ce0e1c840_0, 0;
T_4.16 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000029ce0e1b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %vpi_call 3 210 "$display", "[WISHBONE MASTER] WAITING STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1cc00_0, 0;
    %load/vec4 v0000029ce0e1b9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1b8a0_0, 0;
    %load/vec4 v0000029ce0e1c0c0_0;
    %load/vec4 v0000029ce0e1c520_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000029ce0e1c0c0_0, 0;
    %load/vec4 v0000029ce0e1b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1c340_0, 0;
    %load/vec4 v0000029ce0e1b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 1, 0, 34;
    %assign/vec4 v0000029ce0e1b580_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000029ce0e1b1c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000029ce0e1b580_0, 0;
T_4.25 ;
T_4.22 ;
T_4.20 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0000029ce0e1af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1cc00_0, 0;
    %load/vec4 v0000029ce0e1b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1c200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1c340_0, 0;
    %load/vec4 v0000029ce0e1b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 1, 0, 34;
    %assign/vec4 v0000029ce0e1b580_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000029ce0e1b1c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000029ce0e1b580_0, 0;
T_4.31 ;
T_4.28 ;
T_4.26 ;
T_4.19 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029ce0d9b250;
T_5 ;
    %vpi_call 2 67 "$monitor", "At time %t, i_clk = %0d, o_wb_cyc = %d, o_wb_stb = %d, o_cmd_busy = %d, o_rsp_stb = %d, o_rsp_word = %0h, o_wb_addr = %0h", $time, v0000029ce0e1bc60_0, v0000029ce0e1b3a0_0, v0000029ce0e1c160_0, v0000029ce0e1b300_0, v0000029ce0e1c480_0, v0000029ce0e1bda0_0, v0000029ce0e1cb60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000029ce0d9b250;
T_6 ;
    %vpi_call 2 74 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1bc60_0, 0;
    %delay 20, 0;
    %vpi_call 2 83 "$display", "reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029ce0e1b260_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029ce0e1b260_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 94 "$display", "write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029ce0e1c8e0_0, 0, 1;
    %pushi/vec4 2594876074, 0, 32;
    %concati/vec4 2, 0, 2;
    %store/vec4 v0000029ce0e1c3e0_0, 0, 34;
    %delay 200, 0;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000029ce0d9b250;
T_7 ;
    %vpi_call 2 150 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029ce0e1bc60_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029ce0e1bc60_0, 0;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wishbone_master_testbench.v";
    "wishbone_master.v";
