Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 28 14:12:15 2025
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7k325tffg676-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 191
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 21         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 128        |
| TIMING-20 | Warning  | Non-clocked latch                               | 6          |
| TIMING-24 | Warning  | Overridden Max delay datapath only              | 20         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 2          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_count[1]_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rack_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[10]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[11]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[12]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[13]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[14]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[15]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[16]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[17]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[18]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[19]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[20]/CLR, design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/up_rdata_reg[21]/CLR (the first 15 of 574 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_init_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_init_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m1_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m2_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m3_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_wr_reg/CLR, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/PRE, design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[2]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[2]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[3]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_count[1]_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rack_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[10]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[11]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[12]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[13]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[14]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[15]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[16]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[17]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[18]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[19]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[20]/CLR, design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/up_rdata_reg[21]/CLR (the first 15 of 574 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[4]/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_wr_reg/CLR, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[2]/PRE, design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_count[1]_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rack_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[10]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[11]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[12]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[13]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[14]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[15]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[16]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[17]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[18]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[19]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[20]/CLR, design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[21]/CLR (the first 15 of 574 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_init_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_init_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_req_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_req_t_m1_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_req_t_m2_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_req_t_m3_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr_reg[0]/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr_reg[1]/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr_reg[4]/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_wr_reg/CLR, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr_reg[2]/PRE, design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_count[1]_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9364/axi_ad9364/inst/up_rack_reg/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[0]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[10]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[11]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[12]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[13]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[14]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[15]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[16]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[17]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[18]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[19]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[1]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[20]/CLR, design_1_i/AD9364/axi_ad9364/inst/up_rdata_reg[21]/CLR (the first 15 of 418 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_wr_reg/CLR, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE, design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[0]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[1]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[2]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[3]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[4]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[5]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[6]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[7]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[0]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[1]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[2]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[3]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[4]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[5]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[6]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[7]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/mas_rst_cntrl_lnk_hndlr_dsbl.br_fifo_reset_reg/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[0]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[1]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[2]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[3]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[4]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[5]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[6]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[7]/PRE, design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/aw_en_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/FSM_sequential_State_reg_reg[0]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/FSM_sequential_State_reg_reg[1]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/FSM_sequential_State_reg_reg[2]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/FSM_sequential_State_reg_reg[3]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/CS_n_reg_reg/PRE, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[0]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[1]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[2]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[3]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[4]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[5]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[6]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_Byte_reg[7]/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_RX_DV_reg/CLR, design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_SPI_Clk_reg/CLR (the first 15 of 84 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/i__carry__0_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/only_rx_0/inst/DeFEC_sub/err_dtct_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode_start_busy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/last_iter_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode_start_busy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/obusy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/oval_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/obusy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/oebusy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/oval_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/sort_done_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/val_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/obusy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/sort_done_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/obusy_reg/CLR, design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/sort_done_reg/CLR (the first 15 of 1362 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/found_sync_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR, design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR, design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR, design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR, design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR, design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR, design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/bit_cnt[0]_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/only_tx_0/inst/FEC_sub/GAP_trig_reg/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[0]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[1]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[2]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[3]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[4]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[5]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[6]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[7]/CLR, design_1_i/only_tx_0/inst/FEC_sub/ldpc_block_cnt_reg[8]/CLR, design_1_i/only_tx_0/inst/FEC_sub/pack_counter_reg[0]/CLR, design_1_i/only_tx_0/inst/FEC_sub/pack_counter_reg[10]/CLR, design_1_i/only_tx_0/inst/FEC_sub/pack_counter_reg[1]/CLR, design_1_i/only_tx_0/inst/FEC_sub/pack_counter_reg[2]/CLR, design_1_i/only_tx_0/inst/FEC_sub/pack_counter_reg[3]/CLR (the first 15 of 174 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X95Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X96Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X94Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X93Y86 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X92Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X91Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X90Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X89Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X89Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X90Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X89Y85 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0] in site SLICE_X14Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_N[0] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_N[1] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_N[2] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_N[3] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_N[4] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_N[5] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_P[0] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_P[1] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_P[2] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_P[3] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_P[4] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ad9361_1_P1_P[5] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_N[0] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_N[1] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_N[2] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_N[3] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_N[4] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_N[5] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_P[0] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_P[1] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_P[2] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_P[3] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_P[4] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ad9361_2_P1_P[5] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_N[0] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_N[1] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_N[2] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_N[3] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_N[4] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_N[5] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_P[0] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_P[1] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_P[2] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_P[3] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_P[4] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ad9361_3_P1_P[5] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on ad9361_RX_FRAME1_N relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on ad9361_RX_FRAME1_P relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on ad9361_RX_FRAME2_N relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on ad9361_RX_FRAME2_P relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on ad9361_RX_FRAME3_N relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on ad9361_RX_FRAME3_P relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_N[0] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_N[1] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_N[2] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_N[3] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_N[4] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_N[5] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_P[0] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_P[1] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_P[2] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_P[3] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_P[4] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on ad9364_P1_P[5] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on ad9364_RX_FRAME_N relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on ad9364_RX_FRAME_P relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_N[0] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_N[1] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_N[2] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_N[3] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_N[4] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_N[5] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_P[0] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_P[1] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_P[2] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_P[3] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_P[4] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on ad9361_1_P0_P[5] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_N[0] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_N[1] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_N[2] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_N[3] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_N[4] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_N[5] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_P[0] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_P[1] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_P[2] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_P[3] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_P[4] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on ad9361_2_P0_P[5] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_N[0] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_N[1] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_N[2] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_N[3] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_N[4] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_N[5] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_P[0] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_P[1] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_P[2] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_P[3] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_P[4] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on ad9361_3_P0_P[5] relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on ad9361_EN_1[0] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on ad9361_EN_2[0] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on ad9361_EN_3 relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on ad9361_FB_CLK_1_N relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on ad9361_FB_CLK_1_P relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on ad9361_FB_CLK_2_N relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on ad9361_FB_CLK_2_P relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on ad9361_FB_CLK_3_N relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on ad9361_FB_CLK_3_P relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on ad9361_TXNRX_1[0] relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on ad9361_TXNRX_2[0] relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on ad9361_TXNRX_3 relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on ad9361_TX_FRAME1_N relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on ad9361_TX_FRAME1_P relative to clock(s) prm_clk_ad1
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on ad9361_TX_FRAME2_N relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on ad9361_TX_FRAME2_P relative to clock(s) prm_clk_ad2
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on ad9361_TX_FRAME3_N relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on ad9361_TX_FRAME3_P relative to clock(s) prm_clk_ad3
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on ad9364_EN relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on ad9364_FB_CLK_N relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on ad9364_FB_CLK_P relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_N[0] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_N[1] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_N[2] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_N[3] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_N[4] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_N[5] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_P[0] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_P[1] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_P[2] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_P[3] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_P[4] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on ad9364_P0_P[5] relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on ad9364_TXNRX relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on ad9364_TX_FRAME_N relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on ad9364_TX_FRAME_P relative to clock(s) prm_clk_ad4
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_i_ram_sub/odat_reg[0] cannot be properly analyzed as its control pin design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_i_ram_sub/odat_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_i_ram_sub/odat_reg[1] cannot be properly analyzed as its control pin design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_i_ram_sub/odat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_p_ram_sub/odat_reg[1] cannot be properly analyzed as its control pin design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_p_ram_sub/odat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/odat_reg[0] cannot be properly analyzed as its control pin design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/odat_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/odat_reg[1] cannot be properly analyzed as its control pin design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/odat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_p_ram_sub/odat_reg[1] cannot be properly analyzed as its control pin design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_p_ram_sub/odat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 126). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 129). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 131). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 132). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 134). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 135). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 137). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks sample_rate_30_72_design_1_clk_DSP_0 and axi_periph_clk_design_1_CLK_COMMON_0 overrides a set_max_delay -datapath_only (position 138). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 122). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 125). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 127). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 128). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 130). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 133). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 111 in the Timing Constraints window in Vivado IDE) between clocks axi_periph_clk_design_1_CLK_COMMON_0 and sample_rate_30_72_design_1_clk_DSP_0 overrides a set_max_delay -datapath_only (position 136). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_design_1_clk_wiz_0_0 and clk_out2_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 174). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 115 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_design_1_clk_wiz_0_0 and clk_out2_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 174). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 116 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_design_1_clk_wiz_0_0 and clk_out2_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 174). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 117 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_design_1_clk_wiz_0_0 and clk_out2_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 174). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_design_1_clk_wiz_0_0 and clk_out1_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 172). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '141' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_DMA_0/design_1_AXI_DMA_0_constr.xdc (Line: 159)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '142' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_DMA_0/design_1_AXI_DMA_0_constr.xdc (Line: 165)
Related violations: <none>


