var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"false", "type":"module", "total_percent":[55.9048, 30.4641, 27.5036, 59.3891, 21.1979], "total":[559414, 1026567, 6961, 1221, 456], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[455240, 910480, 2627, 1047, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[19004, 23256, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 8 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 8 global loads and 4 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"transpose0", "compute_units":1, "type":"function", "total_percent":[1.74694, 1.26307, 0.621303, 9.23983, 0.763889], "total_kernel_resources":[21292, 23190, 1083, 43.5, 114], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 928, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"transpose0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 101, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 101, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[78, 33, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}]}]}, {"name":"transpose0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[351, 2161, 4, 0, 21], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[351, 2161, 4, 0, 21]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 143, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1050, 794, 4, 11.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}]}]}]}, {"name":"transpose0.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 68, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 68, 2, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[61, 108, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"transpose0.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[316, 2041, 8, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[316, 2041, 8, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[386, 480, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 480, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[130, 206, 6, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7418, 2388, 15, 1.5, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[126, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[425, 1957, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose0.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[696, 4209, 36, 0, 29], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[696, 4209, 36, 0, 29]}]}, {"name":"Feedback", "type":"resource", "data":[276, 433, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[276, 433, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[402, 750, 20, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8667, 4485, 19, 29, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":16, "data":[768, 1536, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":34, "data":[372, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":17, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[101, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[569, 2085, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose0.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[135, 802, 1, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[135, 802, 1, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[208, 368, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[208, 368, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[309, 594, 15, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[581, 2875, 17, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[33, 33, 0, 0, 0]}]}]}]}]}, {"name":"transpose1", "compute_units":1, "type":"function", "total_percent":[1.74694, 1.26307, 0.621303, 9.23983, 0.763889], "total_kernel_resources":[21292, 23190, 1083, 43.5, 114], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 928, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"transpose1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 101, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 101, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[78, 33, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}]}]}, {"name":"transpose1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[351, 2161, 4, 0, 21], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[351, 2161, 4, 0, 21]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 143, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1050, 794, 4, 11.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}]}]}]}, {"name":"transpose1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 68, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 68, 2, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[61, 108, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"transpose1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[316, 2041, 8, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[316, 2041, 8, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[386, 480, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 480, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[130, 206, 6, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7418, 2388, 15, 1.5, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[126, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[425, 1957, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose1.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[696, 4209, 36, 0, 29], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[696, 4209, 36, 0, 29]}]}, {"name":"Feedback", "type":"resource", "data":[276, 433, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[276, 433, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[402, 750, 20, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8667, 4485, 19, 29, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":16, "data":[768, 1536, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":34, "data":[372, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":17, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[101, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[569, 2085, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[135, 802, 1, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[135, 802, 1, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[208, 368, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[208, 368, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[309, 594, 15, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[581, 2875, 17, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[33, 33, 0, 0, 0]}]}]}]}]}, {"name":"transpose2", "compute_units":1, "type":"function", "total_percent":[1.74694, 1.26307, 0.621303, 9.23983, 0.763889], "total_kernel_resources":[21292, 23190, 1083, 43.5, 114], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 928, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"transpose2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 101, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 101, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[78, 33, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}]}]}, {"name":"transpose2.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[351, 2161, 4, 0, 21], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[351, 2161, 4, 0, 21]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 143, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1050, 794, 4, 11.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}]}]}]}, {"name":"transpose2.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 68, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 68, 2, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[61, 108, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"transpose2.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[316, 2041, 8, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[316, 2041, 8, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[386, 480, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 480, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[130, 206, 6, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7418, 2388, 15, 1.5, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[126, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[425, 1957, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose2.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[696, 4209, 36, 0, 29], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[696, 4209, 36, 0, 29]}]}, {"name":"Feedback", "type":"resource", "data":[276, 433, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[276, 433, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[402, 750, 20, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8667, 4485, 19, 29, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":16, "data":[768, 1536, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":34, "data":[372, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":17, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[101, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[569, 2085, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose2.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[135, 802, 1, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[135, 802, 1, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[208, 368, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[208, 368, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[309, 594, 15, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[581, 2875, 17, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[33, 33, 0, 0, 0]}]}]}]}]}, {"name":"transpose3", "compute_units":1, "type":"function", "total_percent":[1.74694, 1.26307, 0.621303, 9.23983, 0.763889], "total_kernel_resources":[21292, 23190, 1083, 43.5, 114], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 928, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"transpose3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 101, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 101, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[78, 33, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}]}]}, {"name":"transpose3.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[351, 2161, 4, 0, 21], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[351, 2161, 4, 0, 21]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 143, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1050, 794, 4, 11.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}]}]}]}, {"name":"transpose3.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 68, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 68, 2, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[61, 108, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"transpose3.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[316, 2041, 8, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[316, 2041, 8, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[386, 480, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 480, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[130, 206, 6, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7418, 2388, 15, 1.5, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[126, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[425, 1957, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose3.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[696, 4209, 36, 0, 29], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[696, 4209, 36, 0, 29]}]}, {"name":"Feedback", "type":"resource", "data":[276, 433, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[276, 433, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[402, 750, 20, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8667, 4485, 19, 29, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":16, "data":[768, 1536, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":34, "data":[372, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":17, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[661, 490, 4, 7, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[101, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[231, 258, 0, 3, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[569, 2085, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":48, "data":[5632, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}]}]}]}, {"name":"transpose3.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[135, 802, 1, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[135, 802, 1, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[208, 368, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[208, 368, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[309, 594, 15, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[581, 2875, 17, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":1, "data":[33, 33, 0, 0, 0]}]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[455240,910480,2627,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[19004,23256,0,0,0],"details":[{"text":"Global interconnect for 8 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 8 global loads and 4 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1932,3233,49,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,928,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":6,"data":[1566,9382,51,0,62],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[158,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":42,"data":[450,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":34,"data":[640,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[1322,980,8,14,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Unsigned Integer Divide","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[462,516,0,6,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Multiply","type":"resource"},{"count":6,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":3,"data":[24,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":3,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Compare","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"},{"count":5,"data":[289,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":19,"data":[1003,4050,30,0,52],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":18,"data":[923,3196,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":96,"data":[11264,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":3,"data":[91,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":16,"data":[768,1536,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"}],"data":[19360,19957,106,43.5,114],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[21292,23190,1083,43.5,114],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"transpose0","total_kernel_resources":[21292,23190,1083,43.5,114],"total_percent":[1.74694,1.26307,0.621303,9.23983,0.763889],"type":"function"},{"children":[{"data":[1932,3233,49,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,928,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":6,"data":[1566,9382,51,0,62],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[158,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":42,"data":[450,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":34,"data":[640,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[1322,980,8,14,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Unsigned Integer Divide","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[462,516,0,6,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Multiply","type":"resource"},{"count":6,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":3,"data":[24,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":3,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Compare","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"},{"count":5,"data":[289,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":19,"data":[1003,4050,30,0,52],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":18,"data":[923,3196,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":96,"data":[11264,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":3,"data":[91,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":16,"data":[768,1536,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"}],"data":[19360,19957,106,43.5,114],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[21292,23190,1083,43.5,114],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"transpose1","total_kernel_resources":[21292,23190,1083,43.5,114],"total_percent":[1.74694,1.26307,0.621303,9.23983,0.763889],"type":"function"},{"children":[{"data":[1932,3233,49,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,928,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":6,"data":[1566,9382,51,0,62],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[158,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":42,"data":[450,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":34,"data":[640,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[1322,980,8,14,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Unsigned Integer Divide","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[462,516,0,6,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Multiply","type":"resource"},{"count":6,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":3,"data":[24,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":3,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Compare","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"},{"count":5,"data":[289,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":19,"data":[1003,4050,30,0,52],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":18,"data":[923,3196,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":96,"data":[11264,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":3,"data":[91,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":16,"data":[768,1536,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"}],"data":[19360,19957,106,43.5,114],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[21292,23190,1083,43.5,114],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"transpose2","total_kernel_resources":[21292,23190,1083,43.5,114],"total_percent":[1.74694,1.26307,0.621303,9.23983,0.763889],"type":"function"},{"children":[{"data":[1932,3233,49,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,928,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":6,"data":[1566,9382,51,0,62],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[158,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":42,"data":[450,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":34,"data":[640,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[1322,980,8,14,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Unsigned Integer Divide","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[462,516,0,6,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Multiply","type":"resource"},{"count":6,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":3,"data":[24,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":3,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Compare","type":"resource"},{"count":3,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"},{"count":5,"data":[289,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":19,"data":[1003,4050,30,0,52],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":18,"data":[923,3196,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":96,"data":[11264,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":3,"data":[91,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":16,"data":[768,1536,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"}],"data":[19360,19957,106,43.5,114],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[21292,23190,1083,43.5,114],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"transpose3","total_kernel_resources":[21292,23190,1083,43.5,114],"total_percent":[1.74694,1.26307,0.621303,9.23983,0.763889],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[104174,116087,4334,174,456],"debug_enabled":"false","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[559414,1026567,6961,1221,456],"total_percent":[55.9048,30.4641,27.5036,59.3891,21.1979],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"transpose0", "children":[{"type":"bb", "id":3, "name":"transpose0.B0", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":4, "name":"transpose0.B1", "details":[{"type":"table", "Latency":"120", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"transpose0.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"transpose0.B3", "details":[{"type":"table", "Latency":"32"}]}, {"type":"bb", "id":7, "name":"transpose0.B4", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"591", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"591", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"transpose0.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":9, "name":"transpose0.B6", "children":[{"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"99", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"616", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"52"}]}, {"type":"inst", "id":52, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"648", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"648", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":10, "name":"transpose0.B7", "children":[{"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":53, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"54"}]}, {"type":"inst", "id":54, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"109", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"109", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":11, "name":"transpose0.B8", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":55, "name":"Local Memory", "children":[{"type":"memsys", "id":56, "name":"Unknown name (address space 64)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":105, "name":"Unknown name (address space 65)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":110, "name":"transpose1", "children":[{"type":"bb", "id":111, "name":"transpose1.B0", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":112, "name":"transpose1.B1", "details":[{"type":"table", "Latency":"120", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":113, "name":"transpose1.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":114, "name":"transpose1.B3", "details":[{"type":"table", "Latency":"32"}]}, {"type":"bb", "id":115, "name":"transpose1.B4", "children":[{"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":122, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":124, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":126, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":128, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":130, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":132, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":134, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":157, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"158"}]}, {"type":"inst", "id":158, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"591", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"591", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":116, "name":"transpose1.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":117, "name":"transpose1.B6", "children":[{"type":"inst", "id":137, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":139, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":141, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":143, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":145, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":147, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":148, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":150, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":151, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":152, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":153, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"99", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":154, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"616", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":159, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"160"}]}, {"type":"inst", "id":160, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"648", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"648", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":118, "name":"transpose1.B7", "children":[{"type":"inst", "id":155, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":156, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":161, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"162"}]}, {"type":"inst", "id":162, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"109", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"109", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":119, "name":"transpose1.B8", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":163, "name":"Local Memory", "children":[{"type":"memsys", "id":164, "name":"Unknown name (address space 66)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":213, "name":"Unknown name (address space 67)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":217, "name":"transpose2", "children":[{"type":"bb", "id":218, "name":"transpose2.B0", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":219, "name":"transpose2.B1", "details":[{"type":"table", "Latency":"120", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":220, "name":"transpose2.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":221, "name":"transpose2.B3", "details":[{"type":"table", "Latency":"32"}]}, {"type":"bb", "id":222, "name":"transpose2.B4", "children":[{"type":"inst", "id":227, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":228, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":229, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":230, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":231, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":232, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":233, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":234, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":235, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":236, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":237, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":238, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":239, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":240, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":241, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":242, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":243, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":264, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"265"}]}, {"type":"inst", "id":265, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"591", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"591", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":223, "name":"transpose2.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":224, "name":"transpose2.B6", "children":[{"type":"inst", "id":244, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":245, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":246, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":247, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":248, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":249, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":250, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":251, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":252, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":253, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":254, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":255, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":256, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":257, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":258, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":259, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":260, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"99", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":261, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"616", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":266, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"267"}]}, {"type":"inst", "id":267, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"648", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"648", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":225, "name":"transpose2.B7", "children":[{"type":"inst", "id":262, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":263, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":268, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"269"}]}, {"type":"inst", "id":269, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"109", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"109", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":226, "name":"transpose2.B8", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":270, "name":"Local Memory", "children":[{"type":"memsys", "id":271, "name":"Unknown name (address space 68)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":320, "name":"Unknown name (address space 69)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":324, "name":"transpose3", "children":[{"type":"bb", "id":325, "name":"transpose3.B0", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":326, "name":"transpose3.B1", "details":[{"type":"table", "Latency":"120", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":327, "name":"transpose3.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":328, "name":"transpose3.B3", "details":[{"type":"table", "Latency":"32"}]}, {"type":"bb", "id":329, "name":"transpose3.B4", "children":[{"type":"inst", "id":334, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":335, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":336, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":337, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":338, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":339, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":340, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":341, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":342, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":343, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":344, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":345, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":346, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":347, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":348, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":349, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":350, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"559", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":371, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"372"}]}, {"type":"inst", "id":372, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"591", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"591", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":330, "name":"transpose3.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":331, "name":"transpose3.B6", "children":[{"type":"inst", "id":351, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":352, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":353, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":354, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":355, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":356, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":357, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":358, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":359, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":360, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":361, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":362, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":363, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":364, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":365, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":366, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"61", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":367, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"99", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":368, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"616", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":373, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"374"}]}, {"type":"inst", "id":374, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"648", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"648", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":332, "name":"transpose3.B7", "children":[{"type":"inst", "id":369, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":370, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"45", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":375, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"376"}]}, {"type":"inst", "id":376, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"109", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"109", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":333, "name":"transpose3.B8", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":377, "name":"Local Memory", "children":[{"type":"memsys", "id":378, "name":"Unknown name (address space 70)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":427, "name":"Unknown name (address space 71)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"16384 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":109, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":56, "to":29}, {"from":56, "to":30}, {"from":56, "to":31}, {"from":56, "to":32}, {"from":56, "to":33}, {"from":56, "to":34}, {"from":56, "to":35}, {"from":56, "to":36}, {"from":56, "to":37}, {"from":56, "to":38}, {"from":56, "to":39}, {"from":56, "to":40}, {"from":56, "to":41}, {"from":56, "to":42}, {"from":56, "to":43}, {"from":56, "to":44}, {"from":13, "to":56}, {"from":14, "to":56}, {"from":15, "to":56}, {"from":16, "to":56}, {"from":17, "to":56}, {"from":18, "to":56}, {"from":19, "to":56}, {"from":20, "to":56}, {"from":21, "to":56}, {"from":22, "to":56}, {"from":23, "to":56}, {"from":24, "to":56}, {"from":25, "to":56}, {"from":26, "to":56}, {"from":27, "to":56}, {"from":28, "to":56}, {"from":105, "to":47}, {"from":46, "to":105}, {"from":3, "to":4}, {"from":11, "to":5}, {"from":50, "to":6}, {"from":4, "to":49}, {"from":12, "to":50}, {"from":13, "to":50}, {"from":14, "to":50}, {"from":15, "to":50}, {"from":16, "to":50}, {"from":17, "to":50}, {"from":18, "to":50}, {"from":19, "to":50}, {"from":20, "to":50}, {"from":21, "to":50}, {"from":22, "to":50}, {"from":23, "to":50}, {"from":24, "to":50}, {"from":25, "to":50}, {"from":26, "to":50}, {"from":27, "to":50}, {"from":28, "to":50}, {"from":52, "to":8}, {"from":6, "to":51}, {"from":29, "to":52}, {"from":30, "to":52}, {"from":31, "to":52}, {"from":32, "to":52}, {"from":33, "to":52}, {"from":34, "to":52}, {"from":35, "to":52}, {"from":36, "to":52}, {"from":37, "to":52}, {"from":38, "to":52}, {"from":39, "to":52}, {"from":40, "to":52}, {"from":41, "to":52}, {"from":42, "to":52}, {"from":43, "to":52}, {"from":44, "to":52}, {"from":45, "to":52}, {"from":46, "to":52}, {"from":8, "to":53}, {"from":47, "to":54}, {"from":48, "to":54}, {"from":54, "to":11}, {"from":49, "to":12}, {"from":12, "to":13}, {"from":12, "to":14}, {"from":12, "to":15}, {"from":12, "to":16}, {"from":12, "to":17}, {"from":12, "to":18}, {"from":12, "to":19}, {"from":12, "to":20}, {"from":12, "to":21}, {"from":12, "to":22}, {"from":12, "to":23}, {"from":12, "to":24}, {"from":12, "to":25}, {"from":12, "to":26}, {"from":12, "to":27}, {"from":12, "to":28}, {"from":51, "to":29}, {"from":51, "to":30}, {"from":51, "to":31}, {"from":51, "to":32}, {"from":51, "to":33}, {"from":51, "to":34}, {"from":51, "to":35}, {"from":51, "to":36}, {"from":51, "to":37}, {"from":51, "to":38}, {"from":51, "to":39}, {"from":51, "to":40}, {"from":51, "to":41}, {"from":51, "to":42}, {"from":51, "to":43}, {"from":51, "to":44}, {"from":29, "to":45}, {"from":30, "to":45}, {"from":31, "to":45}, {"from":32, "to":45}, {"from":33, "to":45}, {"from":34, "to":45}, {"from":35, "to":45}, {"from":36, "to":45}, {"from":37, "to":45}, {"from":38, "to":45}, {"from":39, "to":45}, {"from":40, "to":45}, {"from":41, "to":45}, {"from":42, "to":45}, {"from":43, "to":45}, {"from":44, "to":45}, {"from":29, "to":46}, {"from":30, "to":46}, {"from":31, "to":46}, {"from":32, "to":46}, {"from":33, "to":46}, {"from":34, "to":46}, {"from":35, "to":46}, {"from":36, "to":46}, {"from":37, "to":46}, {"from":38, "to":46}, {"from":39, "to":46}, {"from":40, "to":46}, {"from":41, "to":46}, {"from":42, "to":46}, {"from":43, "to":46}, {"from":44, "to":46}, {"from":45, "to":46}, {"from":53, "to":47}, {"from":47, "to":48}, {"from":48, "to":109}, {"from":109, "to":12}, {"from":109, "to":45}, {"from":164, "to":137}, {"from":164, "to":138}, {"from":164, "to":139}, {"from":164, "to":140}, {"from":164, "to":141}, {"from":164, "to":142}, {"from":164, "to":143}, {"from":164, "to":144}, {"from":164, "to":145}, {"from":164, "to":146}, {"from":164, "to":147}, {"from":164, "to":148}, {"from":164, "to":149}, {"from":164, "to":150}, {"from":164, "to":151}, {"from":164, "to":152}, {"from":121, "to":164}, {"from":122, "to":164}, {"from":123, "to":164}, {"from":124, "to":164}, {"from":125, "to":164}, {"from":126, "to":164}, {"from":127, "to":164}, {"from":128, "to":164}, {"from":129, "to":164}, {"from":130, "to":164}, {"from":131, "to":164}, {"from":132, "to":164}, {"from":133, "to":164}, {"from":134, "to":164}, {"from":135, "to":164}, {"from":136, "to":164}, {"from":213, "to":155}, {"from":154, "to":213}, {"from":111, "to":112}, {"from":119, "to":113}, {"from":158, "to":114}, {"from":112, "to":157}, {"from":120, "to":158}, {"from":121, "to":158}, {"from":122, "to":158}, {"from":123, "to":158}, {"from":124, "to":158}, {"from":125, "to":158}, {"from":126, "to":158}, {"from":127, "to":158}, {"from":128, "to":158}, {"from":129, "to":158}, {"from":130, "to":158}, {"from":131, "to":158}, {"from":132, "to":158}, {"from":133, "to":158}, {"from":134, "to":158}, {"from":135, "to":158}, {"from":136, "to":158}, {"from":160, "to":116}, {"from":114, "to":159}, {"from":137, "to":160}, {"from":138, "to":160}, {"from":139, "to":160}, {"from":140, "to":160}, {"from":141, "to":160}, {"from":142, "to":160}, {"from":143, "to":160}, {"from":144, "to":160}, {"from":145, "to":160}, {"from":146, "to":160}, {"from":147, "to":160}, {"from":148, "to":160}, {"from":149, "to":160}, {"from":150, "to":160}, {"from":151, "to":160}, {"from":152, "to":160}, {"from":153, "to":160}, {"from":154, "to":160}, {"from":116, "to":161}, {"from":155, "to":162}, {"from":156, "to":162}, {"from":162, "to":119}, {"from":157, "to":120}, {"from":120, "to":121}, {"from":120, "to":122}, {"from":120, "to":123}, {"from":120, "to":124}, {"from":120, "to":125}, {"from":120, "to":126}, {"from":120, "to":127}, {"from":120, "to":128}, {"from":120, "to":129}, {"from":120, "to":130}, {"from":120, "to":131}, {"from":120, "to":132}, {"from":120, "to":133}, {"from":120, "to":134}, {"from":120, "to":135}, {"from":120, "to":136}, {"from":159, "to":137}, {"from":159, "to":138}, {"from":159, "to":139}, {"from":159, "to":140}, {"from":159, "to":141}, {"from":159, "to":142}, {"from":159, "to":143}, {"from":159, "to":144}, {"from":159, "to":145}, {"from":159, "to":146}, {"from":159, "to":147}, {"from":159, "to":148}, {"from":159, "to":149}, {"from":159, "to":150}, {"from":159, "to":151}, {"from":159, "to":152}, {"from":137, "to":153}, {"from":138, "to":153}, {"from":139, "to":153}, {"from":140, "to":153}, {"from":141, "to":153}, {"from":142, "to":153}, {"from":143, "to":153}, {"from":144, "to":153}, {"from":145, "to":153}, {"from":146, "to":153}, {"from":147, "to":153}, {"from":148, "to":153}, {"from":149, "to":153}, {"from":150, "to":153}, {"from":151, "to":153}, {"from":152, "to":153}, {"from":137, "to":154}, {"from":138, "to":154}, {"from":139, "to":154}, {"from":140, "to":154}, {"from":141, "to":154}, {"from":142, "to":154}, {"from":143, "to":154}, {"from":144, "to":154}, {"from":145, "to":154}, {"from":146, "to":154}, {"from":147, "to":154}, {"from":148, "to":154}, {"from":149, "to":154}, {"from":150, "to":154}, {"from":151, "to":154}, {"from":152, "to":154}, {"from":153, "to":154}, {"from":161, "to":155}, {"from":155, "to":156}, {"from":156, "to":109}, {"from":109, "to":120}, {"from":109, "to":153}, {"from":271, "to":244}, {"from":271, "to":245}, {"from":271, "to":246}, {"from":271, "to":247}, {"from":271, "to":248}, {"from":271, "to":249}, {"from":271, "to":250}, {"from":271, "to":251}, {"from":271, "to":252}, {"from":271, "to":253}, {"from":271, "to":254}, {"from":271, "to":255}, {"from":271, "to":256}, {"from":271, "to":257}, {"from":271, "to":258}, {"from":271, "to":259}, {"from":228, "to":271}, {"from":229, "to":271}, {"from":230, "to":271}, {"from":231, "to":271}, {"from":232, "to":271}, {"from":233, "to":271}, {"from":234, "to":271}, {"from":235, "to":271}, {"from":236, "to":271}, {"from":237, "to":271}, {"from":238, "to":271}, {"from":239, "to":271}, {"from":240, "to":271}, {"from":241, "to":271}, {"from":242, "to":271}, {"from":243, "to":271}, {"from":320, "to":262}, {"from":261, "to":320}, {"from":218, "to":219}, {"from":226, "to":220}, {"from":265, "to":221}, {"from":219, "to":264}, {"from":227, "to":265}, {"from":228, "to":265}, {"from":229, "to":265}, {"from":230, "to":265}, {"from":231, "to":265}, {"from":232, "to":265}, {"from":233, "to":265}, {"from":234, "to":265}, {"from":235, "to":265}, {"from":236, "to":265}, {"from":237, "to":265}, {"from":238, "to":265}, {"from":239, "to":265}, {"from":240, "to":265}, {"from":241, "to":265}, {"from":242, "to":265}, {"from":243, "to":265}, {"from":267, "to":223}, {"from":221, "to":266}, {"from":244, "to":267}, {"from":245, "to":267}, {"from":246, "to":267}, {"from":247, "to":267}, {"from":248, "to":267}, {"from":249, "to":267}, {"from":250, "to":267}, {"from":251, "to":267}, {"from":252, "to":267}, {"from":253, "to":267}, {"from":254, "to":267}, {"from":255, "to":267}, {"from":256, "to":267}, {"from":257, "to":267}, {"from":258, "to":267}, {"from":259, "to":267}, {"from":260, "to":267}, {"from":261, "to":267}, {"from":223, "to":268}, {"from":262, "to":269}, {"from":263, "to":269}, {"from":269, "to":226}, {"from":264, "to":227}, {"from":227, "to":228}, {"from":227, "to":229}, {"from":227, "to":230}, {"from":227, "to":231}, {"from":227, "to":232}, {"from":227, "to":233}, {"from":227, "to":234}, {"from":227, "to":235}, {"from":227, "to":236}, {"from":227, "to":237}, {"from":227, "to":238}, {"from":227, "to":239}, {"from":227, "to":240}, {"from":227, "to":241}, {"from":227, "to":242}, {"from":227, "to":243}, {"from":266, "to":244}, {"from":266, "to":245}, {"from":266, "to":246}, {"from":266, "to":247}, {"from":266, "to":248}, {"from":266, "to":249}, {"from":266, "to":250}, {"from":266, "to":251}, {"from":266, "to":252}, {"from":266, "to":253}, {"from":266, "to":254}, {"from":266, "to":255}, {"from":266, "to":256}, {"from":266, "to":257}, {"from":266, "to":258}, {"from":266, "to":259}, {"from":244, "to":260}, {"from":245, "to":260}, {"from":246, "to":260}, {"from":247, "to":260}, {"from":248, "to":260}, {"from":249, "to":260}, {"from":250, "to":260}, {"from":251, "to":260}, {"from":252, "to":260}, {"from":253, "to":260}, {"from":254, "to":260}, {"from":255, "to":260}, {"from":256, "to":260}, {"from":257, "to":260}, {"from":258, "to":260}, {"from":259, "to":260}, {"from":244, "to":261}, {"from":245, "to":261}, {"from":246, "to":261}, {"from":247, "to":261}, {"from":248, "to":261}, {"from":249, "to":261}, {"from":250, "to":261}, {"from":251, "to":261}, {"from":252, "to":261}, {"from":253, "to":261}, {"from":254, "to":261}, {"from":255, "to":261}, {"from":256, "to":261}, {"from":257, "to":261}, {"from":258, "to":261}, {"from":259, "to":261}, {"from":260, "to":261}, {"from":268, "to":262}, {"from":262, "to":263}, {"from":263, "to":109}, {"from":109, "to":227}, {"from":109, "to":260}, {"from":378, "to":351}, {"from":378, "to":352}, {"from":378, "to":353}, {"from":378, "to":354}, {"from":378, "to":355}, {"from":378, "to":356}, {"from":378, "to":357}, {"from":378, "to":358}, {"from":378, "to":359}, {"from":378, "to":360}, {"from":378, "to":361}, {"from":378, "to":362}, {"from":378, "to":363}, {"from":378, "to":364}, {"from":378, "to":365}, {"from":378, "to":366}, {"from":335, "to":378}, {"from":336, "to":378}, {"from":337, "to":378}, {"from":338, "to":378}, {"from":339, "to":378}, {"from":340, "to":378}, {"from":341, "to":378}, {"from":342, "to":378}, {"from":343, "to":378}, {"from":344, "to":378}, {"from":345, "to":378}, {"from":346, "to":378}, {"from":347, "to":378}, {"from":348, "to":378}, {"from":349, "to":378}, {"from":350, "to":378}, {"from":427, "to":369}, {"from":368, "to":427}, {"from":325, "to":326}, {"from":333, "to":327}, {"from":372, "to":328}, {"from":326, "to":371}, {"from":334, "to":372}, {"from":335, "to":372}, {"from":336, "to":372}, {"from":337, "to":372}, {"from":338, "to":372}, {"from":339, "to":372}, {"from":340, "to":372}, {"from":341, "to":372}, {"from":342, "to":372}, {"from":343, "to":372}, {"from":344, "to":372}, {"from":345, "to":372}, {"from":346, "to":372}, {"from":347, "to":372}, {"from":348, "to":372}, {"from":349, "to":372}, {"from":350, "to":372}, {"from":374, "to":330}, {"from":328, "to":373}, {"from":351, "to":374}, {"from":352, "to":374}, {"from":353, "to":374}, {"from":354, "to":374}, {"from":355, "to":374}, {"from":356, "to":374}, {"from":357, "to":374}, {"from":358, "to":374}, {"from":359, "to":374}, {"from":360, "to":374}, {"from":361, "to":374}, {"from":362, "to":374}, {"from":363, "to":374}, {"from":364, "to":374}, {"from":365, "to":374}, {"from":366, "to":374}, {"from":367, "to":374}, {"from":368, "to":374}, {"from":330, "to":375}, {"from":369, "to":376}, {"from":370, "to":376}, {"from":376, "to":333}, {"from":371, "to":334}, {"from":334, "to":335}, {"from":334, "to":336}, {"from":334, "to":337}, {"from":334, "to":338}, {"from":334, "to":339}, {"from":334, "to":340}, {"from":334, "to":341}, {"from":334, "to":342}, {"from":334, "to":343}, {"from":334, "to":344}, {"from":334, "to":345}, {"from":334, "to":346}, {"from":334, "to":347}, {"from":334, "to":348}, {"from":334, "to":349}, {"from":334, "to":350}, {"from":373, "to":351}, {"from":373, "to":352}, {"from":373, "to":353}, {"from":373, "to":354}, {"from":373, "to":355}, {"from":373, "to":356}, {"from":373, "to":357}, {"from":373, "to":358}, {"from":373, "to":359}, {"from":373, "to":360}, {"from":373, "to":361}, {"from":373, "to":362}, {"from":373, "to":363}, {"from":373, "to":364}, {"from":373, "to":365}, {"from":373, "to":366}, {"from":351, "to":367}, {"from":352, "to":367}, {"from":353, "to":367}, {"from":354, "to":367}, {"from":355, "to":367}, {"from":356, "to":367}, {"from":357, "to":367}, {"from":358, "to":367}, {"from":359, "to":367}, {"from":360, "to":367}, {"from":361, "to":367}, {"from":362, "to":367}, {"from":363, "to":367}, {"from":364, "to":367}, {"from":365, "to":367}, {"from":366, "to":367}, {"from":351, "to":368}, {"from":352, "to":368}, {"from":353, "to":368}, {"from":354, "to":368}, {"from":355, "to":368}, {"from":356, "to":368}, {"from":357, "to":368}, {"from":358, "to":368}, {"from":359, "to":368}, {"from":360, "to":368}, {"from":361, "to":368}, {"from":362, "to":368}, {"from":363, "to":368}, {"from":364, "to":368}, {"from":365, "to":368}, {"from":366, "to":368}, {"from":367, "to":368}, {"from":375, "to":369}, {"from":369, "to":370}, {"from":109, "to":334}, {"from":109, "to":367}, {"from":370, "to":109}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: transpose0", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"transpose0.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B4, transpose0.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose0.B6, transpose0.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"transpose0.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose0.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose0.B7", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: transpose1", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"transpose1.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B4, transpose1.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose1.B6, transpose1.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"transpose1.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose1.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose1.B7", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: transpose2", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"transpose2.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B4, transpose2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose2.B6, transpose2.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"transpose2.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose2.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose2.B7", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: transpose3", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"transpose3.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B4, transpose3.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Iteration executed serially across transpose3.B6, transpose3.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"transpose3.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose3.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"transpose3.B7", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"transpose0", "id":1455995184, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"transpose0.B0", "id":1435054944, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"35.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose0.B1", "id":1435055024, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"120.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"transpose0.B4", "id":1435055264, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"591.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose0.B3", "id":1435055184, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"32.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose0.B6", "id":1435623360, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"648.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose0.B5", "id":1435055344, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose0.B7", "id":1435623440, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"109.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"transpose0.B8", "id":1435623520, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose0.B2", "id":1435055104, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"transpose1", "id":1491895312, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"transpose1.B0", "id":1436230144, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"35.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose1.B1", "id":1435764672, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"120.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"transpose1.B4", "id":1436294864, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"591.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose1.B3", "id":1436294784, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"32.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose1.B6", "id":1436295024, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"648.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose1.B5", "id":1436294944, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose1.B7", "id":1436295104, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"109.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"transpose1.B8", "id":1436295184, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose1.B2", "id":1436294704, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"transpose2", "id":1552438464, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"transpose2.B0", "id":1436784816, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"35.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose2.B1", "id":1436800560, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"120.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"transpose2.B4", "id":1436858464, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"591.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose2.B3", "id":1436858384, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"32.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose2.B6", "id":1436858624, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"648.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose2.B5", "id":1436858544, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose2.B7", "id":1436858704, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"109.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"transpose2.B8", "id":1436858784, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose2.B2", "id":1436858304, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"transpose3", "id":1609213584, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"transpose3.B0", "id":1437215840, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"35.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose3.B1", "id":1437255520, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"120.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"transpose3.B4", "id":1437276032, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"591.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose3.B3", "id":1437275952, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"32.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose3.B6", "id":1437276192, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"648.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"transpose3.B5", "id":1437276112, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose3.B7", "id":1437276272, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"109.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"transpose3.B8", "id":1437276352, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"transpose3.B2", "id":1437275872, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"transpose0", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"transpose1", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"transpose2", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"transpose3", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"transpose0", "data":[21292, 23190, 1083, 43.5, 114], "debug":[[{"filename":"", "line":0}]]}, {"name":"transpose1", "data":[21292, 23190, 1083, 43.5, 114], "debug":[[{"filename":"", "line":0}]]}, {"name":"transpose2", "data":[21292, 23190, 1083, 43.5, 114], "debug":[[{"filename":"", "line":0}]]}, {"name":"transpose3", "data":[21292, 23190, 1083, 43.5, 114], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[85168, 92760, 4332, 174, 456]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[19004, 23256, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[455240, 910480, 2627, 1047, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[559414, 1026567, 6961, 1221, 456], "data_percent":[29.9755, 27.5036, 59.3891, 21.1979]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/PTRANS/tmp/build/21.2.0-20.4.0-Nallatech_520N_PCIE/src/device/transpose_PQ_PCIE_replicated_intel.cl","line":"41"}]],"details":[{"text":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/PTRANS/tmp/build/21.2.0-20.4.0-Nallatech_520N_PCIE/src/device/transpose_PQ_PCIE_replicated_intel.cl:41:101: warning: unknown attribute \'xcl_array_partition\' ignored [-Wunknown-attributes]"}],"name":"unknown attribute \'xcl_array_partition\' ignored [-Wunknown-attributes]"},{"details":[{"text":"warning: ignoring debug info with an invalid version (0) in transpose_PQ_PCIE.kwgid.bc"}],"name":"ignoring debug info with an invalid version (0) in transpose_PQ_PCIE.kwgid.bc"}]};

var alpha_viewer=false;