<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May  7 15:30:03 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="test_sync" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="flipflipflopflop_0" PORT="clk"/>
        <CONNECTION INSTANCE="flipflipflopflop_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_tilt_cw" SIGIS="undef" SIGNAME="flipflipflopflop_1_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="flipflipflopflop_1" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="External_Ports_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="flipflipflopflop_0" PORT="D"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/flipflipflopflop_0" HWVERSION="1.0" INSTANCE="flipflipflopflop_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="flipflipflopflop" VLNV="xilinx.com:module_ref:flipflipflopflop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="test_sync_flipflipflopflop_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="flipflipflopflop_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipflipflopflop_1" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/flipflipflopflop_1" HWVERSION="1.0" INSTANCE="flipflipflopflop_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="flipflipflopflop" VLNV="xilinx.com:module_ref:flipflipflopflop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="test_sync_flipflipflopflop_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="flipflipflopflop_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipflipflopflop_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="flipflipflopflop_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_tilt_cw"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
