CAPI=1
[main]
description = "Synchronous Standard FIFO"
name = optimsoc:fifo:fifo_sync_standard

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/fifo_sync_standard.sv

